Analysis & Synthesis report for c5gx_devkit_DUT
Mon May 04 12:18:25 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|state
 11. State Machine - |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated
 19. Source assignments for myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated
 20. Source assignments for myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component|altsyncram_k502:auto_generated
 21. Source assignments for sld_signaltap:auto_signaltap_0
 22. Source assignments for myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab|altshift_taps:sr_rtl_0|shift_taps_90v:auto_generated|altsyncram_pu91:altsyncram5
 23. Parameter Settings for User Entity Instance: clock_divider_v1:inst0
 24. Parameter Settings for User Entity Instance: sw_debouncer:inst0a|clock_divider_v1:inst0
 25. Parameter Settings for User Entity Instance: myGalvo_v2:inst1|clock_divider_v1:inst1
 26. Parameter Settings for User Entity Instance: myGalvo_v2:inst1|clock_divider_v1:inst2
 27. Parameter Settings for User Entity Instance: myGalvo_v2:inst1|binary_counter_v1:inst3
 28. Parameter Settings for User Entity Instance: myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0aa
 32. Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab
 33. Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa
 34. Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab
 35. Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac
 36. Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad
 37. Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1
 38. Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2
 39. Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|binary_counter_v1:inst3
 40. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 41. Parameter Settings for Inferred Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab|altshift_taps:sr_rtl_0
 42. altsyncram Parameter Settings by Entity Instance
 43. altshift_taps Parameter Settings by Entity Instance
 44. Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|binary_counter_v1:inst3"
 45. Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2"
 46. Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1"
 47. Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad"
 48. Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac"
 49. Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab"
 50. Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa"
 51. Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab"
 52. Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0aa"
 53. Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5"
 54. Port Connectivity Checks: "myGalvo_v2:inst1|galvo_memory:inst4"
 55. Port Connectivity Checks: "myGalvo_v2:inst1|binary_counter_v1:inst3"
 56. Port Connectivity Checks: "myGalvo_v2:inst1|dff2_sync:inst0b"
 57. Port Connectivity Checks: "myGalvo_v2:inst1|dff2_sync:inst0a"
 58. Signal Tap Logic Analyzer Settings
 59. Post-Synthesis Netlist Statistics for Top Partition
 60. Elapsed Time Per Partition
 61. Connections to In-System Debugging Instance "auto_signaltap_0"
 62. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon May 04 12:18:25 2020       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; c5gx_devkit_DUT                             ;
; Top-level Entity Name           ; c5gx_devkit_DUT                             ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1062                                        ;
; Total pins                      ; 53                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 528,884                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; c5gx_devkit_DUT    ; c5gx_devkit_DUT    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+
; sw_debouncer.vhd                                                   ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/sw_debouncer.vhd                                                   ;             ;
; ../myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd         ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd                            ;             ;
; ../myPreciousLib/serializer_v1/serializer_v1.vhd                   ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/serializer_v1/serializer_v1.vhd                                      ;             ;
; ../myPreciousLib/shift_reg1bit.vhd                                 ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/shift_reg1bit.vhd                                                    ;             ;
; ../myPreciousLib/pulse_gen_ena.vhd                                 ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/pulse_gen_ena.vhd                                                    ;             ;
; ../myGalvo_v2/frame_generator_xy2.vhd                              ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd                                                 ;             ;
; ../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v                      ; yes             ; User Wizard-Generated File                   ; C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v                                         ;             ;
; ../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v                        ; yes             ; User Wizard-Generated File                   ; C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v                                           ;             ;
; ../myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v                            ; yes             ; User Wizard-Generated File                   ; C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v                                               ;             ;
; ../myGalvo_v2/galvo_memory.vhd                                     ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd                                                        ;             ;
; ../myPreciousLib/binary_counter_v1/binary_counter_v1.vhd           ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/binary_counter_v1/binary_counter_v1.vhd                              ;             ;
; ../myGalvo_v2/myGalvo_v2.vhd                                       ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd                                                          ;             ;
; ../myPreciousLib/dff2_sync.vhd                                     ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/dff2_sync.vhd                                                        ;             ;
; clock_divider_v1/clock_divider_v1.v                                ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/clock_divider_v1/clock_divider_v1.v                                ;             ;
; c5gx_devkit_DUT.vhd                                                ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd                                                ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                   ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                            ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                      ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                   ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                   ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                    ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                       ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                       ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                     ;             ;
; db/altsyncram_5sv1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf                                             ;             ;
; ./ram_init_posx.hex                                                ; yes             ; Auto-Found Memory Initialization File        ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/ram_init_posx.hex                                                  ;             ;
; db/decode_5la.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/decode_5la.tdf                                                  ;             ;
; db/mux_4hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/mux_4hb.tdf                                                     ;             ;
; db/altsyncram_6sv1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf                                             ;             ;
; ./ram_init_posy.hex                                                ; yes             ; Auto-Found Memory Initialization File        ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/ram_init_posy.hex                                                  ;             ;
; db/altsyncram_k502.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_k502.tdf                                             ;             ;
; ./ram_init_linesync.hex                                            ; yes             ; Auto-Found Memory Initialization File        ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/ram_init_linesync.hex                                              ;             ;
; db/mux_efb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/mux_efb.tdf                                                     ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                           ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                              ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                 ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                                 ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffeea.inc                                                       ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                    ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                     ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                           ;             ;
; db/altsyncram_qb84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_qb84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf                                                     ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/memmodes.inc                                                   ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                                      ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                              ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.inc                                                   ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                      ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muxlut.inc                                                       ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                                     ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                                     ;             ;
; db/mux_glc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/mux_glc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                   ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/declut.inc                                                       ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                                  ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                  ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                  ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cmpconst.inc                                                     ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                                  ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                          ;             ;
; db/cntr_19i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_19i.tdf                                                    ;             ;
; db/cntr_7vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_7vi.tdf                                                    ;             ;
; db/cntr_39i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_39i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                      ; altera_sld  ;
; db/ip/sld5e2d7827/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                 ;             ;
; altshift_taps.tdf                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift_taps.tdf                                                ;             ;
; db/shift_taps_90v.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/shift_taps_90v.tdf                                              ;             ;
; db/altsyncram_pu91.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_pu91.tdf                                             ;             ;
; db/cntr_1lf.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_1lf.tdf                                                    ;             ;
; db/cmpr_h9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cmpr_h9c.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 631          ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 794          ;
;     -- 7 input functions                    ; 12           ;
;     -- 6 input functions                    ; 128          ;
;     -- 5 input functions                    ; 109          ;
;     -- 4 input functions                    ; 56           ;
;     -- <=3 input functions                  ; 489          ;
;                                             ;              ;
; Dedicated logic registers                   ; 1062         ;
;                                             ;              ;
; I/O pins                                    ; 53           ;
; Total MLAB memory bits                      ; 0            ;
; Total block memory bits                     ; 528884       ;
;                                             ;              ;
; Total DSP Blocks                            ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; clk_50~input ;
; Maximum fan-out                             ; 621          ;
; Total fan-out                               ; 7838         ;
; Average fan-out                             ; 3.82         ;
+---------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                         ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |c5gx_devkit_DUT                                                                                                                        ; 794 (4)             ; 1062 (0)                  ; 528884            ; 0          ; 53   ; 0            ; |c5gx_devkit_DUT                                                                                                                                                                                                                                                                                                                                            ; c5gx_devkit_DUT                   ; work         ;
;    |clock_divider_v1:inst0|                                                                                                             ; 41 (41)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|clock_divider_v1:inst0                                                                                                                                                                                                                                                                                                                     ; clock_divider_v1                  ; work         ;
;    |myGalvo_v2:inst1|                                                                                                                   ; 386 (0)             ; 431 (2)                   ; 524788            ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1                                                                                                                                                                                                                                                                                                                           ; myGalvo_v2                        ; work         ;
;       |binary_counter_v1:inst3|                                                                                                         ; 18 (18)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|binary_counter_v1:inst3                                                                                                                                                                                                                                                                                                   ; binary_counter_v1                 ; work         ;
;       |clock_divider_v1:inst1|                                                                                                          ; 34 (34)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|clock_divider_v1:inst1                                                                                                                                                                                                                                                                                                    ; clock_divider_v1                  ; work         ;
;       |clock_divider_v1:inst2|                                                                                                          ; 35 (35)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|clock_divider_v1:inst2                                                                                                                                                                                                                                                                                                    ; clock_divider_v1                  ; work         ;
;       |dff2_sync:inst0a|                                                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|dff2_sync:inst0a                                                                                                                                                                                                                                                                                                          ; dff2_sync                         ; work         ;
;       |dff2_sync:inst0b|                                                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|dff2_sync:inst0b                                                                                                                                                                                                                                                                                                          ; dff2_sync                         ; work         ;
;       |dff2_sync:inst0c|                                                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|dff2_sync:inst0c                                                                                                                                                                                                                                                                                                          ; dff2_sync                         ; work         ;
;       |frame_generator_xy2:inst5|                                                                                                       ; 265 (6)             ; 351 (68)                  ; 500               ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5                                                                                                                                                                                                                                                                                                 ; frame_generator_xy2               ; work         ;
;          |binary_counter_v1:inst3|                                                                                                      ; 8 (8)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|binary_counter_v1:inst3                                                                                                                                                                                                                                                                         ; binary_counter_v1                 ; work         ;
;          |parity_bit_calc_sm:inst1|                                                                                                     ; 56 (56)             ; 47 (47)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1                                                                                                                                                                                                                                                                        ; parity_bit_calc_sm                ; work         ;
;          |parity_bit_calc_sm:inst2|                                                                                                     ; 55 (55)             ; 45 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2                                                                                                                                                                                                                                                                        ; parity_bit_calc_sm                ; work         ;
;          |pulse_gen_ena:inst001|                                                                                                        ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|pulse_gen_ena:inst001                                                                                                                                                                                                                                                                           ; pulse_gen_ena                     ; work         ;
;          |pulse_gen_ena:inst00|                                                                                                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|pulse_gen_ena:inst00                                                                                                                                                                                                                                                                            ; pulse_gen_ena                     ; work         ;
;          |serializer_v1:inst1aa|                                                                                                        ; 42 (42)             ; 53 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa                                                                                                                                                                                                                                                                           ; serializer_v1                     ; work         ;
;          |serializer_v1:inst1ab|                                                                                                        ; 42 (42)             ; 53 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab                                                                                                                                                                                                                                                                           ; serializer_v1                     ; work         ;
;          |serializer_v1:inst1ac|                                                                                                        ; 15 (15)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac                                                                                                                                                                                                                                                                           ; serializer_v1                     ; work         ;
;          |serializer_v1:inst1ad|                                                                                                        ; 15 (15)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad                                                                                                                                                                                                                                                                           ; serializer_v1                     ; work         ;
;          |shift_reg1bit:inst0aa|                                                                                                        ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0aa                                                                                                                                                                                                                                                                           ; shift_reg1bit                     ; work         ;
;          |shift_reg1bit:inst0ab|                                                                                                        ; 25 (0)              ; 18 (0)                    ; 500               ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab                                                                                                                                                                                                                                                                           ; shift_reg1bit                     ; work         ;
;             |altshift_taps:sr_rtl_0|                                                                                                    ; 25 (0)              ; 18 (0)                    ; 500               ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab|altshift_taps:sr_rtl_0                                                                                                                                                                                                                                                    ; altshift_taps                     ; work         ;
;                |shift_taps_90v:auto_generated|                                                                                          ; 25 (14)             ; 18 (9)                    ; 500               ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab|altshift_taps:sr_rtl_0|shift_taps_90v:auto_generated                                                                                                                                                                                                                      ; shift_taps_90v                    ; work         ;
;                   |altsyncram_pu91:altsyncram5|                                                                                         ; 0 (0)               ; 0 (0)                     ; 500               ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab|altshift_taps:sr_rtl_0|shift_taps_90v:auto_generated|altsyncram_pu91:altsyncram5                                                                                                                                                                                          ; altsyncram_pu91                   ; work         ;
;                   |cntr_1lf:cntr1|                                                                                                      ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab|altshift_taps:sr_rtl_0|shift_taps_90v:auto_generated|cntr_1lf:cntr1                                                                                                                                                                                                       ; cntr_1lf                          ; work         ;
;       |galvo_memory:inst4|                                                                                                              ; 34 (0)              ; 2 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4                                                                                                                                                                                                                                                                                                        ; galvo_memory                      ; work         ;
;          |RAM16kx16bits:inst1|                                                                                                          ; 16 (0)              ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1                                                                                                                                                                                                                                                                                    ; RAM16kx16bits                     ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 16 (0)              ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                |altsyncram_5sv1:auto_generated|                                                                                         ; 16 (0)              ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated                                                                                                                                                                                                                     ; altsyncram_5sv1                   ; work         ;
;                   |mux_4hb:mux3|                                                                                                        ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|mux_4hb:mux3                                                                                                                                                                                                        ; mux_4hb                           ; work         ;
;          |RAM16kx16bitsA:inst2|                                                                                                         ; 18 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2                                                                                                                                                                                                                                                                                   ; RAM16kx16bitsA                    ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 18 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;                |altsyncram_6sv1:auto_generated|                                                                                         ; 18 (0)              ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated                                                                                                                                                                                                                    ; altsyncram_6sv1                   ; work         ;
;                   |decode_5la:rden_decode_b|                                                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|decode_5la:rden_decode_b                                                                                                                                                                                           ; decode_5la                        ; work         ;
;                   |mux_4hb:mux3|                                                                                                        ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|mux_4hb:mux3                                                                                                                                                                                                       ; mux_4hb                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 93 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 92 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 92 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 92 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 91 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 91 (58)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 231 (2)             ; 483 (32)                  ; 4096              ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 229 (0)             ; 451 (0)                   ; 4096              ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 229 (67)            ; 451 (140)                 ; 4096              ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 52 (52)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_qb84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qb84:auto_generated                                                                                                                                                 ; altsyncram_qb84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 63 (63)             ; 49 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 21 (1)              ; 96 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 16 (0)              ; 80 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 16 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 4 (4)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 35 (11)             ; 68 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 4 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_19i:auto_generated|                                                                                             ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_19i:auto_generated                                                             ; cntr_19i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 8 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_7vi:auto_generated|                                                                                             ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated                                                                                      ; cntr_7vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_39i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated                                                                            ; cntr_39i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |sw_debouncer:inst0a|                                                                                                                ; 39 (0)              ; 29 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sw_debouncer:inst0a                                                                                                                                                                                                                                                                                                                        ; sw_debouncer                      ; work         ;
;       |clock_divider_v1:inst0|                                                                                                          ; 39 (39)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sw_debouncer:inst0a|clock_divider_v1:inst0                                                                                                                                                                                                                                                                                                 ; clock_divider_v1                  ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+
; myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab|altshift_taps:sr_rtl_0|shift_taps_90v:auto_generated|altsyncram_pu91:altsyncram5|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; 500          ; 1            ; 500          ; 1            ; 500    ; None                ;
; myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; 16384        ; 16           ; 16384        ; 16           ; 262144 ; ./ram_init_posx.hex ;
; myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; 16384        ; 16           ; 16384        ; 16           ; 262144 ; ./ram_init_posy.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qb84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |c5gx_devkit_DUT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |c5gx_devkit_DUT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |c5gx_devkit_DUT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |c5gx_devkit_DUT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |c5gx_devkit_DUT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|state                       ;
+-------------------+-----------+----------+----------+----------+----------+----------+----------+------------+-------------------+
; Name              ; state.s23 ; state.s5 ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.s0 ; state.idle ; state.reset_state ;
+-------------------+-----------+----------+----------+----------+----------+----------+----------+------------+-------------------+
; state.reset_state ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0          ; 0                 ;
; state.idle        ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1          ; 1                 ;
; state.s0          ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0          ; 1                 ;
; state.s1          ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0          ; 1                 ;
; state.s2          ; 0         ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0          ; 1                 ;
; state.s3          ; 0         ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0          ; 1                 ;
; state.s4          ; 0         ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0          ; 1                 ;
; state.s5          ; 0         ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0          ; 1                 ;
; state.s23         ; 1         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0          ; 1                 ;
+-------------------+-----------+----------+----------+----------+----------+----------+----------+------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|state                       ;
+-------------------+-----------+----------+----------+----------+----------+----------+----------+------------+-------------------+
; Name              ; state.s23 ; state.s5 ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.s0 ; state.idle ; state.reset_state ;
+-------------------+-----------+----------+----------+----------+----------+----------+----------+------------+-------------------+
; state.reset_state ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0          ; 0                 ;
; state.idle        ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1          ; 1                 ;
; state.s0          ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0          ; 1                 ;
; state.s1          ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0          ; 1                 ;
; state.s2          ; 0         ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0          ; 1                 ;
; state.s3          ; 0         ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0          ; 1                 ;
; state.s4          ; 0         ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0          ; 1                 ;
; state.s5          ; 0         ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0          ; 1                 ;
; state.s23         ; 1         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0          ; 1                 ;
+-------------------+-----------+----------+----------+----------+----------+----------+----------+------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                               ; Reason for Removal                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[18,19]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[18,19]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|word_in_reg[18,19]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|word_in_reg[18,19]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|word_in_reg[18,19]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|word_in_reg[18,19]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[17]                                                                                        ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[17]                                                                                         ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|cr                                                                                               ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|galvo_sync_xy2_reg                                                                                ;
; myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|address_reg_b[0]     ; Merged with myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|address_reg_b[0]     ;
; myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|out_address_reg_b[0] ; Merged with myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|out_address_reg_b[0] ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[0]                                                                   ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[0]                                                                    ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[1]                                                                   ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[1]                                                                    ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[2]                                                                   ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[2]                                                                    ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[3]                                                                   ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[3]                                                                    ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[4]                                                                   ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[4]                                                                    ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[5]                                                                   ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[5]                                                                    ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[6]                                                                   ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[6]                                                                    ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[7]                                                                   ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[7]                                                                    ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[8]                                                                   ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[8]                                                                    ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[9]                                                                   ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[9]                                                                    ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[10]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[10]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[11]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[11]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[12]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[12]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[13]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[13]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[14]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[14]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[15]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[15]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[16]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[16]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[17]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[17]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[18]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[18]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[19]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[19]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[20]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[20]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[21]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[21]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[22]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[22]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[23]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[23]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[24]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[24]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[25]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[25]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[26]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[26]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[27]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[27]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[28]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[28]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[29]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[29]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[30]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[30]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[31]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[31]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|word_in_reg[17]                                                            ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|word_in_reg[17]                                                             ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|busy                                                                       ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|busy                                                                        ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|bit_out_done                                                               ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|bit_out_done                                                                ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|word_in_reg[17]                                                            ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|word_in_reg[17]                                                             ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|busy                                                                       ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|busy                                                                        ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[0]                                                                   ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[0]                                                                    ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[1]                                                                   ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[1]                                                                    ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[2]                                                                   ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[2]                                                                    ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[3]                                                                   ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[3]                                                                    ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[4]                                                                   ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[4]                                                                    ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[5]                                                                   ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[5]                                                                    ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[6]                                                                   ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[6]                                                                    ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[7]                                                                   ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[7]                                                                    ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[8]                                                                   ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[8]                                                                    ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[9]                                                                   ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[9]                                                                    ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[10]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[10]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[11]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[11]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[12]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[12]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[13]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[13]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[14]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[14]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[15]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[15]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[16]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[16]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[17]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[17]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[18]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[18]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[19]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[19]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[20]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[20]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[21]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[21]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[22]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[22]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[23]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[23]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[24]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[24]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[25]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[25]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[26]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[26]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[27]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[27]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[28]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[28]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[29]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[29]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[30]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[30]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[31]                                                                  ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[31]                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|bit_out_done                                                               ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|bit_out_done                                                                ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|state.reset_state                                                       ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|state.reset_state                                                        ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[1..15]                                                      ; Lost fanout                                                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[1..15]                                                      ; Lost fanout                                                                                                                                              ;
; Total Number of Removed Registers = 117                                                                                                     ;                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                            ;
+-------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; Register name                                                                       ; Reason for Removal        ; Registers Removed due to This Register                                               ;
+-------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[15] ; Lost Fanouts              ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[14], ;
;                                                                                     ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[13], ;
;                                                                                     ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[12], ;
;                                                                                     ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[11], ;
;                                                                                     ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[10], ;
;                                                                                     ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[9],  ;
;                                                                                     ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[8],  ;
;                                                                                     ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[7],  ;
;                                                                                     ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[6],  ;
;                                                                                     ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[5],  ;
;                                                                                     ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[4],  ;
;                                                                                     ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[3],  ;
;                                                                                     ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[2],  ;
;                                                                                     ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[1]   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[15] ; Lost Fanouts              ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[14], ;
;                                                                                     ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[13], ;
;                                                                                     ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[12], ;
;                                                                                     ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[11], ;
;                                                                                     ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[10], ;
;                                                                                     ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[9],  ;
;                                                                                     ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[8],  ;
;                                                                                     ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[7],  ;
;                                                                                     ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[6],  ;
;                                                                                     ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[5],  ;
;                                                                                     ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[4],  ;
;                                                                                     ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[3],  ;
;                                                                                     ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[2],  ;
;                                                                                     ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[1]   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[19]                                ; Stuck at GND              ; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|word_in_reg[19],    ;
;                                                                                     ; due to stuck port data_in ; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|word_in_reg[19]     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[18]                                ; Stuck at GND              ; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|word_in_reg[18],    ;
;                                                                                     ; due to stuck port data_in ; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|word_in_reg[18]     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[19]                                ; Stuck at GND              ; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|word_in_reg[19],    ;
;                                                                                     ; due to stuck port data_in ; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|word_in_reg[19]     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[18]                                ; Stuck at GND              ; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|word_in_reg[18],    ;
;                                                                                     ; due to stuck port data_in ; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|word_in_reg[18]     ;
+-------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1062  ;
; Number of registers using Synchronous Clear  ; 332   ;
; Number of registers using Synchronous Load   ; 126   ;
; Number of registers using Asynchronous Clear ; 510   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 594   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; myGalvo_v2:inst1|frame_generator_xy2:inst5|galvo_sync_xy2_reg                                                                                                                                                                                                                                                                   ; 9       ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[4]                                                                                                                                                                                                                                                       ; 7       ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[2]                                                                                                                                                                                                                                                       ; 5       ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[4]                                                                                                                                                                                                                                                       ; 7       ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[2]                                                                                                                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 16                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                         ;
+-----------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+
; Register Name                                                               ; Megafunction                                                              ; Type       ;
+-----------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+
; myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab|sr[0..499] ; myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab|sr_rtl_0 ; SHIFT_TAPS ;
+-----------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|binary_counter_v1:inst3|cnt[2]     ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |c5gx_devkit_DUT|myGalvo_v2:inst1|binary_counter_v1:inst3|cnt[2]                               ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|index[11] ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|index[0]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|state     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|state     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component|altsyncram_k502:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab|altshift_taps:sr_rtl_0|shift_taps_90v:auto_generated|altsyncram_pu91:altsyncram5 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider_v1:inst0 ;
+----------------+----------+-----------------------------------------+
; Parameter Name ; Value    ; Type                                    ;
+----------------+----------+-----------------------------------------+
; DIVISOR        ; 50000000 ; Signed Integer                          ;
+----------------+----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sw_debouncer:inst0a|clock_divider_v1:inst0 ;
+----------------+----------+-------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                        ;
+----------------+----------+-------------------------------------------------------------+
; DIVISOR        ; 25000000 ; Signed Integer                                              ;
+----------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myGalvo_v2:inst1|clock_divider_v1:inst1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DIVISOR        ; 25    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myGalvo_v2:inst1|clock_divider_v1:inst2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DIVISOR        ; 20    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myGalvo_v2:inst1|binary_counter_v1:inst3 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; num_bits       ; 14    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                           ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                                           ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; ./ram_init_posx.hex  ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_5sv1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                            ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                                            ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; ./ram_init_posy.hex  ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_6sv1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                                ;
+------------------------------------+-------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT               ; Untyped                                                             ;
; WIDTH_A                            ; 1                       ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 14                      ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 16384                   ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                             ;
; WIDTH_B                            ; 1                       ; Signed Integer                                                      ;
; WIDTHAD_B                          ; 14                      ; Signed Integer                                                      ;
; NUMWORDS_B                         ; 16384                   ; Signed Integer                                                      ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                             ;
; OUTDATA_REG_B                      ; CLOCK1                  ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                             ;
; INIT_FILE                          ; ./ram_init_linesync.hex ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                  ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                  ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_k502         ; Untyped                                                             ;
+------------------------------------+-------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0aa ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; num_stages     ; 22    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; num_stages     ; 500   ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; data_width     ; 20    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; data_width     ; 20    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; data_width     ; 20    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; data_width     ; 20    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; num_bits       ; 16    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; num_bits       ; 16    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|binary_counter_v1:inst3 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; num_bits       ; 5     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                           ;
+-------------------------------------------------+------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                  ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                          ; String         ;
; sld_node_info                                   ; 805334528                                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 16                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 16                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                      ; Untyped        ;
; sld_sample_depth                                ; 256                                                                    ; Untyped        ;
; sld_segment_size                                ; 256                                                                    ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                      ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                      ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                      ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                   ; String         ;
; sld_inversion_mask_length                       ; 70                                                                     ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 17                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                      ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab|altshift_taps:sr_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                   ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                ;
; TAP_DISTANCE   ; 500            ; Untyped                                                                                                ;
; WIDTH          ; 1              ; Untyped                                                                                                ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                ;
; CBXI_PARAMETER ; shift_taps_90v ; Untyped                                                                                                ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                     ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                        ;
; Entity Instance                           ; myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                       ;
;     -- NUMWORDS_A                         ; 16384                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 16                                                                                       ;
;     -- NUMWORDS_B                         ; 16384                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                       ;
;     -- NUMWORDS_A                         ; 16384                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 16                                                                                       ;
;     -- NUMWORDS_B                         ; 16384                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                ;
;     -- WIDTH_A                            ; 1                                                                                        ;
;     -- NUMWORDS_A                         ; 16384                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 16384                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                  ;
+----------------------------+-----------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                       ;
; Entity Instance            ; myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab|altshift_taps:sr_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                       ;
;     -- TAP_DISTANCE        ; 500                                                                                     ;
;     -- WIDTH               ; 1                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|binary_counter_v1:inst3"                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2"                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; p_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; num_of_ones_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; index_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busy_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1"                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; num_of_ones_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; index_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busy_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad"                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; bit_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac"                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; bit_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab"                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; bit_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa"                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; bit_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab" ;
+--------+-------+----------+------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                          ;
+--------+-------+----------+------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                     ;
+--------+-------+----------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0aa" ;
+--------+-------+----------+------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                          ;
+--------+-------+----------+------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                     ;
+--------+-------+----------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5"                                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; posx_reg_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; posy_reg_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; line_sync_reg_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; p1_out            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; p2_out            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; word1_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; word2_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "myGalvo_v2:inst1|galvo_memory:inst4" ;
+------------------+-------+----------+---------------------------+
; Port             ; Type  ; Severity ; Details                   ;
+------------------+-------+----------+---------------------------+
; wraddr           ; Input ; Info     ; Stuck at GND              ;
; wrclk            ; Input ; Info     ; Stuck at GND              ;
; wren             ; Input ; Info     ; Stuck at GND              ;
; ram_posx_in      ; Input ; Info     ; Stuck at GND              ;
; ram_posy_in      ; Input ; Info     ; Stuck at GND              ;
; ram_line_sync_in ; Input ; Info     ; Stuck at GND              ;
+------------------+-------+----------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myGalvo_v2:inst1|binary_counter_v1:inst3"                                                                ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; cout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "myGalvo_v2:inst1|dff2_sync:inst0b" ;
+--------+-------+----------+-----------------------------------+
; Port   ; Type  ; Severity ; Details                           ;
+--------+-------+----------+-----------------------------------+
; resetn ; Input ; Info     ; Stuck at VCC                      ;
+--------+-------+----------+-----------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "myGalvo_v2:inst1|dff2_sync:inst0a" ;
+--------+-------+----------+-----------------------------------+
; Port   ; Type  ; Severity ; Details                           ;
+--------+-------+----------+-----------------------------------+
; resetn ; Input ; Info     ; Stuck at VCC                      ;
+--------+-------+----------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 16                  ; 16               ; 256          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 488                         ;
;     CLR               ; 63                          ;
;     ENA               ; 6                           ;
;     ENA CLR           ; 151                         ;
;     ENA CLR SCLR      ; 94                          ;
;     ENA SCLR          ; 14                          ;
;     SCLR              ; 121                         ;
;     plain             ; 39                          ;
; arriav_lcell_comb     ; 470                         ;
;     arith             ; 243                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 240                         ;
;         3 data inputs ; 2                           ;
;     extend            ; 12                          ;
;         7 data inputs ; 12                          ;
;     normal            ; 215                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 57                          ;
;         3 data inputs ; 37                          ;
;         4 data inputs ; 16                          ;
;         5 data inputs ; 43                          ;
;         6 data inputs ; 53                          ;
; boundary_port         ; 65                          ;
; stratixv_ram_block    ; 65                          ;
;                       ;                             ;
; Max LUT depth         ; 4.20                        ;
; Average LUT depth     ; 2.37                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                             ;
+-------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------+---------+
; Name                                                  ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                       ; Details ;
+-------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------+---------+
; clk_50                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_50                                                                  ; N/A     ;
; ledg0                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; key0                                                                    ; N/A     ;
; ledg0                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; key0                                                                    ; N/A     ;
; ledr0                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clock_divider_v1:inst0|LessThan1~5_wirecell                             ; N/A     ;
; ledr0                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clock_divider_v1:inst0|LessThan1~5_wirecell                             ; N/A     ;
; myGalvo_v2:inst1|dff2_sync:inst0a|d_in                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sw_debouncer:inst0a|sw_out_w                                            ; N/A     ;
; myGalvo_v2:inst1|dff2_sync:inst0a|d_in                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sw_debouncer:inst0a|sw_out_w                                            ; N/A     ;
; myGalvo_v2:inst1|dff2_sync:inst0a|q_out               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|dff2_sync:inst0a|dff2                                  ; N/A     ;
; myGalvo_v2:inst1|dff2_sync:inst0a|q_out               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|dff2_sync:inst0a|dff2                                  ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|galvo_busy ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|dff2_sync:inst0c|dff2                                  ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|galvo_busy ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|dff2_sync:inst0c|dff2                                  ; N/A     ;
; myGalvo_v2:inst1|galvo_busy                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|galvo_busy                                             ; N/A     ;
; myGalvo_v2:inst1|galvo_busy                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|galvo_busy                                             ; N/A     ;
; myGalvo_v2:inst1|galvo_busy_in                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sw_debouncer:inst0a|sw_out_w                                            ; N/A     ;
; myGalvo_v2:inst1|galvo_busy_in                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sw_debouncer:inst0a|sw_out_w                                            ; N/A     ;
; myGalvo_v2:inst1|galvo_line_sync                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                     ; N/A     ;
; myGalvo_v2:inst1|galvo_line_sync                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                     ; N/A     ;
; myGalvo_v2:inst1|galvo_sync_xy2                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|galvo_sync_xy2_reg~_wirecell ; N/A     ;
; myGalvo_v2:inst1|galvo_sync_xy2                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|galvo_sync_xy2_reg~_wirecell ; N/A     ;
; myGalvo_v2:inst1|galvo_xdata_xy2                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|galvo_xdata_xy2              ; N/A     ;
; myGalvo_v2:inst1|galvo_xdata_xy2                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|galvo_xdata_xy2              ; N/A     ;
; myGalvo_v2:inst1|galvo_ydata_xy2                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|galvo_ydata_xy2              ; N/A     ;
; myGalvo_v2:inst1|galvo_ydata_xy2                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|galvo_ydata_xy2              ; N/A     ;
; myGalvo_v2:inst1|reset                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|reset                                                  ; N/A     ;
; myGalvo_v2:inst1|reset                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|reset                                                  ; N/A     ;
; myGalvo_v2:inst1|resetn_in                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; key0                                                                    ; N/A     ;
; myGalvo_v2:inst1|resetn_in                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; key0                                                                    ; N/A     ;
; sw0                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sw0                                                                     ; N/A     ;
; sw0                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sw0                                                                     ; N/A     ;
; sw_debouncer:inst0a|sw_out                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sw_debouncer:inst0a|sw_out_w                                            ; N/A     ;
; sw_debouncer:inst0a|sw_out                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sw_debouncer:inst0a|sw_out_w                                            ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                     ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                     ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                     ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                     ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                     ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                     ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                     ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                     ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                     ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                     ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                     ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                     ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                     ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                     ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                     ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                     ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                     ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                     ; N/A     ;
; key0                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; key0                                                                    ; N/A     ;
; key0                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; key0                                                                    ; N/A     ;
+-------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon May 04 12:17:49 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off c5gx_devkit_DUT -c c5gx_devkit_DUT
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file sw_debouncer.vhd
    Info (12022): Found design unit 1: sw_debouncer-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/sw_debouncer.vhd Line: 20
    Info (12023): Found entity 1: sw_debouncer File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/sw_debouncer.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mypreciouslib/parity_bit_calc_sm/parity_bit_calc_sm.vhd
    Info (12022): Found design unit 1: parity_bit_calc_sm-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd Line: 38
    Info (12023): Found entity 1: parity_bit_calc_sm File: C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mypreciouslib/serializer_v1/serializer_v1.vhd
    Info (12022): Found design unit 1: serializer_v1-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/serializer_v1/serializer_v1.vhd Line: 29
    Info (12023): Found entity 1: serializer_v1 File: C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/serializer_v1/serializer_v1.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mypreciouslib/shift_reg1bit.vhd
    Info (12022): Found design unit 1: shift_reg1bit-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/shift_reg1bit.vhd Line: 52
    Info (12023): Found entity 1: shift_reg1bit File: C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/shift_reg1bit.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mypreciouslib/pulse_gen_ena.vhd
    Info (12022): Found design unit 1: pulse_gen_ena-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/pulse_gen_ena.vhd Line: 23
    Info (12023): Found entity 1: pulse_gen_ena File: C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/pulse_gen_ena.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/frame_generator_xy2.vhd
    Info (12022): Found design unit 1: frame_generator_xy2-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd Line: 39
    Info (12023): Found entity 1: frame_generator_xy2 File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/ram16kx16bitsa/ram16kx16bitsa.v
    Info (12023): Found entity 1: RAM16kx16bitsA File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/ram16kx16bits/ram16kx16bits.v
    Info (12023): Found entity 1: RAM16kx16bits File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/ram16kx1bit/ram16kx1bit.v
    Info (12023): Found entity 1: RAM16kx1bit File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/galvo_memory.vhd
    Info (12022): Found design unit 1: galvo_memory-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd Line: 34
    Info (12023): Found entity 1: galvo_memory File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mypreciouslib/binary_counter_v1/binary_counter_v1.vhd
    Info (12022): Found design unit 1: binary_counter_v1-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/binary_counter_v1/binary_counter_v1.vhd Line: 26
    Info (12023): Found entity 1: binary_counter_v1 File: C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/binary_counter_v1/binary_counter_v1.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/mygalvo_v2.vhd
    Info (12022): Found design unit 1: myGalvo_v2-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd Line: 65
    Info (12023): Found entity 1: myGalvo_v2 File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mypreciouslib/dff2_sync.vhd
    Info (12022): Found design unit 1: dff2_sync-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/dff2_sync.vhd Line: 20
    Info (12023): Found entity 1: dff2_sync File: C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/dff2_sync.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider_v1/clock_divider_v1.v
    Info (12023): Found entity 1: clock_divider_v1 File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/clock_divider_v1/clock_divider_v1.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file c5gx_devkit_dut.vhd
    Info (12022): Found design unit 1: c5gx_devkit_DUT-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 24
    Info (12023): Found entity 1: c5gx_devkit_DUT File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 11
Warning (12019): Can't analyze file -- file output_files/sw_debouncer.vhd is missing
Info (12127): Elaborating entity "c5gx_devkit_DUT" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at c5gx_devkit_DUT.vhd(18): used implicit default value for signal "ledg1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 18
Warning (10541): VHDL Signal Declaration warning at c5gx_devkit_DUT.vhd(18): used implicit default value for signal "ledg2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 18
Warning (10541): VHDL Signal Declaration warning at c5gx_devkit_DUT.vhd(18): used implicit default value for signal "ledg3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 18
Warning (10541): VHDL Signal Declaration warning at c5gx_devkit_DUT.vhd(18): used implicit default value for signal "ledr1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 18
Warning (10541): VHDL Signal Declaration warning at c5gx_devkit_DUT.vhd(18): used implicit default value for signal "ledr2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 18
Warning (10541): VHDL Signal Declaration warning at c5gx_devkit_DUT.vhd(18): used implicit default value for signal "ledr3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 18
Warning (10873): Using initial value X (don't care) for net "gpio_d[35..9]" at c5gx_devkit_DUT.vhd(19) File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
Warning (10873): Using initial value X (don't care) for net "gpio_d[7]" at c5gx_devkit_DUT.vhd(19) File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
Warning (10873): Using initial value X (don't care) for net "gpio_d[5]" at c5gx_devkit_DUT.vhd(19) File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
Warning (10873): Using initial value X (don't care) for net "gpio_d[3]" at c5gx_devkit_DUT.vhd(19) File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
Warning (10873): Using initial value X (don't care) for net "gpio_d[1]" at c5gx_devkit_DUT.vhd(19) File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
Info (12128): Elaborating entity "clock_divider_v1" for hierarchy "clock_divider_v1:inst0" File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 79
Info (12128): Elaborating entity "sw_debouncer" for hierarchy "sw_debouncer:inst0a" File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 86
Info (12128): Elaborating entity "clock_divider_v1" for hierarchy "sw_debouncer:inst0a|clock_divider_v1:inst0" File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/sw_debouncer.vhd Line: 37
Info (12128): Elaborating entity "myGalvo_v2" for hierarchy "myGalvo_v2:inst1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 97
Warning (10036): Verilog HDL or VHDL warning at myGalvo_v2.vhd(74): object "gnd36" assigned a value but never read File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd Line: 74
Info (12128): Elaborating entity "dff2_sync" for hierarchy "myGalvo_v2:inst1|dff2_sync:inst0a" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd Line: 177
Info (12128): Elaborating entity "clock_divider_v1" for hierarchy "myGalvo_v2:inst1|clock_divider_v1:inst1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd Line: 254
Info (12128): Elaborating entity "clock_divider_v1" for hierarchy "myGalvo_v2:inst1|clock_divider_v1:inst2" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd Line: 261
Info (12128): Elaborating entity "binary_counter_v1" for hierarchy "myGalvo_v2:inst1|binary_counter_v1:inst3" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd Line: 272
Info (12128): Elaborating entity "galvo_memory" for hierarchy "myGalvo_v2:inst1|galvo_memory:inst4" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd Line: 283
Info (12128): Elaborating entity "RAM16kx16bits" for hierarchy "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd Line: 97
Info (12128): Elaborating entity "altsyncram" for hierarchy "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v Line: 93
Info (12130): Elaborated megafunction instantiation "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v Line: 93
Info (12133): Instantiated megafunction "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v Line: 93
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "./ram_init_posx.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5sv1.tdf
    Info (12023): Found entity 1: altsyncram_5sv1 File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_5sv1" for hierarchy "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/decode_5la.tdf Line: 22
Info (12128): Elaborating entity "decode_5la" for hierarchy "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|decode_5la:decode2" File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf
    Info (12023): Found entity 1: mux_4hb File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/mux_4hb.tdf Line: 22
Info (12128): Elaborating entity "mux_4hb" for hierarchy "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|mux_4hb:mux3" File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 48
Info (12128): Elaborating entity "RAM16kx16bitsA" for hierarchy "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd Line: 110
Info (12128): Elaborating entity "altsyncram" for hierarchy "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v Line: 93
Info (12130): Elaborated megafunction instantiation "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v Line: 93
Info (12133): Instantiated megafunction "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v Line: 93
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "./ram_init_posy.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6sv1.tdf
    Info (12023): Found entity 1: altsyncram_6sv1 File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_6sv1" for hierarchy "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "RAM16kx1bit" for hierarchy "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd Line: 123
Info (12128): Elaborating entity "altsyncram" for hierarchy "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v Line: 93
Info (12130): Elaborated megafunction instantiation "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v Line: 93
Info (12133): Instantiated megafunction "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v Line: 93
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "./ram_init_linesync.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k502.tdf
    Info (12023): Found entity 1: altsyncram_k502 File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_k502.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_k502" for hierarchy "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component|altsyncram_k502:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_efb.tdf
    Info (12023): Found entity 1: mux_efb File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/mux_efb.tdf Line: 22
Info (12128): Elaborating entity "mux_efb" for hierarchy "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component|altsyncram_k502:auto_generated|mux_efb:mux3" File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_k502.tdf Line: 48
Info (12128): Elaborating entity "frame_generator_xy2" for hierarchy "myGalvo_v2:inst1|frame_generator_xy2:inst5" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd Line: 304
Warning (10541): VHDL Signal Declaration warning at frame_generator_xy2.vhd(25): used implicit default value for signal "galvo_line_sync" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd Line: 25
Warning (10036): Verilog HDL or VHDL warning at frame_generator_xy2.vhd(136): object "p2_valid" assigned a value but never read File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd Line: 136
Info (12128): Elaborating entity "pulse_gen_ena" for hierarchy "myGalvo_v2:inst1|frame_generator_xy2:inst5|pulse_gen_ena:inst00" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd Line: 167
Info (12128): Elaborating entity "shift_reg1bit" for hierarchy "myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0aa" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd Line: 207
Info (12128): Elaborating entity "shift_reg1bit" for hierarchy "myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd Line: 218
Info (12128): Elaborating entity "serializer_v1" for hierarchy "myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd Line: 230
Info (12128): Elaborating entity "parity_bit_calc_sm" for hierarchy "myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd Line: 288
Info (12128): Elaborating entity "binary_counter_v1" for hierarchy "myGalvo_v2:inst1|frame_generator_xy2:inst5|binary_counter_v1:inst3" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd Line: 320
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qb84.tdf
    Info (12023): Found entity 1: altsyncram_qb84 File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_qb84.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_glc.tdf
    Info (12023): Found entity 1: mux_glc File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/mux_glc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf
    Info (12023): Found entity 1: cntr_19i File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_19i.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7vi.tdf
    Info (12023): Found entity 1: cntr_7vi File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_7vi.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_39i.tdf
    Info (12023): Found entity 1: cntr_39i File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_39i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cmpr_d9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.05.04.12:18:10 Progress: Loading sld5e2d7827/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5e2d7827/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component|altsyncram_k502:auto_generated|ram_block1a0" File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_k502.tdf Line: 49
        Warning (14320): Synthesized away node "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component|altsyncram_k502:auto_generated|ram_block1a1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_k502.tdf Line: 84
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab|sr_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 500
        Info (286033): Parameter WIDTH set to 1
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab|altshift_taps:sr_rtl_0"
Info (12133): Instantiated megafunction "myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab|altshift_taps:sr_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "500"
    Info (12134): Parameter "WIDTH" = "1"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_90v.tdf
    Info (12023): Found entity 1: shift_taps_90v File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/shift_taps_90v.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pu91.tdf
    Info (12023): Found entity 1: altsyncram_pu91 File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_pu91.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1lf.tdf
    Info (12023): Found entity 1: cntr_1lf File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_1lf.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf
    Info (12023): Found entity 1: cmpr_h9c File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cmpr_h9c.tdf Line: 22
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ledg1" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 18
    Warning (13410): Pin "ledg2" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 18
    Warning (13410): Pin "ledg3" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 18
    Warning (13410): Pin "ledr1" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 18
    Warning (13410): Pin "ledr2" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 18
    Warning (13410): Pin "ledr3" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 18
    Warning (13410): Pin "gpio_d[1]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[3]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[5]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[7]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[8]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[9]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[10]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[11]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[12]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[13]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[14]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[15]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[16]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[17]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[18]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[19]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[20]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[21]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[22]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[23]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[24]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[25]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[26]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[27]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[28]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[29]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[30]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[31]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[32]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[33]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[34]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[35]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
Info (17049): 30 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 65 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a18" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 679
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a2" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 119
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a19" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 714
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a3" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 154
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a20" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 749
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a4" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 189
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a21" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 784
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a5" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 224
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a30" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 1099
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a14" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 539
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a16" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 609
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a0" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 49
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a17" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 644
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a1" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 84
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a31" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 1134
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a15" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 574
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a31" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 1134
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a15" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 574
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a27" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 994
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a11" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 434
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a29" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 1064
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a13" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 504
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a26" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 959
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a10" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 399
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a28" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 1029
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a12" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 469
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a20" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 749
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a4" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 189
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a22" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 819
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a6" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 259
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a19" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 714
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a3" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 154
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a21" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 784
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a5" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 224
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a28" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 1029
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a12" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 469
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a30" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 1099
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a14" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 539
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a27" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 994
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a11" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 434
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a29" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 1064
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a13" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 504
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a23" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 854
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a7" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 294
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a25" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 924
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a9" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 364
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a22" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 819
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a6" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 259
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a24" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 889
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a8" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 329
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a16" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 609
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a0" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 49
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a18" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 679
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a2" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 119
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a17" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 644
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a1" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 84
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a24" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 889
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a8" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 329
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a26" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 959
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a10" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 399
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a23" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 854
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a7" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 294
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a25" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 924
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a9" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 364
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 17
    Warning (15610): No output dependent on input pin "key2" File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 17
    Warning (15610): No output dependent on input pin "key3" File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 17
    Warning (15610): No output dependent on input pin "sw1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 17
    Warning (15610): No output dependent on input pin "sw2" File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 17
    Warning (15610): No output dependent on input pin "sw3" File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 17
Info (21057): Implemented 1482 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 45 output pins
    Info (21061): Implemented 1343 logic cells
    Info (21064): Implemented 81 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 131 warnings
    Info: Peak virtual memory: 4979 megabytes
    Info: Processing ended: Mon May 04 12:18:25 2020
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:01:01


