# system info ADCTestADC on 2017.09.25.19:02:08
system_info:
name,value
DEVICE,10M08SAE144C8GES
DEVICE_FAMILY,MAX 10
GENERATION_ID,1506362501
#
#
# Files generated for ADCTestADC on 2017.09.25.19:02:08
files:
filepath,kind,attributes,module,is_top
simulation/ADCTestADC.v,VERILOG,,ADCTestADC,true
simulation/submodules/ADCTestADC_altpll_0.vo,VERILOG,,ADCTestADC_altpll_0,false
simulation/submodules/ADCTestADC_master_0.v,VERILOG,,ADCTestADC_master_0,false
simulation/submodules/ADCTestADC_modular_adc_0.v,VERILOG,,ADCTestADC_modular_adc_0,false
simulation/submodules/ADCTestADC_mm_interconnect_0.v,VERILOG,,ADCTestADC_mm_interconnect_0,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_jtag_interface.sdc,SDC,,altera_avalon_st_jtag_interface,false
simulation/submodules/ADCTestADC_master_0_timing_adt.sv,SYSTEM_VERILOG,,ADCTestADC_master_0_timing_adt,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
simulation/submodules/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
simulation/submodules/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
simulation/submodules/ADCTestADC_master_0_b2p_adapter.sv,SYSTEM_VERILOG,,ADCTestADC_master_0_b2p_adapter,false
simulation/submodules/ADCTestADC_master_0_p2b_adapter.sv,SYSTEM_VERILOG,,ADCTestADC_master_0_p2b_adapter,false
simulation/submodules/altera_modular_adc_control.v,VERILOG,,altera_modular_adc_control,false
simulation/submodules/altera_modular_adc_control_avrg_fifo.v,VERILOG,,altera_modular_adc_control,false
simulation/submodules/altera_modular_adc_control_fsm.v,VERILOG,,altera_modular_adc_control,false
simulation/submodules/chsel_code_converter_sw_to_hw.v,VERILOG,,altera_modular_adc_control,false
simulation/submodules/fiftyfivenm_adcblock_primitive_wrapper.v,VERILOG,,altera_modular_adc_control,false
simulation/submodules/fiftyfivenm_adcblock_top_wrapper.v,VERILOG,,altera_modular_adc_control,false
simulation/submodules/altera_modular_adc_sequencer.v,VERILOG,,altera_modular_adc_sequencer,false
simulation/submodules/altera_modular_adc_sequencer_csr.v,VERILOG,,altera_modular_adc_sequencer,false
simulation/submodules/altera_modular_adc_sequencer_ctrl.v,VERILOG,,altera_modular_adc_sequencer,false
simulation/submodules/altera_modular_adc_sample_store.v,VERILOG,,altera_modular_adc_sample_store,false
simulation/submodules/altera_modular_adc_sample_store_ram.v,VERILOG,,altera_modular_adc_sample_store,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/ADCTestADC_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,ADCTestADC_mm_interconnect_0_router,false
simulation/submodules/ADCTestADC_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,ADCTestADC_mm_interconnect_0_router_001,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/ADCTestADC_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,ADCTestADC_mm_interconnect_0_cmd_demux,false
simulation/submodules/ADCTestADC_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,ADCTestADC_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ADCTestADC_mm_interconnect_0_cmd_mux,false
simulation/submodules/ADCTestADC_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,ADCTestADC_mm_interconnect_0_rsp_demux,false
simulation/submodules/ADCTestADC_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,ADCTestADC_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ADCTestADC_mm_interconnect_0_rsp_mux,false
simulation/submodules/ADCTestADC_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,ADCTestADC_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/ADCTestADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,ADCTestADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
ADCTestADC.altpll_0,ADCTestADC_altpll_0
ADCTestADC.master_0,ADCTestADC_master_0
ADCTestADC.master_0.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
ADCTestADC.master_0.timing_adt,ADCTestADC_master_0_timing_adt
ADCTestADC.master_0.fifo,altera_avalon_sc_fifo
ADCTestADC.master_0.b2p,altera_avalon_st_bytes_to_packets
ADCTestADC.master_0.p2b,altera_avalon_st_packets_to_bytes
ADCTestADC.master_0.transacto,altera_avalon_packets_to_master
ADCTestADC.master_0.b2p_adapter,ADCTestADC_master_0_b2p_adapter
ADCTestADC.master_0.p2b_adapter,ADCTestADC_master_0_p2b_adapter
ADCTestADC.master_0.rst_controller,altera_reset_controller
ADCTestADC.modular_adc_0,ADCTestADC_modular_adc_0
ADCTestADC.modular_adc_0.control_internal,altera_modular_adc_control
ADCTestADC.modular_adc_0.sequencer_internal,altera_modular_adc_sequencer
ADCTestADC.modular_adc_0.sample_store_internal,altera_modular_adc_sample_store
ADCTestADC.mm_interconnect_0,ADCTestADC_mm_interconnect_0
ADCTestADC.mm_interconnect_0.master_0_master_translator,altera_merlin_master_translator
ADCTestADC.mm_interconnect_0.modular_adc_0_sample_store_csr_translator,altera_merlin_slave_translator
ADCTestADC.mm_interconnect_0.modular_adc_0_sequencer_csr_translator,altera_merlin_slave_translator
ADCTestADC.mm_interconnect_0.master_0_master_agent,altera_merlin_master_agent
ADCTestADC.mm_interconnect_0.modular_adc_0_sample_store_csr_agent,altera_merlin_slave_agent
ADCTestADC.mm_interconnect_0.modular_adc_0_sequencer_csr_agent,altera_merlin_slave_agent
ADCTestADC.mm_interconnect_0.modular_adc_0_sample_store_csr_agent_rsp_fifo,altera_avalon_sc_fifo
ADCTestADC.mm_interconnect_0.modular_adc_0_sequencer_csr_agent_rsp_fifo,altera_avalon_sc_fifo
ADCTestADC.mm_interconnect_0.router,ADCTestADC_mm_interconnect_0_router
ADCTestADC.mm_interconnect_0.router_001,ADCTestADC_mm_interconnect_0_router_001
ADCTestADC.mm_interconnect_0.router_002,ADCTestADC_mm_interconnect_0_router_001
ADCTestADC.mm_interconnect_0.master_0_master_limiter,altera_merlin_traffic_limiter
ADCTestADC.mm_interconnect_0.cmd_demux,ADCTestADC_mm_interconnect_0_cmd_demux
ADCTestADC.mm_interconnect_0.cmd_mux,ADCTestADC_mm_interconnect_0_cmd_mux
ADCTestADC.mm_interconnect_0.cmd_mux_001,ADCTestADC_mm_interconnect_0_cmd_mux
ADCTestADC.mm_interconnect_0.rsp_demux,ADCTestADC_mm_interconnect_0_rsp_demux
ADCTestADC.mm_interconnect_0.rsp_demux_001,ADCTestADC_mm_interconnect_0_rsp_demux
ADCTestADC.mm_interconnect_0.rsp_mux,ADCTestADC_mm_interconnect_0_rsp_mux
ADCTestADC.mm_interconnect_0.avalon_st_adapter,ADCTestADC_mm_interconnect_0_avalon_st_adapter
ADCTestADC.mm_interconnect_0.avalon_st_adapter.error_adapter_0,ADCTestADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
ADCTestADC.mm_interconnect_0.avalon_st_adapter_001,ADCTestADC_mm_interconnect_0_avalon_st_adapter
ADCTestADC.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,ADCTestADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
ADCTestADC.rst_controller,altera_reset_controller
