--K1L74Q is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50
--operation mode is normal

K1L74Q_lut_out = G1_regData[2] & (K1L35 # K1L74Q & K1L45);
K1L74Q = DFFE(K1L74Q_lut_out, LB_CLK, , , );


--K1L64Q is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~49
--operation mode is normal

K1L64Q_lut_out = G1_regData[2] & K1L65;
K1L64Q = DFFE(K1L64Q_lut_out, LB_CLK, , , );


--K1L05Q is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53
--operation mode is normal

K1L05Q_lut_out = G1_regData[2] & (K1L04 # K1L75 # !K1L15);
K1L05Q = DFFE(K1L05Q_lut_out, LB_CLK, , , );


--K1L15 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~1073
--operation mode is normal

K1L15 = K1L74Q & !K1L64Q # !K1L05Q;


--K1L84Q is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51
--operation mode is normal

K1L84Q_lut_out = G1_regData[2] & K1L85;
K1L84Q = DFFE(K1L84Q_lut_out, LB_CLK, , , );


--K1L94Q is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52
--operation mode is normal

K1L94Q_lut_out = G1_regData[2] & (K1L95 & !K1L74Q # !K1L95 & K1L94Q);
K1L94Q = DFFE(K1L94Q_lut_out, LB_CLK, , , );


--K1L14 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState.te_read_ch3_r~31
--operation mode is normal

K1L14 = K1L84Q & K1L74Q & K1L94Q;


--A1L462 is nBank_OE_s~62
--operation mode is normal

A1L462 = K1L15 & A1L562 & (!K1L14 # !K1L64Q);


--K1L34 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState.te_waitfortransferrequest~23
--operation mode is normal

K1L34 = !K1L84Q & !K1L94Q;


--K1L24 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState.te_waitfortransferrequest~6
--operation mode is normal

K1L24 = K1L34 & !K1L05Q & !K1L74Q & !K1L64Q;


--C1_SRE_masterClockGate is clocks_engine:CLKE|SRE_masterClockGate
--operation mode is normal

C1_SRE_masterClockGate_lut_out = C1_SRE_masterClockGate_protector;
C1_SRE_masterClockGate = DFFE(C1_SRE_masterClockGate_lut_out, C1L13, , , );


--G1_regData[0] is reg_SC_ENGINE:SC_ENGINE|regData[0]
--operation mode is normal

G1_regData[0]_lut_out = nLB_RESET & (D1_nOutputEnable_write[1] & G1_regData[0] # !D1_nOutputEnable_write[1] & A1L65);
G1_regData[0] = DFFE(G1_regData[0]_lut_out, LB_CLK, , , );


--C1L03 is clocks_engine:CLKE|SRE_selectedClock~83
--operation mode is normal

C1L03 = CLOCK_SYNC_IN & (CLOCK_DAUGHTER_CARD # G1_regData[0]) # !CLOCK_SYNC_IN & CLOCK_DAUGHTER_CARD & !G1_regData[0];


--G1_regData[1] is reg_SC_ENGINE:SC_ENGINE|regData[1]
--operation mode is normal

G1_regData[1]_lut_out = nLB_RESET & (D1_nOutputEnable_write[1] & G1_regData[1] # !D1_nOutputEnable_write[1] & A1L76);
G1_regData[1] = DFFE(G1_regData[1]_lut_out, LB_CLK, , , );


--C1_SRE_masterClock is clocks_engine:CLKE|SRE_masterClock
--operation mode is normal

C1_SRE_masterClock = G1_regData[1] & !C1L03 # !G1_regData[1] & !CLOCK_PLL_A # !C1_SRE_masterClockGate;


--F1_regData[6] is reg_SC_DEVICES:SC_DEVICES|regData[6]
--operation mode is normal

F1_regData[6]_lut_out = nLB_RESET & (D1_nOutputEnable_write[0] & F1_regData[6] # !D1_nOutputEnable_write[0] & !A1L221);
F1_regData[6] = DFFE(F1_regData[6]_lut_out, LB_CLK, , , );


--F1_regData[11] is reg_SC_DEVICES:SC_DEVICES|regData[11]
--operation mode is normal

F1_regData[11]_lut_out = nLB_RESET & (D1_nOutputEnable_write[0] & F1_regData[11] # !D1_nOutputEnable_write[0] & A1L181);
F1_regData[11] = DFFE(F1_regData[11]_lut_out, LB_CLK, , , );


--F1_regData[10] is reg_SC_DEVICES:SC_DEVICES|regData[10]
--operation mode is normal

F1_regData[10]_lut_out = nLB_RESET & (D1_nOutputEnable_write[0] & F1_regData[10] # !D1_nOutputEnable_write[0] & A1L371);
F1_regData[10] = DFFE(F1_regData[10]_lut_out, LB_CLK, , , );


--F1_regData[9] is reg_SC_DEVICES:SC_DEVICES|regData[9]
--operation mode is normal

F1_regData[9]_lut_out = nLB_RESET & (D1_nOutputEnable_write[0] & F1_regData[9] # !D1_nOutputEnable_write[0] & !A1L941);
F1_regData[9] = DFFE(F1_regData[9]_lut_out, LB_CLK, , , );


--K1L93 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState.te_daughtercard_transferrequest~6
--operation mode is normal

K1L93 = K1L05Q & K1L74Q;


--C1_CG_generator_bick[1] is clocks_engine:CLKE|CG_generator_bick[1]
--operation mode is normal

C1_CG_generator_bick[1]_lut_out = C1_CG_generator_bick[0] $ C1_CG_generator_bick[1];
C1_CG_generator_bick[1] = DFFE(C1_CG_generator_bick[1]_lut_out, C1_SRE_masterClock, C1_SRE_masterClockGate, , );


--F1_regData[4] is reg_SC_DEVICES:SC_DEVICES|regData[4]
--operation mode is normal

F1_regData[4]_lut_out = nLB_RESET & (D1_nOutputEnable_write[0] & F1_regData[4] # !D1_nOutputEnable_write[0] & A1L001);
F1_regData[4] = DFFE(F1_regData[4]_lut_out, LB_CLK, , , );


--F1_regData[3] is reg_SC_DEVICES:SC_DEVICES|regData[3]
--operation mode is normal

F1_regData[3]_lut_out = nLB_RESET & (D1_nOutputEnable_write[0] & F1_regData[3] # !D1_nOutputEnable_write[0] & A1L98);
F1_regData[3] = DFFE(F1_regData[3]_lut_out, LB_CLK, , , );


--F1_regData[1] is reg_SC_DEVICES:SC_DEVICES|regData[1]
--operation mode is normal

F1_regData[1]_lut_out = nLB_RESET & (D1_nOutputEnable_write[0] & F1_regData[1] # !D1_nOutputEnable_write[0] & !A1L76);
F1_regData[1] = DFFE(F1_regData[1]_lut_out, LB_CLK, , , );


--F1_regData[0] is reg_SC_DEVICES:SC_DEVICES|regData[0]
--operation mode is normal

F1_regData[0]_lut_out = nLB_RESET & (D1_nOutputEnable_write[0] & F1_regData[0] # !D1_nOutputEnable_write[0] & A1L65);
F1_regData[0] = DFFE(F1_regData[0]_lut_out, LB_CLK, , , );


--F1_regData[2] is reg_SC_DEVICES:SC_DEVICES|regData[2]
--operation mode is normal

F1_regData[2]_lut_out = nLB_RESET & (D1_nOutputEnable_write[0] & F1_regData[2] # !D1_nOutputEnable_write[0] & A1L87);
F1_regData[2] = DFFE(F1_regData[2]_lut_out, LB_CLK, , , );


--C1_CG_generator_sampleRate[6] is clocks_engine:CLKE|CG_generator_sampleRate[6]
--operation mode is normal

C1_CG_generator_sampleRate[6]_lut_out = C1L62 & !C1_CG_generator_sampleRate[6] & !C1L31 # !C1L62 & C1L31;
C1_CG_generator_sampleRate[6] = DFFE(C1_CG_generator_sampleRate[6]_lut_out, !C1_CG_generator_bick[1], C1_SRE_masterClockGate, , );


--B1_master_ch2_out[23] is CODEC_engine:CE|master_ch2_out[23]
--operation mode is normal

B1_master_ch2_out[23]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L921 # !B1_nBick24_3Halfs & B1_master_ch2_out[22]) # !B1L303 & B1L921;
B1_master_ch2_out[23] = DFFE(B1_master_ch2_out[23]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_master_ch1_out[23] is CODEC_engine:CE|master_ch1_out[23]
--operation mode is normal

B1_master_ch1_out[23]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L65 # !B1_nBick24_3Halfs & B1_master_ch1_out[22]) # !B1L003 & B1L65;
B1_master_ch1_out[23] = DFFE(B1_master_ch1_out[23]_lut_out, !C1_CG_generator_bick[1], , , );


--B1L1 is CODEC_engine:CE|codec1_serial_out~3
--operation mode is normal

B1L1 = B1_master_ch2_out[23] & (B1_master_ch1_out[23] # C1_CG_generator_sampleRate[6]) # !B1_master_ch2_out[23] & B1_master_ch1_out[23] & !C1_CG_generator_sampleRate[6];


--B1_master_ch4_out[23] is CODEC_engine:CE|master_ch4_out[23]
--operation mode is normal

B1_master_ch4_out[23]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L572 # !B1_nBick24_3Halfs & B1_master_ch4_out[22]) # !B1L303 & B1L572;
B1_master_ch4_out[23] = DFFE(B1_master_ch4_out[23]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_master_ch3_out[23] is CODEC_engine:CE|master_ch3_out[23]
--operation mode is normal

B1_master_ch3_out[23]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L202 # !B1_nBick24_3Halfs & B1_master_ch3_out[22]) # !B1L003 & B1L202;
B1_master_ch3_out[23] = DFFE(B1_master_ch3_out[23]_lut_out, !C1_CG_generator_bick[1], , , );


--B1L2 is CODEC_engine:CE|codec2_serial_out~3
--operation mode is normal

B1L2 = B1_master_ch4_out[23] & (B1_master_ch3_out[23] # C1_CG_generator_sampleRate[6]) # !B1_master_ch4_out[23] & B1_master_ch3_out[23] & !C1_CG_generator_sampleRate[6];


--F1_regData[5] is reg_SC_DEVICES:SC_DEVICES|regData[5]
--operation mode is normal

F1_regData[5]_lut_out = nLB_RESET & (D1_nOutputEnable_write[0] & F1_regData[5] # !D1_nOutputEnable_write[0] & A1L111);
F1_regData[5] = DFFE(F1_regData[5]_lut_out, LB_CLK, , , );


--E1_regData[0] is reg_SC4_GAIN_MON:SC4_GAIN_MON|regData[0]
--operation mode is normal

E1_regData[0]_lut_out = D1L8 & (D1L4 & A1L65 # !D1L4 & E1_regData[0]) # !D1L8 & E1_regData[0];
E1_regData[0] = DFFE(E1_regData[0]_lut_out, LB_CLK, , , );


--E1_regData[1] is reg_SC4_GAIN_MON:SC4_GAIN_MON|regData[1]
--operation mode is normal

E1_regData[1]_lut_out = D1L8 & (D1L4 & A1L76 # !D1L4 & E1_regData[1]) # !D1L8 & E1_regData[1];
E1_regData[1] = DFFE(E1_regData[1]_lut_out, LB_CLK, , , );


--E1_regData[2] is reg_SC4_GAIN_MON:SC4_GAIN_MON|regData[2]
--operation mode is normal

E1_regData[2]_lut_out = D1L8 & (D1L4 & A1L87 # !D1L4 & E1_regData[2]) # !D1L8 & E1_regData[2];
E1_regData[2] = DFFE(E1_regData[2]_lut_out, LB_CLK, , , );


--E1_regData[3] is reg_SC4_GAIN_MON:SC4_GAIN_MON|regData[3]
--operation mode is normal

E1_regData[3]_lut_out = D1L8 & (D1L4 & A1L98 # !D1L4 & E1_regData[3]) # !D1L8 & E1_regData[3];
E1_regData[3] = DFFE(E1_regData[3]_lut_out, LB_CLK, , , );


--E1_regData[4] is reg_SC4_GAIN_MON:SC4_GAIN_MON|regData[4]
--operation mode is normal

E1_regData[4]_lut_out = D1L8 & (D1L4 & A1L001 # !D1L4 & E1_regData[4]) # !D1L8 & E1_regData[4];
E1_regData[4] = DFFE(E1_regData[4]_lut_out, LB_CLK, , , );


--E1_regData[5] is reg_SC4_GAIN_MON:SC4_GAIN_MON|regData[5]
--operation mode is normal

E1_regData[5]_lut_out = D1L8 & (D1L4 & A1L111 # !D1L4 & E1_regData[5]) # !D1L8 & E1_regData[5];
E1_regData[5] = DFFE(E1_regData[5]_lut_out, LB_CLK, , , );


--E1_regData[6] is reg_SC4_GAIN_MON:SC4_GAIN_MON|regData[6]
--operation mode is normal

E1_regData[6]_lut_out = D1L8 & (D1L4 & A1L221 # !D1L4 & E1_regData[6]) # !D1L8 & E1_regData[6];
E1_regData[6] = DFFE(E1_regData[6]_lut_out, LB_CLK, , , );


--G1_regData[2] is reg_SC_ENGINE:SC_ENGINE|regData[2]
--operation mode is normal

G1_regData[2]_lut_out = nLB_RESET & (D1_nOutputEnable_write[1] & G1_regData[2] # !D1_nOutputEnable_write[1] & A1L001);
G1_regData[2] = DFFE(G1_regData[2]_lut_out, LB_CLK, , , );


--K1L25 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~1074
--operation mode is normal

K1L25 = !K1L05Q & (K1L74Q # !K1L94Q);


--K1L35 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~1075
--operation mode is normal

K1L35 = K1L64Q & (LB_HOLDA & K1L34 # !K1L25);


--K1L45 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~1076
--operation mode is normal

K1L45 = K1L34 & (DC_nFINISHED_TRANSFER & !K1L64Q # !K1L05Q) # !K1L34 & !K1L64Q;


--T1_DFF_2 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|neg_event_pulse_generator:EPG|DFF_2
--operation mode is normal

T1_DFF_2_lut_out = T1_DFF_1;
T1_DFF_2 = DFFE(T1_DFF_2_lut_out, LB_CLK, , , );


--K1_TE_transferRequest_protector is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_transferRequest_protector
--operation mode is normal

K1_TE_transferRequest_protector_lut_out = L1_DFF_2 $ B1_LRS_counter[1];
K1_TE_transferRequest_protector = DFFE(K1_TE_transferRequest_protector_lut_out, LB_CLK, , , );


--K1L55 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~1078
--operation mode is normal

K1L55 = K1L05Q & !K1L74Q # !K1L05Q & (K1L74Q # T1_DFF_2 & !K1_TE_transferRequest_protector);


--K1L65 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~1079
--operation mode is normal

K1L65 = K1L06 # !K1L64Q & (K1L55 # !K1L34);


--K1L04 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState.te_read_ch3_r~6
--operation mode is normal

K1L04 = K1L84Q & K1L74Q & K1L94Q & K1L64Q;


--K1L75 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~1081
--operation mode is normal

K1L75 = DC_nFINISHED_TRANSFER & K1L05Q & K1L74Q;


--K1L85 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~1083
--operation mode is normal

K1L85 = K1L84Q & (K1L74Q $ K1L94Q # !K1L64Q) # !K1L84Q & K1L74Q & K1L64Q;


--K1L95 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~1085
--operation mode is normal

K1L95 = K1L84Q & K1L64Q;


--A1L762 is nBank_WE_s~76
--operation mode is normal

A1L762 = K1L94Q $ (!K1L84Q & !K1L74Q) # !K1L64Q;


--A1L862 is nBank_WE_s~78
--operation mode is normal

A1L862 = (nCS_LM # nLB_WR) & CASCADE(A1L762);


--C1_SRE_masterClockGate_protector is clocks_engine:CLKE|SRE_masterClockGate_protector
--operation mode is normal

C1_SRE_masterClockGate_protector_lut_out = G1_regData[2];
C1_SRE_masterClockGate_protector = DFFE(C1_SRE_masterClockGate_protector_lut_out, C1L13, , , );


--C1L13 is clocks_engine:CLKE|SRE_selectedClock~84
--operation mode is normal

C1L13 = C1L03 & !CLOCK_PLL_A & !G1_regData[1] # !C1L03 & (G1_regData[1] # !CLOCK_PLL_A);


--nFPGA_writeEnable is nFPGA_writeEnable
--operation mode is normal

nFPGA_writeEnable = nLB_WR # nCS_FPGA # A1L04;


--D1_nOutputEnable_write[1] is lineDecoder_3to8:LD|nOutputEnable_write[1]
--operation mode is normal

D1_nOutputEnable_write[1] = A1L63 # A1L83 # nFPGA_writeEnable # !A1L43;


--D1_nOutputEnable_write[0] is lineDecoder_3to8:LD|nOutputEnable_write[0]
--operation mode is normal

D1_nOutputEnable_write[0] = A1L43 # A1L63 # A1L83 # nFPGA_writeEnable;


--C1_CG_generator_bick[0] is clocks_engine:CLKE|CG_generator_bick[0]
--operation mode is normal

C1_CG_generator_bick[0]_lut_out = !C1_CG_generator_bick[0];
C1_CG_generator_bick[0] = DFFE(C1_CG_generator_bick[0]_lut_out, C1_SRE_masterClock, C1_SRE_masterClockGate, , );


--C1L31 is clocks_engine:CLKE|add~18
--operation mode is normal

C1L31 = C1_CG_generator_sampleRate[6] $ C1L21;


--B1_slave_ch2_out[23] is CODEC_engine:CE|slave_ch2_out[23]
--operation mode is normal

B1_slave_ch2_out[23]_lut_out = K1L63 & (M1L6 & A1L142 # !M1L6 & B1_slave_ch2_out[23]) # !K1L63 & B1_slave_ch2_out[23];
B1_slave_ch2_out[23] = DFFE(B1_slave_ch2_out[23]_lut_out, LB_CLK, , , );


--L1_DFF_2 is CODEC_engine:CE|event_pulse_generator:EPG|DFF_2
--operation mode is normal

L1_DFF_2_lut_out = L1_DFF_1;
L1_DFF_2 = DFFE(L1_DFF_2_lut_out, !C1_CG_generator_bick[1], , , );


--B1_LRS_counter[1] is CODEC_engine:CE|LRS_counter[1]
--operation mode is normal

B1_LRS_counter[1]_lut_out = B1_LRS_counter[0] $ B1_LRS_counter[1];
B1_LRS_counter[1] = DFFE(B1_LRS_counter[1]_lut_out, B1_nBick24_2Halfs, G1_regData[3], , );


--B1L921 is CODEC_engine:CE|master_ch2_out~5391
--operation mode is normal

B1L921 = B1_master_ch2_out[23] & (B1_slave_ch2_out[23] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch2_out[23] & B1_slave_ch2_out[23] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch2_out[22] is CODEC_engine:CE|master_ch2_out[22]
--operation mode is normal

B1_master_ch2_out[22]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L031 # !B1_nBick24_3Halfs & B1_master_ch2_out[21]) # !B1L303 & B1L031;
B1_master_ch2_out[22] = DFFE(B1_master_ch2_out[22]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_nBick24_2Halfs is CODEC_engine:CE|nBick24_2Halfs
--operation mode is normal

B1_nBick24_2Halfs_lut_out = C1_CG_generator_sampleRate[5] # C1_CG_generator_sampleRate[3] & C1_CG_generator_sampleRate[4];
B1_nBick24_2Halfs = DFFE(B1_nBick24_2Halfs_lut_out, !C1_CG_generator_bick[1], , , );


--B1L303 is CODEC_engine:CE|nTransferWindow_ch24_in~1
--operation mode is normal

B1L303 = C1_CG_generator_sampleRate[6] & !B1_nBick24_2Halfs;


--B1_nBick24_3Halfs is CODEC_engine:CE|nBick24_3Halfs
--operation mode is normal

B1_nBick24_3Halfs_lut_out = B1_nBick24_2Halfs;
B1_nBick24_3Halfs = DFFE(B1_nBick24_3Halfs_lut_out, C1_CG_generator_bick[1], , , );


--B1_slave_ch1_out[23] is CODEC_engine:CE|slave_ch1_out[23]
--operation mode is normal

B1_slave_ch1_out[23]_lut_out = M1L6 & (K1L63 & B1_slave_ch1_out[23] # !K1L63 & A1L142) # !M1L6 & B1_slave_ch1_out[23];
B1_slave_ch1_out[23] = DFFE(B1_slave_ch1_out[23]_lut_out, LB_CLK, , , );


--B1L65 is CODEC_engine:CE|master_ch1_out~5391
--operation mode is normal

B1L65 = B1_master_ch1_out[23] & (B1_slave_ch1_out[23] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch1_out[23] & B1_slave_ch1_out[23] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch1_out[22] is CODEC_engine:CE|master_ch1_out[22]
--operation mode is normal

B1_master_ch1_out[22]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L75 # !B1_nBick24_3Halfs & B1_master_ch1_out[21]) # !B1L003 & B1L75;
B1_master_ch1_out[22] = DFFE(B1_master_ch1_out[22]_lut_out, !C1_CG_generator_bick[1], , , );


--B1L003 is CODEC_engine:CE|nTransferWindow_ch13_in~1
--operation mode is normal

B1L003 = !B1_nBick24_2Halfs & !C1_CG_generator_sampleRate[6];


--B1_slave_ch4_out[23] is CODEC_engine:CE|slave_ch4_out[23]
--operation mode is normal

B1_slave_ch4_out[23]_lut_out = K1L05Q & (K1L74Q & B1_slave_ch4_out[23] # !K1L74Q & A1L142) # !K1L05Q & B1_slave_ch4_out[23];
B1_slave_ch4_out[23] = DFFE(B1_slave_ch4_out[23]_lut_out, LB_CLK, , , );


--B1L572 is CODEC_engine:CE|master_ch4_out~5380
--operation mode is normal

B1L572 = B1_master_ch4_out[23] & (B1_slave_ch4_out[23] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch4_out[23] & B1_slave_ch4_out[23] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch4_out[22] is CODEC_engine:CE|master_ch4_out[22]
--operation mode is normal

B1_master_ch4_out[22]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L672 # !B1_nBick24_3Halfs & B1_master_ch4_out[21]) # !B1L303 & B1L672;
B1_master_ch4_out[22] = DFFE(B1_master_ch4_out[22]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch3_out[23] is CODEC_engine:CE|slave_ch3_out[23]
--operation mode is normal

B1_slave_ch3_out[23]_lut_out = B1_slave_ch3_out[23] & (A1L142 # M1_nOUTPUT_ENABLE[6]) # !B1_slave_ch3_out[23] & A1L142 & !M1_nOUTPUT_ENABLE[6];
B1_slave_ch3_out[23] = DFFE(B1_slave_ch3_out[23]_lut_out, LB_CLK, , , );


--B1L202 is CODEC_engine:CE|master_ch3_out~5380
--operation mode is normal

B1L202 = B1_master_ch3_out[23] & (B1_slave_ch3_out[23] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch3_out[23] & B1_slave_ch3_out[23] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch3_out[22] is CODEC_engine:CE|master_ch3_out[22]
--operation mode is normal

B1_master_ch3_out[22]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L302 # !B1_nBick24_3Halfs & B1_master_ch3_out[21]) # !B1L003 & B1L302;
B1_master_ch3_out[22] = DFFE(B1_master_ch3_out[22]_lut_out, !C1_CG_generator_bick[1], , , );


--H1_interrupts[1] is reg_SC_INTERRUPT:SC_INTERRUPT|interrupts[1]
--operation mode is normal

H1_interrupts[1]_lut_out = H1_regData[1] & !nINT_DAUGHTER_CARD;
H1_interrupts[1] = DFFE(H1_interrupts[1]_lut_out, LB_CLK, , , );


--H1_interrupts[2] is reg_SC_INTERRUPT:SC_INTERRUPT|interrupts[2]
--operation mode is normal

H1_interrupts[2]_lut_out = INT_MIDI & H1_regData[2];
H1_interrupts[2] = DFFE(H1_interrupts[2]_lut_out, LB_CLK, , , );


--H1_interrupts[0] is reg_SC_INTERRUPT:SC_INTERRUPT|interrupts[0]
--operation mode is normal

H1_interrupts[0]_lut_out = H1_regData[0] & H1L51;
H1_interrupts[0] = DFFE(H1_interrupts[0]_lut_out, LB_CLK, , , );


--H1L22 is reg_SC_INTERRUPT:SC_INTERRUPT|ORedInterrupts~14
--operation mode is normal

H1L22 = H1_interrupts[1] # H1_interrupts[2] # H1_interrupts[0];


--D1L8 is lineDecoder_3to8:LD|nOutputEnable_write[1]~161
--operation mode is normal

D1L8 = A1L43 & !nLB_WR & !nCS_FPGA & !A1L04;


--D1L4 is lineDecoder_3to8:LD|nOutputEnable_read[4]~485
--operation mode is normal

D1L4 = A1L83 & !A1L63;


--T1_DFF_1 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|neg_event_pulse_generator:EPG|DFF_1
--operation mode is normal

T1_DFF_1_lut_out = K1_TE_transferRequest_protector;
T1_DFF_1 = DFFE(T1_DFF_1_lut_out, LB_CLK, , , );


--L1L3 is CODEC_engine:CE|event_pulse_generator:EPG|OUTPUT_PULSE~2
--operation mode is normal

L1L3 = L1_DFF_2 $ B1_LRS_counter[1];


--A1L562 is nBank_OE_s~66
--operation mode is normal

A1L562 = (K1L84Q & K1L64Q & K1L74Q # !K1L84Q & !K1L74Q # !K1L94Q) & CASCADE(A1L082);


--nMemory_readEnable is nMemory_readEnable
--operation mode is normal

nMemory_readEnable = !nLB_RD & !nCS_LM;


--C1L11 is clocks_engine:CLKE|add~17
--operation mode is arithmetic

C1L11 = C1_CG_generator_sampleRate[5] $ C1L01;

--C1L21 is clocks_engine:CLKE|add~17COUT
--operation mode is arithmetic

C1L21 = CARRY(C1_CG_generator_sampleRate[5] & C1L01);


--K1L63 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_channelSelect[0]~284
--operation mode is normal

K1L63 = K1L05Q # K1L94Q & !K1L74Q # !K1L94Q & K1L84Q & K1L74Q;


--M1L6 is CODEC_engine:CE|lineDecoder_3to8b:LD_CH|nOUTPUT_ENABLE[5]~821
--operation mode is normal

M1L6 = K1L94Q & !K1L05Q & (K1L84Q $ K1L74Q);


--L1_DFF_1 is CODEC_engine:CE|event_pulse_generator:EPG|DFF_1
--operation mode is normal

L1_DFF_1_lut_out = B1_LRS_counter[1];
L1_DFF_1 = DFFE(L1_DFF_1_lut_out, !C1_CG_generator_bick[1], , , );


--B1_LRS_counter[0] is CODEC_engine:CE|LRS_counter[0]
--operation mode is normal

B1_LRS_counter[0]_lut_out = !B1_LRS_counter[0];
B1_LRS_counter[0] = DFFE(B1_LRS_counter[0]_lut_out, B1_nBick24_2Halfs, G1_regData[3], , );


--G1_regData[3] is reg_SC_ENGINE:SC_ENGINE|regData[3]
--operation mode is normal

G1_regData[3]_lut_out = nLB_RESET & (D1_nOutputEnable_write[1] & G1_regData[3] # !D1_nOutputEnable_write[1] & A1L111);
G1_regData[3] = DFFE(G1_regData[3]_lut_out, LB_CLK, , , );


--B1_slave_ch2_out[22] is CODEC_engine:CE|slave_ch2_out[22]
--operation mode is normal

B1_slave_ch2_out[22]_lut_out = K1L63 & (M1L6 & A1L632 # !M1L6 & B1_slave_ch2_out[22]) # !K1L63 & B1_slave_ch2_out[22];
B1_slave_ch2_out[22] = DFFE(B1_slave_ch2_out[22]_lut_out, LB_CLK, , , );


--B1L031 is CODEC_engine:CE|master_ch2_out~5393
--operation mode is normal

B1L031 = B1_master_ch2_out[22] & (B1_slave_ch2_out[22] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch2_out[22] & B1_slave_ch2_out[22] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch2_out[21] is CODEC_engine:CE|master_ch2_out[21]
--operation mode is normal

B1_master_ch2_out[21]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L131 # !B1_nBick24_3Halfs & B1_master_ch2_out[20]) # !B1L303 & B1L131;
B1_master_ch2_out[21] = DFFE(B1_master_ch2_out[21]_lut_out, !C1_CG_generator_bick[1], , , );


--C1_CG_generator_sampleRate[3] is clocks_engine:CLKE|CG_generator_sampleRate[3]
--operation mode is normal

C1_CG_generator_sampleRate[3]_lut_out = C1L7 & !C1L62;
C1_CG_generator_sampleRate[3] = DFFE(C1_CG_generator_sampleRate[3]_lut_out, !C1_CG_generator_bick[1], C1_SRE_masterClockGate, , );


--C1_CG_generator_sampleRate[4] is clocks_engine:CLKE|CG_generator_sampleRate[4]
--operation mode is normal

C1_CG_generator_sampleRate[4]_lut_out = C1L9 & !C1L62;
C1_CG_generator_sampleRate[4] = DFFE(C1_CG_generator_sampleRate[4]_lut_out, !C1_CG_generator_bick[1], C1_SRE_masterClockGate, , );


--C1_CG_generator_sampleRate[5] is clocks_engine:CLKE|CG_generator_sampleRate[5]
--operation mode is normal

C1_CG_generator_sampleRate[5]_lut_out = C1L11 & !C1L62;
C1_CG_generator_sampleRate[5] = DFFE(C1_CG_generator_sampleRate[5]_lut_out, !C1_CG_generator_bick[1], C1_SRE_masterClockGate, , );


--B1_slave_ch1_out[22] is CODEC_engine:CE|slave_ch1_out[22]
--operation mode is normal

B1_slave_ch1_out[22]_lut_out = M1L6 & (K1L63 & B1_slave_ch1_out[22] # !K1L63 & A1L632) # !M1L6 & B1_slave_ch1_out[22];
B1_slave_ch1_out[22] = DFFE(B1_slave_ch1_out[22]_lut_out, LB_CLK, , , );


--B1L75 is CODEC_engine:CE|master_ch1_out~5393
--operation mode is normal

B1L75 = B1_master_ch1_out[22] & (B1_slave_ch1_out[22] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch1_out[22] & B1_slave_ch1_out[22] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch1_out[21] is CODEC_engine:CE|master_ch1_out[21]
--operation mode is normal

B1_master_ch1_out[21]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L85 # !B1_nBick24_3Halfs & B1_master_ch1_out[20]) # !B1L003 & B1L85;
B1_master_ch1_out[21] = DFFE(B1_master_ch1_out[21]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch4_out[22] is CODEC_engine:CE|slave_ch4_out[22]
--operation mode is normal

B1_slave_ch4_out[22]_lut_out = K1L05Q & (K1L74Q & B1_slave_ch4_out[22] # !K1L74Q & A1L632) # !K1L05Q & B1_slave_ch4_out[22];
B1_slave_ch4_out[22] = DFFE(B1_slave_ch4_out[22]_lut_out, LB_CLK, , , );


--B1L672 is CODEC_engine:CE|master_ch4_out~5382
--operation mode is normal

B1L672 = B1_master_ch4_out[22] & (B1_slave_ch4_out[22] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch4_out[22] & B1_slave_ch4_out[22] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch4_out[21] is CODEC_engine:CE|master_ch4_out[21]
--operation mode is normal

B1_master_ch4_out[21]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L772 # !B1_nBick24_3Halfs & B1_master_ch4_out[20]) # !B1L303 & B1L772;
B1_master_ch4_out[21] = DFFE(B1_master_ch4_out[21]_lut_out, !C1_CG_generator_bick[1], , , );


--M1_nOUTPUT_ENABLE[6] is CODEC_engine:CE|lineDecoder_3to8b:LD_CH|nOUTPUT_ENABLE[6]
--operation mode is normal

M1_nOUTPUT_ENABLE[6] = K1L05Q # !K1L94Q # !K1L74Q # !K1L84Q;


--B1_slave_ch3_out[22] is CODEC_engine:CE|slave_ch3_out[22]
--operation mode is normal

B1_slave_ch3_out[22]_lut_out = B1_slave_ch3_out[22] & (A1L632 # M1_nOUTPUT_ENABLE[6]) # !B1_slave_ch3_out[22] & A1L632 & !M1_nOUTPUT_ENABLE[6];
B1_slave_ch3_out[22] = DFFE(B1_slave_ch3_out[22]_lut_out, LB_CLK, , , );


--B1L302 is CODEC_engine:CE|master_ch3_out~5382
--operation mode is normal

B1L302 = B1_master_ch3_out[22] & (B1_slave_ch3_out[22] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch3_out[22] & B1_slave_ch3_out[22] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch3_out[21] is CODEC_engine:CE|master_ch3_out[21]
--operation mode is normal

B1_master_ch3_out[21]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L402 # !B1_nBick24_3Halfs & B1_master_ch3_out[20]) # !B1L003 & B1L402;
B1_master_ch3_out[21] = DFFE(B1_master_ch3_out[21]_lut_out, !C1_CG_generator_bick[1], , , );


--H1_regData[1] is reg_SC_INTERRUPT:SC_INTERRUPT|regData[1]
--operation mode is normal

H1_regData[1]_lut_out = nLB_RESET & (D1_nOutputEnable_write[3] & H1_regData[1] # !D1_nOutputEnable_write[3] & A1L76);
H1_regData[1] = DFFE(H1_regData[1]_lut_out, LB_CLK, , , );


--H1_regData[2] is reg_SC_INTERRUPT:SC_INTERRUPT|regData[2]
--operation mode is normal

H1_regData[2]_lut_out = nLB_RESET & (D1_nOutputEnable_write[3] & H1_regData[2] # !D1_nOutputEnable_write[3] & A1L87);
H1_regData[2] = DFFE(H1_regData[2]_lut_out, LB_CLK, , , );


--H1_regData[0] is reg_SC_INTERRUPT:SC_INTERRUPT|regData[0]
--operation mode is normal

H1_regData[0]_lut_out = nLB_RESET & (D1_nOutputEnable_write[3] & H1_regData[0] # !D1_nOutputEnable_write[3] & A1L65);
H1_regData[0] = DFFE(H1_regData[0]_lut_out, LB_CLK, , , );


--K1L83 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_channelSelect[2]~285
--operation mode is normal

K1L83 = K1L05Q # K1L94Q & (K1L84Q # K1L74Q);


--K1L1 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|nTE_READ_WRITE_ENABLE~58
--operation mode is normal

K1L1 = K1L05Q & !K1L74Q # !K1L05Q & (K1L74Q # K1L84Q # K1L94Q);


--K1L73 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_channelSelect[1]~286
--operation mode is normal

K1L73 = K1L05Q # K1L84Q & (K1L94Q $ !K1L74Q) # !K1L84Q & K1L94Q & !K1L74Q;


--K1_SCR_counter_status[11] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[11]
--operation mode is normal

K1_SCR_counter_status[11]_lut_out = K1L44 & (K1L64Q & K1_SCR_counter_status[11] # !K1L64Q & K1_SCR_counter_protector[11]) # !K1L44 & K1_SCR_counter_status[11];
K1_SCR_counter_status[11] = DFFE(K1_SCR_counter_status[11]_lut_out, LB_CLK, , , );


--K1_SCR_counter_status[10] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[10]
--operation mode is normal

K1_SCR_counter_status[10]_lut_out = K1L44 & (K1L64Q & K1_SCR_counter_status[10] # !K1L64Q & K1_SCR_counter_protector[10]) # !K1L44 & K1_SCR_counter_status[10];
K1_SCR_counter_status[10] = DFFE(K1_SCR_counter_status[10]_lut_out, LB_CLK, , , );


--K1_SCR_counter_status[9] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[9]
--operation mode is normal

K1_SCR_counter_status[9]_lut_out = K1L44 & (K1L64Q & K1_SCR_counter_status[9] # !K1L64Q & K1_SCR_counter_protector[9]) # !K1L44 & K1_SCR_counter_status[9];
K1_SCR_counter_status[9] = DFFE(K1_SCR_counter_status[9]_lut_out, LB_CLK, , , );


--K1_SCR_counter_status[8] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[8]
--operation mode is normal

K1_SCR_counter_status[8]_lut_out = K1L44 & (K1L64Q & K1_SCR_counter_status[8] # !K1L64Q & K1_SCR_counter_protector[8]) # !K1L44 & K1_SCR_counter_status[8];
K1_SCR_counter_status[8] = DFFE(K1_SCR_counter_status[8]_lut_out, LB_CLK, , , );


--K1_SCR_counter_status[7] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[7]
--operation mode is normal

K1_SCR_counter_status[7]_lut_out = K1L44 & (K1L64Q & K1_SCR_counter_status[7] # !K1L64Q & K1_SCR_counter_protector[7]) # !K1L44 & K1_SCR_counter_status[7];
K1_SCR_counter_status[7] = DFFE(K1_SCR_counter_status[7]_lut_out, LB_CLK, , , );


--K1_SCR_counter_status[6] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[6]
--operation mode is normal

K1_SCR_counter_status[6]_lut_out = K1L44 & (K1L64Q & K1_SCR_counter_status[6] # !K1L64Q & K1_SCR_counter_protector[6]) # !K1L44 & K1_SCR_counter_status[6];
K1_SCR_counter_status[6] = DFFE(K1_SCR_counter_status[6]_lut_out, LB_CLK, , , );


--K1_SCR_counter_status[5] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[5]
--operation mode is normal

K1_SCR_counter_status[5]_lut_out = K1L44 & (K1L64Q & K1_SCR_counter_status[5] # !K1L64Q & K1_SCR_counter_protector[5]) # !K1L44 & K1_SCR_counter_status[5];
K1_SCR_counter_status[5] = DFFE(K1_SCR_counter_status[5]_lut_out, LB_CLK, , , );


--K1_SCR_counter_status[4] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[4]
--operation mode is normal

K1_SCR_counter_status[4]_lut_out = K1L44 & (K1L64Q & K1_SCR_counter_status[4] # !K1L64Q & K1_SCR_counter_protector[4]) # !K1L44 & K1_SCR_counter_status[4];
K1_SCR_counter_status[4] = DFFE(K1_SCR_counter_status[4]_lut_out, LB_CLK, , , );


--K1_SCR_counter_status[3] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[3]
--operation mode is normal

K1_SCR_counter_status[3]_lut_out = K1L44 & (K1L64Q & K1_SCR_counter_status[3] # !K1L64Q & K1_SCR_counter_protector[3]) # !K1L44 & K1_SCR_counter_status[3];
K1_SCR_counter_status[3] = DFFE(K1_SCR_counter_status[3]_lut_out, LB_CLK, , , );


--K1_SCR_counter_status[2] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[2]
--operation mode is normal

K1_SCR_counter_status[2]_lut_out = K1L44 & (K1L64Q & K1_SCR_counter_status[2] # !K1L64Q & K1_SCR_counter_protector[2]) # !K1L44 & K1_SCR_counter_status[2];
K1_SCR_counter_status[2] = DFFE(K1_SCR_counter_status[2]_lut_out, LB_CLK, , , );


--K1_SCR_counter_status[1] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[1]
--operation mode is normal

K1_SCR_counter_status[1]_lut_out = K1L44 & (K1L64Q & K1_SCR_counter_status[1] # !K1L64Q & K1_SCR_counter_protector[1]) # !K1L44 & K1_SCR_counter_status[1];
K1_SCR_counter_status[1] = DFFE(K1_SCR_counter_status[1]_lut_out, LB_CLK, , , );


--K1_SCR_counter_status[0] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[0]
--operation mode is normal

K1_SCR_counter_status[0]_lut_out = K1L44 & (K1L64Q & K1_SCR_counter_status[0] # !K1L64Q & K1_SCR_counter_protector[0]) # !K1L44 & K1_SCR_counter_status[0];
K1_SCR_counter_status[0] = DFFE(K1_SCR_counter_status[0]_lut_out, LB_CLK, , , );


--A1L242 is LB_DATA[23]~3376
--operation mode is normal

A1L242 = !K1L05Q & (K1L94Q $ (K1L84Q # K1L74Q));


--nFPGA_readEnable is nFPGA_readEnable
--operation mode is normal

nFPGA_readEnable = nLB_RD # nCS_FPGA # A1L04;


--B1_slave_ch3_in[15] is CODEC_engine:CE|slave_ch3_in[15]
--operation mode is normal

B1_slave_ch3_in[15]_lut_out = B1_slave_ch3_in[15] & (B1_master_ch3_in[15] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch3_in[15] & B1_master_ch3_in[15] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch3_in[15] = DFFE(B1_slave_ch3_in[15]_lut_out, !C1_CG_generator_bick[1], , , );


--M1_nOUTPUT_ENABLE[2] is CODEC_engine:CE|lineDecoder_3to8b:LD_CH|nOUTPUT_ENABLE[2]
--operation mode is normal

M1_nOUTPUT_ENABLE[2] = K1L05Q # K1L74Q # K1L94Q # !K1L84Q;


--A1L991 is LB_DATA[15]~3398
--operation mode is normal

A1L991 = A1L891 & A1L302 & (B1_slave_ch3_in[15] # M1_nOUTPUT_ENABLE[2]);


--D1L2 is lineDecoder_3to8:LD|nOutputEnable_read[2]~486
--operation mode is normal

D1L2 = A1L63 & !A1L83;


--D1L3 is lineDecoder_3to8:LD|nOutputEnable_read[2]~487
--operation mode is normal

D1L3 = nLB_RD # nCS_FPGA # A1L43 # A1L04;


--A1L002 is LB_DATA[15]~3399
--operation mode is normal

A1L002 = A1L242 # D1L2 & !D1L3 # !A1L891;


--A1L102 is LB_DATA[15]~3400
--operation mode is normal

A1L102 = A1L63 # nFPGA_readEnable # !A1L43 & !A1L83;


--A1L091 is LB_DATA[14]~3401
--operation mode is normal

A1L091 = A1L102 & A1L391 & A1L491;


--A1L281 is LB_DATA[13]~3402
--operation mode is normal

A1L281 = A1L102 & A1L581 & A1L681;


--A1L471 is LB_DATA[12]~3403
--operation mode is normal

A1L471 = A1L102 & A1L771 & A1L871;


--A1L661 is LB_DATA[11]~3404
--operation mode is normal

A1L661 = A1L102 & A1L961 & A1L071;


--A1L851 is LB_DATA[10]~3405
--operation mode is normal

A1L851 = A1L102 & A1L161 & A1L261;


--A1L051 is LB_DATA[9]~3406
--operation mode is normal

A1L051 = A1L102 & A1L351 & A1L451;


--A1L241 is LB_DATA[8]~3407
--operation mode is normal

A1L241 = A1L102 & A1L541 & A1L641;


--A1L331 is LB_DATA[7]~3408
--operation mode is normal

A1L331 = A1L102 & A1L731 & A1L831;


--A1L321 is LB_DATA[6]~3409
--operation mode is normal

A1L321 = A1L721 & A1L821 & A1L921;


--A1L211 is LB_DATA[5]~3410
--operation mode is normal

A1L211 = A1L711 & A1L811 & A1L911 & A1L021;


--A1L101 is LB_DATA[4]~3411
--operation mode is normal

A1L101 = A1L601 & A1L701 & A1L801 & A1L901;


--A1L09 is LB_DATA[3]~3412
--operation mode is normal

A1L09 = A1L59 & A1L69 & A1L79 & A1L89;


--A1L97 is LB_DATA[2]~3413
--operation mode is normal

A1L97 = A1L48 & A1L58 & A1L68 & A1L78;


--A1L86 is LB_DATA[1]~3414
--operation mode is normal

A1L86 = A1L37 & A1L47 & A1L57 & A1L67;


--A1L75 is LB_DATA[0]~3415
--operation mode is normal

A1L75 = A1L26 & A1L36 & A1L46 & A1L56;


--F1_regData[7] is reg_SC_DEVICES:SC_DEVICES|regData[7]
--operation mode is normal

F1_regData[7]_lut_out = nLB_RESET & (D1_nOutputEnable_write[0] & F1_regData[7] # !D1_nOutputEnable_write[0] & !A1L231);
F1_regData[7] = DFFE(F1_regData[7]_lut_out, LB_CLK, , , );


--F1_regData[8] is reg_SC_DEVICES:SC_DEVICES|regData[8]
--operation mode is normal

F1_regData[8]_lut_out = nLB_RESET & (D1_nOutputEnable_write[0] & F1_regData[8] # !D1_nOutputEnable_write[0] & A1L141);
F1_regData[8] = DFFE(F1_regData[8]_lut_out, LB_CLK, , , );


--K1L44 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState.te_waitfortransferrequest~25
--operation mode is normal

K1L44 = !K1L05Q & !K1L84Q & !K1L74Q & !K1L94Q;

--K1L54 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState.te_waitfortransferrequest~26
--operation mode is normal

K1L54 = !K1L05Q & !K1L84Q & !K1L74Q & !K1L94Q;


--K1L06 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~1090
--operation mode is normal

K1L06 = (K1L64Q & !LB_HOLDA) & CASCADE(K1L54);


--C1_CG_generator_sampleRate[2] is clocks_engine:CLKE|CG_generator_sampleRate[2]
--operation mode is normal

C1_CG_generator_sampleRate[2]_lut_out = C1L5 & !C1L62;
C1_CG_generator_sampleRate[2] = DFFE(C1_CG_generator_sampleRate[2]_lut_out, !C1_CG_generator_bick[1], C1_SRE_masterClockGate, , );


--C1L52 is clocks_engine:CLKE|reduce_nor~35
--operation mode is normal

C1L52 = C1_CG_generator_sampleRate[2] & C1_CG_generator_sampleRate[3] & C1_CG_generator_sampleRate[5] & !C1_CG_generator_sampleRate[4];


--C1_CG_generator_sampleRate[0] is clocks_engine:CLKE|CG_generator_sampleRate[0]
--operation mode is normal

C1_CG_generator_sampleRate[0]_lut_out = C1L1 & !C1L62;
C1_CG_generator_sampleRate[0] = DFFE(C1_CG_generator_sampleRate[0]_lut_out, !C1_CG_generator_bick[1], C1_SRE_masterClockGate, , );


--C1_CG_generator_sampleRate[1] is clocks_engine:CLKE|CG_generator_sampleRate[1]
--operation mode is normal

C1_CG_generator_sampleRate[1]_lut_out = C1L3 & !C1L62;
C1_CG_generator_sampleRate[1] = DFFE(C1_CG_generator_sampleRate[1]_lut_out, !C1_CG_generator_bick[1], C1_SRE_masterClockGate, , );


--C1L62 is clocks_engine:CLKE|reduce_nor~37
--operation mode is normal

C1L62 = (C1_CG_generator_sampleRate[0] & C1_CG_generator_sampleRate[1]) & CASCADE(C1L52);


--C1L9 is clocks_engine:CLKE|add~16
--operation mode is arithmetic

C1L9 = C1_CG_generator_sampleRate[4] $ C1L8;

--C1L01 is clocks_engine:CLKE|add~16COUT
--operation mode is arithmetic

C1L01 = CARRY(C1_CG_generator_sampleRate[4] & C1L8);


--B1_slave_ch2_out[21] is CODEC_engine:CE|slave_ch2_out[21]
--operation mode is normal

B1_slave_ch2_out[21]_lut_out = K1L63 & (M1L6 & A1L132 # !M1L6 & B1_slave_ch2_out[21]) # !K1L63 & B1_slave_ch2_out[21];
B1_slave_ch2_out[21] = DFFE(B1_slave_ch2_out[21]_lut_out, LB_CLK, , , );


--B1L131 is CODEC_engine:CE|master_ch2_out~5395
--operation mode is normal

B1L131 = B1_master_ch2_out[21] & (B1_slave_ch2_out[21] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch2_out[21] & B1_slave_ch2_out[21] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch2_out[20] is CODEC_engine:CE|master_ch2_out[20]
--operation mode is normal

B1_master_ch2_out[20]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L231 # !B1_nBick24_3Halfs & B1_master_ch2_out[19]) # !B1L303 & B1L231;
B1_master_ch2_out[20] = DFFE(B1_master_ch2_out[20]_lut_out, !C1_CG_generator_bick[1], , , );


--C1L7 is clocks_engine:CLKE|add~15
--operation mode is arithmetic

C1L7 = C1_CG_generator_sampleRate[3] $ C1L6;

--C1L8 is clocks_engine:CLKE|add~15COUT
--operation mode is arithmetic

C1L8 = CARRY(C1_CG_generator_sampleRate[3] & C1L6);


--B1_slave_ch1_out[21] is CODEC_engine:CE|slave_ch1_out[21]
--operation mode is normal

B1_slave_ch1_out[21]_lut_out = M1L6 & (K1L63 & B1_slave_ch1_out[21] # !K1L63 & A1L132) # !M1L6 & B1_slave_ch1_out[21];
B1_slave_ch1_out[21] = DFFE(B1_slave_ch1_out[21]_lut_out, LB_CLK, , , );


--B1L85 is CODEC_engine:CE|master_ch1_out~5395
--operation mode is normal

B1L85 = B1_master_ch1_out[21] & (B1_slave_ch1_out[21] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch1_out[21] & B1_slave_ch1_out[21] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch1_out[20] is CODEC_engine:CE|master_ch1_out[20]
--operation mode is normal

B1_master_ch1_out[20]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L95 # !B1_nBick24_3Halfs & B1_master_ch1_out[19]) # !B1L003 & B1L95;
B1_master_ch1_out[20] = DFFE(B1_master_ch1_out[20]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch4_out[21] is CODEC_engine:CE|slave_ch4_out[21]
--operation mode is normal

B1_slave_ch4_out[21]_lut_out = K1L05Q & (K1L74Q & B1_slave_ch4_out[21] # !K1L74Q & A1L132) # !K1L05Q & B1_slave_ch4_out[21];
B1_slave_ch4_out[21] = DFFE(B1_slave_ch4_out[21]_lut_out, LB_CLK, , , );


--B1L772 is CODEC_engine:CE|master_ch4_out~5384
--operation mode is normal

B1L772 = B1_master_ch4_out[21] & (B1_slave_ch4_out[21] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch4_out[21] & B1_slave_ch4_out[21] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch4_out[20] is CODEC_engine:CE|master_ch4_out[20]
--operation mode is normal

B1_master_ch4_out[20]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L872 # !B1_nBick24_3Halfs & B1_master_ch4_out[19]) # !B1L303 & B1L872;
B1_master_ch4_out[20] = DFFE(B1_master_ch4_out[20]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch3_out[21] is CODEC_engine:CE|slave_ch3_out[21]
--operation mode is normal

B1_slave_ch3_out[21]_lut_out = B1_slave_ch3_out[21] & (A1L132 # M1_nOUTPUT_ENABLE[6]) # !B1_slave_ch3_out[21] & A1L132 & !M1_nOUTPUT_ENABLE[6];
B1_slave_ch3_out[21] = DFFE(B1_slave_ch3_out[21]_lut_out, LB_CLK, , , );


--B1L402 is CODEC_engine:CE|master_ch3_out~5384
--operation mode is normal

B1L402 = B1_master_ch3_out[21] & (B1_slave_ch3_out[21] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch3_out[21] & B1_slave_ch3_out[21] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch3_out[20] is CODEC_engine:CE|master_ch3_out[20]
--operation mode is normal

B1_master_ch3_out[20]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L502 # !B1_nBick24_3Halfs & B1_master_ch3_out[19]) # !B1L003 & B1L502;
B1_master_ch3_out[20] = DFFE(B1_master_ch3_out[20]_lut_out, !C1_CG_generator_bick[1], , , );


--D1_nOutputEnable_write[3] is lineDecoder_3to8:LD|nOutputEnable_write[3]
--operation mode is normal

D1_nOutputEnable_write[3] = A1L43 # A1L63 # nFPGA_writeEnable # !A1L83;


--K1_SCR_counter_protector[11] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_protector[11]
--operation mode is normal

K1_SCR_counter_protector[11]_lut_out = Q2_pre_out[11];
K1_SCR_counter_protector[11] = DFFE(K1_SCR_counter_protector[11]_lut_out, LB_CLK, , , );


--K1_SCR_counter_protector[10] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_protector[10]
--operation mode is normal

K1_SCR_counter_protector[10]_lut_out = Q2_pre_out[10];
K1_SCR_counter_protector[10] = DFFE(K1_SCR_counter_protector[10]_lut_out, LB_CLK, , , );


--K1_SCR_counter_protector[9] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_protector[9]
--operation mode is normal

K1_SCR_counter_protector[9]_lut_out = Q2_pre_out[9];
K1_SCR_counter_protector[9] = DFFE(K1_SCR_counter_protector[9]_lut_out, LB_CLK, , , );


--K1_SCR_counter_protector[8] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_protector[8]
--operation mode is normal

K1_SCR_counter_protector[8]_lut_out = Q2_pre_out[8];
K1_SCR_counter_protector[8] = DFFE(K1_SCR_counter_protector[8]_lut_out, LB_CLK, , , );


--K1_SCR_counter_protector[7] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_protector[7]
--operation mode is normal

K1_SCR_counter_protector[7]_lut_out = Q2_pre_out[7];
K1_SCR_counter_protector[7] = DFFE(K1_SCR_counter_protector[7]_lut_out, LB_CLK, , , );


--K1_SCR_counter_protector[6] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_protector[6]
--operation mode is normal

K1_SCR_counter_protector[6]_lut_out = Q2_pre_out[6];
K1_SCR_counter_protector[6] = DFFE(K1_SCR_counter_protector[6]_lut_out, LB_CLK, , , );


--K1_SCR_counter_protector[5] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_protector[5]
--operation mode is normal

K1_SCR_counter_protector[5]_lut_out = Q2_pre_out[5];
K1_SCR_counter_protector[5] = DFFE(K1_SCR_counter_protector[5]_lut_out, LB_CLK, , , );


--K1_SCR_counter_protector[4] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_protector[4]
--operation mode is normal

K1_SCR_counter_protector[4]_lut_out = Q2_pre_out[4];
K1_SCR_counter_protector[4] = DFFE(K1_SCR_counter_protector[4]_lut_out, LB_CLK, , , );


--K1_SCR_counter_protector[3] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_protector[3]
--operation mode is normal

K1_SCR_counter_protector[3]_lut_out = Q2_pre_out[3];
K1_SCR_counter_protector[3] = DFFE(K1_SCR_counter_protector[3]_lut_out, LB_CLK, , , );


--K1_SCR_counter_protector[2] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_protector[2]
--operation mode is normal

K1_SCR_counter_protector[2]_lut_out = Q2_pre_out[2];
K1_SCR_counter_protector[2] = DFFE(K1_SCR_counter_protector[2]_lut_out, LB_CLK, , , );


--K1_SCR_counter_protector[1] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_protector[1]
--operation mode is normal

K1_SCR_counter_protector[1]_lut_out = Q2_pre_out[1];
K1_SCR_counter_protector[1] = DFFE(K1_SCR_counter_protector[1]_lut_out, LB_CLK, , , );


--K1_SCR_counter_protector[0] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_protector[0]
--operation mode is normal

K1_SCR_counter_protector[0]_lut_out = Q2_q[0];
K1_SCR_counter_protector[0] = DFFE(K1_SCR_counter_protector[0]_lut_out, LB_CLK, , , );


--B1_slave_ch3_in[23] is CODEC_engine:CE|slave_ch3_in[23]
--operation mode is normal

B1_slave_ch3_in[23]_lut_out = B1_slave_ch3_in[23] & (B1_master_ch3_in[23] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch3_in[23] & B1_master_ch3_in[23] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch3_in[23] = DFFE(B1_slave_ch3_in[23]_lut_out, !C1_CG_generator_bick[1], , , );


--M1L3 is CODEC_engine:CE|lineDecoder_3to8b:LD_CH|nOUTPUT_ENABLE[2]~822
--operation mode is normal

M1L3 = K1L84Q & !K1L05Q & (K1L74Q $ !K1L94Q);


--A1L442 is LB_DATA[23]~3725
--operation mode is normal

A1L442 = (B1_slave_ch3_in[23] # K1L83 # !M1L3 # !K1L1) & CASCADE(A1L542);


--B1_slave_ch3_in[22] is CODEC_engine:CE|slave_ch3_in[22]
--operation mode is normal

B1_slave_ch3_in[22]_lut_out = B1_slave_ch3_in[22] & (B1_master_ch3_in[22] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch3_in[22] & B1_master_ch3_in[22] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch3_in[22] = DFFE(B1_slave_ch3_in[22]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L832 is LB_DATA[22]~3726
--operation mode is normal

A1L832 = (B1_slave_ch3_in[22] # K1L83 # !M1L3 # !K1L1) & CASCADE(A1L932);


--B1_slave_ch3_in[21] is CODEC_engine:CE|slave_ch3_in[21]
--operation mode is normal

B1_slave_ch3_in[21]_lut_out = B1_slave_ch3_in[21] & (B1_master_ch3_in[21] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch3_in[21] & B1_master_ch3_in[21] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch3_in[21] = DFFE(B1_slave_ch3_in[21]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L332 is LB_DATA[21]~3727
--operation mode is normal

A1L332 = (B1_slave_ch3_in[21] # K1L83 # !M1L3 # !K1L1) & CASCADE(A1L432);


--B1_slave_ch3_in[20] is CODEC_engine:CE|slave_ch3_in[20]
--operation mode is normal

B1_slave_ch3_in[20]_lut_out = B1_slave_ch3_in[20] & (B1_master_ch3_in[20] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch3_in[20] & B1_master_ch3_in[20] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch3_in[20] = DFFE(B1_slave_ch3_in[20]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L822 is LB_DATA[20]~3728
--operation mode is normal

A1L822 = (B1_slave_ch3_in[20] # K1L83 # !M1L3 # !K1L1) & CASCADE(A1L922);


--B1_slave_ch3_in[19] is CODEC_engine:CE|slave_ch3_in[19]
--operation mode is normal

B1_slave_ch3_in[19]_lut_out = B1_slave_ch3_in[19] & (B1_master_ch3_in[19] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch3_in[19] & B1_master_ch3_in[19] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch3_in[19] = DFFE(B1_slave_ch3_in[19]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L322 is LB_DATA[19]~3729
--operation mode is normal

A1L322 = (B1_slave_ch3_in[19] # K1L83 # !M1L3 # !K1L1) & CASCADE(A1L422);


--B1_slave_ch3_in[18] is CODEC_engine:CE|slave_ch3_in[18]
--operation mode is normal

B1_slave_ch3_in[18]_lut_out = B1_slave_ch3_in[18] & (B1_master_ch3_in[18] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch3_in[18] & B1_master_ch3_in[18] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch3_in[18] = DFFE(B1_slave_ch3_in[18]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L812 is LB_DATA[18]~3730
--operation mode is normal

A1L812 = (B1_slave_ch3_in[18] # K1L83 # !M1L3 # !K1L1) & CASCADE(A1L912);


--B1_slave_ch3_in[17] is CODEC_engine:CE|slave_ch3_in[17]
--operation mode is normal

B1_slave_ch3_in[17]_lut_out = B1_slave_ch3_in[17] & (B1_master_ch3_in[17] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch3_in[17] & B1_master_ch3_in[17] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch3_in[17] = DFFE(B1_slave_ch3_in[17]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L312 is LB_DATA[17]~3731
--operation mode is normal

A1L312 = (B1_slave_ch3_in[17] # K1L83 # !M1L3 # !K1L1) & CASCADE(A1L412);


--B1_slave_ch3_in[16] is CODEC_engine:CE|slave_ch3_in[16]
--operation mode is normal

B1_slave_ch3_in[16]_lut_out = B1_slave_ch3_in[16] & (B1_master_ch3_in[16] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch3_in[16] & B1_master_ch3_in[16] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch3_in[16] = DFFE(B1_slave_ch3_in[16]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L802 is LB_DATA[16]~3732
--operation mode is normal

A1L802 = (B1_slave_ch3_in[16] # K1L83 # !M1L3 # !K1L1) & CASCADE(A1L902);


--B1_master_ch3_in[15] is CODEC_engine:CE|master_ch3_in[15]
--operation mode is normal

B1_master_ch3_in[15]_lut_out = B1_nBick24_2Halfs & B1_master_ch3_in[15] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch3_in[15] # !C1_CG_generator_sampleRate[6] & B1_master_ch3_in[14]);
B1_master_ch3_in[15] = DFFE(B1_master_ch3_in[15]_lut_out, C1_CG_generator_bick[1], , , );


--C1L5 is clocks_engine:CLKE|add~14
--operation mode is arithmetic

C1L5 = C1_CG_generator_sampleRate[2] $ C1L4;

--C1L6 is clocks_engine:CLKE|add~14COUT
--operation mode is arithmetic

C1L6 = CARRY(C1_CG_generator_sampleRate[2] & C1L4);


--C1L1 is clocks_engine:CLKE|add~12
--operation mode is arithmetic

C1L1 = !C1_CG_generator_sampleRate[0];

--C1L2 is clocks_engine:CLKE|add~12COUT
--operation mode is arithmetic

C1L2 = CARRY(C1_CG_generator_sampleRate[0]);


--C1L3 is clocks_engine:CLKE|add~13
--operation mode is arithmetic

C1L3 = C1_CG_generator_sampleRate[1] $ C1L2;

--C1L4 is clocks_engine:CLKE|add~13COUT
--operation mode is arithmetic

C1L4 = CARRY(C1_CG_generator_sampleRate[1] & C1L2);


--B1_slave_ch2_out[20] is CODEC_engine:CE|slave_ch2_out[20]
--operation mode is normal

B1_slave_ch2_out[20]_lut_out = K1L63 & (M1L6 & A1L622 # !M1L6 & B1_slave_ch2_out[20]) # !K1L63 & B1_slave_ch2_out[20];
B1_slave_ch2_out[20] = DFFE(B1_slave_ch2_out[20]_lut_out, LB_CLK, , , );


--B1L231 is CODEC_engine:CE|master_ch2_out~5397
--operation mode is normal

B1L231 = B1_master_ch2_out[20] & (B1_slave_ch2_out[20] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch2_out[20] & B1_slave_ch2_out[20] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch2_out[19] is CODEC_engine:CE|master_ch2_out[19]
--operation mode is normal

B1_master_ch2_out[19]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L331 # !B1_nBick24_3Halfs & B1_master_ch2_out[18]) # !B1L303 & B1L331;
B1_master_ch2_out[19] = DFFE(B1_master_ch2_out[19]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch1_out[20] is CODEC_engine:CE|slave_ch1_out[20]
--operation mode is normal

B1_slave_ch1_out[20]_lut_out = M1L6 & (K1L63 & B1_slave_ch1_out[20] # !K1L63 & A1L622) # !M1L6 & B1_slave_ch1_out[20];
B1_slave_ch1_out[20] = DFFE(B1_slave_ch1_out[20]_lut_out, LB_CLK, , , );


--B1L95 is CODEC_engine:CE|master_ch1_out~5397
--operation mode is normal

B1L95 = B1_master_ch1_out[20] & (B1_slave_ch1_out[20] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch1_out[20] & B1_slave_ch1_out[20] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch1_out[19] is CODEC_engine:CE|master_ch1_out[19]
--operation mode is normal

B1_master_ch1_out[19]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L06 # !B1_nBick24_3Halfs & B1_master_ch1_out[18]) # !B1L003 & B1L06;
B1_master_ch1_out[19] = DFFE(B1_master_ch1_out[19]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch4_out[20] is CODEC_engine:CE|slave_ch4_out[20]
--operation mode is normal

B1_slave_ch4_out[20]_lut_out = K1L05Q & (K1L74Q & B1_slave_ch4_out[20] # !K1L74Q & A1L622) # !K1L05Q & B1_slave_ch4_out[20];
B1_slave_ch4_out[20] = DFFE(B1_slave_ch4_out[20]_lut_out, LB_CLK, , , );


--B1L872 is CODEC_engine:CE|master_ch4_out~5386
--operation mode is normal

B1L872 = B1_master_ch4_out[20] & (B1_slave_ch4_out[20] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch4_out[20] & B1_slave_ch4_out[20] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch4_out[19] is CODEC_engine:CE|master_ch4_out[19]
--operation mode is normal

B1_master_ch4_out[19]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L972 # !B1_nBick24_3Halfs & B1_master_ch4_out[18]) # !B1L303 & B1L972;
B1_master_ch4_out[19] = DFFE(B1_master_ch4_out[19]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch3_out[20] is CODEC_engine:CE|slave_ch3_out[20]
--operation mode is normal

B1_slave_ch3_out[20]_lut_out = B1_slave_ch3_out[20] & (A1L622 # M1_nOUTPUT_ENABLE[6]) # !B1_slave_ch3_out[20] & A1L622 & !M1_nOUTPUT_ENABLE[6];
B1_slave_ch3_out[20] = DFFE(B1_slave_ch3_out[20]_lut_out, LB_CLK, , , );


--B1L502 is CODEC_engine:CE|master_ch3_out~5386
--operation mode is normal

B1L502 = B1_master_ch3_out[20] & (B1_slave_ch3_out[20] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch3_out[20] & B1_slave_ch3_out[20] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch3_out[19] is CODEC_engine:CE|master_ch3_out[19]
--operation mode is normal

B1_master_ch3_out[19]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L602 # !B1_nBick24_3Halfs & B1_master_ch3_out[18]) # !B1L003 & B1L602;
B1_master_ch3_out[19] = DFFE(B1_master_ch3_out[19]_lut_out, !C1_CG_generator_bick[1], , , );


--H1L9 is reg_SC_INTERRUPT:SC_INTERRUPT|interrupts~268
--operation mode is normal

H1L9 = H1L61 & H1L71;


--H1L51 is reg_SC_INTERRUPT:SC_INTERRUPT|interrupts~299
--operation mode is normal

H1L51 = (H1L81 & H1L91 & H1L02) & CASCADE(H1L9);


--Q2_pre_out[11] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[11]
--operation mode is arithmetic

Q2_pre_out[11]_lut_out = Q2_pre_out[11] $ Q2_the_carries[11];
Q2_pre_out[11] = DFFE(Q2_pre_out[11]_lut_out, !C1_CG_generator_sampleRate[6], G1_regData[3], , );

--Q2_the_carries[12] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_1|alt_synch_counter_f:wysi_counter|the_carries[12]
--operation mode is arithmetic

Q2_the_carries[12] = CARRY(Q2_pre_out[11] & Q2_the_carries[11]);


--Q2_pre_out[10] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[10]
--operation mode is arithmetic

Q2_pre_out[10]_lut_out = Q2_pre_out[10] $ Q2_the_carries[10];
Q2_pre_out[10] = DFFE(Q2_pre_out[10]_lut_out, !C1_CG_generator_sampleRate[6], G1_regData[3], , );

--Q2_the_carries[11] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_1|alt_synch_counter_f:wysi_counter|the_carries[11]
--operation mode is arithmetic

Q2_the_carries[11] = CARRY(Q2_pre_out[10] & Q2_the_carries[10]);


--Q2_pre_out[9] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[9]
--operation mode is arithmetic

Q2_pre_out[9]_lut_out = Q2_pre_out[9] $ Q2_the_carries[9];
Q2_pre_out[9] = DFFE(Q2_pre_out[9]_lut_out, !C1_CG_generator_sampleRate[6], G1_regData[3], , );

--Q2_the_carries[10] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_1|alt_synch_counter_f:wysi_counter|the_carries[10]
--operation mode is arithmetic

Q2_the_carries[10] = CARRY(Q2_pre_out[9] & Q2_the_carries[9]);


--Q2_pre_out[8] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[8]
--operation mode is arithmetic

Q2_pre_out[8]_lut_out = Q2_pre_out[8] $ Q2_the_carries[8];
Q2_pre_out[8] = DFFE(Q2_pre_out[8]_lut_out, !C1_CG_generator_sampleRate[6], G1_regData[3], , );

--Q2_the_carries[9] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_1|alt_synch_counter_f:wysi_counter|the_carries[9]
--operation mode is arithmetic

Q2_the_carries[9] = CARRY(Q2_pre_out[8] & Q2_the_carries[8]);


--Q2_pre_out[7] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[7]
--operation mode is arithmetic

Q2_pre_out[7]_lut_out = Q2_pre_out[7] $ Q2_the_carries[7];
Q2_pre_out[7] = DFFE(Q2_pre_out[7]_lut_out, !C1_CG_generator_sampleRate[6], G1_regData[3], , );

--Q2_the_carries[8] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_1|alt_synch_counter_f:wysi_counter|the_carries[8]
--operation mode is arithmetic

Q2_the_carries[8] = CARRY(Q2_pre_out[7] & Q2_the_carries[7]);


--Q2_pre_out[6] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[6]
--operation mode is arithmetic

Q2_pre_out[6]_lut_out = Q2_pre_out[6] $ Q2_the_carries[6];
Q2_pre_out[6] = DFFE(Q2_pre_out[6]_lut_out, !C1_CG_generator_sampleRate[6], G1_regData[3], , );

--Q2_the_carries[7] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_1|alt_synch_counter_f:wysi_counter|the_carries[7]
--operation mode is arithmetic

Q2_the_carries[7] = CARRY(Q2_pre_out[6] & Q2_the_carries[6]);


--Q2_pre_out[5] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[5]
--operation mode is arithmetic

Q2_pre_out[5]_lut_out = Q2_pre_out[5] $ Q2_the_carries[5];
Q2_pre_out[5] = DFFE(Q2_pre_out[5]_lut_out, !C1_CG_generator_sampleRate[6], G1_regData[3], , );

--Q2_the_carries[6] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_1|alt_synch_counter_f:wysi_counter|the_carries[6]
--operation mode is arithmetic

Q2_the_carries[6] = CARRY(Q2_pre_out[5] & Q2_the_carries[5]);


--Q2_pre_out[4] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[4]
--operation mode is arithmetic

Q2_pre_out[4]_lut_out = Q2_pre_out[4] $ Q2_the_carries[4];
Q2_pre_out[4] = DFFE(Q2_pre_out[4]_lut_out, !C1_CG_generator_sampleRate[6], G1_regData[3], , );

--Q2_the_carries[5] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_1|alt_synch_counter_f:wysi_counter|the_carries[5]
--operation mode is arithmetic

Q2_the_carries[5] = CARRY(Q2_pre_out[4] & Q2_the_carries[4]);


--Q2_pre_out[3] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[3]
--operation mode is arithmetic

Q2_pre_out[3]_lut_out = Q2_pre_out[3] $ Q2_the_carries[3];
Q2_pre_out[3] = DFFE(Q2_pre_out[3]_lut_out, !C1_CG_generator_sampleRate[6], G1_regData[3], , );

--Q2_the_carries[4] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_1|alt_synch_counter_f:wysi_counter|the_carries[4]
--operation mode is arithmetic

Q2_the_carries[4] = CARRY(Q2_pre_out[3] & Q2_the_carries[3]);


--Q2_pre_out[2] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[2]
--operation mode is arithmetic

Q2_pre_out[2]_lut_out = Q2_pre_out[2] $ Q2_the_carries[2];
Q2_pre_out[2] = DFFE(Q2_pre_out[2]_lut_out, !C1_CG_generator_sampleRate[6], G1_regData[3], , );

--Q2_the_carries[3] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_1|alt_synch_counter_f:wysi_counter|the_carries[3]
--operation mode is arithmetic

Q2_the_carries[3] = CARRY(Q2_pre_out[2] & Q2_the_carries[2]);


--Q2_pre_out[1] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[1]
--operation mode is arithmetic

Q2_pre_out[1]_lut_out = Q2_pre_out[1] $ Q2_the_carries[1];
Q2_pre_out[1] = DFFE(Q2_pre_out[1]_lut_out, !C1_CG_generator_sampleRate[6], G1_regData[3], , );

--Q2_the_carries[2] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_1|alt_synch_counter_f:wysi_counter|the_carries[2]
--operation mode is arithmetic

Q2_the_carries[2] = CARRY(Q2_pre_out[1] & Q2_the_carries[1]);


--Q2_q[0] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_1|alt_synch_counter_f:wysi_counter|q[0]
--operation mode is qfbk_counter

Q2_q[0]_lut_out = !Q2_q[0];
Q2_q[0] = DFFE(Q2_q[0]_lut_out, !C1_CG_generator_sampleRate[6], G1_regData[3], , );

--Q2_the_carries[1] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_1|alt_synch_counter_f:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

Q2_the_carries[1] = CARRY(Q2_q[0]);


--B1_master_ch3_in[23] is CODEC_engine:CE|master_ch3_in[23]
--operation mode is normal

B1_master_ch3_in[23]_lut_out = B1_nBick24_2Halfs & B1_master_ch3_in[23] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch3_in[23] # !C1_CG_generator_sampleRate[6] & B1_master_ch3_in[22]);
B1_master_ch3_in[23] = DFFE(B1_master_ch3_in[23]_lut_out, C1_CG_generator_bick[1], , , );


--B1_slave_ch4_in[23] is CODEC_engine:CE|slave_ch4_in[23]
--operation mode is normal

B1_slave_ch4_in[23]_lut_out = B1_slave_ch4_in[23] & (B1_master_ch4_in[23] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch4_in[23] & B1_master_ch4_in[23] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch4_in[23] = DFFE(B1_slave_ch4_in[23]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_in[23] is CODEC_engine:CE|slave_ch2_in[23]
--operation mode is normal

B1_slave_ch2_in[23]_lut_out = B1_slave_ch2_in[23] & (B1_master_ch2_in[23] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch2_in[23] & B1_master_ch2_in[23] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch2_in[23] = DFFE(B1_slave_ch2_in[23]_lut_out, !C1_CG_generator_bick[1], , , );


--M1L4 is CODEC_engine:CE|lineDecoder_3to8b:LD_CH|nOUTPUT_ENABLE[3]~823
--operation mode is normal

M1L4 = !K1L05Q & (K1L84Q & K1L74Q & !K1L94Q # !K1L84Q & !K1L74Q & K1L94Q);


--A1L342 is LB_DATA[23]~3580
--operation mode is normal

A1L342 = K1L73 & B1_slave_ch4_in[23] # !K1L73 & B1_slave_ch2_in[23] # !M1L4;


--B1_slave_ch1_in[23] is CODEC_engine:CE|slave_ch1_in[23]
--operation mode is normal

B1_slave_ch1_in[23]_lut_out = B1_slave_ch1_in[23] & (B1_master_ch1_in[23] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch1_in[23] & B1_master_ch1_in[23] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch1_in[23] = DFFE(B1_slave_ch1_in[23]_lut_out, !C1_CG_generator_bick[1], , , );


--M1L5 is CODEC_engine:CE|lineDecoder_3to8b:LD_CH|nOUTPUT_ENABLE[3]~824
--operation mode is normal

M1L5 = !K1L05Q & (K1L94Q $ (K1L84Q # K1L74Q));


--A1L542 is LB_DATA[23]~3733
--operation mode is normal

A1L542 = (B1_slave_ch1_in[23] # K1L63 # K1L73 # !M1L5) & CASCADE(A1L342);


--B1_master_ch3_in[22] is CODEC_engine:CE|master_ch3_in[22]
--operation mode is normal

B1_master_ch3_in[22]_lut_out = B1_nBick24_2Halfs & B1_master_ch3_in[22] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch3_in[22] # !C1_CG_generator_sampleRate[6] & B1_master_ch3_in[21]);
B1_master_ch3_in[22] = DFFE(B1_master_ch3_in[22]_lut_out, C1_CG_generator_bick[1], , , );


--B1_slave_ch4_in[22] is CODEC_engine:CE|slave_ch4_in[22]
--operation mode is normal

B1_slave_ch4_in[22]_lut_out = B1_slave_ch4_in[22] & (B1_master_ch4_in[22] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch4_in[22] & B1_master_ch4_in[22] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch4_in[22] = DFFE(B1_slave_ch4_in[22]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_in[22] is CODEC_engine:CE|slave_ch2_in[22]
--operation mode is normal

B1_slave_ch2_in[22]_lut_out = B1_slave_ch2_in[22] & (B1_master_ch2_in[22] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch2_in[22] & B1_master_ch2_in[22] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch2_in[22] = DFFE(B1_slave_ch2_in[22]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L732 is LB_DATA[22]~3582
--operation mode is normal

A1L732 = K1L73 & B1_slave_ch4_in[22] # !K1L73 & B1_slave_ch2_in[22] # !M1L4;


--B1_slave_ch1_in[22] is CODEC_engine:CE|slave_ch1_in[22]
--operation mode is normal

B1_slave_ch1_in[22]_lut_out = B1_slave_ch1_in[22] & (B1_master_ch1_in[22] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch1_in[22] & B1_master_ch1_in[22] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch1_in[22] = DFFE(B1_slave_ch1_in[22]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L932 is LB_DATA[22]~3734
--operation mode is normal

A1L932 = (B1_slave_ch1_in[22] # K1L63 # K1L73 # !M1L5) & CASCADE(A1L732);


--B1_master_ch3_in[21] is CODEC_engine:CE|master_ch3_in[21]
--operation mode is normal

B1_master_ch3_in[21]_lut_out = B1_nBick24_2Halfs & B1_master_ch3_in[21] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch3_in[21] # !C1_CG_generator_sampleRate[6] & B1_master_ch3_in[20]);
B1_master_ch3_in[21] = DFFE(B1_master_ch3_in[21]_lut_out, C1_CG_generator_bick[1], , , );


--B1_slave_ch4_in[21] is CODEC_engine:CE|slave_ch4_in[21]
--operation mode is normal

B1_slave_ch4_in[21]_lut_out = B1_slave_ch4_in[21] & (B1_master_ch4_in[21] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch4_in[21] & B1_master_ch4_in[21] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch4_in[21] = DFFE(B1_slave_ch4_in[21]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_in[21] is CODEC_engine:CE|slave_ch2_in[21]
--operation mode is normal

B1_slave_ch2_in[21]_lut_out = B1_slave_ch2_in[21] & (B1_master_ch2_in[21] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch2_in[21] & B1_master_ch2_in[21] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch2_in[21] = DFFE(B1_slave_ch2_in[21]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L232 is LB_DATA[21]~3584
--operation mode is normal

A1L232 = K1L73 & B1_slave_ch4_in[21] # !K1L73 & B1_slave_ch2_in[21] # !M1L4;


--B1_slave_ch1_in[21] is CODEC_engine:CE|slave_ch1_in[21]
--operation mode is normal

B1_slave_ch1_in[21]_lut_out = B1_slave_ch1_in[21] & (B1_master_ch1_in[21] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch1_in[21] & B1_master_ch1_in[21] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch1_in[21] = DFFE(B1_slave_ch1_in[21]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L432 is LB_DATA[21]~3735
--operation mode is normal

A1L432 = (B1_slave_ch1_in[21] # K1L63 # K1L73 # !M1L5) & CASCADE(A1L232);


--B1_master_ch3_in[20] is CODEC_engine:CE|master_ch3_in[20]
--operation mode is normal

B1_master_ch3_in[20]_lut_out = B1_nBick24_2Halfs & B1_master_ch3_in[20] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch3_in[20] # !C1_CG_generator_sampleRate[6] & B1_master_ch3_in[19]);
B1_master_ch3_in[20] = DFFE(B1_master_ch3_in[20]_lut_out, C1_CG_generator_bick[1], , , );


--B1_slave_ch4_in[20] is CODEC_engine:CE|slave_ch4_in[20]
--operation mode is normal

B1_slave_ch4_in[20]_lut_out = B1_slave_ch4_in[20] & (B1_master_ch4_in[20] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch4_in[20] & B1_master_ch4_in[20] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch4_in[20] = DFFE(B1_slave_ch4_in[20]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_in[20] is CODEC_engine:CE|slave_ch2_in[20]
--operation mode is normal

B1_slave_ch2_in[20]_lut_out = B1_slave_ch2_in[20] & (B1_master_ch2_in[20] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch2_in[20] & B1_master_ch2_in[20] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch2_in[20] = DFFE(B1_slave_ch2_in[20]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L722 is LB_DATA[20]~3586
--operation mode is normal

A1L722 = K1L73 & B1_slave_ch4_in[20] # !K1L73 & B1_slave_ch2_in[20] # !M1L4;


--B1_slave_ch1_in[20] is CODEC_engine:CE|slave_ch1_in[20]
--operation mode is normal

B1_slave_ch1_in[20]_lut_out = B1_slave_ch1_in[20] & (B1_master_ch1_in[20] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch1_in[20] & B1_master_ch1_in[20] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch1_in[20] = DFFE(B1_slave_ch1_in[20]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L922 is LB_DATA[20]~3736
--operation mode is normal

A1L922 = (B1_slave_ch1_in[20] # K1L63 # K1L73 # !M1L5) & CASCADE(A1L722);


--B1_master_ch3_in[19] is CODEC_engine:CE|master_ch3_in[19]
--operation mode is normal

B1_master_ch3_in[19]_lut_out = B1_nBick24_2Halfs & B1_master_ch3_in[19] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch3_in[19] # !C1_CG_generator_sampleRate[6] & B1_master_ch3_in[18]);
B1_master_ch3_in[19] = DFFE(B1_master_ch3_in[19]_lut_out, C1_CG_generator_bick[1], , , );


--B1_slave_ch4_in[19] is CODEC_engine:CE|slave_ch4_in[19]
--operation mode is normal

B1_slave_ch4_in[19]_lut_out = B1_slave_ch4_in[19] & (B1_master_ch4_in[19] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch4_in[19] & B1_master_ch4_in[19] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch4_in[19] = DFFE(B1_slave_ch4_in[19]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_in[19] is CODEC_engine:CE|slave_ch2_in[19]
--operation mode is normal

B1_slave_ch2_in[19]_lut_out = B1_slave_ch2_in[19] & (B1_master_ch2_in[19] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch2_in[19] & B1_master_ch2_in[19] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch2_in[19] = DFFE(B1_slave_ch2_in[19]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L222 is LB_DATA[19]~3588
--operation mode is normal

A1L222 = K1L73 & B1_slave_ch4_in[19] # !K1L73 & B1_slave_ch2_in[19] # !M1L4;


--B1_slave_ch1_in[19] is CODEC_engine:CE|slave_ch1_in[19]
--operation mode is normal

B1_slave_ch1_in[19]_lut_out = B1_slave_ch1_in[19] & (B1_master_ch1_in[19] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch1_in[19] & B1_master_ch1_in[19] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch1_in[19] = DFFE(B1_slave_ch1_in[19]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L422 is LB_DATA[19]~3737
--operation mode is normal

A1L422 = (B1_slave_ch1_in[19] # K1L63 # K1L73 # !M1L5) & CASCADE(A1L222);


--B1_master_ch3_in[18] is CODEC_engine:CE|master_ch3_in[18]
--operation mode is normal

B1_master_ch3_in[18]_lut_out = B1_nBick24_2Halfs & B1_master_ch3_in[18] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch3_in[18] # !C1_CG_generator_sampleRate[6] & B1_master_ch3_in[17]);
B1_master_ch3_in[18] = DFFE(B1_master_ch3_in[18]_lut_out, C1_CG_generator_bick[1], , , );


--B1_slave_ch4_in[18] is CODEC_engine:CE|slave_ch4_in[18]
--operation mode is normal

B1_slave_ch4_in[18]_lut_out = B1_slave_ch4_in[18] & (B1_master_ch4_in[18] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch4_in[18] & B1_master_ch4_in[18] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch4_in[18] = DFFE(B1_slave_ch4_in[18]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_in[18] is CODEC_engine:CE|slave_ch2_in[18]
--operation mode is normal

B1_slave_ch2_in[18]_lut_out = B1_slave_ch2_in[18] & (B1_master_ch2_in[18] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch2_in[18] & B1_master_ch2_in[18] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch2_in[18] = DFFE(B1_slave_ch2_in[18]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L712 is LB_DATA[18]~3590
--operation mode is normal

A1L712 = K1L73 & B1_slave_ch4_in[18] # !K1L73 & B1_slave_ch2_in[18] # !M1L4;


--B1_slave_ch1_in[18] is CODEC_engine:CE|slave_ch1_in[18]
--operation mode is normal

B1_slave_ch1_in[18]_lut_out = B1_slave_ch1_in[18] & (B1_master_ch1_in[18] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch1_in[18] & B1_master_ch1_in[18] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch1_in[18] = DFFE(B1_slave_ch1_in[18]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L912 is LB_DATA[18]~3738
--operation mode is normal

A1L912 = (B1_slave_ch1_in[18] # K1L63 # K1L73 # !M1L5) & CASCADE(A1L712);


--B1_master_ch3_in[17] is CODEC_engine:CE|master_ch3_in[17]
--operation mode is normal

B1_master_ch3_in[17]_lut_out = B1_nBick24_2Halfs & B1_master_ch3_in[17] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch3_in[17] # !C1_CG_generator_sampleRate[6] & B1_master_ch3_in[16]);
B1_master_ch3_in[17] = DFFE(B1_master_ch3_in[17]_lut_out, C1_CG_generator_bick[1], , , );


--B1_slave_ch4_in[17] is CODEC_engine:CE|slave_ch4_in[17]
--operation mode is normal

B1_slave_ch4_in[17]_lut_out = B1_slave_ch4_in[17] & (B1_master_ch4_in[17] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch4_in[17] & B1_master_ch4_in[17] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch4_in[17] = DFFE(B1_slave_ch4_in[17]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_in[17] is CODEC_engine:CE|slave_ch2_in[17]
--operation mode is normal

B1_slave_ch2_in[17]_lut_out = B1_slave_ch2_in[17] & (B1_master_ch2_in[17] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch2_in[17] & B1_master_ch2_in[17] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch2_in[17] = DFFE(B1_slave_ch2_in[17]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L212 is LB_DATA[17]~3592
--operation mode is normal

A1L212 = K1L73 & B1_slave_ch4_in[17] # !K1L73 & B1_slave_ch2_in[17] # !M1L4;


--B1_slave_ch1_in[17] is CODEC_engine:CE|slave_ch1_in[17]
--operation mode is normal

B1_slave_ch1_in[17]_lut_out = B1_slave_ch1_in[17] & (B1_master_ch1_in[17] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch1_in[17] & B1_master_ch1_in[17] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch1_in[17] = DFFE(B1_slave_ch1_in[17]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L412 is LB_DATA[17]~3739
--operation mode is normal

A1L412 = (B1_slave_ch1_in[17] # K1L63 # K1L73 # !M1L5) & CASCADE(A1L212);


--B1_master_ch3_in[16] is CODEC_engine:CE|master_ch3_in[16]
--operation mode is normal

B1_master_ch3_in[16]_lut_out = B1_nBick24_2Halfs & B1_master_ch3_in[16] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch3_in[16] # !C1_CG_generator_sampleRate[6] & B1_master_ch3_in[15]);
B1_master_ch3_in[16] = DFFE(B1_master_ch3_in[16]_lut_out, C1_CG_generator_bick[1], , , );


--B1_slave_ch4_in[16] is CODEC_engine:CE|slave_ch4_in[16]
--operation mode is normal

B1_slave_ch4_in[16]_lut_out = B1_slave_ch4_in[16] & (B1_master_ch4_in[16] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch4_in[16] & B1_master_ch4_in[16] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch4_in[16] = DFFE(B1_slave_ch4_in[16]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_in[16] is CODEC_engine:CE|slave_ch2_in[16]
--operation mode is normal

B1_slave_ch2_in[16]_lut_out = B1_slave_ch2_in[16] & (B1_master_ch2_in[16] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch2_in[16] & B1_master_ch2_in[16] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch2_in[16] = DFFE(B1_slave_ch2_in[16]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L702 is LB_DATA[16]~3594
--operation mode is normal

A1L702 = K1L73 & B1_slave_ch4_in[16] # !K1L73 & B1_slave_ch2_in[16] # !M1L4;


--B1_slave_ch1_in[16] is CODEC_engine:CE|slave_ch1_in[16]
--operation mode is normal

B1_slave_ch1_in[16]_lut_out = B1_slave_ch1_in[16] & (B1_master_ch1_in[16] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch1_in[16] & B1_master_ch1_in[16] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch1_in[16] = DFFE(B1_slave_ch1_in[16]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L902 is LB_DATA[16]~3740
--operation mode is normal

A1L902 = (B1_slave_ch1_in[16] # K1L63 # K1L73 # !M1L5) & CASCADE(A1L702);


--B1_slave_ch4_in[15] is CODEC_engine:CE|slave_ch4_in[15]
--operation mode is normal

B1_slave_ch4_in[15]_lut_out = B1_slave_ch4_in[15] & (B1_master_ch4_in[15] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch4_in[15] & B1_master_ch4_in[15] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch4_in[15] = DFFE(B1_slave_ch4_in[15]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_in[15] is CODEC_engine:CE|slave_ch2_in[15]
--operation mode is normal

B1_slave_ch2_in[15]_lut_out = B1_slave_ch2_in[15] & (B1_master_ch2_in[15] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch2_in[15] & B1_master_ch2_in[15] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch2_in[15] = DFFE(B1_slave_ch2_in[15]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L302 is LB_DATA[15]~3741
--operation mode is normal

A1L302 = (K1L73 & B1_slave_ch4_in[15] # !K1L73 & B1_slave_ch2_in[15] # !M1L4) & CASCADE(A1L402);


--B1_master_ch3_in[14] is CODEC_engine:CE|master_ch3_in[14]
--operation mode is normal

B1_master_ch3_in[14]_lut_out = B1_nBick24_2Halfs & B1_master_ch3_in[14] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch3_in[14] # !C1_CG_generator_sampleRate[6] & B1_master_ch3_in[13]);
B1_master_ch3_in[14] = DFFE(B1_master_ch3_in[14]_lut_out, C1_CG_generator_bick[1], , , );


--B1_slave_ch3_in[14] is CODEC_engine:CE|slave_ch3_in[14]
--operation mode is normal

B1_slave_ch3_in[14]_lut_out = B1_slave_ch3_in[14] & (B1_master_ch3_in[14] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch3_in[14] & B1_master_ch3_in[14] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch3_in[14] = DFFE(B1_slave_ch3_in[14]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L191 is LB_DATA[14]~3600
--operation mode is normal

A1L191 = B1_slave_ch3_in[14] # K1L83 # !M1L3 # !K1L1;


--D1L1 is lineDecoder_3to8:LD|nOutputEnable_read[1]~488
--operation mode is normal

D1L1 = !A1L63 & !A1L83;


--A1L391 is LB_DATA[14]~3742
--operation mode is normal

A1L391 = (nDC_PRSNT # A1L43 # nFPGA_readEnable # !D1L1) & CASCADE(A1L191);


--B1_slave_ch4_in[14] is CODEC_engine:CE|slave_ch4_in[14]
--operation mode is normal

B1_slave_ch4_in[14]_lut_out = B1_slave_ch4_in[14] & (B1_master_ch4_in[14] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch4_in[14] & B1_master_ch4_in[14] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch4_in[14] = DFFE(B1_slave_ch4_in[14]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_in[14] is CODEC_engine:CE|slave_ch2_in[14]
--operation mode is normal

B1_slave_ch2_in[14]_lut_out = B1_slave_ch2_in[14] & (B1_master_ch2_in[14] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch2_in[14] & B1_master_ch2_in[14] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch2_in[14] = DFFE(B1_slave_ch2_in[14]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L491 is LB_DATA[14]~3743
--operation mode is normal

A1L491 = (K1L73 & B1_slave_ch4_in[14] # !K1L73 & B1_slave_ch2_in[14] # !M1L4) & CASCADE(A1L591);


--B1_slave_ch3_in[13] is CODEC_engine:CE|slave_ch3_in[13]
--operation mode is normal

B1_slave_ch3_in[13]_lut_out = B1_slave_ch3_in[13] & (B1_master_ch3_in[13] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch3_in[13] & B1_master_ch3_in[13] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch3_in[13] = DFFE(B1_slave_ch3_in[13]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L381 is LB_DATA[13]~3606
--operation mode is normal

A1L381 = B1_slave_ch3_in[13] # K1L83 # !M1L3 # !K1L1;


--A1L581 is LB_DATA[13]~3744
--operation mode is normal

A1L581 = (A1L43 # F1_regData[11] # nFPGA_readEnable # !D1L1) & CASCADE(A1L381);


--B1_slave_ch4_in[13] is CODEC_engine:CE|slave_ch4_in[13]
--operation mode is normal

B1_slave_ch4_in[13]_lut_out = B1_slave_ch4_in[13] & (B1_master_ch4_in[13] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch4_in[13] & B1_master_ch4_in[13] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch4_in[13] = DFFE(B1_slave_ch4_in[13]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_in[13] is CODEC_engine:CE|slave_ch2_in[13]
--operation mode is normal

B1_slave_ch2_in[13]_lut_out = B1_slave_ch2_in[13] & (B1_master_ch2_in[13] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch2_in[13] & B1_master_ch2_in[13] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch2_in[13] = DFFE(B1_slave_ch2_in[13]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L681 is LB_DATA[13]~3745
--operation mode is normal

A1L681 = (K1L73 & B1_slave_ch4_in[13] # !K1L73 & B1_slave_ch2_in[13] # !M1L4) & CASCADE(A1L781);


--B1_slave_ch3_in[12] is CODEC_engine:CE|slave_ch3_in[12]
--operation mode is normal

B1_slave_ch3_in[12]_lut_out = B1_slave_ch3_in[12] & (B1_master_ch3_in[12] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch3_in[12] & B1_master_ch3_in[12] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch3_in[12] = DFFE(B1_slave_ch3_in[12]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L571 is LB_DATA[12]~3612
--operation mode is normal

A1L571 = B1_slave_ch3_in[12] # K1L83 # !M1L3 # !K1L1;


--A1L771 is LB_DATA[12]~3746
--operation mode is normal

A1L771 = (A1L43 # F1_regData[10] # nFPGA_readEnable # !D1L1) & CASCADE(A1L571);


--B1_slave_ch4_in[12] is CODEC_engine:CE|slave_ch4_in[12]
--operation mode is normal

B1_slave_ch4_in[12]_lut_out = B1_slave_ch4_in[12] & (B1_master_ch4_in[12] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch4_in[12] & B1_master_ch4_in[12] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch4_in[12] = DFFE(B1_slave_ch4_in[12]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_in[12] is CODEC_engine:CE|slave_ch2_in[12]
--operation mode is normal

B1_slave_ch2_in[12]_lut_out = B1_slave_ch2_in[12] & (B1_master_ch2_in[12] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch2_in[12] & B1_master_ch2_in[12] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch2_in[12] = DFFE(B1_slave_ch2_in[12]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L871 is LB_DATA[12]~3747
--operation mode is normal

A1L871 = (K1L73 & B1_slave_ch4_in[12] # !K1L73 & B1_slave_ch2_in[12] # !M1L4) & CASCADE(A1L971);


--B1_slave_ch3_in[11] is CODEC_engine:CE|slave_ch3_in[11]
--operation mode is normal

B1_slave_ch3_in[11]_lut_out = B1_slave_ch3_in[11] & (B1_master_ch3_in[11] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch3_in[11] & B1_master_ch3_in[11] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch3_in[11] = DFFE(B1_slave_ch3_in[11]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L761 is LB_DATA[11]~3618
--operation mode is normal

A1L761 = B1_slave_ch3_in[11] # K1L83 # !M1L3 # !K1L1;


--A1L961 is LB_DATA[11]~3748
--operation mode is normal

A1L961 = (DC_CONF_DONE # A1L43 # nFPGA_readEnable # !D1L1) & CASCADE(A1L761);


--B1_slave_ch4_in[11] is CODEC_engine:CE|slave_ch4_in[11]
--operation mode is normal

B1_slave_ch4_in[11]_lut_out = B1_slave_ch4_in[11] & (B1_master_ch4_in[11] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch4_in[11] & B1_master_ch4_in[11] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch4_in[11] = DFFE(B1_slave_ch4_in[11]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_in[11] is CODEC_engine:CE|slave_ch2_in[11]
--operation mode is normal

B1_slave_ch2_in[11]_lut_out = B1_slave_ch2_in[11] & (B1_master_ch2_in[11] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch2_in[11] & B1_master_ch2_in[11] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch2_in[11] = DFFE(B1_slave_ch2_in[11]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L071 is LB_DATA[11]~3749
--operation mode is normal

A1L071 = (K1L73 & B1_slave_ch4_in[11] # !K1L73 & B1_slave_ch2_in[11] # !M1L4) & CASCADE(A1L171);


--B1_slave_ch3_in[10] is CODEC_engine:CE|slave_ch3_in[10]
--operation mode is normal

B1_slave_ch3_in[10]_lut_out = B1_slave_ch3_in[10] & (B1_master_ch3_in[10] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch3_in[10] & B1_master_ch3_in[10] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch3_in[10] = DFFE(B1_slave_ch3_in[10]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L951 is LB_DATA[10]~3624
--operation mode is normal

A1L951 = B1_slave_ch3_in[10] # K1L83 # !M1L3 # !K1L1;


--A1L161 is LB_DATA[10]~3750
--operation mode is normal

A1L161 = (DC_nSTATUS # A1L43 # nFPGA_readEnable # !D1L1) & CASCADE(A1L951);


--B1_slave_ch4_in[10] is CODEC_engine:CE|slave_ch4_in[10]
--operation mode is normal

B1_slave_ch4_in[10]_lut_out = B1_slave_ch4_in[10] & (B1_master_ch4_in[10] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch4_in[10] & B1_master_ch4_in[10] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch4_in[10] = DFFE(B1_slave_ch4_in[10]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_in[10] is CODEC_engine:CE|slave_ch2_in[10]
--operation mode is normal

B1_slave_ch2_in[10]_lut_out = B1_slave_ch2_in[10] & (B1_master_ch2_in[10] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch2_in[10] & B1_master_ch2_in[10] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch2_in[10] = DFFE(B1_slave_ch2_in[10]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L261 is LB_DATA[10]~3751
--operation mode is normal

A1L261 = (K1L73 & B1_slave_ch4_in[10] # !K1L73 & B1_slave_ch2_in[10] # !M1L4) & CASCADE(A1L361);


--B1_slave_ch3_in[9] is CODEC_engine:CE|slave_ch3_in[9]
--operation mode is normal

B1_slave_ch3_in[9]_lut_out = B1_slave_ch3_in[9] & (B1_master_ch3_in[9] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch3_in[9] & B1_master_ch3_in[9] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch3_in[9] = DFFE(B1_slave_ch3_in[9]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L151 is LB_DATA[9]~3630
--operation mode is normal

A1L151 = B1_slave_ch3_in[9] # K1L83 # !M1L3 # !K1L1;


--A1L351 is LB_DATA[9]~3752
--operation mode is normal

A1L351 = (A1L43 # nFPGA_readEnable # !D1L1 # !F1_regData[9]) & CASCADE(A1L151);


--B1_slave_ch4_in[9] is CODEC_engine:CE|slave_ch4_in[9]
--operation mode is normal

B1_slave_ch4_in[9]_lut_out = B1_slave_ch4_in[9] & (B1_master_ch4_in[9] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch4_in[9] & B1_master_ch4_in[9] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch4_in[9] = DFFE(B1_slave_ch4_in[9]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_in[9] is CODEC_engine:CE|slave_ch2_in[9]
--operation mode is normal

B1_slave_ch2_in[9]_lut_out = B1_slave_ch2_in[9] & (B1_master_ch2_in[9] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch2_in[9] & B1_master_ch2_in[9] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch2_in[9] = DFFE(B1_slave_ch2_in[9]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L451 is LB_DATA[9]~3753
--operation mode is normal

A1L451 = (K1L73 & B1_slave_ch4_in[9] # !K1L73 & B1_slave_ch2_in[9] # !M1L4) & CASCADE(A1L551);


--B1_slave_ch3_in[8] is CODEC_engine:CE|slave_ch3_in[8]
--operation mode is normal

B1_slave_ch3_in[8]_lut_out = B1_slave_ch3_in[8] & (B1_master_ch3_in[8] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch3_in[8] & B1_master_ch3_in[8] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch3_in[8] = DFFE(B1_slave_ch3_in[8]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L341 is LB_DATA[8]~3636
--operation mode is normal

A1L341 = B1_slave_ch3_in[8] # K1L83 # !M1L3 # !K1L1;


--A1L541 is LB_DATA[8]~3754
--operation mode is normal

A1L541 = (F1_regData[8] # A1L43 # nFPGA_readEnable # !D1L1) & CASCADE(A1L341);


--B1_slave_ch4_in[8] is CODEC_engine:CE|slave_ch4_in[8]
--operation mode is normal

B1_slave_ch4_in[8]_lut_out = B1_slave_ch4_in[8] & (B1_master_ch4_in[8] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch4_in[8] & B1_master_ch4_in[8] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch4_in[8] = DFFE(B1_slave_ch4_in[8]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_in[8] is CODEC_engine:CE|slave_ch2_in[8]
--operation mode is normal

B1_slave_ch2_in[8]_lut_out = B1_slave_ch2_in[8] & (B1_master_ch2_in[8] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch2_in[8] & B1_master_ch2_in[8] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch2_in[8] = DFFE(B1_slave_ch2_in[8]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L641 is LB_DATA[8]~3755
--operation mode is normal

A1L641 = (K1L73 & B1_slave_ch4_in[8] # !K1L73 & B1_slave_ch2_in[8] # !M1L4) & CASCADE(A1L741);


--B1_slave_ch3_in[7] is CODEC_engine:CE|slave_ch3_in[7]
--operation mode is normal

B1_slave_ch3_in[7]_lut_out = B1_slave_ch3_in[7] & (B1_master_ch3_in[7] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch3_in[7] & B1_master_ch3_in[7] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch3_in[7] = DFFE(B1_slave_ch3_in[7]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L431 is LB_DATA[7]~3642
--operation mode is normal

A1L431 = B1_slave_ch3_in[7] # K1L83 # !M1L3 # !K1L1;


--A1L531 is LB_DATA[7]~3643
--operation mode is normal

A1L531 = A1L382 & (F1_regData[8] # !F1_regData[7]) # !A1L382 & !F1_regData[8] & !F1_regData[7];


--A1L731 is LB_DATA[7]~3756
--operation mode is normal

A1L731 = (A1L43 # nFPGA_readEnable # A1L531 # !D1L1) & CASCADE(A1L431);


--B1_slave_ch4_in[7] is CODEC_engine:CE|slave_ch4_in[7]
--operation mode is normal

B1_slave_ch4_in[7]_lut_out = B1_slave_ch4_in[7] & (B1_master_ch4_in[7] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch4_in[7] & B1_master_ch4_in[7] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch4_in[7] = DFFE(B1_slave_ch4_in[7]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_in[7] is CODEC_engine:CE|slave_ch2_in[7]
--operation mode is normal

B1_slave_ch2_in[7]_lut_out = B1_slave_ch2_in[7] & (B1_master_ch2_in[7] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch2_in[7] & B1_master_ch2_in[7] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch2_in[7] = DFFE(B1_slave_ch2_in[7]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L831 is LB_DATA[7]~3757
--operation mode is normal

A1L831 = (K1L73 & B1_slave_ch4_in[7] # !K1L73 & B1_slave_ch2_in[7] # !M1L4) & CASCADE(A1L931);


--B1_slave_ch3_in[6] is CODEC_engine:CE|slave_ch3_in[6]
--operation mode is normal

B1_slave_ch3_in[6]_lut_out = B1_slave_ch3_in[6] & (B1_master_ch3_in[6] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch3_in[6] & B1_master_ch3_in[6] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch3_in[6] = DFFE(B1_slave_ch3_in[6]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L421 is LB_DATA[6]~3649
--operation mode is normal

A1L421 = B1_slave_ch3_in[6] # K1L83 # !M1L3 # !K1L1;


--G1_regData[4] is reg_SC_ENGINE:SC_ENGINE|regData[4]
--operation mode is normal

G1_regData[4]_lut_out = nLB_RESET & (D1_nOutputEnable_write[1] & G1_regData[4] # !D1_nOutputEnable_write[1] & A1L221);
G1_regData[4] = DFFE(G1_regData[4]_lut_out, LB_CLK, , , );


--A1L721 is LB_DATA[6]~3758
--operation mode is normal

A1L721 = (G1_regData[4] # nFPGA_readEnable # !D1L1 # !A1L43) & CASCADE(A1L421);


--A1L521 is LB_DATA[6]~3651
--operation mode is normal

A1L521 = A1L43 # nFPGA_readEnable # !D1L1 # !F1_regData[6];


--B1_slave_ch4_in[6] is CODEC_engine:CE|slave_ch4_in[6]
--operation mode is normal

B1_slave_ch4_in[6]_lut_out = B1_slave_ch4_in[6] & (B1_master_ch4_in[6] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch4_in[6] & B1_master_ch4_in[6] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch4_in[6] = DFFE(B1_slave_ch4_in[6]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_in[6] is CODEC_engine:CE|slave_ch2_in[6]
--operation mode is normal

B1_slave_ch2_in[6]_lut_out = B1_slave_ch2_in[6] & (B1_master_ch2_in[6] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch2_in[6] & B1_master_ch2_in[6] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch2_in[6] = DFFE(B1_slave_ch2_in[6]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L821 is LB_DATA[6]~3759
--operation mode is normal

A1L821 = (K1L73 & B1_slave_ch4_in[6] # !K1L73 & B1_slave_ch2_in[6] # !M1L4) & CASCADE(A1L521);


--A1L921 is LB_DATA[6]~3760
--operation mode is normal

A1L921 = (nFPGA_readEnable # A1L43 & E1_regData[6] # !D1L4) & CASCADE(A1L031);


--B1_slave_ch3_in[5] is CODEC_engine:CE|slave_ch3_in[5]
--operation mode is normal

B1_slave_ch3_in[5]_lut_out = B1_slave_ch3_in[5] & (B1_master_ch3_in[5] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch3_in[5] & B1_master_ch3_in[5] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch3_in[5] = DFFE(B1_slave_ch3_in[5]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L311 is LB_DATA[5]~3657
--operation mode is normal

A1L311 = B1_slave_ch3_in[5] # K1L83 # !M1L3 # !K1L1;


--A1L711 is LB_DATA[5]~3761
--operation mode is normal

A1L711 = (G1_regData[3] # nFPGA_readEnable # !D1L1 # !A1L43) & CASCADE(A1L311);


--A1L411 is LB_DATA[5]~3659
--operation mode is normal

A1L411 = A1L43 # F1_regData[5] # nFPGA_readEnable # !D1L1;


--B1_slave_ch4_in[5] is CODEC_engine:CE|slave_ch4_in[5]
--operation mode is normal

B1_slave_ch4_in[5]_lut_out = B1_slave_ch4_in[5] & (B1_master_ch4_in[5] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch4_in[5] & B1_master_ch4_in[5] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch4_in[5] = DFFE(B1_slave_ch4_in[5]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_in[5] is CODEC_engine:CE|slave_ch2_in[5]
--operation mode is normal

B1_slave_ch2_in[5]_lut_out = B1_slave_ch2_in[5] & (B1_master_ch2_in[5] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch2_in[5] & B1_master_ch2_in[5] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch2_in[5] = DFFE(B1_slave_ch2_in[5]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L811 is LB_DATA[5]~3762
--operation mode is normal

A1L811 = (K1L73 & B1_slave_ch4_in[5] # !K1L73 & B1_slave_ch2_in[5] # !M1L4) & CASCADE(A1L411);


--B1_slave_ch1_in[5] is CODEC_engine:CE|slave_ch1_in[5]
--operation mode is normal

B1_slave_ch1_in[5]_lut_out = B1_slave_ch1_in[5] & (B1_master_ch1_in[5] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch1_in[5] & B1_master_ch1_in[5] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch1_in[5] = DFFE(B1_slave_ch1_in[5]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L511 is LB_DATA[5]~3661
--operation mode is normal

A1L511 = B1_slave_ch1_in[5] # K1L63 # K1L73 # !M1L5;


--A1L911 is LB_DATA[5]~3763
--operation mode is normal

A1L911 = (K1_SCR_counter_status[5] # A1L43 # nFPGA_readEnable # !D1L2) & CASCADE(A1L511);


--H1_interrupts_status[2] is reg_SC_INTERRUPT:SC_INTERRUPT|interrupts_status[2]
--operation mode is normal

H1_interrupts_status[2]_lut_out = H1_interrupts[2];
H1_interrupts_status[2] = DFFE(H1_interrupts_status[2]_lut_out, LB_CLK, , , );


--A1L611 is LB_DATA[5]~3663
--operation mode is normal

A1L611 = H1_interrupts_status[2] # A1L43 # nFPGA_readEnable # !D1L4;


--A1L021 is LB_DATA[5]~3764
--operation mode is normal

A1L021 = (E1_regData[5] # nFPGA_readEnable # !D1L4 # !A1L43) & CASCADE(A1L611);


--B1_slave_ch3_in[4] is CODEC_engine:CE|slave_ch3_in[4]
--operation mode is normal

B1_slave_ch3_in[4]_lut_out = B1_slave_ch3_in[4] & (B1_master_ch3_in[4] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch3_in[4] & B1_master_ch3_in[4] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch3_in[4] = DFFE(B1_slave_ch3_in[4]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L201 is LB_DATA[4]~3665
--operation mode is normal

A1L201 = B1_slave_ch3_in[4] # K1L83 # !M1L3 # !K1L1;


--A1L601 is LB_DATA[4]~3765
--operation mode is normal

A1L601 = (G1_regData[2] # nFPGA_readEnable # !D1L1 # !A1L43) & CASCADE(A1L201);


--A1L301 is LB_DATA[4]~3667
--operation mode is normal

A1L301 = A1L43 # F1_regData[4] # nFPGA_readEnable # !D1L1;


--B1_slave_ch4_in[4] is CODEC_engine:CE|slave_ch4_in[4]
--operation mode is normal

B1_slave_ch4_in[4]_lut_out = B1_slave_ch4_in[4] & (B1_master_ch4_in[4] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch4_in[4] & B1_master_ch4_in[4] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch4_in[4] = DFFE(B1_slave_ch4_in[4]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_in[4] is CODEC_engine:CE|slave_ch2_in[4]
--operation mode is normal

B1_slave_ch2_in[4]_lut_out = B1_slave_ch2_in[4] & (B1_master_ch2_in[4] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch2_in[4] & B1_master_ch2_in[4] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch2_in[4] = DFFE(B1_slave_ch2_in[4]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L701 is LB_DATA[4]~3766
--operation mode is normal

A1L701 = (K1L73 & B1_slave_ch4_in[4] # !K1L73 & B1_slave_ch2_in[4] # !M1L4) & CASCADE(A1L301);


--B1_slave_ch1_in[4] is CODEC_engine:CE|slave_ch1_in[4]
--operation mode is normal

B1_slave_ch1_in[4]_lut_out = B1_slave_ch1_in[4] & (B1_master_ch1_in[4] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch1_in[4] & B1_master_ch1_in[4] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch1_in[4] = DFFE(B1_slave_ch1_in[4]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L401 is LB_DATA[4]~3669
--operation mode is normal

A1L401 = B1_slave_ch1_in[4] # K1L63 # K1L73 # !M1L5;


--A1L801 is LB_DATA[4]~3767
--operation mode is normal

A1L801 = (K1_SCR_counter_status[4] # A1L43 # nFPGA_readEnable # !D1L2) & CASCADE(A1L401);


--H1_interrupts_status[1] is reg_SC_INTERRUPT:SC_INTERRUPT|interrupts_status[1]
--operation mode is normal

H1_interrupts_status[1]_lut_out = H1_interrupts[1];
H1_interrupts_status[1] = DFFE(H1_interrupts_status[1]_lut_out, LB_CLK, , , );


--A1L501 is LB_DATA[4]~3671
--operation mode is normal

A1L501 = H1_interrupts_status[1] # A1L43 # nFPGA_readEnable # !D1L4;


--A1L901 is LB_DATA[4]~3768
--operation mode is normal

A1L901 = (E1_regData[4] # nFPGA_readEnable # !D1L4 # !A1L43) & CASCADE(A1L501);


--B1_slave_ch3_in[3] is CODEC_engine:CE|slave_ch3_in[3]
--operation mode is normal

B1_slave_ch3_in[3]_lut_out = B1_slave_ch3_in[3] & (B1_master_ch3_in[3] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch3_in[3] & B1_master_ch3_in[3] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch3_in[3] = DFFE(B1_slave_ch3_in[3]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L19 is LB_DATA[3]~3673
--operation mode is normal

A1L19 = B1_slave_ch3_in[3] # K1L83 # !M1L3 # !K1L1;


--N2_counter[4] is reg_SC_ENGINE:SC_ENGINE|clockTester:CT2|counter[4]
--operation mode is normal

N2_counter[4]_lut_out = N2L9;
N2_counter[4] = DFFE(N2_counter[4]_lut_out, CLOCK_SYNC_IN, !G1_regData[4], , );


--A1L59 is LB_DATA[3]~3769
--operation mode is normal

A1L59 = (N2_counter[4] # nFPGA_readEnable # !D1L1 # !A1L43) & CASCADE(A1L19);


--A1L29 is LB_DATA[3]~3675
--operation mode is normal

A1L29 = A1L43 # F1_regData[3] # nFPGA_readEnable # !D1L1;


--B1_slave_ch4_in[3] is CODEC_engine:CE|slave_ch4_in[3]
--operation mode is normal

B1_slave_ch4_in[3]_lut_out = B1_slave_ch4_in[3] & (B1_master_ch4_in[3] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch4_in[3] & B1_master_ch4_in[3] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch4_in[3] = DFFE(B1_slave_ch4_in[3]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_in[3] is CODEC_engine:CE|slave_ch2_in[3]
--operation mode is normal

B1_slave_ch2_in[3]_lut_out = B1_slave_ch2_in[3] & (B1_master_ch2_in[3] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch2_in[3] & B1_master_ch2_in[3] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch2_in[3] = DFFE(B1_slave_ch2_in[3]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L69 is LB_DATA[3]~3770
--operation mode is normal

A1L69 = (K1L73 & B1_slave_ch4_in[3] # !K1L73 & B1_slave_ch2_in[3] # !M1L4) & CASCADE(A1L29);


--B1_slave_ch1_in[3] is CODEC_engine:CE|slave_ch1_in[3]
--operation mode is normal

B1_slave_ch1_in[3]_lut_out = B1_slave_ch1_in[3] & (B1_master_ch1_in[3] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch1_in[3] & B1_master_ch1_in[3] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch1_in[3] = DFFE(B1_slave_ch1_in[3]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L39 is LB_DATA[3]~3677
--operation mode is normal

A1L39 = B1_slave_ch1_in[3] # K1L63 # K1L73 # !M1L5;


--A1L79 is LB_DATA[3]~3771
--operation mode is normal

A1L79 = (K1_SCR_counter_status[3] # A1L43 # nFPGA_readEnable # !D1L2) & CASCADE(A1L39);


--H1_interrupts_status[0] is reg_SC_INTERRUPT:SC_INTERRUPT|interrupts_status[0]
--operation mode is normal

H1_interrupts_status[0]_lut_out = H1_interrupts[0];
H1_interrupts_status[0] = DFFE(H1_interrupts_status[0]_lut_out, LB_CLK, , , );


--A1L49 is LB_DATA[3]~3679
--operation mode is normal

A1L49 = H1_interrupts_status[0] # A1L43 # nFPGA_readEnable # !D1L4;


--A1L89 is LB_DATA[3]~3772
--operation mode is normal

A1L89 = (E1_regData[3] # nFPGA_readEnable # !D1L4 # !A1L43) & CASCADE(A1L49);


--B1_slave_ch3_in[2] is CODEC_engine:CE|slave_ch3_in[2]
--operation mode is normal

B1_slave_ch3_in[2]_lut_out = B1_slave_ch3_in[2] & (B1_master_ch3_in[2] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch3_in[2] & B1_master_ch3_in[2] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch3_in[2] = DFFE(B1_slave_ch3_in[2]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L08 is LB_DATA[2]~3681
--operation mode is normal

A1L08 = B1_slave_ch3_in[2] # K1L83 # !M1L3 # !K1L1;


--N1_counter[4] is reg_SC_ENGINE:SC_ENGINE|clockTester:CT1|counter[4]
--operation mode is normal

N1_counter[4]_lut_out = N1L9;
N1_counter[4] = DFFE(N1_counter[4]_lut_out, CLOCK_DAUGHTER_CARD, !G1_regData[4], , );


--A1L48 is LB_DATA[2]~3773
--operation mode is normal

A1L48 = (N1_counter[4] # nFPGA_readEnable # !D1L1 # !A1L43) & CASCADE(A1L08);


--A1L18 is LB_DATA[2]~3683
--operation mode is normal

A1L18 = A1L43 # F1_regData[2] # nFPGA_readEnable # !D1L1;


--B1_slave_ch4_in[2] is CODEC_engine:CE|slave_ch4_in[2]
--operation mode is normal

B1_slave_ch4_in[2]_lut_out = B1_slave_ch4_in[2] & (B1_master_ch4_in[2] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch4_in[2] & B1_master_ch4_in[2] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch4_in[2] = DFFE(B1_slave_ch4_in[2]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_in[2] is CODEC_engine:CE|slave_ch2_in[2]
--operation mode is normal

B1_slave_ch2_in[2]_lut_out = B1_slave_ch2_in[2] & (B1_master_ch2_in[2] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch2_in[2] & B1_master_ch2_in[2] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch2_in[2] = DFFE(B1_slave_ch2_in[2]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L58 is LB_DATA[2]~3774
--operation mode is normal

A1L58 = (K1L73 & B1_slave_ch4_in[2] # !K1L73 & B1_slave_ch2_in[2] # !M1L4) & CASCADE(A1L18);


--B1_slave_ch1_in[2] is CODEC_engine:CE|slave_ch1_in[2]
--operation mode is normal

B1_slave_ch1_in[2]_lut_out = B1_slave_ch1_in[2] & (B1_master_ch1_in[2] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch1_in[2] & B1_master_ch1_in[2] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch1_in[2] = DFFE(B1_slave_ch1_in[2]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L28 is LB_DATA[2]~3685
--operation mode is normal

A1L28 = B1_slave_ch1_in[2] # K1L63 # K1L73 # !M1L5;


--A1L68 is LB_DATA[2]~3775
--operation mode is normal

A1L68 = (K1_SCR_counter_status[2] # A1L43 # nFPGA_readEnable # !D1L2) & CASCADE(A1L28);


--A1L38 is LB_DATA[2]~3687
--operation mode is normal

A1L38 = H1_regData[2] # A1L43 # nFPGA_readEnable # !D1L4;


--A1L78 is LB_DATA[2]~3776
--operation mode is normal

A1L78 = (E1_regData[2] # nFPGA_readEnable # !D1L4 # !A1L43) & CASCADE(A1L38);


--B1_slave_ch3_in[1] is CODEC_engine:CE|slave_ch3_in[1]
--operation mode is normal

B1_slave_ch3_in[1]_lut_out = B1_slave_ch3_in[1] & (B1_master_ch3_in[1] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch3_in[1] & B1_master_ch3_in[1] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch3_in[1] = DFFE(B1_slave_ch3_in[1]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L96 is LB_DATA[1]~3689
--operation mode is normal

A1L96 = B1_slave_ch3_in[1] # K1L83 # !M1L3 # !K1L1;


--A1L37 is LB_DATA[1]~3777
--operation mode is normal

A1L37 = (G1_regData[1] # nFPGA_readEnable # !D1L1 # !A1L43) & CASCADE(A1L96);


--A1L07 is LB_DATA[1]~3691
--operation mode is normal

A1L07 = A1L43 # nFPGA_readEnable # !D1L1 # !F1_regData[1];


--B1_slave_ch4_in[1] is CODEC_engine:CE|slave_ch4_in[1]
--operation mode is normal

B1_slave_ch4_in[1]_lut_out = B1_slave_ch4_in[1] & (B1_master_ch4_in[1] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch4_in[1] & B1_master_ch4_in[1] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch4_in[1] = DFFE(B1_slave_ch4_in[1]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_in[1] is CODEC_engine:CE|slave_ch2_in[1]
--operation mode is normal

B1_slave_ch2_in[1]_lut_out = B1_slave_ch2_in[1] & (B1_master_ch2_in[1] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch2_in[1] & B1_master_ch2_in[1] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch2_in[1] = DFFE(B1_slave_ch2_in[1]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L47 is LB_DATA[1]~3778
--operation mode is normal

A1L47 = (K1L73 & B1_slave_ch4_in[1] # !K1L73 & B1_slave_ch2_in[1] # !M1L4) & CASCADE(A1L07);


--B1_slave_ch1_in[1] is CODEC_engine:CE|slave_ch1_in[1]
--operation mode is normal

B1_slave_ch1_in[1]_lut_out = B1_slave_ch1_in[1] & (B1_master_ch1_in[1] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch1_in[1] & B1_master_ch1_in[1] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch1_in[1] = DFFE(B1_slave_ch1_in[1]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L17 is LB_DATA[1]~3693
--operation mode is normal

A1L17 = B1_slave_ch1_in[1] # K1L63 # K1L73 # !M1L5;


--A1L57 is LB_DATA[1]~3779
--operation mode is normal

A1L57 = (K1_SCR_counter_status[1] # A1L43 # nFPGA_readEnable # !D1L2) & CASCADE(A1L17);


--A1L27 is LB_DATA[1]~3695
--operation mode is normal

A1L27 = H1_regData[1] # A1L43 # nFPGA_readEnable # !D1L4;


--A1L67 is LB_DATA[1]~3780
--operation mode is normal

A1L67 = (E1_regData[1] # nFPGA_readEnable # !D1L4 # !A1L43) & CASCADE(A1L27);


--B1_slave_ch3_in[0] is CODEC_engine:CE|slave_ch3_in[0]
--operation mode is normal

B1_slave_ch3_in[0]_lut_out = B1_slave_ch3_in[0] & (B1_master_ch3_in[0] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch3_in[0] & B1_master_ch3_in[0] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch3_in[0] = DFFE(B1_slave_ch3_in[0]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L85 is LB_DATA[0]~3697
--operation mode is normal

A1L85 = B1_slave_ch3_in[0] # K1L83 # !M1L3 # !K1L1;


--A1L26 is LB_DATA[0]~3781
--operation mode is normal

A1L26 = (G1_regData[0] # nFPGA_readEnable # !D1L1 # !A1L43) & CASCADE(A1L85);


--A1L95 is LB_DATA[0]~3699
--operation mode is normal

A1L95 = A1L43 # F1_regData[0] # nFPGA_readEnable # !D1L1;


--B1_slave_ch4_in[0] is CODEC_engine:CE|slave_ch4_in[0]
--operation mode is normal

B1_slave_ch4_in[0]_lut_out = B1_slave_ch4_in[0] & (B1_master_ch4_in[0] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch4_in[0] & B1_master_ch4_in[0] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch4_in[0] = DFFE(B1_slave_ch4_in[0]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_in[0] is CODEC_engine:CE|slave_ch2_in[0]
--operation mode is normal

B1_slave_ch2_in[0]_lut_out = B1_slave_ch2_in[0] & (B1_master_ch2_in[0] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch2_in[0] & B1_master_ch2_in[0] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch2_in[0] = DFFE(B1_slave_ch2_in[0]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L36 is LB_DATA[0]~3782
--operation mode is normal

A1L36 = (K1L73 & B1_slave_ch4_in[0] # !K1L73 & B1_slave_ch2_in[0] # !M1L4) & CASCADE(A1L95);


--B1_slave_ch1_in[0] is CODEC_engine:CE|slave_ch1_in[0]
--operation mode is normal

B1_slave_ch1_in[0]_lut_out = B1_slave_ch1_in[0] & (B1_master_ch1_in[0] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch1_in[0] & B1_master_ch1_in[0] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch1_in[0] = DFFE(B1_slave_ch1_in[0]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L06 is LB_DATA[0]~3701
--operation mode is normal

A1L06 = B1_slave_ch1_in[0] # K1L63 # K1L73 # !M1L5;


--A1L46 is LB_DATA[0]~3783
--operation mode is normal

A1L46 = (K1_SCR_counter_status[0] # A1L43 # nFPGA_readEnable # !D1L2) & CASCADE(A1L06);


--A1L16 is LB_DATA[0]~3703
--operation mode is normal

A1L16 = H1_regData[0] # A1L43 # nFPGA_readEnable # !D1L4;


--A1L56 is LB_DATA[0]~3784
--operation mode is normal

A1L56 = (E1_regData[0] # nFPGA_readEnable # !D1L4 # !A1L43) & CASCADE(A1L16);


--B1_slave_ch2_out[19] is CODEC_engine:CE|slave_ch2_out[19]
--operation mode is normal

B1_slave_ch2_out[19]_lut_out = K1L63 & (M1L6 & A1L122 # !M1L6 & B1_slave_ch2_out[19]) # !K1L63 & B1_slave_ch2_out[19];
B1_slave_ch2_out[19] = DFFE(B1_slave_ch2_out[19]_lut_out, LB_CLK, , , );


--B1L331 is CODEC_engine:CE|master_ch2_out~5399
--operation mode is normal

B1L331 = B1_master_ch2_out[19] & (B1_slave_ch2_out[19] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch2_out[19] & B1_slave_ch2_out[19] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch2_out[18] is CODEC_engine:CE|master_ch2_out[18]
--operation mode is normal

B1_master_ch2_out[18]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L431 # !B1_nBick24_3Halfs & B1_master_ch2_out[17]) # !B1L303 & B1L431;
B1_master_ch2_out[18] = DFFE(B1_master_ch2_out[18]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch1_out[19] is CODEC_engine:CE|slave_ch1_out[19]
--operation mode is normal

B1_slave_ch1_out[19]_lut_out = M1L6 & (K1L63 & B1_slave_ch1_out[19] # !K1L63 & A1L122) # !M1L6 & B1_slave_ch1_out[19];
B1_slave_ch1_out[19] = DFFE(B1_slave_ch1_out[19]_lut_out, LB_CLK, , , );


--B1L06 is CODEC_engine:CE|master_ch1_out~5399
--operation mode is normal

B1L06 = B1_master_ch1_out[19] & (B1_slave_ch1_out[19] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch1_out[19] & B1_slave_ch1_out[19] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch1_out[18] is CODEC_engine:CE|master_ch1_out[18]
--operation mode is normal

B1_master_ch1_out[18]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L16 # !B1_nBick24_3Halfs & B1_master_ch1_out[17]) # !B1L003 & B1L16;
B1_master_ch1_out[18] = DFFE(B1_master_ch1_out[18]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch4_out[19] is CODEC_engine:CE|slave_ch4_out[19]
--operation mode is normal

B1_slave_ch4_out[19]_lut_out = K1L05Q & (K1L74Q & B1_slave_ch4_out[19] # !K1L74Q & A1L122) # !K1L05Q & B1_slave_ch4_out[19];
B1_slave_ch4_out[19] = DFFE(B1_slave_ch4_out[19]_lut_out, LB_CLK, , , );


--B1L972 is CODEC_engine:CE|master_ch4_out~5388
--operation mode is normal

B1L972 = B1_master_ch4_out[19] & (B1_slave_ch4_out[19] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch4_out[19] & B1_slave_ch4_out[19] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch4_out[18] is CODEC_engine:CE|master_ch4_out[18]
--operation mode is normal

B1_master_ch4_out[18]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L082 # !B1_nBick24_3Halfs & B1_master_ch4_out[17]) # !B1L303 & B1L082;
B1_master_ch4_out[18] = DFFE(B1_master_ch4_out[18]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch3_out[19] is CODEC_engine:CE|slave_ch3_out[19]
--operation mode is normal

B1_slave_ch3_out[19]_lut_out = B1_slave_ch3_out[19] & (A1L122 # M1_nOUTPUT_ENABLE[6]) # !B1_slave_ch3_out[19] & A1L122 & !M1_nOUTPUT_ENABLE[6];
B1_slave_ch3_out[19] = DFFE(B1_slave_ch3_out[19]_lut_out, LB_CLK, , , );


--B1L602 is CODEC_engine:CE|master_ch3_out~5388
--operation mode is normal

B1L602 = B1_master_ch3_out[19] & (B1_slave_ch3_out[19] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch3_out[19] & B1_slave_ch3_out[19] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch3_out[18] is CODEC_engine:CE|master_ch3_out[18]
--operation mode is normal

B1_master_ch3_out[18]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L702 # !B1_nBick24_3Halfs & B1_master_ch3_out[17]) # !B1L003 & B1L702;
B1_master_ch3_out[18] = DFFE(B1_master_ch3_out[18]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_master_ch4_in[23] is CODEC_engine:CE|master_ch4_in[23]
--operation mode is normal

B1_master_ch4_in[23]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch4_in[23] # !B1_nBick24_2Halfs & B1_master_ch4_in[22]) # !C1_CG_generator_sampleRate[6] & B1_master_ch4_in[23];
B1_master_ch4_in[23] = DFFE(B1_master_ch4_in[23]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch2_in[23] is CODEC_engine:CE|master_ch2_in[23]
--operation mode is normal

B1_master_ch2_in[23]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch2_in[23] # !B1_nBick24_2Halfs & B1_master_ch2_in[22]) # !C1_CG_generator_sampleRate[6] & B1_master_ch2_in[23];
B1_master_ch2_in[23] = DFFE(B1_master_ch2_in[23]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch1_in[23] is CODEC_engine:CE|master_ch1_in[23]
--operation mode is normal

B1_master_ch1_in[23]_lut_out = B1_nBick24_2Halfs & B1_master_ch1_in[23] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch1_in[23] # !C1_CG_generator_sampleRate[6] & B1_master_ch1_in[22]);
B1_master_ch1_in[23] = DFFE(B1_master_ch1_in[23]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch4_in[22] is CODEC_engine:CE|master_ch4_in[22]
--operation mode is normal

B1_master_ch4_in[22]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch4_in[22] # !B1_nBick24_2Halfs & B1_master_ch4_in[21]) # !C1_CG_generator_sampleRate[6] & B1_master_ch4_in[22];
B1_master_ch4_in[22] = DFFE(B1_master_ch4_in[22]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch2_in[22] is CODEC_engine:CE|master_ch2_in[22]
--operation mode is normal

B1_master_ch2_in[22]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch2_in[22] # !B1_nBick24_2Halfs & B1_master_ch2_in[21]) # !C1_CG_generator_sampleRate[6] & B1_master_ch2_in[22];
B1_master_ch2_in[22] = DFFE(B1_master_ch2_in[22]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch1_in[22] is CODEC_engine:CE|master_ch1_in[22]
--operation mode is normal

B1_master_ch1_in[22]_lut_out = B1_nBick24_2Halfs & B1_master_ch1_in[22] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch1_in[22] # !C1_CG_generator_sampleRate[6] & B1_master_ch1_in[21]);
B1_master_ch1_in[22] = DFFE(B1_master_ch1_in[22]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch4_in[21] is CODEC_engine:CE|master_ch4_in[21]
--operation mode is normal

B1_master_ch4_in[21]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch4_in[21] # !B1_nBick24_2Halfs & B1_master_ch4_in[20]) # !C1_CG_generator_sampleRate[6] & B1_master_ch4_in[21];
B1_master_ch4_in[21] = DFFE(B1_master_ch4_in[21]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch2_in[21] is CODEC_engine:CE|master_ch2_in[21]
--operation mode is normal

B1_master_ch2_in[21]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch2_in[21] # !B1_nBick24_2Halfs & B1_master_ch2_in[20]) # !C1_CG_generator_sampleRate[6] & B1_master_ch2_in[21];
B1_master_ch2_in[21] = DFFE(B1_master_ch2_in[21]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch1_in[21] is CODEC_engine:CE|master_ch1_in[21]
--operation mode is normal

B1_master_ch1_in[21]_lut_out = B1_nBick24_2Halfs & B1_master_ch1_in[21] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch1_in[21] # !C1_CG_generator_sampleRate[6] & B1_master_ch1_in[20]);
B1_master_ch1_in[21] = DFFE(B1_master_ch1_in[21]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch4_in[20] is CODEC_engine:CE|master_ch4_in[20]
--operation mode is normal

B1_master_ch4_in[20]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch4_in[20] # !B1_nBick24_2Halfs & B1_master_ch4_in[19]) # !C1_CG_generator_sampleRate[6] & B1_master_ch4_in[20];
B1_master_ch4_in[20] = DFFE(B1_master_ch4_in[20]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch2_in[20] is CODEC_engine:CE|master_ch2_in[20]
--operation mode is normal

B1_master_ch2_in[20]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch2_in[20] # !B1_nBick24_2Halfs & B1_master_ch2_in[19]) # !C1_CG_generator_sampleRate[6] & B1_master_ch2_in[20];
B1_master_ch2_in[20] = DFFE(B1_master_ch2_in[20]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch1_in[20] is CODEC_engine:CE|master_ch1_in[20]
--operation mode is normal

B1_master_ch1_in[20]_lut_out = B1_nBick24_2Halfs & B1_master_ch1_in[20] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch1_in[20] # !C1_CG_generator_sampleRate[6] & B1_master_ch1_in[19]);
B1_master_ch1_in[20] = DFFE(B1_master_ch1_in[20]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch4_in[19] is CODEC_engine:CE|master_ch4_in[19]
--operation mode is normal

B1_master_ch4_in[19]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch4_in[19] # !B1_nBick24_2Halfs & B1_master_ch4_in[18]) # !C1_CG_generator_sampleRate[6] & B1_master_ch4_in[19];
B1_master_ch4_in[19] = DFFE(B1_master_ch4_in[19]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch2_in[19] is CODEC_engine:CE|master_ch2_in[19]
--operation mode is normal

B1_master_ch2_in[19]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch2_in[19] # !B1_nBick24_2Halfs & B1_master_ch2_in[18]) # !C1_CG_generator_sampleRate[6] & B1_master_ch2_in[19];
B1_master_ch2_in[19] = DFFE(B1_master_ch2_in[19]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch1_in[19] is CODEC_engine:CE|master_ch1_in[19]
--operation mode is normal

B1_master_ch1_in[19]_lut_out = B1_nBick24_2Halfs & B1_master_ch1_in[19] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch1_in[19] # !C1_CG_generator_sampleRate[6] & B1_master_ch1_in[18]);
B1_master_ch1_in[19] = DFFE(B1_master_ch1_in[19]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch4_in[18] is CODEC_engine:CE|master_ch4_in[18]
--operation mode is normal

B1_master_ch4_in[18]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch4_in[18] # !B1_nBick24_2Halfs & B1_master_ch4_in[17]) # !C1_CG_generator_sampleRate[6] & B1_master_ch4_in[18];
B1_master_ch4_in[18] = DFFE(B1_master_ch4_in[18]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch2_in[18] is CODEC_engine:CE|master_ch2_in[18]
--operation mode is normal

B1_master_ch2_in[18]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch2_in[18] # !B1_nBick24_2Halfs & B1_master_ch2_in[17]) # !C1_CG_generator_sampleRate[6] & B1_master_ch2_in[18];
B1_master_ch2_in[18] = DFFE(B1_master_ch2_in[18]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch1_in[18] is CODEC_engine:CE|master_ch1_in[18]
--operation mode is normal

B1_master_ch1_in[18]_lut_out = B1_nBick24_2Halfs & B1_master_ch1_in[18] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch1_in[18] # !C1_CG_generator_sampleRate[6] & B1_master_ch1_in[17]);
B1_master_ch1_in[18] = DFFE(B1_master_ch1_in[18]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch4_in[17] is CODEC_engine:CE|master_ch4_in[17]
--operation mode is normal

B1_master_ch4_in[17]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch4_in[17] # !B1_nBick24_2Halfs & B1_master_ch4_in[16]) # !C1_CG_generator_sampleRate[6] & B1_master_ch4_in[17];
B1_master_ch4_in[17] = DFFE(B1_master_ch4_in[17]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch2_in[17] is CODEC_engine:CE|master_ch2_in[17]
--operation mode is normal

B1_master_ch2_in[17]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch2_in[17] # !B1_nBick24_2Halfs & B1_master_ch2_in[16]) # !C1_CG_generator_sampleRate[6] & B1_master_ch2_in[17];
B1_master_ch2_in[17] = DFFE(B1_master_ch2_in[17]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch1_in[17] is CODEC_engine:CE|master_ch1_in[17]
--operation mode is normal

B1_master_ch1_in[17]_lut_out = B1_nBick24_2Halfs & B1_master_ch1_in[17] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch1_in[17] # !C1_CG_generator_sampleRate[6] & B1_master_ch1_in[16]);
B1_master_ch1_in[17] = DFFE(B1_master_ch1_in[17]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch4_in[16] is CODEC_engine:CE|master_ch4_in[16]
--operation mode is normal

B1_master_ch4_in[16]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch4_in[16] # !B1_nBick24_2Halfs & B1_master_ch4_in[15]) # !C1_CG_generator_sampleRate[6] & B1_master_ch4_in[16];
B1_master_ch4_in[16] = DFFE(B1_master_ch4_in[16]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch2_in[16] is CODEC_engine:CE|master_ch2_in[16]
--operation mode is normal

B1_master_ch2_in[16]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch2_in[16] # !B1_nBick24_2Halfs & B1_master_ch2_in[15]) # !C1_CG_generator_sampleRate[6] & B1_master_ch2_in[16];
B1_master_ch2_in[16] = DFFE(B1_master_ch2_in[16]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch1_in[16] is CODEC_engine:CE|master_ch1_in[16]
--operation mode is normal

B1_master_ch1_in[16]_lut_out = B1_nBick24_2Halfs & B1_master_ch1_in[16] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch1_in[16] # !C1_CG_generator_sampleRate[6] & B1_master_ch1_in[15]);
B1_master_ch1_in[16] = DFFE(B1_master_ch1_in[16]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch4_in[15] is CODEC_engine:CE|master_ch4_in[15]
--operation mode is normal

B1_master_ch4_in[15]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch4_in[15] # !B1_nBick24_2Halfs & B1_master_ch4_in[14]) # !C1_CG_generator_sampleRate[6] & B1_master_ch4_in[15];
B1_master_ch4_in[15] = DFFE(B1_master_ch4_in[15]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch2_in[15] is CODEC_engine:CE|master_ch2_in[15]
--operation mode is normal

B1_master_ch2_in[15]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch2_in[15] # !B1_nBick24_2Halfs & B1_master_ch2_in[14]) # !C1_CG_generator_sampleRate[6] & B1_master_ch2_in[15];
B1_master_ch2_in[15] = DFFE(B1_master_ch2_in[15]_lut_out, C1_CG_generator_bick[1], , , );


--B1_slave_ch1_in[15] is CODEC_engine:CE|slave_ch1_in[15]
--operation mode is normal

B1_slave_ch1_in[15]_lut_out = B1_slave_ch1_in[15] & (B1_master_ch1_in[15] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch1_in[15] & B1_master_ch1_in[15] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch1_in[15] = DFFE(B1_slave_ch1_in[15]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L202 is LB_DATA[15]~3705
--operation mode is normal

A1L202 = B1_slave_ch1_in[15] # K1L63 # K1L73 # !M1L5;


--K1_SCR_counter_status[15] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[15]
--operation mode is normal

K1_SCR_counter_status[15]_lut_out = K1L44 & (K1L64Q & K1_SCR_counter_status[15] # !K1L64Q & K1_SCR_counter_protector[15]) # !K1L44 & K1_SCR_counter_status[15];
K1_SCR_counter_status[15] = DFFE(K1_SCR_counter_status[15]_lut_out, LB_CLK, , , );


--A1L402 is LB_DATA[15]~3785
--operation mode is normal

A1L402 = (K1_SCR_counter_status[15] # A1L43 # nFPGA_readEnable # !D1L2) & CASCADE(A1L202);


--B1_master_ch3_in[13] is CODEC_engine:CE|master_ch3_in[13]
--operation mode is normal

B1_master_ch3_in[13]_lut_out = B1_nBick24_2Halfs & B1_master_ch3_in[13] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch3_in[13] # !C1_CG_generator_sampleRate[6] & B1_master_ch3_in[12]);
B1_master_ch3_in[13] = DFFE(B1_master_ch3_in[13]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch4_in[14] is CODEC_engine:CE|master_ch4_in[14]
--operation mode is normal

B1_master_ch4_in[14]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch4_in[14] # !B1_nBick24_2Halfs & B1_master_ch4_in[13]) # !C1_CG_generator_sampleRate[6] & B1_master_ch4_in[14];
B1_master_ch4_in[14] = DFFE(B1_master_ch4_in[14]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch2_in[14] is CODEC_engine:CE|master_ch2_in[14]
--operation mode is normal

B1_master_ch2_in[14]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch2_in[14] # !B1_nBick24_2Halfs & B1_master_ch2_in[13]) # !C1_CG_generator_sampleRate[6] & B1_master_ch2_in[14];
B1_master_ch2_in[14] = DFFE(B1_master_ch2_in[14]_lut_out, C1_CG_generator_bick[1], , , );


--B1_slave_ch1_in[14] is CODEC_engine:CE|slave_ch1_in[14]
--operation mode is normal

B1_slave_ch1_in[14]_lut_out = B1_slave_ch1_in[14] & (B1_master_ch1_in[14] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch1_in[14] & B1_master_ch1_in[14] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch1_in[14] = DFFE(B1_slave_ch1_in[14]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L291 is LB_DATA[14]~3707
--operation mode is normal

A1L291 = B1_slave_ch1_in[14] # K1L63 # K1L73 # !M1L5;


--K1_SCR_counter_status[14] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[14]
--operation mode is normal

K1_SCR_counter_status[14]_lut_out = K1L44 & (K1L64Q & K1_SCR_counter_status[14] # !K1L64Q & K1_SCR_counter_protector[14]) # !K1L44 & K1_SCR_counter_status[14];
K1_SCR_counter_status[14] = DFFE(K1_SCR_counter_status[14]_lut_out, LB_CLK, , , );


--A1L591 is LB_DATA[14]~3786
--operation mode is normal

A1L591 = (K1_SCR_counter_status[14] # A1L43 # nFPGA_readEnable # !D1L2) & CASCADE(A1L291);


--B1_master_ch4_in[13] is CODEC_engine:CE|master_ch4_in[13]
--operation mode is normal

B1_master_ch4_in[13]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch4_in[13] # !B1_nBick24_2Halfs & B1_master_ch4_in[12]) # !C1_CG_generator_sampleRate[6] & B1_master_ch4_in[13];
B1_master_ch4_in[13] = DFFE(B1_master_ch4_in[13]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch2_in[13] is CODEC_engine:CE|master_ch2_in[13]
--operation mode is normal

B1_master_ch2_in[13]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch2_in[13] # !B1_nBick24_2Halfs & B1_master_ch2_in[12]) # !C1_CG_generator_sampleRate[6] & B1_master_ch2_in[13];
B1_master_ch2_in[13] = DFFE(B1_master_ch2_in[13]_lut_out, C1_CG_generator_bick[1], , , );


--B1_slave_ch1_in[13] is CODEC_engine:CE|slave_ch1_in[13]
--operation mode is normal

B1_slave_ch1_in[13]_lut_out = B1_slave_ch1_in[13] & (B1_master_ch1_in[13] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch1_in[13] & B1_master_ch1_in[13] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch1_in[13] = DFFE(B1_slave_ch1_in[13]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L481 is LB_DATA[13]~3709
--operation mode is normal

A1L481 = B1_slave_ch1_in[13] # K1L63 # K1L73 # !M1L5;


--K1_SCR_counter_status[13] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[13]
--operation mode is normal

K1_SCR_counter_status[13]_lut_out = K1L44 & (K1L64Q & K1_SCR_counter_status[13] # !K1L64Q & K1_SCR_counter_protector[13]) # !K1L44 & K1_SCR_counter_status[13];
K1_SCR_counter_status[13] = DFFE(K1_SCR_counter_status[13]_lut_out, LB_CLK, , , );


--A1L781 is LB_DATA[13]~3787
--operation mode is normal

A1L781 = (K1_SCR_counter_status[13] # A1L43 # nFPGA_readEnable # !D1L2) & CASCADE(A1L481);


--B1_master_ch3_in[12] is CODEC_engine:CE|master_ch3_in[12]
--operation mode is normal

B1_master_ch3_in[12]_lut_out = B1_nBick24_2Halfs & B1_master_ch3_in[12] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch3_in[12] # !C1_CG_generator_sampleRate[6] & B1_master_ch3_in[11]);
B1_master_ch3_in[12] = DFFE(B1_master_ch3_in[12]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch4_in[12] is CODEC_engine:CE|master_ch4_in[12]
--operation mode is normal

B1_master_ch4_in[12]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch4_in[12] # !B1_nBick24_2Halfs & B1_master_ch4_in[11]) # !C1_CG_generator_sampleRate[6] & B1_master_ch4_in[12];
B1_master_ch4_in[12] = DFFE(B1_master_ch4_in[12]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch2_in[12] is CODEC_engine:CE|master_ch2_in[12]
--operation mode is normal

B1_master_ch2_in[12]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch2_in[12] # !B1_nBick24_2Halfs & B1_master_ch2_in[11]) # !C1_CG_generator_sampleRate[6] & B1_master_ch2_in[12];
B1_master_ch2_in[12] = DFFE(B1_master_ch2_in[12]_lut_out, C1_CG_generator_bick[1], , , );


--B1_slave_ch1_in[12] is CODEC_engine:CE|slave_ch1_in[12]
--operation mode is normal

B1_slave_ch1_in[12]_lut_out = B1_slave_ch1_in[12] & (B1_master_ch1_in[12] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch1_in[12] & B1_master_ch1_in[12] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch1_in[12] = DFFE(B1_slave_ch1_in[12]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L671 is LB_DATA[12]~3711
--operation mode is normal

A1L671 = B1_slave_ch1_in[12] # K1L63 # K1L73 # !M1L5;


--K1_SCR_counter_status[12] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[12]
--operation mode is normal

K1_SCR_counter_status[12]_lut_out = K1L44 & (K1L64Q & K1_SCR_counter_status[12] # !K1L64Q & K1_SCR_counter_protector[12]) # !K1L44 & K1_SCR_counter_status[12];
K1_SCR_counter_status[12] = DFFE(K1_SCR_counter_status[12]_lut_out, LB_CLK, , , );


--A1L971 is LB_DATA[12]~3788
--operation mode is normal

A1L971 = (K1_SCR_counter_status[12] # A1L43 # nFPGA_readEnable # !D1L2) & CASCADE(A1L671);


--B1_master_ch3_in[11] is CODEC_engine:CE|master_ch3_in[11]
--operation mode is normal

B1_master_ch3_in[11]_lut_out = B1_nBick24_2Halfs & B1_master_ch3_in[11] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch3_in[11] # !C1_CG_generator_sampleRate[6] & B1_master_ch3_in[10]);
B1_master_ch3_in[11] = DFFE(B1_master_ch3_in[11]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch4_in[11] is CODEC_engine:CE|master_ch4_in[11]
--operation mode is normal

B1_master_ch4_in[11]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch4_in[11] # !B1_nBick24_2Halfs & B1_master_ch4_in[10]) # !C1_CG_generator_sampleRate[6] & B1_master_ch4_in[11];
B1_master_ch4_in[11] = DFFE(B1_master_ch4_in[11]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch2_in[11] is CODEC_engine:CE|master_ch2_in[11]
--operation mode is normal

B1_master_ch2_in[11]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch2_in[11] # !B1_nBick24_2Halfs & B1_master_ch2_in[10]) # !C1_CG_generator_sampleRate[6] & B1_master_ch2_in[11];
B1_master_ch2_in[11] = DFFE(B1_master_ch2_in[11]_lut_out, C1_CG_generator_bick[1], , , );


--B1_slave_ch1_in[11] is CODEC_engine:CE|slave_ch1_in[11]
--operation mode is normal

B1_slave_ch1_in[11]_lut_out = B1_slave_ch1_in[11] & (B1_master_ch1_in[11] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch1_in[11] & B1_master_ch1_in[11] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch1_in[11] = DFFE(B1_slave_ch1_in[11]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L861 is LB_DATA[11]~3713
--operation mode is normal

A1L861 = B1_slave_ch1_in[11] # K1L63 # K1L73 # !M1L5;


--A1L171 is LB_DATA[11]~3789
--operation mode is normal

A1L171 = (K1_SCR_counter_status[11] # A1L43 # nFPGA_readEnable # !D1L2) & CASCADE(A1L861);


--B1_master_ch3_in[10] is CODEC_engine:CE|master_ch3_in[10]
--operation mode is normal

B1_master_ch3_in[10]_lut_out = B1_nBick24_2Halfs & B1_master_ch3_in[10] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch3_in[10] # !C1_CG_generator_sampleRate[6] & B1_master_ch3_in[9]);
B1_master_ch3_in[10] = DFFE(B1_master_ch3_in[10]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch4_in[10] is CODEC_engine:CE|master_ch4_in[10]
--operation mode is normal

B1_master_ch4_in[10]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch4_in[10] # !B1_nBick24_2Halfs & B1_master_ch4_in[9]) # !C1_CG_generator_sampleRate[6] & B1_master_ch4_in[10];
B1_master_ch4_in[10] = DFFE(B1_master_ch4_in[10]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch2_in[10] is CODEC_engine:CE|master_ch2_in[10]
--operation mode is normal

B1_master_ch2_in[10]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch2_in[10] # !B1_nBick24_2Halfs & B1_master_ch2_in[9]) # !C1_CG_generator_sampleRate[6] & B1_master_ch2_in[10];
B1_master_ch2_in[10] = DFFE(B1_master_ch2_in[10]_lut_out, C1_CG_generator_bick[1], , , );


--B1_slave_ch1_in[10] is CODEC_engine:CE|slave_ch1_in[10]
--operation mode is normal

B1_slave_ch1_in[10]_lut_out = B1_slave_ch1_in[10] & (B1_master_ch1_in[10] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch1_in[10] & B1_master_ch1_in[10] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch1_in[10] = DFFE(B1_slave_ch1_in[10]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L061 is LB_DATA[10]~3715
--operation mode is normal

A1L061 = B1_slave_ch1_in[10] # K1L63 # K1L73 # !M1L5;


--A1L361 is LB_DATA[10]~3790
--operation mode is normal

A1L361 = (K1_SCR_counter_status[10] # A1L43 # nFPGA_readEnable # !D1L2) & CASCADE(A1L061);


--B1_master_ch3_in[9] is CODEC_engine:CE|master_ch3_in[9]
--operation mode is normal

B1_master_ch3_in[9]_lut_out = B1_nBick24_2Halfs & B1_master_ch3_in[9] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch3_in[9] # !C1_CG_generator_sampleRate[6] & B1_master_ch3_in[8]);
B1_master_ch3_in[9] = DFFE(B1_master_ch3_in[9]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch4_in[9] is CODEC_engine:CE|master_ch4_in[9]
--operation mode is normal

B1_master_ch4_in[9]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch4_in[9] # !B1_nBick24_2Halfs & B1_master_ch4_in[8]) # !C1_CG_generator_sampleRate[6] & B1_master_ch4_in[9];
B1_master_ch4_in[9] = DFFE(B1_master_ch4_in[9]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch2_in[9] is CODEC_engine:CE|master_ch2_in[9]
--operation mode is normal

B1_master_ch2_in[9]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch2_in[9] # !B1_nBick24_2Halfs & B1_master_ch2_in[8]) # !C1_CG_generator_sampleRate[6] & B1_master_ch2_in[9];
B1_master_ch2_in[9] = DFFE(B1_master_ch2_in[9]_lut_out, C1_CG_generator_bick[1], , , );


--B1_slave_ch1_in[9] is CODEC_engine:CE|slave_ch1_in[9]
--operation mode is normal

B1_slave_ch1_in[9]_lut_out = B1_slave_ch1_in[9] & (B1_master_ch1_in[9] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch1_in[9] & B1_master_ch1_in[9] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch1_in[9] = DFFE(B1_slave_ch1_in[9]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L251 is LB_DATA[9]~3717
--operation mode is normal

A1L251 = B1_slave_ch1_in[9] # K1L63 # K1L73 # !M1L5;


--A1L551 is LB_DATA[9]~3791
--operation mode is normal

A1L551 = (K1_SCR_counter_status[9] # A1L43 # nFPGA_readEnable # !D1L2) & CASCADE(A1L251);


--B1_master_ch3_in[8] is CODEC_engine:CE|master_ch3_in[8]
--operation mode is normal

B1_master_ch3_in[8]_lut_out = B1_nBick24_2Halfs & B1_master_ch3_in[8] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch3_in[8] # !C1_CG_generator_sampleRate[6] & B1_master_ch3_in[7]);
B1_master_ch3_in[8] = DFFE(B1_master_ch3_in[8]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch4_in[8] is CODEC_engine:CE|master_ch4_in[8]
--operation mode is normal

B1_master_ch4_in[8]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch4_in[8] # !B1_nBick24_2Halfs & B1_master_ch4_in[7]) # !C1_CG_generator_sampleRate[6] & B1_master_ch4_in[8];
B1_master_ch4_in[8] = DFFE(B1_master_ch4_in[8]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch2_in[8] is CODEC_engine:CE|master_ch2_in[8]
--operation mode is normal

B1_master_ch2_in[8]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch2_in[8] # !B1_nBick24_2Halfs & B1_master_ch2_in[7]) # !C1_CG_generator_sampleRate[6] & B1_master_ch2_in[8];
B1_master_ch2_in[8] = DFFE(B1_master_ch2_in[8]_lut_out, C1_CG_generator_bick[1], , , );


--B1_slave_ch1_in[8] is CODEC_engine:CE|slave_ch1_in[8]
--operation mode is normal

B1_slave_ch1_in[8]_lut_out = B1_slave_ch1_in[8] & (B1_master_ch1_in[8] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch1_in[8] & B1_master_ch1_in[8] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch1_in[8] = DFFE(B1_slave_ch1_in[8]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L441 is LB_DATA[8]~3719
--operation mode is normal

A1L441 = B1_slave_ch1_in[8] # K1L63 # K1L73 # !M1L5;


--A1L741 is LB_DATA[8]~3792
--operation mode is normal

A1L741 = (K1_SCR_counter_status[8] # A1L43 # nFPGA_readEnable # !D1L2) & CASCADE(A1L441);


--B1_master_ch3_in[7] is CODEC_engine:CE|master_ch3_in[7]
--operation mode is normal

B1_master_ch3_in[7]_lut_out = B1_nBick24_2Halfs & B1_master_ch3_in[7] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch3_in[7] # !C1_CG_generator_sampleRate[6] & B1_master_ch3_in[6]);
B1_master_ch3_in[7] = DFFE(B1_master_ch3_in[7]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch4_in[7] is CODEC_engine:CE|master_ch4_in[7]
--operation mode is normal

B1_master_ch4_in[7]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch4_in[7] # !B1_nBick24_2Halfs & B1_master_ch4_in[6]) # !C1_CG_generator_sampleRate[6] & B1_master_ch4_in[7];
B1_master_ch4_in[7] = DFFE(B1_master_ch4_in[7]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch2_in[7] is CODEC_engine:CE|master_ch2_in[7]
--operation mode is normal

B1_master_ch2_in[7]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch2_in[7] # !B1_nBick24_2Halfs & B1_master_ch2_in[6]) # !C1_CG_generator_sampleRate[6] & B1_master_ch2_in[7];
B1_master_ch2_in[7] = DFFE(B1_master_ch2_in[7]_lut_out, C1_CG_generator_bick[1], , , );


--B1_slave_ch1_in[7] is CODEC_engine:CE|slave_ch1_in[7]
--operation mode is normal

B1_slave_ch1_in[7]_lut_out = B1_slave_ch1_in[7] & (B1_master_ch1_in[7] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch1_in[7] & B1_master_ch1_in[7] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch1_in[7] = DFFE(B1_slave_ch1_in[7]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L631 is LB_DATA[7]~3721
--operation mode is normal

A1L631 = B1_slave_ch1_in[7] # K1L63 # K1L73 # !M1L5;


--A1L931 is LB_DATA[7]~3793
--operation mode is normal

A1L931 = (K1_SCR_counter_status[7] # A1L43 # nFPGA_readEnable # !D1L2) & CASCADE(A1L631);


--B1_master_ch3_in[6] is CODEC_engine:CE|master_ch3_in[6]
--operation mode is normal

B1_master_ch3_in[6]_lut_out = B1_nBick24_2Halfs & B1_master_ch3_in[6] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch3_in[6] # !C1_CG_generator_sampleRate[6] & B1_master_ch3_in[5]);
B1_master_ch3_in[6] = DFFE(B1_master_ch3_in[6]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch4_in[6] is CODEC_engine:CE|master_ch4_in[6]
--operation mode is normal

B1_master_ch4_in[6]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch4_in[6] # !B1_nBick24_2Halfs & B1_master_ch4_in[5]) # !C1_CG_generator_sampleRate[6] & B1_master_ch4_in[6];
B1_master_ch4_in[6] = DFFE(B1_master_ch4_in[6]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch2_in[6] is CODEC_engine:CE|master_ch2_in[6]
--operation mode is normal

B1_master_ch2_in[6]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch2_in[6] # !B1_nBick24_2Halfs & B1_master_ch2_in[5]) # !C1_CG_generator_sampleRate[6] & B1_master_ch2_in[6];
B1_master_ch2_in[6] = DFFE(B1_master_ch2_in[6]_lut_out, C1_CG_generator_bick[1], , , );


--B1_slave_ch1_in[6] is CODEC_engine:CE|slave_ch1_in[6]
--operation mode is normal

B1_slave_ch1_in[6]_lut_out = B1_slave_ch1_in[6] & (B1_master_ch1_in[6] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_slave_ch1_in[6] & B1_master_ch1_in[6] & (L1_DFF_2 $ B1_LRS_counter[1]);
B1_slave_ch1_in[6] = DFFE(B1_slave_ch1_in[6]_lut_out, !C1_CG_generator_bick[1], , , );


--A1L621 is LB_DATA[6]~3723
--operation mode is normal

A1L621 = B1_slave_ch1_in[6] # K1L63 # K1L73 # !M1L5;


--A1L031 is LB_DATA[6]~3794
--operation mode is normal

A1L031 = (K1_SCR_counter_status[6] # A1L43 # nFPGA_readEnable # !D1L2) & CASCADE(A1L621);


--B1_master_ch3_in[5] is CODEC_engine:CE|master_ch3_in[5]
--operation mode is normal

B1_master_ch3_in[5]_lut_out = B1_nBick24_2Halfs & B1_master_ch3_in[5] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch3_in[5] # !C1_CG_generator_sampleRate[6] & B1_master_ch3_in[4]);
B1_master_ch3_in[5] = DFFE(B1_master_ch3_in[5]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch4_in[5] is CODEC_engine:CE|master_ch4_in[5]
--operation mode is normal

B1_master_ch4_in[5]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch4_in[5] # !B1_nBick24_2Halfs & B1_master_ch4_in[4]) # !C1_CG_generator_sampleRate[6] & B1_master_ch4_in[5];
B1_master_ch4_in[5] = DFFE(B1_master_ch4_in[5]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch2_in[5] is CODEC_engine:CE|master_ch2_in[5]
--operation mode is normal

B1_master_ch2_in[5]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch2_in[5] # !B1_nBick24_2Halfs & B1_master_ch2_in[4]) # !C1_CG_generator_sampleRate[6] & B1_master_ch2_in[5];
B1_master_ch2_in[5] = DFFE(B1_master_ch2_in[5]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch1_in[5] is CODEC_engine:CE|master_ch1_in[5]
--operation mode is normal

B1_master_ch1_in[5]_lut_out = B1_nBick24_2Halfs & B1_master_ch1_in[5] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch1_in[5] # !C1_CG_generator_sampleRate[6] & B1_master_ch1_in[4]);
B1_master_ch1_in[5] = DFFE(B1_master_ch1_in[5]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch3_in[4] is CODEC_engine:CE|master_ch3_in[4]
--operation mode is normal

B1_master_ch3_in[4]_lut_out = B1_nBick24_2Halfs & B1_master_ch3_in[4] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch3_in[4] # !C1_CG_generator_sampleRate[6] & B1_master_ch3_in[3]);
B1_master_ch3_in[4] = DFFE(B1_master_ch3_in[4]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch4_in[4] is CODEC_engine:CE|master_ch4_in[4]
--operation mode is normal

B1_master_ch4_in[4]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch4_in[4] # !B1_nBick24_2Halfs & B1_master_ch4_in[3]) # !C1_CG_generator_sampleRate[6] & B1_master_ch4_in[4];
B1_master_ch4_in[4] = DFFE(B1_master_ch4_in[4]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch2_in[4] is CODEC_engine:CE|master_ch2_in[4]
--operation mode is normal

B1_master_ch2_in[4]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch2_in[4] # !B1_nBick24_2Halfs & B1_master_ch2_in[3]) # !C1_CG_generator_sampleRate[6] & B1_master_ch2_in[4];
B1_master_ch2_in[4] = DFFE(B1_master_ch2_in[4]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch1_in[4] is CODEC_engine:CE|master_ch1_in[4]
--operation mode is normal

B1_master_ch1_in[4]_lut_out = B1_nBick24_2Halfs & B1_master_ch1_in[4] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch1_in[4] # !C1_CG_generator_sampleRate[6] & B1_master_ch1_in[3]);
B1_master_ch1_in[4] = DFFE(B1_master_ch1_in[4]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch3_in[3] is CODEC_engine:CE|master_ch3_in[3]
--operation mode is normal

B1_master_ch3_in[3]_lut_out = B1_nBick24_2Halfs & B1_master_ch3_in[3] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch3_in[3] # !C1_CG_generator_sampleRate[6] & B1_master_ch3_in[2]);
B1_master_ch3_in[3] = DFFE(B1_master_ch3_in[3]_lut_out, C1_CG_generator_bick[1], , , );


--N2L9 is reg_SC_ENGINE:SC_ENGINE|clockTester:CT2|add~5
--operation mode is normal

N2L9 = N2_counter[4] $ N2L8;


--B1_master_ch4_in[3] is CODEC_engine:CE|master_ch4_in[3]
--operation mode is normal

B1_master_ch4_in[3]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch4_in[3] # !B1_nBick24_2Halfs & B1_master_ch4_in[2]) # !C1_CG_generator_sampleRate[6] & B1_master_ch4_in[3];
B1_master_ch4_in[3] = DFFE(B1_master_ch4_in[3]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch2_in[3] is CODEC_engine:CE|master_ch2_in[3]
--operation mode is normal

B1_master_ch2_in[3]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch2_in[3] # !B1_nBick24_2Halfs & B1_master_ch2_in[2]) # !C1_CG_generator_sampleRate[6] & B1_master_ch2_in[3];
B1_master_ch2_in[3] = DFFE(B1_master_ch2_in[3]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch1_in[3] is CODEC_engine:CE|master_ch1_in[3]
--operation mode is normal

B1_master_ch1_in[3]_lut_out = B1_nBick24_2Halfs & B1_master_ch1_in[3] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch1_in[3] # !C1_CG_generator_sampleRate[6] & B1_master_ch1_in[2]);
B1_master_ch1_in[3] = DFFE(B1_master_ch1_in[3]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch3_in[2] is CODEC_engine:CE|master_ch3_in[2]
--operation mode is normal

B1_master_ch3_in[2]_lut_out = B1_nBick24_2Halfs & B1_master_ch3_in[2] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch3_in[2] # !C1_CG_generator_sampleRate[6] & B1_master_ch3_in[1]);
B1_master_ch3_in[2] = DFFE(B1_master_ch3_in[2]_lut_out, C1_CG_generator_bick[1], , , );


--N1L9 is reg_SC_ENGINE:SC_ENGINE|clockTester:CT1|add~5
--operation mode is normal

N1L9 = N1_counter[4] $ N1L8;


--B1_master_ch4_in[2] is CODEC_engine:CE|master_ch4_in[2]
--operation mode is normal

B1_master_ch4_in[2]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch4_in[2] # !B1_nBick24_2Halfs & B1_master_ch4_in[1]) # !C1_CG_generator_sampleRate[6] & B1_master_ch4_in[2];
B1_master_ch4_in[2] = DFFE(B1_master_ch4_in[2]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch2_in[2] is CODEC_engine:CE|master_ch2_in[2]
--operation mode is normal

B1_master_ch2_in[2]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch2_in[2] # !B1_nBick24_2Halfs & B1_master_ch2_in[1]) # !C1_CG_generator_sampleRate[6] & B1_master_ch2_in[2];
B1_master_ch2_in[2] = DFFE(B1_master_ch2_in[2]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch1_in[2] is CODEC_engine:CE|master_ch1_in[2]
--operation mode is normal

B1_master_ch1_in[2]_lut_out = B1_nBick24_2Halfs & B1_master_ch1_in[2] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch1_in[2] # !C1_CG_generator_sampleRate[6] & B1_master_ch1_in[1]);
B1_master_ch1_in[2] = DFFE(B1_master_ch1_in[2]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch3_in[1] is CODEC_engine:CE|master_ch3_in[1]
--operation mode is normal

B1_master_ch3_in[1]_lut_out = B1_nBick24_2Halfs & B1_master_ch3_in[1] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch3_in[1] # !C1_CG_generator_sampleRate[6] & B1_master_ch3_in[0]);
B1_master_ch3_in[1] = DFFE(B1_master_ch3_in[1]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch4_in[1] is CODEC_engine:CE|master_ch4_in[1]
--operation mode is normal

B1_master_ch4_in[1]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch4_in[1] # !B1_nBick24_2Halfs & B1_master_ch4_in[0]) # !C1_CG_generator_sampleRate[6] & B1_master_ch4_in[1];
B1_master_ch4_in[1] = DFFE(B1_master_ch4_in[1]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch2_in[1] is CODEC_engine:CE|master_ch2_in[1]
--operation mode is normal

B1_master_ch2_in[1]_lut_out = C1_CG_generator_sampleRate[6] & (B1_nBick24_2Halfs & B1_master_ch2_in[1] # !B1_nBick24_2Halfs & B1_master_ch2_in[0]) # !C1_CG_generator_sampleRate[6] & B1_master_ch2_in[1];
B1_master_ch2_in[1] = DFFE(B1_master_ch2_in[1]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch1_in[1] is CODEC_engine:CE|master_ch1_in[1]
--operation mode is normal

B1_master_ch1_in[1]_lut_out = B1_nBick24_2Halfs & B1_master_ch1_in[1] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch1_in[1] # !C1_CG_generator_sampleRate[6] & B1_master_ch1_in[0]);
B1_master_ch1_in[1] = DFFE(B1_master_ch1_in[1]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch3_in[0] is CODEC_engine:CE|master_ch3_in[0]
--operation mode is normal

B1_master_ch3_in[0]_lut_out = B1_nBick24_2Halfs & B1_master_ch3_in[0] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch3_in[0] # !C1_CG_generator_sampleRate[6] & !CODEC2_SERIAL_DATA_IN);
B1_master_ch3_in[0] = DFFE(B1_master_ch3_in[0]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch4_in[0] is CODEC_engine:CE|master_ch4_in[0]
--operation mode is normal

B1_master_ch4_in[0]_lut_out = B1_nBick24_2Halfs & B1_master_ch4_in[0] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & !CODEC2_SERIAL_DATA_IN # !C1_CG_generator_sampleRate[6] & B1_master_ch4_in[0]);
B1_master_ch4_in[0] = DFFE(B1_master_ch4_in[0]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch2_in[0] is CODEC_engine:CE|master_ch2_in[0]
--operation mode is normal

B1_master_ch2_in[0]_lut_out = B1_nBick24_2Halfs & B1_master_ch2_in[0] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & !CODEC1_SERIAL_DATA_IN # !C1_CG_generator_sampleRate[6] & B1_master_ch2_in[0]);
B1_master_ch2_in[0] = DFFE(B1_master_ch2_in[0]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch1_in[0] is CODEC_engine:CE|master_ch1_in[0]
--operation mode is normal

B1_master_ch1_in[0]_lut_out = B1_nBick24_2Halfs & B1_master_ch1_in[0] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch1_in[0] # !C1_CG_generator_sampleRate[6] & !CODEC1_SERIAL_DATA_IN);
B1_master_ch1_in[0] = DFFE(B1_master_ch1_in[0]_lut_out, C1_CG_generator_bick[1], , , );


--B1_slave_ch2_out[18] is CODEC_engine:CE|slave_ch2_out[18]
--operation mode is normal

B1_slave_ch2_out[18]_lut_out = K1L63 & (M1L6 & A1L612 # !M1L6 & B1_slave_ch2_out[18]) # !K1L63 & B1_slave_ch2_out[18];
B1_slave_ch2_out[18] = DFFE(B1_slave_ch2_out[18]_lut_out, LB_CLK, , , );


--B1L431 is CODEC_engine:CE|master_ch2_out~5401
--operation mode is normal

B1L431 = B1_master_ch2_out[18] & (B1_slave_ch2_out[18] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch2_out[18] & B1_slave_ch2_out[18] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch2_out[17] is CODEC_engine:CE|master_ch2_out[17]
--operation mode is normal

B1_master_ch2_out[17]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L531 # !B1_nBick24_3Halfs & B1_master_ch2_out[16]) # !B1L303 & B1L531;
B1_master_ch2_out[17] = DFFE(B1_master_ch2_out[17]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch1_out[18] is CODEC_engine:CE|slave_ch1_out[18]
--operation mode is normal

B1_slave_ch1_out[18]_lut_out = M1L6 & (K1L63 & B1_slave_ch1_out[18] # !K1L63 & A1L612) # !M1L6 & B1_slave_ch1_out[18];
B1_slave_ch1_out[18] = DFFE(B1_slave_ch1_out[18]_lut_out, LB_CLK, , , );


--B1L16 is CODEC_engine:CE|master_ch1_out~5401
--operation mode is normal

B1L16 = B1_master_ch1_out[18] & (B1_slave_ch1_out[18] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch1_out[18] & B1_slave_ch1_out[18] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch1_out[17] is CODEC_engine:CE|master_ch1_out[17]
--operation mode is normal

B1_master_ch1_out[17]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L26 # !B1_nBick24_3Halfs & B1_master_ch1_out[16]) # !B1L003 & B1L26;
B1_master_ch1_out[17] = DFFE(B1_master_ch1_out[17]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch4_out[18] is CODEC_engine:CE|slave_ch4_out[18]
--operation mode is normal

B1_slave_ch4_out[18]_lut_out = K1L05Q & (K1L74Q & B1_slave_ch4_out[18] # !K1L74Q & A1L612) # !K1L05Q & B1_slave_ch4_out[18];
B1_slave_ch4_out[18] = DFFE(B1_slave_ch4_out[18]_lut_out, LB_CLK, , , );


--B1L082 is CODEC_engine:CE|master_ch4_out~5390
--operation mode is normal

B1L082 = B1_master_ch4_out[18] & (B1_slave_ch4_out[18] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch4_out[18] & B1_slave_ch4_out[18] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch4_out[17] is CODEC_engine:CE|master_ch4_out[17]
--operation mode is normal

B1_master_ch4_out[17]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L182 # !B1_nBick24_3Halfs & B1_master_ch4_out[16]) # !B1L303 & B1L182;
B1_master_ch4_out[17] = DFFE(B1_master_ch4_out[17]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch3_out[18] is CODEC_engine:CE|slave_ch3_out[18]
--operation mode is normal

B1_slave_ch3_out[18]_lut_out = B1_slave_ch3_out[18] & (A1L612 # M1_nOUTPUT_ENABLE[6]) # !B1_slave_ch3_out[18] & A1L612 & !M1_nOUTPUT_ENABLE[6];
B1_slave_ch3_out[18] = DFFE(B1_slave_ch3_out[18]_lut_out, LB_CLK, , , );


--B1L702 is CODEC_engine:CE|master_ch3_out~5390
--operation mode is normal

B1L702 = B1_master_ch3_out[18] & (B1_slave_ch3_out[18] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch3_out[18] & B1_slave_ch3_out[18] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch3_out[17] is CODEC_engine:CE|master_ch3_out[17]
--operation mode is normal

B1_master_ch3_out[17]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L802 # !B1_nBick24_3Halfs & B1_master_ch3_out[16]) # !B1L003 & B1L802;
B1_master_ch3_out[17] = DFFE(B1_master_ch3_out[17]_lut_out, !C1_CG_generator_bick[1], , , );


--R1_registered_out[9] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[9]
--operation mode is counter

R1_registered_out[9]_lut_out = R1_registered_out[9] $ R1_my_carries[8];
R1_registered_out[9]_sload_eqn = (H1L51 & R1L13) # (!H1L51 & R1_registered_out[9]_lut_out);
R1_registered_out[9] = DFFE(R1_registered_out[9]_sload_eqn, !C1_CG_generator_sampleRate[6], !D1_nOutputEnable_write[2], , );

--R1_my_carries[9] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|my_carries[9]
--operation mode is counter

R1_my_carries[9] = CARRY(R1_my_carries[8] & (R1_registered_out[9] $ R1L35));


--R1L21 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|_~213
--operation mode is normal

R1L21 = R1L35 $ R1_registered_out[9];


--R1_registered_out[10] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[10]
--operation mode is normal

R1_registered_out[10]_lut_out = R1_registered_out[10] $ R1_my_carries[9];
R1_registered_out[10]_sload_eqn = (H1L51 & R1L23) # (!H1L51 & R1_registered_out[10]_lut_out);
R1_registered_out[10] = DFFE(R1_registered_out[10]_sload_eqn, !C1_CG_generator_sampleRate[6], !D1_nOutputEnable_write[2], , );


--R1L11 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|_~212
--operation mode is normal

R1L11 = R1L55 $ R1_registered_out[10];


--H1L01 is reg_SC_INTERRUPT:SC_INTERRUPT|interrupts~285
--operation mode is normal

H1L01 = D1L8 & (D1L2 # R1L21 & R1L11) # !D1L8 & R1L21 & R1L11;


--R1_registered_out[3] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[3]
--operation mode is counter

R1_registered_out[3]_lut_out = R1_registered_out[3] $ R1_my_carries[2];
R1_registered_out[3]_sload_eqn = (H1L51 & R1L52) # (!H1L51 & R1_registered_out[3]_lut_out);
R1_registered_out[3] = DFFE(R1_registered_out[3]_sload_eqn, !C1_CG_generator_sampleRate[6], !D1_nOutputEnable_write[2], , );

--R1_my_carries[3] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|my_carries[3]
--operation mode is counter

R1_my_carries[3] = CARRY(R1_my_carries[2] & (R1_registered_out[3] $ R1L14));


--R1L81 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|_~219
--operation mode is normal

R1L81 = R1L14 $ R1_registered_out[3];


--R1_registered_out[7] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[7]
--operation mode is counter

R1_registered_out[7]_lut_out = R1_registered_out[7] $ R1_my_carries[6];
R1_registered_out[7]_sload_eqn = (H1L51 & R1L92) # (!H1L51 & R1_registered_out[7]_lut_out);
R1_registered_out[7] = DFFE(R1_registered_out[7]_sload_eqn, !C1_CG_generator_sampleRate[6], !D1_nOutputEnable_write[2], , );

--R1_my_carries[7] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|my_carries[7]
--operation mode is counter

R1_my_carries[7] = CARRY(R1_my_carries[6] & (R1_registered_out[7] $ R1L94));


--R1L41 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|_~215
--operation mode is normal

R1L41 = R1L94 $ R1_registered_out[7];


--H1L61 is reg_SC_INTERRUPT:SC_INTERRUPT|interrupts~300
--operation mode is normal

H1L61 = (D1L8 & (D1L2 # R1L81 & R1L41) # !D1L8 & R1L81 & R1L41) & CASCADE(H1L01);


--H1L11 is reg_SC_INTERRUPT:SC_INTERRUPT|interrupts~287
--operation mode is normal

H1L11 = !A1L87 & !A1L141 # !D1L2 # !D1L8;


--R1_registered_out[6] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[6]
--operation mode is counter

R1_registered_out[6]_lut_out = R1_registered_out[6] $ R1_my_carries[5];
R1_registered_out[6]_sload_eqn = (H1L51 & R1L82) # (!H1L51 & R1_registered_out[6]_lut_out);
R1_registered_out[6] = DFFE(R1_registered_out[6]_sload_eqn, !C1_CG_generator_sampleRate[6], !D1_nOutputEnable_write[2], , );

--R1_my_carries[6] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|my_carries[6]
--operation mode is counter

R1_my_carries[6] = CARRY(R1_my_carries[5] & (R1_registered_out[6] $ R1L74));


--R1L51 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|_~216
--operation mode is normal

R1L51 = R1L74 $ R1_registered_out[6];


--R1_registered_out[2] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[2]
--operation mode is counter

R1_registered_out[2]_lut_out = R1_registered_out[2] $ R1_my_carries[1];
R1_registered_out[2]_sload_eqn = (H1L51 & R1L42) # (!H1L51 & R1_registered_out[2]_lut_out);
R1_registered_out[2] = DFFE(R1_registered_out[2]_sload_eqn, !C1_CG_generator_sampleRate[6], !D1_nOutputEnable_write[2], , );

--R1_my_carries[2] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|my_carries[2]
--operation mode is counter

R1_my_carries[2] = CARRY(R1_my_carries[1] & (R1_registered_out[2] $ R1L93));


--R1L91 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|_~220
--operation mode is normal

R1L91 = R1L93 $ R1_registered_out[2];


--H1L71 is reg_SC_INTERRUPT:SC_INTERRUPT|interrupts~301
--operation mode is normal

H1L71 = (D1L8 & (D1L2 # R1L51 & R1L91) # !D1L8 & R1L51 & R1L91) & CASCADE(H1L11);


--R1_registered_out[0] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[0]
--operation mode is qfbk_counter

R1_registered_out[0]_lut_out = !R1_registered_out[0];
R1_registered_out[0]_sload_eqn = (H1L51 & R1L22) # (!H1L51 & R1_registered_out[0]_lut_out);
R1_registered_out[0] = DFFE(R1_registered_out[0]_sload_eqn, !C1_CG_generator_sampleRate[6], !D1_nOutputEnable_write[2], , );

--R1_my_carries[0] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|my_carries[0]
--operation mode is qfbk_counter

R1_my_carries[0] = CARRY(R1L53 $ R1_registered_out[0]);


--R1L12 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|_~222
--operation mode is normal

R1L12 = R1L53 $ R1_registered_out[0];


--R1_registered_out[1] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[1]
--operation mode is counter

R1_registered_out[1]_lut_out = R1_registered_out[1] $ R1_my_carries[0];
R1_registered_out[1]_sload_eqn = (H1L51 & R1L32) # (!H1L51 & R1_registered_out[1]_lut_out);
R1_registered_out[1] = DFFE(R1_registered_out[1]_sload_eqn, !C1_CG_generator_sampleRate[6], !D1_nOutputEnable_write[2], , );

--R1_my_carries[1] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|my_carries[1]
--operation mode is counter

R1_my_carries[1] = CARRY(R1_my_carries[0] & (R1_registered_out[1] $ R1L73));


--R1L02 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|_~221
--operation mode is normal

R1L02 = R1L73 $ R1_registered_out[1];


--H1L21 is reg_SC_INTERRUPT:SC_INTERRUPT|interrupts~289
--operation mode is normal

H1L21 = D1L8 & (D1L2 # R1L12 & R1L02) # !D1L8 & R1L12 & R1L02;


--H1L81 is reg_SC_INTERRUPT:SC_INTERRUPT|interrupts~302
--operation mode is normal

H1L81 = (!A1L65 & !A1L98 # !D1L2 # !D1L8) & CASCADE(H1L21);


--H1L31 is reg_SC_INTERRUPT:SC_INTERRUPT|interrupts~291
--operation mode is normal

H1L31 = !A1L111 & !A1L231 # !D1L2 # !D1L8;


--R1_registered_out[5] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[5]
--operation mode is counter

R1_registered_out[5]_lut_out = R1_registered_out[5] $ R1_my_carries[4];
R1_registered_out[5]_sload_eqn = (H1L51 & R1L72) # (!H1L51 & R1_registered_out[5]_lut_out);
R1_registered_out[5] = DFFE(R1_registered_out[5]_sload_eqn, !C1_CG_generator_sampleRate[6], !D1_nOutputEnable_write[2], , );

--R1_my_carries[5] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|my_carries[5]
--operation mode is counter

R1_my_carries[5] = CARRY(R1_my_carries[4] & (R1_registered_out[5] $ R1L54));


--R1L61 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|_~217
--operation mode is normal

R1L61 = R1L54 $ R1_registered_out[5];


--R1_registered_out[8] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[8]
--operation mode is counter

R1_registered_out[8]_lut_out = R1_registered_out[8] $ R1_my_carries[7];
R1_registered_out[8]_sload_eqn = (H1L51 & R1L03) # (!H1L51 & R1_registered_out[8]_lut_out);
R1_registered_out[8] = DFFE(R1_registered_out[8]_sload_eqn, !C1_CG_generator_sampleRate[6], !D1_nOutputEnable_write[2], , );

--R1_my_carries[8] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|my_carries[8]
--operation mode is counter

R1_my_carries[8] = CARRY(R1_my_carries[7] & (R1_registered_out[8] $ R1L15));


--R1L31 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|_~214
--operation mode is normal

R1L31 = R1L15 $ R1_registered_out[8];


--H1L91 is reg_SC_INTERRUPT:SC_INTERRUPT|interrupts~303
--operation mode is normal

H1L91 = (D1L8 & (D1L2 # R1L61 & R1L31) # !D1L8 & R1L61 & R1L31) & CASCADE(H1L31);


--R1_registered_out[4] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[4]
--operation mode is counter

R1_registered_out[4]_lut_out = R1_registered_out[4] $ R1_my_carries[3];
R1_registered_out[4]_sload_eqn = (H1L51 & R1L62) # (!H1L51 & R1_registered_out[4]_lut_out);
R1_registered_out[4] = DFFE(R1_registered_out[4]_sload_eqn, !C1_CG_generator_sampleRate[6], !D1_nOutputEnable_write[2], , );

--R1_my_carries[4] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|my_carries[4]
--operation mode is counter

R1_my_carries[4] = CARRY(R1_my_carries[3] & (R1_registered_out[4] $ R1L34));


--R1L71 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|_~218
--operation mode is normal

R1L71 = R1L34 $ R1_registered_out[4];


--H1L02 is reg_SC_INTERRUPT:SC_INTERRUPT|interrupts~304
--operation mode is normal

H1L02 = (D1L8 & (D1L2 & !A1L941 # !D1L2 & R1L71) # !D1L8 & R1L71) & CASCADE(H1L12);


--B1_master_ch1_in[15] is CODEC_engine:CE|master_ch1_in[15]
--operation mode is normal

B1_master_ch1_in[15]_lut_out = B1_nBick24_2Halfs & B1_master_ch1_in[15] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch1_in[15] # !C1_CG_generator_sampleRate[6] & B1_master_ch1_in[14]);
B1_master_ch1_in[15] = DFFE(B1_master_ch1_in[15]_lut_out, C1_CG_generator_bick[1], , , );


--K1_SCR_counter_protector[15] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_protector[15]
--operation mode is normal

K1_SCR_counter_protector[15]_lut_out = Q2_pre_out[15];
K1_SCR_counter_protector[15] = DFFE(K1_SCR_counter_protector[15]_lut_out, LB_CLK, , , );


--B1_master_ch1_in[14] is CODEC_engine:CE|master_ch1_in[14]
--operation mode is normal

B1_master_ch1_in[14]_lut_out = B1_nBick24_2Halfs & B1_master_ch1_in[14] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch1_in[14] # !C1_CG_generator_sampleRate[6] & B1_master_ch1_in[13]);
B1_master_ch1_in[14] = DFFE(B1_master_ch1_in[14]_lut_out, C1_CG_generator_bick[1], , , );


--K1_SCR_counter_protector[14] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_protector[14]
--operation mode is normal

K1_SCR_counter_protector[14]_lut_out = Q2_pre_out[14];
K1_SCR_counter_protector[14] = DFFE(K1_SCR_counter_protector[14]_lut_out, LB_CLK, , , );


--B1_master_ch1_in[13] is CODEC_engine:CE|master_ch1_in[13]
--operation mode is normal

B1_master_ch1_in[13]_lut_out = B1_nBick24_2Halfs & B1_master_ch1_in[13] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch1_in[13] # !C1_CG_generator_sampleRate[6] & B1_master_ch1_in[12]);
B1_master_ch1_in[13] = DFFE(B1_master_ch1_in[13]_lut_out, C1_CG_generator_bick[1], , , );


--K1_SCR_counter_protector[13] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_protector[13]
--operation mode is normal

K1_SCR_counter_protector[13]_lut_out = Q2_pre_out[13];
K1_SCR_counter_protector[13] = DFFE(K1_SCR_counter_protector[13]_lut_out, LB_CLK, , , );


--B1_master_ch1_in[12] is CODEC_engine:CE|master_ch1_in[12]
--operation mode is normal

B1_master_ch1_in[12]_lut_out = B1_nBick24_2Halfs & B1_master_ch1_in[12] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch1_in[12] # !C1_CG_generator_sampleRate[6] & B1_master_ch1_in[11]);
B1_master_ch1_in[12] = DFFE(B1_master_ch1_in[12]_lut_out, C1_CG_generator_bick[1], , , );


--K1_SCR_counter_protector[12] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_protector[12]
--operation mode is normal

K1_SCR_counter_protector[12]_lut_out = Q2_pre_out[12];
K1_SCR_counter_protector[12] = DFFE(K1_SCR_counter_protector[12]_lut_out, LB_CLK, , , );


--B1_master_ch1_in[11] is CODEC_engine:CE|master_ch1_in[11]
--operation mode is normal

B1_master_ch1_in[11]_lut_out = B1_nBick24_2Halfs & B1_master_ch1_in[11] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch1_in[11] # !C1_CG_generator_sampleRate[6] & B1_master_ch1_in[10]);
B1_master_ch1_in[11] = DFFE(B1_master_ch1_in[11]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch1_in[10] is CODEC_engine:CE|master_ch1_in[10]
--operation mode is normal

B1_master_ch1_in[10]_lut_out = B1_nBick24_2Halfs & B1_master_ch1_in[10] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch1_in[10] # !C1_CG_generator_sampleRate[6] & B1_master_ch1_in[9]);
B1_master_ch1_in[10] = DFFE(B1_master_ch1_in[10]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch1_in[9] is CODEC_engine:CE|master_ch1_in[9]
--operation mode is normal

B1_master_ch1_in[9]_lut_out = B1_nBick24_2Halfs & B1_master_ch1_in[9] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch1_in[9] # !C1_CG_generator_sampleRate[6] & B1_master_ch1_in[8]);
B1_master_ch1_in[9] = DFFE(B1_master_ch1_in[9]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch1_in[8] is CODEC_engine:CE|master_ch1_in[8]
--operation mode is normal

B1_master_ch1_in[8]_lut_out = B1_nBick24_2Halfs & B1_master_ch1_in[8] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch1_in[8] # !C1_CG_generator_sampleRate[6] & B1_master_ch1_in[7]);
B1_master_ch1_in[8] = DFFE(B1_master_ch1_in[8]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch1_in[7] is CODEC_engine:CE|master_ch1_in[7]
--operation mode is normal

B1_master_ch1_in[7]_lut_out = B1_nBick24_2Halfs & B1_master_ch1_in[7] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch1_in[7] # !C1_CG_generator_sampleRate[6] & B1_master_ch1_in[6]);
B1_master_ch1_in[7] = DFFE(B1_master_ch1_in[7]_lut_out, C1_CG_generator_bick[1], , , );


--B1_master_ch1_in[6] is CODEC_engine:CE|master_ch1_in[6]
--operation mode is normal

B1_master_ch1_in[6]_lut_out = B1_nBick24_2Halfs & B1_master_ch1_in[6] # !B1_nBick24_2Halfs & (C1_CG_generator_sampleRate[6] & B1_master_ch1_in[6] # !C1_CG_generator_sampleRate[6] & B1_master_ch1_in[5]);
B1_master_ch1_in[6] = DFFE(B1_master_ch1_in[6]_lut_out, C1_CG_generator_bick[1], , , );


--N2L7 is reg_SC_ENGINE:SC_ENGINE|clockTester:CT2|add~4
--operation mode is arithmetic

N2L7 = N2_counter[3] $ N2L6;

--N2L8 is reg_SC_ENGINE:SC_ENGINE|clockTester:CT2|add~4COUT
--operation mode is arithmetic

N2L8 = CARRY(N2_counter[3] & N2L6);


--N1L7 is reg_SC_ENGINE:SC_ENGINE|clockTester:CT1|add~4
--operation mode is arithmetic

N1L7 = N1_counter[3] $ N1L6;

--N1L8 is reg_SC_ENGINE:SC_ENGINE|clockTester:CT1|add~4COUT
--operation mode is arithmetic

N1L8 = CARRY(N1_counter[3] & N1L6);


--B1_slave_ch2_out[17] is CODEC_engine:CE|slave_ch2_out[17]
--operation mode is normal

B1_slave_ch2_out[17]_lut_out = K1L63 & (M1L6 & A1L112 # !M1L6 & B1_slave_ch2_out[17]) # !K1L63 & B1_slave_ch2_out[17];
B1_slave_ch2_out[17] = DFFE(B1_slave_ch2_out[17]_lut_out, LB_CLK, , , );


--B1L531 is CODEC_engine:CE|master_ch2_out~5403
--operation mode is normal

B1L531 = B1_master_ch2_out[17] & (B1_slave_ch2_out[17] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch2_out[17] & B1_slave_ch2_out[17] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch2_out[16] is CODEC_engine:CE|master_ch2_out[16]
--operation mode is normal

B1_master_ch2_out[16]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L631 # !B1_nBick24_3Halfs & B1_master_ch2_out[15]) # !B1L303 & B1L631;
B1_master_ch2_out[16] = DFFE(B1_master_ch2_out[16]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch1_out[17] is CODEC_engine:CE|slave_ch1_out[17]
--operation mode is normal

B1_slave_ch1_out[17]_lut_out = M1L6 & (K1L63 & B1_slave_ch1_out[17] # !K1L63 & A1L112) # !M1L6 & B1_slave_ch1_out[17];
B1_slave_ch1_out[17] = DFFE(B1_slave_ch1_out[17]_lut_out, LB_CLK, , , );


--B1L26 is CODEC_engine:CE|master_ch1_out~5403
--operation mode is normal

B1L26 = B1_master_ch1_out[17] & (B1_slave_ch1_out[17] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch1_out[17] & B1_slave_ch1_out[17] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch1_out[16] is CODEC_engine:CE|master_ch1_out[16]
--operation mode is normal

B1_master_ch1_out[16]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L36 # !B1_nBick24_3Halfs & B1_master_ch1_out[15]) # !B1L003 & B1L36;
B1_master_ch1_out[16] = DFFE(B1_master_ch1_out[16]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch4_out[17] is CODEC_engine:CE|slave_ch4_out[17]
--operation mode is normal

B1_slave_ch4_out[17]_lut_out = K1L05Q & (K1L74Q & B1_slave_ch4_out[17] # !K1L74Q & A1L112) # !K1L05Q & B1_slave_ch4_out[17];
B1_slave_ch4_out[17] = DFFE(B1_slave_ch4_out[17]_lut_out, LB_CLK, , , );


--B1L182 is CODEC_engine:CE|master_ch4_out~5392
--operation mode is normal

B1L182 = B1_master_ch4_out[17] & (B1_slave_ch4_out[17] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch4_out[17] & B1_slave_ch4_out[17] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch4_out[16] is CODEC_engine:CE|master_ch4_out[16]
--operation mode is normal

B1_master_ch4_out[16]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L282 # !B1_nBick24_3Halfs & B1_master_ch4_out[15]) # !B1L303 & B1L282;
B1_master_ch4_out[16] = DFFE(B1_master_ch4_out[16]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch3_out[17] is CODEC_engine:CE|slave_ch3_out[17]
--operation mode is normal

B1_slave_ch3_out[17]_lut_out = B1_slave_ch3_out[17] & (A1L112 # M1_nOUTPUT_ENABLE[6]) # !B1_slave_ch3_out[17] & A1L112 & !M1_nOUTPUT_ENABLE[6];
B1_slave_ch3_out[17] = DFFE(B1_slave_ch3_out[17]_lut_out, LB_CLK, , , );


--B1L802 is CODEC_engine:CE|master_ch3_out~5392
--operation mode is normal

B1L802 = B1_master_ch3_out[17] & (B1_slave_ch3_out[17] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch3_out[17] & B1_slave_ch3_out[17] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch3_out[16] is CODEC_engine:CE|master_ch3_out[16]
--operation mode is normal

B1_master_ch3_out[16]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L902 # !B1_nBick24_3Halfs & B1_master_ch3_out[15]) # !B1L003 & B1L902;
B1_master_ch3_out[16] = DFFE(B1_master_ch3_out[16]_lut_out, !C1_CG_generator_bick[1], , , );


--R1L35 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|latch_signal[9]~20
--operation mode is normal

R1L35 = D1L8 & (D1L2 & !A1L941 # !D1L2 & R1L35) # !D1L8 & R1L35;


--R1L13 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|cell_inputs[9]~77
--operation mode is normal

R1L13 = R1_registered_out[9] & (H1L51 # !R1L35) # !R1_registered_out[9] & !H1L51 & !R1L35;


--D1_nOutputEnable_write[2] is lineDecoder_3to8:LD|nOutputEnable_write[2]
--operation mode is normal

D1_nOutputEnable_write[2] = !A1L83 & !nFPGA_writeEnable & A1L43 & A1L63;


--R1L55 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|latch_signal[10]~21
--operation mode is normal

R1L55 = D1L8 & (D1L2 & !A1L751 # !D1L2 & R1L55) # !D1L8 & R1L55;


--R1L23 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|cell_inputs[10]~78
--operation mode is normal

R1L23 = R1_registered_out[10] & (H1L51 # !R1L55) # !R1_registered_out[10] & !H1L51 & !R1L55;


--R1L14 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|latch_signal[3]~14
--operation mode is normal

R1L14 = D1L8 & (D1L2 & !A1L98 # !D1L2 & R1L14) # !D1L8 & R1L14;


--R1L52 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|cell_inputs[3]~79
--operation mode is normal

R1L52 = R1_registered_out[3] & (H1L51 # !R1L14) # !R1_registered_out[3] & !H1L51 & !R1L14;


--R1L94 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|latch_signal[7]~18
--operation mode is normal

R1L94 = D1L8 & (D1L2 & !A1L231 # !D1L2 & R1L94) # !D1L8 & R1L94;


--R1L92 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|cell_inputs[7]~80
--operation mode is normal

R1L92 = R1_registered_out[7] & (H1L51 # !R1L94) # !R1_registered_out[7] & !H1L51 & !R1L94;


--R1L74 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|latch_signal[6]~17
--operation mode is normal

R1L74 = D1L8 & (D1L2 & !A1L221 # !D1L2 & R1L74) # !D1L8 & R1L74;


--R1L82 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|cell_inputs[6]~81
--operation mode is normal

R1L82 = R1_registered_out[6] & (H1L51 # !R1L74) # !R1_registered_out[6] & !H1L51 & !R1L74;


--R1L93 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|latch_signal[2]~13
--operation mode is normal

R1L93 = D1L8 & (D1L2 & !A1L87 # !D1L2 & R1L93) # !D1L8 & R1L93;


--R1L42 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|cell_inputs[2]~82
--operation mode is normal

R1L42 = R1_registered_out[2] & (H1L51 # !R1L93) # !R1_registered_out[2] & !H1L51 & !R1L93;


--R1L53 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|latch_signal[0]~11
--operation mode is normal

R1L53 = D1L8 & (D1L2 & !A1L65 # !D1L2 & R1L53) # !D1L8 & R1L53;


--R1L22 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|cell_inputs[0]~83
--operation mode is normal

R1L22 = R1_registered_out[0] & (H1L51 # !R1L53) # !R1_registered_out[0] & !H1L51 & !R1L53;


--R1L73 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|latch_signal[1]~12
--operation mode is normal

R1L73 = D1L8 & (D1L2 & !A1L76 # !D1L2 & R1L73) # !D1L8 & R1L73;


--R1L32 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|cell_inputs[1]~84
--operation mode is normal

R1L32 = R1_registered_out[1] & (H1L51 # !R1L73) # !R1_registered_out[1] & !H1L51 & !R1L73;


--R1L54 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|latch_signal[5]~16
--operation mode is normal

R1L54 = D1L8 & (D1L2 & !A1L111 # !D1L2 & R1L54) # !D1L8 & R1L54;


--R1L72 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|cell_inputs[5]~85
--operation mode is normal

R1L72 = R1_registered_out[5] & (H1L51 # !R1L54) # !R1_registered_out[5] & !H1L51 & !R1L54;


--R1L15 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|latch_signal[8]~19
--operation mode is normal

R1L15 = D1L8 & (D1L2 & !A1L141 # !D1L2 & R1L15) # !D1L8 & R1L15;


--R1L03 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|cell_inputs[8]~86
--operation mode is normal

R1L03 = R1_registered_out[8] & (H1L51 # !R1L15) # !R1_registered_out[8] & !H1L51 & !R1L15;


--R1L34 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|latch_signal[4]~15
--operation mode is normal

R1L34 = D1L8 & (D1L2 & !A1L001 # !D1L2 & R1L34) # !D1L8 & R1L34;


--R1L62 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|cell_inputs[4]~87
--operation mode is normal

R1L62 = R1_registered_out[4] & (H1L51 # !R1L34) # !R1_registered_out[4] & !H1L51 & !R1L34;


--H1L41 is reg_SC_INTERRUPT:SC_INTERRUPT|interrupts~297
--operation mode is normal

H1L41 = !A1L76 & !A1L001 # !D1L2 # !D1L8;


--H1L12 is reg_SC_INTERRUPT:SC_INTERRUPT|interrupts~305
--operation mode is normal

H1L12 = (!A1L221 & !A1L751 # !D1L2 # !D1L8) & CASCADE(H1L41);


--Q2_pre_out[15] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[15]
--operation mode is normal

Q2_pre_out[15]_lut_out = Q2_pre_out[15] $ Q2_the_carries[15];
Q2_pre_out[15] = DFFE(Q2_pre_out[15]_lut_out, !C1_CG_generator_sampleRate[6], G1_regData[3], , );


--Q2_pre_out[14] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[14]
--operation mode is arithmetic

Q2_pre_out[14]_lut_out = Q2_pre_out[14] $ Q2_the_carries[14];
Q2_pre_out[14] = DFFE(Q2_pre_out[14]_lut_out, !C1_CG_generator_sampleRate[6], G1_regData[3], , );

--Q2_the_carries[15] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_1|alt_synch_counter_f:wysi_counter|the_carries[15]
--operation mode is arithmetic

Q2_the_carries[15] = CARRY(Q2_pre_out[14] & Q2_the_carries[14]);


--Q2_pre_out[13] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[13]
--operation mode is arithmetic

Q2_pre_out[13]_lut_out = Q2_pre_out[13] $ Q2_the_carries[13];
Q2_pre_out[13] = DFFE(Q2_pre_out[13]_lut_out, !C1_CG_generator_sampleRate[6], G1_regData[3], , );

--Q2_the_carries[14] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_1|alt_synch_counter_f:wysi_counter|the_carries[14]
--operation mode is arithmetic

Q2_the_carries[14] = CARRY(Q2_pre_out[13] & Q2_the_carries[13]);


--Q2_pre_out[12] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[12]
--operation mode is arithmetic

Q2_pre_out[12]_lut_out = Q2_pre_out[12] $ Q2_the_carries[12];
Q2_pre_out[12] = DFFE(Q2_pre_out[12]_lut_out, !C1_CG_generator_sampleRate[6], G1_regData[3], , );

--Q2_the_carries[13] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_1|alt_synch_counter_f:wysi_counter|the_carries[13]
--operation mode is arithmetic

Q2_the_carries[13] = CARRY(Q2_pre_out[12] & Q2_the_carries[12]);


--N2_counter[3] is reg_SC_ENGINE:SC_ENGINE|clockTester:CT2|counter[3]
--operation mode is normal

N2_counter[3]_lut_out = N2L7;
N2_counter[3] = DFFE(N2_counter[3]_lut_out, CLOCK_SYNC_IN, !G1_regData[4], , );


--N2L5 is reg_SC_ENGINE:SC_ENGINE|clockTester:CT2|add~3
--operation mode is arithmetic

N2L5 = N2_counter[2] $ N2L4;

--N2L6 is reg_SC_ENGINE:SC_ENGINE|clockTester:CT2|add~3COUT
--operation mode is arithmetic

N2L6 = CARRY(N2_counter[2] & N2L4);


--N1_counter[3] is reg_SC_ENGINE:SC_ENGINE|clockTester:CT1|counter[3]
--operation mode is normal

N1_counter[3]_lut_out = N1L7;
N1_counter[3] = DFFE(N1_counter[3]_lut_out, CLOCK_DAUGHTER_CARD, !G1_regData[4], , );


--N1L5 is reg_SC_ENGINE:SC_ENGINE|clockTester:CT1|add~3
--operation mode is arithmetic

N1L5 = N1_counter[2] $ N1L4;

--N1L6 is reg_SC_ENGINE:SC_ENGINE|clockTester:CT1|add~3COUT
--operation mode is arithmetic

N1L6 = CARRY(N1_counter[2] & N1L4);


--B1_slave_ch2_out[16] is CODEC_engine:CE|slave_ch2_out[16]
--operation mode is normal

B1_slave_ch2_out[16]_lut_out = K1L63 & (M1L6 & A1L602 # !M1L6 & B1_slave_ch2_out[16]) # !K1L63 & B1_slave_ch2_out[16];
B1_slave_ch2_out[16] = DFFE(B1_slave_ch2_out[16]_lut_out, LB_CLK, , , );


--B1L631 is CODEC_engine:CE|master_ch2_out~5405
--operation mode is normal

B1L631 = B1_master_ch2_out[16] & (B1_slave_ch2_out[16] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch2_out[16] & B1_slave_ch2_out[16] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch2_out[15] is CODEC_engine:CE|master_ch2_out[15]
--operation mode is normal

B1_master_ch2_out[15]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L731 # !B1_nBick24_3Halfs & B1_master_ch2_out[14]) # !B1L303 & B1L731;
B1_master_ch2_out[15] = DFFE(B1_master_ch2_out[15]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch1_out[16] is CODEC_engine:CE|slave_ch1_out[16]
--operation mode is normal

B1_slave_ch1_out[16]_lut_out = M1L6 & (K1L63 & B1_slave_ch1_out[16] # !K1L63 & A1L602) # !M1L6 & B1_slave_ch1_out[16];
B1_slave_ch1_out[16] = DFFE(B1_slave_ch1_out[16]_lut_out, LB_CLK, , , );


--B1L36 is CODEC_engine:CE|master_ch1_out~5405
--operation mode is normal

B1L36 = B1_master_ch1_out[16] & (B1_slave_ch1_out[16] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch1_out[16] & B1_slave_ch1_out[16] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch1_out[15] is CODEC_engine:CE|master_ch1_out[15]
--operation mode is normal

B1_master_ch1_out[15]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L46 # !B1_nBick24_3Halfs & B1_master_ch1_out[14]) # !B1L003 & B1L46;
B1_master_ch1_out[15] = DFFE(B1_master_ch1_out[15]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch4_out[16] is CODEC_engine:CE|slave_ch4_out[16]
--operation mode is normal

B1_slave_ch4_out[16]_lut_out = K1L05Q & (K1L74Q & B1_slave_ch4_out[16] # !K1L74Q & A1L602) # !K1L05Q & B1_slave_ch4_out[16];
B1_slave_ch4_out[16] = DFFE(B1_slave_ch4_out[16]_lut_out, LB_CLK, , , );


--B1L282 is CODEC_engine:CE|master_ch4_out~5394
--operation mode is normal

B1L282 = B1_master_ch4_out[16] & (B1_slave_ch4_out[16] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch4_out[16] & B1_slave_ch4_out[16] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch4_out[15] is CODEC_engine:CE|master_ch4_out[15]
--operation mode is normal

B1_master_ch4_out[15]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L382 # !B1_nBick24_3Halfs & B1_master_ch4_out[14]) # !B1L303 & B1L382;
B1_master_ch4_out[15] = DFFE(B1_master_ch4_out[15]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch3_out[16] is CODEC_engine:CE|slave_ch3_out[16]
--operation mode is normal

B1_slave_ch3_out[16]_lut_out = B1_slave_ch3_out[16] & (A1L602 # M1_nOUTPUT_ENABLE[6]) # !B1_slave_ch3_out[16] & A1L602 & !M1_nOUTPUT_ENABLE[6];
B1_slave_ch3_out[16] = DFFE(B1_slave_ch3_out[16]_lut_out, LB_CLK, , , );


--B1L902 is CODEC_engine:CE|master_ch3_out~5394
--operation mode is normal

B1L902 = B1_master_ch3_out[16] & (B1_slave_ch3_out[16] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch3_out[16] & B1_slave_ch3_out[16] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch3_out[15] is CODEC_engine:CE|master_ch3_out[15]
--operation mode is normal

B1_master_ch3_out[15]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L012 # !B1_nBick24_3Halfs & B1_master_ch3_out[14]) # !B1L003 & B1L012;
B1_master_ch3_out[15] = DFFE(B1_master_ch3_out[15]_lut_out, !C1_CG_generator_bick[1], , , );


--N2_counter[2] is reg_SC_ENGINE:SC_ENGINE|clockTester:CT2|counter[2]
--operation mode is normal

N2_counter[2]_lut_out = N2L5;
N2_counter[2] = DFFE(N2_counter[2]_lut_out, CLOCK_SYNC_IN, !G1_regData[4], , );


--N2L3 is reg_SC_ENGINE:SC_ENGINE|clockTester:CT2|add~2
--operation mode is arithmetic

N2L3 = N2_counter[1] $ N2L2;

--N2L4 is reg_SC_ENGINE:SC_ENGINE|clockTester:CT2|add~2COUT
--operation mode is arithmetic

N2L4 = CARRY(N2_counter[1] & N2L2);


--N1_counter[2] is reg_SC_ENGINE:SC_ENGINE|clockTester:CT1|counter[2]
--operation mode is normal

N1_counter[2]_lut_out = N1L5;
N1_counter[2] = DFFE(N1_counter[2]_lut_out, CLOCK_DAUGHTER_CARD, !G1_regData[4], , );


--N1L3 is reg_SC_ENGINE:SC_ENGINE|clockTester:CT1|add~2
--operation mode is arithmetic

N1L3 = N1_counter[1] $ N1L2;

--N1L4 is reg_SC_ENGINE:SC_ENGINE|clockTester:CT1|add~2COUT
--operation mode is arithmetic

N1L4 = CARRY(N1_counter[1] & N1L2);


--B1_slave_ch2_out[15] is CODEC_engine:CE|slave_ch2_out[15]
--operation mode is normal

B1_slave_ch2_out[15]_lut_out = K1L63 & (M1L6 & A1L791 # !M1L6 & B1_slave_ch2_out[15]) # !K1L63 & B1_slave_ch2_out[15];
B1_slave_ch2_out[15] = DFFE(B1_slave_ch2_out[15]_lut_out, LB_CLK, , , );


--B1L731 is CODEC_engine:CE|master_ch2_out~5407
--operation mode is normal

B1L731 = B1_master_ch2_out[15] & (B1_slave_ch2_out[15] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch2_out[15] & B1_slave_ch2_out[15] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch2_out[14] is CODEC_engine:CE|master_ch2_out[14]
--operation mode is normal

B1_master_ch2_out[14]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L831 # !B1_nBick24_3Halfs & B1_master_ch2_out[13]) # !B1L303 & B1L831;
B1_master_ch2_out[14] = DFFE(B1_master_ch2_out[14]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch1_out[15] is CODEC_engine:CE|slave_ch1_out[15]
--operation mode is normal

B1_slave_ch1_out[15]_lut_out = M1L6 & (K1L63 & B1_slave_ch1_out[15] # !K1L63 & A1L791) # !M1L6 & B1_slave_ch1_out[15];
B1_slave_ch1_out[15] = DFFE(B1_slave_ch1_out[15]_lut_out, LB_CLK, , , );


--B1L46 is CODEC_engine:CE|master_ch1_out~5407
--operation mode is normal

B1L46 = B1_master_ch1_out[15] & (B1_slave_ch1_out[15] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch1_out[15] & B1_slave_ch1_out[15] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch1_out[14] is CODEC_engine:CE|master_ch1_out[14]
--operation mode is normal

B1_master_ch1_out[14]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L56 # !B1_nBick24_3Halfs & B1_master_ch1_out[13]) # !B1L003 & B1L56;
B1_master_ch1_out[14] = DFFE(B1_master_ch1_out[14]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch4_out[15] is CODEC_engine:CE|slave_ch4_out[15]
--operation mode is normal

B1_slave_ch4_out[15]_lut_out = K1L05Q & (K1L74Q & B1_slave_ch4_out[15] # !K1L74Q & A1L791) # !K1L05Q & B1_slave_ch4_out[15];
B1_slave_ch4_out[15] = DFFE(B1_slave_ch4_out[15]_lut_out, LB_CLK, , , );


--B1L382 is CODEC_engine:CE|master_ch4_out~5396
--operation mode is normal

B1L382 = B1_master_ch4_out[15] & (B1_slave_ch4_out[15] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch4_out[15] & B1_slave_ch4_out[15] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch4_out[14] is CODEC_engine:CE|master_ch4_out[14]
--operation mode is normal

B1_master_ch4_out[14]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L482 # !B1_nBick24_3Halfs & B1_master_ch4_out[13]) # !B1L303 & B1L482;
B1_master_ch4_out[14] = DFFE(B1_master_ch4_out[14]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch3_out[15] is CODEC_engine:CE|slave_ch3_out[15]
--operation mode is normal

B1_slave_ch3_out[15]_lut_out = B1_slave_ch3_out[15] & (A1L791 # M1_nOUTPUT_ENABLE[6]) # !B1_slave_ch3_out[15] & A1L791 & !M1_nOUTPUT_ENABLE[6];
B1_slave_ch3_out[15] = DFFE(B1_slave_ch3_out[15]_lut_out, LB_CLK, , , );


--B1L012 is CODEC_engine:CE|master_ch3_out~5396
--operation mode is normal

B1L012 = B1_master_ch3_out[15] & (B1_slave_ch3_out[15] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch3_out[15] & B1_slave_ch3_out[15] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch3_out[14] is CODEC_engine:CE|master_ch3_out[14]
--operation mode is normal

B1_master_ch3_out[14]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L112 # !B1_nBick24_3Halfs & B1_master_ch3_out[13]) # !B1L003 & B1L112;
B1_master_ch3_out[14] = DFFE(B1_master_ch3_out[14]_lut_out, !C1_CG_generator_bick[1], , , );


--N2_counter[1] is reg_SC_ENGINE:SC_ENGINE|clockTester:CT2|counter[1]
--operation mode is normal

N2_counter[1]_lut_out = N2L3;
N2_counter[1] = DFFE(N2_counter[1]_lut_out, CLOCK_SYNC_IN, !G1_regData[4], , );


--N2L1 is reg_SC_ENGINE:SC_ENGINE|clockTester:CT2|add~1
--operation mode is arithmetic

N2L1 = !N2_counter[0];

--N2L2 is reg_SC_ENGINE:SC_ENGINE|clockTester:CT2|add~1COUT
--operation mode is arithmetic

N2L2 = CARRY(N2_counter[0]);


--N1_counter[1] is reg_SC_ENGINE:SC_ENGINE|clockTester:CT1|counter[1]
--operation mode is normal

N1_counter[1]_lut_out = N1L3;
N1_counter[1] = DFFE(N1_counter[1]_lut_out, CLOCK_DAUGHTER_CARD, !G1_regData[4], , );


--N1L1 is reg_SC_ENGINE:SC_ENGINE|clockTester:CT1|add~1
--operation mode is arithmetic

N1L1 = !N1_counter[0];

--N1L2 is reg_SC_ENGINE:SC_ENGINE|clockTester:CT1|add~1COUT
--operation mode is arithmetic

N1L2 = CARRY(N1_counter[0]);


--B1_slave_ch2_out[14] is CODEC_engine:CE|slave_ch2_out[14]
--operation mode is normal

B1_slave_ch2_out[14]_lut_out = K1L63 & (M1L6 & A1L981 # !M1L6 & B1_slave_ch2_out[14]) # !K1L63 & B1_slave_ch2_out[14];
B1_slave_ch2_out[14] = DFFE(B1_slave_ch2_out[14]_lut_out, LB_CLK, , , );


--B1L831 is CODEC_engine:CE|master_ch2_out~5409
--operation mode is normal

B1L831 = B1_master_ch2_out[14] & (B1_slave_ch2_out[14] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch2_out[14] & B1_slave_ch2_out[14] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch2_out[13] is CODEC_engine:CE|master_ch2_out[13]
--operation mode is normal

B1_master_ch2_out[13]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L931 # !B1_nBick24_3Halfs & B1_master_ch2_out[12]) # !B1L303 & B1L931;
B1_master_ch2_out[13] = DFFE(B1_master_ch2_out[13]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch1_out[14] is CODEC_engine:CE|slave_ch1_out[14]
--operation mode is normal

B1_slave_ch1_out[14]_lut_out = M1L6 & (K1L63 & B1_slave_ch1_out[14] # !K1L63 & A1L981) # !M1L6 & B1_slave_ch1_out[14];
B1_slave_ch1_out[14] = DFFE(B1_slave_ch1_out[14]_lut_out, LB_CLK, , , );


--B1L56 is CODEC_engine:CE|master_ch1_out~5409
--operation mode is normal

B1L56 = B1_master_ch1_out[14] & (B1_slave_ch1_out[14] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch1_out[14] & B1_slave_ch1_out[14] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch1_out[13] is CODEC_engine:CE|master_ch1_out[13]
--operation mode is normal

B1_master_ch1_out[13]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L66 # !B1_nBick24_3Halfs & B1_master_ch1_out[12]) # !B1L003 & B1L66;
B1_master_ch1_out[13] = DFFE(B1_master_ch1_out[13]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch4_out[14] is CODEC_engine:CE|slave_ch4_out[14]
--operation mode is normal

B1_slave_ch4_out[14]_lut_out = K1L05Q & (K1L74Q & B1_slave_ch4_out[14] # !K1L74Q & A1L981) # !K1L05Q & B1_slave_ch4_out[14];
B1_slave_ch4_out[14] = DFFE(B1_slave_ch4_out[14]_lut_out, LB_CLK, , , );


--B1L482 is CODEC_engine:CE|master_ch4_out~5398
--operation mode is normal

B1L482 = B1_master_ch4_out[14] & (B1_slave_ch4_out[14] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch4_out[14] & B1_slave_ch4_out[14] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch4_out[13] is CODEC_engine:CE|master_ch4_out[13]
--operation mode is normal

B1_master_ch4_out[13]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L582 # !B1_nBick24_3Halfs & B1_master_ch4_out[12]) # !B1L303 & B1L582;
B1_master_ch4_out[13] = DFFE(B1_master_ch4_out[13]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch3_out[14] is CODEC_engine:CE|slave_ch3_out[14]
--operation mode is normal

B1_slave_ch3_out[14]_lut_out = B1_slave_ch3_out[14] & (A1L981 # M1_nOUTPUT_ENABLE[6]) # !B1_slave_ch3_out[14] & A1L981 & !M1_nOUTPUT_ENABLE[6];
B1_slave_ch3_out[14] = DFFE(B1_slave_ch3_out[14]_lut_out, LB_CLK, , , );


--B1L112 is CODEC_engine:CE|master_ch3_out~5398
--operation mode is normal

B1L112 = B1_master_ch3_out[14] & (B1_slave_ch3_out[14] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch3_out[14] & B1_slave_ch3_out[14] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch3_out[13] is CODEC_engine:CE|master_ch3_out[13]
--operation mode is normal

B1_master_ch3_out[13]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L212 # !B1_nBick24_3Halfs & B1_master_ch3_out[12]) # !B1L003 & B1L212;
B1_master_ch3_out[13] = DFFE(B1_master_ch3_out[13]_lut_out, !C1_CG_generator_bick[1], , , );


--N2_counter[0] is reg_SC_ENGINE:SC_ENGINE|clockTester:CT2|counter[0]
--operation mode is normal

N2_counter[0]_lut_out = N2L1 & (N2_counter[0] # N2L61);
N2_counter[0] = DFFE(N2_counter[0]_lut_out, CLOCK_SYNC_IN, !G1_regData[4], , );


--N1_counter[0] is reg_SC_ENGINE:SC_ENGINE|clockTester:CT1|counter[0]
--operation mode is normal

N1_counter[0]_lut_out = N1L1 & (N1_counter[0] # N1L61);
N1_counter[0] = DFFE(N1_counter[0]_lut_out, CLOCK_DAUGHTER_CARD, !G1_regData[4], , );


--B1_slave_ch2_out[13] is CODEC_engine:CE|slave_ch2_out[13]
--operation mode is normal

B1_slave_ch2_out[13]_lut_out = K1L63 & (M1L6 & A1L181 # !M1L6 & B1_slave_ch2_out[13]) # !K1L63 & B1_slave_ch2_out[13];
B1_slave_ch2_out[13] = DFFE(B1_slave_ch2_out[13]_lut_out, LB_CLK, , , );


--B1L931 is CODEC_engine:CE|master_ch2_out~5411
--operation mode is normal

B1L931 = B1_master_ch2_out[13] & (B1_slave_ch2_out[13] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch2_out[13] & B1_slave_ch2_out[13] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch2_out[12] is CODEC_engine:CE|master_ch2_out[12]
--operation mode is normal

B1_master_ch2_out[12]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L041 # !B1_nBick24_3Halfs & B1_master_ch2_out[11]) # !B1L303 & B1L041;
B1_master_ch2_out[12] = DFFE(B1_master_ch2_out[12]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch1_out[13] is CODEC_engine:CE|slave_ch1_out[13]
--operation mode is normal

B1_slave_ch1_out[13]_lut_out = M1L6 & (K1L63 & B1_slave_ch1_out[13] # !K1L63 & A1L181) # !M1L6 & B1_slave_ch1_out[13];
B1_slave_ch1_out[13] = DFFE(B1_slave_ch1_out[13]_lut_out, LB_CLK, , , );


--B1L66 is CODEC_engine:CE|master_ch1_out~5411
--operation mode is normal

B1L66 = B1_master_ch1_out[13] & (B1_slave_ch1_out[13] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch1_out[13] & B1_slave_ch1_out[13] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch1_out[12] is CODEC_engine:CE|master_ch1_out[12]
--operation mode is normal

B1_master_ch1_out[12]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L76 # !B1_nBick24_3Halfs & B1_master_ch1_out[11]) # !B1L003 & B1L76;
B1_master_ch1_out[12] = DFFE(B1_master_ch1_out[12]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch4_out[13] is CODEC_engine:CE|slave_ch4_out[13]
--operation mode is normal

B1_slave_ch4_out[13]_lut_out = K1L05Q & (K1L74Q & B1_slave_ch4_out[13] # !K1L74Q & A1L181) # !K1L05Q & B1_slave_ch4_out[13];
B1_slave_ch4_out[13] = DFFE(B1_slave_ch4_out[13]_lut_out, LB_CLK, , , );


--B1L582 is CODEC_engine:CE|master_ch4_out~5400
--operation mode is normal

B1L582 = B1_master_ch4_out[13] & (B1_slave_ch4_out[13] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch4_out[13] & B1_slave_ch4_out[13] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch4_out[12] is CODEC_engine:CE|master_ch4_out[12]
--operation mode is normal

B1_master_ch4_out[12]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L682 # !B1_nBick24_3Halfs & B1_master_ch4_out[11]) # !B1L303 & B1L682;
B1_master_ch4_out[12] = DFFE(B1_master_ch4_out[12]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch3_out[13] is CODEC_engine:CE|slave_ch3_out[13]
--operation mode is normal

B1_slave_ch3_out[13]_lut_out = B1_slave_ch3_out[13] & (A1L181 # M1_nOUTPUT_ENABLE[6]) # !B1_slave_ch3_out[13] & A1L181 & !M1_nOUTPUT_ENABLE[6];
B1_slave_ch3_out[13] = DFFE(B1_slave_ch3_out[13]_lut_out, LB_CLK, , , );


--B1L212 is CODEC_engine:CE|master_ch3_out~5400
--operation mode is normal

B1L212 = B1_master_ch3_out[13] & (B1_slave_ch3_out[13] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch3_out[13] & B1_slave_ch3_out[13] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch3_out[12] is CODEC_engine:CE|master_ch3_out[12]
--operation mode is normal

B1_master_ch3_out[12]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L312 # !B1_nBick24_3Halfs & B1_master_ch3_out[11]) # !B1L003 & B1L312;
B1_master_ch3_out[12] = DFFE(B1_master_ch3_out[12]_lut_out, !C1_CG_generator_bick[1], , , );


--N2L61 is reg_SC_ENGINE:SC_ENGINE|clockTester:CT2|counter~80
--operation mode is normal

N2L61 = N2_counter[1] # N2_counter[2] # N2_counter[3] # !N2_counter[4];


--N1L61 is reg_SC_ENGINE:SC_ENGINE|clockTester:CT1|counter~80
--operation mode is normal

N1L61 = N1_counter[1] # N1_counter[2] # N1_counter[3] # !N1_counter[4];


--B1_slave_ch2_out[12] is CODEC_engine:CE|slave_ch2_out[12]
--operation mode is normal

B1_slave_ch2_out[12]_lut_out = K1L63 & (M1L6 & A1L371 # !M1L6 & B1_slave_ch2_out[12]) # !K1L63 & B1_slave_ch2_out[12];
B1_slave_ch2_out[12] = DFFE(B1_slave_ch2_out[12]_lut_out, LB_CLK, , , );


--B1L041 is CODEC_engine:CE|master_ch2_out~5413
--operation mode is normal

B1L041 = B1_master_ch2_out[12] & (B1_slave_ch2_out[12] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch2_out[12] & B1_slave_ch2_out[12] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch2_out[11] is CODEC_engine:CE|master_ch2_out[11]
--operation mode is normal

B1_master_ch2_out[11]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L141 # !B1_nBick24_3Halfs & B1_master_ch2_out[10]) # !B1L303 & B1L141;
B1_master_ch2_out[11] = DFFE(B1_master_ch2_out[11]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch1_out[12] is CODEC_engine:CE|slave_ch1_out[12]
--operation mode is normal

B1_slave_ch1_out[12]_lut_out = M1L6 & (K1L63 & B1_slave_ch1_out[12] # !K1L63 & A1L371) # !M1L6 & B1_slave_ch1_out[12];
B1_slave_ch1_out[12] = DFFE(B1_slave_ch1_out[12]_lut_out, LB_CLK, , , );


--B1L76 is CODEC_engine:CE|master_ch1_out~5413
--operation mode is normal

B1L76 = B1_master_ch1_out[12] & (B1_slave_ch1_out[12] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch1_out[12] & B1_slave_ch1_out[12] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch1_out[11] is CODEC_engine:CE|master_ch1_out[11]
--operation mode is normal

B1_master_ch1_out[11]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L86 # !B1_nBick24_3Halfs & B1_master_ch1_out[10]) # !B1L003 & B1L86;
B1_master_ch1_out[11] = DFFE(B1_master_ch1_out[11]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch4_out[12] is CODEC_engine:CE|slave_ch4_out[12]
--operation mode is normal

B1_slave_ch4_out[12]_lut_out = K1L05Q & (K1L74Q & B1_slave_ch4_out[12] # !K1L74Q & A1L371) # !K1L05Q & B1_slave_ch4_out[12];
B1_slave_ch4_out[12] = DFFE(B1_slave_ch4_out[12]_lut_out, LB_CLK, , , );


--B1L682 is CODEC_engine:CE|master_ch4_out~5402
--operation mode is normal

B1L682 = B1_master_ch4_out[12] & (B1_slave_ch4_out[12] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch4_out[12] & B1_slave_ch4_out[12] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch4_out[11] is CODEC_engine:CE|master_ch4_out[11]
--operation mode is normal

B1_master_ch4_out[11]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L782 # !B1_nBick24_3Halfs & B1_master_ch4_out[10]) # !B1L303 & B1L782;
B1_master_ch4_out[11] = DFFE(B1_master_ch4_out[11]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch3_out[12] is CODEC_engine:CE|slave_ch3_out[12]
--operation mode is normal

B1_slave_ch3_out[12]_lut_out = B1_slave_ch3_out[12] & (A1L371 # M1_nOUTPUT_ENABLE[6]) # !B1_slave_ch3_out[12] & A1L371 & !M1_nOUTPUT_ENABLE[6];
B1_slave_ch3_out[12] = DFFE(B1_slave_ch3_out[12]_lut_out, LB_CLK, , , );


--B1L312 is CODEC_engine:CE|master_ch3_out~5402
--operation mode is normal

B1L312 = B1_master_ch3_out[12] & (B1_slave_ch3_out[12] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch3_out[12] & B1_slave_ch3_out[12] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch3_out[11] is CODEC_engine:CE|master_ch3_out[11]
--operation mode is normal

B1_master_ch3_out[11]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L412 # !B1_nBick24_3Halfs & B1_master_ch3_out[10]) # !B1L003 & B1L412;
B1_master_ch3_out[11] = DFFE(B1_master_ch3_out[11]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_out[11] is CODEC_engine:CE|slave_ch2_out[11]
--operation mode is normal

B1_slave_ch2_out[11]_lut_out = K1L63 & (M1L6 & A1L561 # !M1L6 & B1_slave_ch2_out[11]) # !K1L63 & B1_slave_ch2_out[11];
B1_slave_ch2_out[11] = DFFE(B1_slave_ch2_out[11]_lut_out, LB_CLK, , , );


--B1L141 is CODEC_engine:CE|master_ch2_out~5415
--operation mode is normal

B1L141 = B1_master_ch2_out[11] & (B1_slave_ch2_out[11] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch2_out[11] & B1_slave_ch2_out[11] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch2_out[10] is CODEC_engine:CE|master_ch2_out[10]
--operation mode is normal

B1_master_ch2_out[10]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L241 # !B1_nBick24_3Halfs & B1_master_ch2_out[9]) # !B1L303 & B1L241;
B1_master_ch2_out[10] = DFFE(B1_master_ch2_out[10]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch1_out[11] is CODEC_engine:CE|slave_ch1_out[11]
--operation mode is normal

B1_slave_ch1_out[11]_lut_out = M1L6 & (K1L63 & B1_slave_ch1_out[11] # !K1L63 & A1L561) # !M1L6 & B1_slave_ch1_out[11];
B1_slave_ch1_out[11] = DFFE(B1_slave_ch1_out[11]_lut_out, LB_CLK, , , );


--B1L86 is CODEC_engine:CE|master_ch1_out~5415
--operation mode is normal

B1L86 = B1_master_ch1_out[11] & (B1_slave_ch1_out[11] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch1_out[11] & B1_slave_ch1_out[11] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch1_out[10] is CODEC_engine:CE|master_ch1_out[10]
--operation mode is normal

B1_master_ch1_out[10]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L96 # !B1_nBick24_3Halfs & B1_master_ch1_out[9]) # !B1L003 & B1L96;
B1_master_ch1_out[10] = DFFE(B1_master_ch1_out[10]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch4_out[11] is CODEC_engine:CE|slave_ch4_out[11]
--operation mode is normal

B1_slave_ch4_out[11]_lut_out = K1L05Q & (K1L74Q & B1_slave_ch4_out[11] # !K1L74Q & A1L561) # !K1L05Q & B1_slave_ch4_out[11];
B1_slave_ch4_out[11] = DFFE(B1_slave_ch4_out[11]_lut_out, LB_CLK, , , );


--B1L782 is CODEC_engine:CE|master_ch4_out~5404
--operation mode is normal

B1L782 = B1_master_ch4_out[11] & (B1_slave_ch4_out[11] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch4_out[11] & B1_slave_ch4_out[11] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch4_out[10] is CODEC_engine:CE|master_ch4_out[10]
--operation mode is normal

B1_master_ch4_out[10]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L882 # !B1_nBick24_3Halfs & B1_master_ch4_out[9]) # !B1L303 & B1L882;
B1_master_ch4_out[10] = DFFE(B1_master_ch4_out[10]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch3_out[11] is CODEC_engine:CE|slave_ch3_out[11]
--operation mode is normal

B1_slave_ch3_out[11]_lut_out = B1_slave_ch3_out[11] & (A1L561 # M1_nOUTPUT_ENABLE[6]) # !B1_slave_ch3_out[11] & A1L561 & !M1_nOUTPUT_ENABLE[6];
B1_slave_ch3_out[11] = DFFE(B1_slave_ch3_out[11]_lut_out, LB_CLK, , , );


--B1L412 is CODEC_engine:CE|master_ch3_out~5404
--operation mode is normal

B1L412 = B1_master_ch3_out[11] & (B1_slave_ch3_out[11] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch3_out[11] & B1_slave_ch3_out[11] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch3_out[10] is CODEC_engine:CE|master_ch3_out[10]
--operation mode is normal

B1_master_ch3_out[10]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L512 # !B1_nBick24_3Halfs & B1_master_ch3_out[9]) # !B1L003 & B1L512;
B1_master_ch3_out[10] = DFFE(B1_master_ch3_out[10]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_out[10] is CODEC_engine:CE|slave_ch2_out[10]
--operation mode is normal

B1_slave_ch2_out[10]_lut_out = K1L63 & (M1L6 & A1L751 # !M1L6 & B1_slave_ch2_out[10]) # !K1L63 & B1_slave_ch2_out[10];
B1_slave_ch2_out[10] = DFFE(B1_slave_ch2_out[10]_lut_out, LB_CLK, , , );


--B1L241 is CODEC_engine:CE|master_ch2_out~5417
--operation mode is normal

B1L241 = B1_master_ch2_out[10] & (B1_slave_ch2_out[10] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch2_out[10] & B1_slave_ch2_out[10] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch2_out[9] is CODEC_engine:CE|master_ch2_out[9]
--operation mode is normal

B1_master_ch2_out[9]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L341 # !B1_nBick24_3Halfs & B1_master_ch2_out[8]) # !B1L303 & B1L341;
B1_master_ch2_out[9] = DFFE(B1_master_ch2_out[9]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch1_out[10] is CODEC_engine:CE|slave_ch1_out[10]
--operation mode is normal

B1_slave_ch1_out[10]_lut_out = M1L6 & (K1L63 & B1_slave_ch1_out[10] # !K1L63 & A1L751) # !M1L6 & B1_slave_ch1_out[10];
B1_slave_ch1_out[10] = DFFE(B1_slave_ch1_out[10]_lut_out, LB_CLK, , , );


--B1L96 is CODEC_engine:CE|master_ch1_out~5417
--operation mode is normal

B1L96 = B1_master_ch1_out[10] & (B1_slave_ch1_out[10] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch1_out[10] & B1_slave_ch1_out[10] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch1_out[9] is CODEC_engine:CE|master_ch1_out[9]
--operation mode is normal

B1_master_ch1_out[9]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L07 # !B1_nBick24_3Halfs & B1_master_ch1_out[8]) # !B1L003 & B1L07;
B1_master_ch1_out[9] = DFFE(B1_master_ch1_out[9]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch4_out[10] is CODEC_engine:CE|slave_ch4_out[10]
--operation mode is normal

B1_slave_ch4_out[10]_lut_out = K1L05Q & (K1L74Q & B1_slave_ch4_out[10] # !K1L74Q & A1L751) # !K1L05Q & B1_slave_ch4_out[10];
B1_slave_ch4_out[10] = DFFE(B1_slave_ch4_out[10]_lut_out, LB_CLK, , , );


--B1L882 is CODEC_engine:CE|master_ch4_out~5406
--operation mode is normal

B1L882 = B1_master_ch4_out[10] & (B1_slave_ch4_out[10] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch4_out[10] & B1_slave_ch4_out[10] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch4_out[9] is CODEC_engine:CE|master_ch4_out[9]
--operation mode is normal

B1_master_ch4_out[9]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L982 # !B1_nBick24_3Halfs & B1_master_ch4_out[8]) # !B1L303 & B1L982;
B1_master_ch4_out[9] = DFFE(B1_master_ch4_out[9]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch3_out[10] is CODEC_engine:CE|slave_ch3_out[10]
--operation mode is normal

B1_slave_ch3_out[10]_lut_out = B1_slave_ch3_out[10] & (A1L751 # M1_nOUTPUT_ENABLE[6]) # !B1_slave_ch3_out[10] & A1L751 & !M1_nOUTPUT_ENABLE[6];
B1_slave_ch3_out[10] = DFFE(B1_slave_ch3_out[10]_lut_out, LB_CLK, , , );


--B1L512 is CODEC_engine:CE|master_ch3_out~5406
--operation mode is normal

B1L512 = B1_master_ch3_out[10] & (B1_slave_ch3_out[10] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch3_out[10] & B1_slave_ch3_out[10] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch3_out[9] is CODEC_engine:CE|master_ch3_out[9]
--operation mode is normal

B1_master_ch3_out[9]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L612 # !B1_nBick24_3Halfs & B1_master_ch3_out[8]) # !B1L003 & B1L612;
B1_master_ch3_out[9] = DFFE(B1_master_ch3_out[9]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_out[9] is CODEC_engine:CE|slave_ch2_out[9]
--operation mode is normal

B1_slave_ch2_out[9]_lut_out = K1L63 & (M1L6 & A1L941 # !M1L6 & B1_slave_ch2_out[9]) # !K1L63 & B1_slave_ch2_out[9];
B1_slave_ch2_out[9] = DFFE(B1_slave_ch2_out[9]_lut_out, LB_CLK, , , );


--B1L341 is CODEC_engine:CE|master_ch2_out~5419
--operation mode is normal

B1L341 = B1_master_ch2_out[9] & (B1_slave_ch2_out[9] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch2_out[9] & B1_slave_ch2_out[9] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch2_out[8] is CODEC_engine:CE|master_ch2_out[8]
--operation mode is normal

B1_master_ch2_out[8]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L441 # !B1_nBick24_3Halfs & B1_master_ch2_out[7]) # !B1L303 & B1L441;
B1_master_ch2_out[8] = DFFE(B1_master_ch2_out[8]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch1_out[9] is CODEC_engine:CE|slave_ch1_out[9]
--operation mode is normal

B1_slave_ch1_out[9]_lut_out = M1L6 & (K1L63 & B1_slave_ch1_out[9] # !K1L63 & A1L941) # !M1L6 & B1_slave_ch1_out[9];
B1_slave_ch1_out[9] = DFFE(B1_slave_ch1_out[9]_lut_out, LB_CLK, , , );


--B1L07 is CODEC_engine:CE|master_ch1_out~5419
--operation mode is normal

B1L07 = B1_master_ch1_out[9] & (B1_slave_ch1_out[9] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch1_out[9] & B1_slave_ch1_out[9] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch1_out[8] is CODEC_engine:CE|master_ch1_out[8]
--operation mode is normal

B1_master_ch1_out[8]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L17 # !B1_nBick24_3Halfs & B1_master_ch1_out[7]) # !B1L003 & B1L17;
B1_master_ch1_out[8] = DFFE(B1_master_ch1_out[8]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch4_out[9] is CODEC_engine:CE|slave_ch4_out[9]
--operation mode is normal

B1_slave_ch4_out[9]_lut_out = K1L05Q & (K1L74Q & B1_slave_ch4_out[9] # !K1L74Q & A1L941) # !K1L05Q & B1_slave_ch4_out[9];
B1_slave_ch4_out[9] = DFFE(B1_slave_ch4_out[9]_lut_out, LB_CLK, , , );


--B1L982 is CODEC_engine:CE|master_ch4_out~5408
--operation mode is normal

B1L982 = B1_master_ch4_out[9] & (B1_slave_ch4_out[9] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch4_out[9] & B1_slave_ch4_out[9] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch4_out[8] is CODEC_engine:CE|master_ch4_out[8]
--operation mode is normal

B1_master_ch4_out[8]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L092 # !B1_nBick24_3Halfs & B1_master_ch4_out[7]) # !B1L303 & B1L092;
B1_master_ch4_out[8] = DFFE(B1_master_ch4_out[8]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch3_out[9] is CODEC_engine:CE|slave_ch3_out[9]
--operation mode is normal

B1_slave_ch3_out[9]_lut_out = B1_slave_ch3_out[9] & (A1L941 # M1_nOUTPUT_ENABLE[6]) # !B1_slave_ch3_out[9] & A1L941 & !M1_nOUTPUT_ENABLE[6];
B1_slave_ch3_out[9] = DFFE(B1_slave_ch3_out[9]_lut_out, LB_CLK, , , );


--B1L612 is CODEC_engine:CE|master_ch3_out~5408
--operation mode is normal

B1L612 = B1_master_ch3_out[9] & (B1_slave_ch3_out[9] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch3_out[9] & B1_slave_ch3_out[9] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch3_out[8] is CODEC_engine:CE|master_ch3_out[8]
--operation mode is normal

B1_master_ch3_out[8]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L712 # !B1_nBick24_3Halfs & B1_master_ch3_out[7]) # !B1L003 & B1L712;
B1_master_ch3_out[8] = DFFE(B1_master_ch3_out[8]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_out[8] is CODEC_engine:CE|slave_ch2_out[8]
--operation mode is normal

B1_slave_ch2_out[8]_lut_out = K1L63 & (M1L6 & A1L141 # !M1L6 & B1_slave_ch2_out[8]) # !K1L63 & B1_slave_ch2_out[8];
B1_slave_ch2_out[8] = DFFE(B1_slave_ch2_out[8]_lut_out, LB_CLK, , , );


--B1L441 is CODEC_engine:CE|master_ch2_out~5421
--operation mode is normal

B1L441 = B1_master_ch2_out[8] & (B1_slave_ch2_out[8] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch2_out[8] & B1_slave_ch2_out[8] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch2_out[7] is CODEC_engine:CE|master_ch2_out[7]
--operation mode is normal

B1_master_ch2_out[7]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L541 # !B1_nBick24_3Halfs & B1_master_ch2_out[6]) # !B1L303 & B1L541;
B1_master_ch2_out[7] = DFFE(B1_master_ch2_out[7]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch1_out[8] is CODEC_engine:CE|slave_ch1_out[8]
--operation mode is normal

B1_slave_ch1_out[8]_lut_out = M1L6 & (K1L63 & B1_slave_ch1_out[8] # !K1L63 & A1L141) # !M1L6 & B1_slave_ch1_out[8];
B1_slave_ch1_out[8] = DFFE(B1_slave_ch1_out[8]_lut_out, LB_CLK, , , );


--B1L17 is CODEC_engine:CE|master_ch1_out~5421
--operation mode is normal

B1L17 = B1_master_ch1_out[8] & (B1_slave_ch1_out[8] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch1_out[8] & B1_slave_ch1_out[8] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch1_out[7] is CODEC_engine:CE|master_ch1_out[7]
--operation mode is normal

B1_master_ch1_out[7]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L27 # !B1_nBick24_3Halfs & B1_master_ch1_out[6]) # !B1L003 & B1L27;
B1_master_ch1_out[7] = DFFE(B1_master_ch1_out[7]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch4_out[8] is CODEC_engine:CE|slave_ch4_out[8]
--operation mode is normal

B1_slave_ch4_out[8]_lut_out = K1L05Q & (K1L74Q & B1_slave_ch4_out[8] # !K1L74Q & A1L141) # !K1L05Q & B1_slave_ch4_out[8];
B1_slave_ch4_out[8] = DFFE(B1_slave_ch4_out[8]_lut_out, LB_CLK, , , );


--B1L092 is CODEC_engine:CE|master_ch4_out~5410
--operation mode is normal

B1L092 = B1_master_ch4_out[8] & (B1_slave_ch4_out[8] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch4_out[8] & B1_slave_ch4_out[8] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch4_out[7] is CODEC_engine:CE|master_ch4_out[7]
--operation mode is normal

B1_master_ch4_out[7]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L192 # !B1_nBick24_3Halfs & B1_master_ch4_out[6]) # !B1L303 & B1L192;
B1_master_ch4_out[7] = DFFE(B1_master_ch4_out[7]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch3_out[8] is CODEC_engine:CE|slave_ch3_out[8]
--operation mode is normal

B1_slave_ch3_out[8]_lut_out = B1_slave_ch3_out[8] & (A1L141 # M1_nOUTPUT_ENABLE[6]) # !B1_slave_ch3_out[8] & A1L141 & !M1_nOUTPUT_ENABLE[6];
B1_slave_ch3_out[8] = DFFE(B1_slave_ch3_out[8]_lut_out, LB_CLK, , , );


--B1L712 is CODEC_engine:CE|master_ch3_out~5410
--operation mode is normal

B1L712 = B1_master_ch3_out[8] & (B1_slave_ch3_out[8] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch3_out[8] & B1_slave_ch3_out[8] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch3_out[7] is CODEC_engine:CE|master_ch3_out[7]
--operation mode is normal

B1_master_ch3_out[7]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L812 # !B1_nBick24_3Halfs & B1_master_ch3_out[6]) # !B1L003 & B1L812;
B1_master_ch3_out[7] = DFFE(B1_master_ch3_out[7]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_out[7] is CODEC_engine:CE|slave_ch2_out[7]
--operation mode is normal

B1_slave_ch2_out[7]_lut_out = K1L63 & (M1L6 & A1L231 # !M1L6 & B1_slave_ch2_out[7]) # !K1L63 & B1_slave_ch2_out[7];
B1_slave_ch2_out[7] = DFFE(B1_slave_ch2_out[7]_lut_out, LB_CLK, , , );


--B1L541 is CODEC_engine:CE|master_ch2_out~5423
--operation mode is normal

B1L541 = B1_master_ch2_out[7] & (B1_slave_ch2_out[7] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch2_out[7] & B1_slave_ch2_out[7] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch2_out[6] is CODEC_engine:CE|master_ch2_out[6]
--operation mode is normal

B1_master_ch2_out[6]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L641 # !B1_nBick24_3Halfs & B1_master_ch2_out[5]) # !B1L303 & B1L641;
B1_master_ch2_out[6] = DFFE(B1_master_ch2_out[6]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch1_out[7] is CODEC_engine:CE|slave_ch1_out[7]
--operation mode is normal

B1_slave_ch1_out[7]_lut_out = M1L6 & (K1L63 & B1_slave_ch1_out[7] # !K1L63 & A1L231) # !M1L6 & B1_slave_ch1_out[7];
B1_slave_ch1_out[7] = DFFE(B1_slave_ch1_out[7]_lut_out, LB_CLK, , , );


--B1L27 is CODEC_engine:CE|master_ch1_out~5423
--operation mode is normal

B1L27 = B1_master_ch1_out[7] & (B1_slave_ch1_out[7] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch1_out[7] & B1_slave_ch1_out[7] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch1_out[6] is CODEC_engine:CE|master_ch1_out[6]
--operation mode is normal

B1_master_ch1_out[6]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L37 # !B1_nBick24_3Halfs & B1_master_ch1_out[5]) # !B1L003 & B1L37;
B1_master_ch1_out[6] = DFFE(B1_master_ch1_out[6]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch4_out[7] is CODEC_engine:CE|slave_ch4_out[7]
--operation mode is normal

B1_slave_ch4_out[7]_lut_out = K1L05Q & (K1L74Q & B1_slave_ch4_out[7] # !K1L74Q & A1L231) # !K1L05Q & B1_slave_ch4_out[7];
B1_slave_ch4_out[7] = DFFE(B1_slave_ch4_out[7]_lut_out, LB_CLK, , , );


--B1L192 is CODEC_engine:CE|master_ch4_out~5412
--operation mode is normal

B1L192 = B1_master_ch4_out[7] & (B1_slave_ch4_out[7] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch4_out[7] & B1_slave_ch4_out[7] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch4_out[6] is CODEC_engine:CE|master_ch4_out[6]
--operation mode is normal

B1_master_ch4_out[6]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L292 # !B1_nBick24_3Halfs & B1_master_ch4_out[5]) # !B1L303 & B1L292;
B1_master_ch4_out[6] = DFFE(B1_master_ch4_out[6]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch3_out[7] is CODEC_engine:CE|slave_ch3_out[7]
--operation mode is normal

B1_slave_ch3_out[7]_lut_out = B1_slave_ch3_out[7] & (A1L231 # M1_nOUTPUT_ENABLE[6]) # !B1_slave_ch3_out[7] & A1L231 & !M1_nOUTPUT_ENABLE[6];
B1_slave_ch3_out[7] = DFFE(B1_slave_ch3_out[7]_lut_out, LB_CLK, , , );


--B1L812 is CODEC_engine:CE|master_ch3_out~5412
--operation mode is normal

B1L812 = B1_master_ch3_out[7] & (B1_slave_ch3_out[7] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch3_out[7] & B1_slave_ch3_out[7] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch3_out[6] is CODEC_engine:CE|master_ch3_out[6]
--operation mode is normal

B1_master_ch3_out[6]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L912 # !B1_nBick24_3Halfs & B1_master_ch3_out[5]) # !B1L003 & B1L912;
B1_master_ch3_out[6] = DFFE(B1_master_ch3_out[6]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_out[6] is CODEC_engine:CE|slave_ch2_out[6]
--operation mode is normal

B1_slave_ch2_out[6]_lut_out = K1L63 & (M1L6 & A1L221 # !M1L6 & B1_slave_ch2_out[6]) # !K1L63 & B1_slave_ch2_out[6];
B1_slave_ch2_out[6] = DFFE(B1_slave_ch2_out[6]_lut_out, LB_CLK, , , );


--B1L641 is CODEC_engine:CE|master_ch2_out~5425
--operation mode is normal

B1L641 = B1_master_ch2_out[6] & (B1_slave_ch2_out[6] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch2_out[6] & B1_slave_ch2_out[6] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch2_out[5] is CODEC_engine:CE|master_ch2_out[5]
--operation mode is normal

B1_master_ch2_out[5]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L741 # !B1_nBick24_3Halfs & B1_master_ch2_out[4]) # !B1L303 & B1L741;
B1_master_ch2_out[5] = DFFE(B1_master_ch2_out[5]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch1_out[6] is CODEC_engine:CE|slave_ch1_out[6]
--operation mode is normal

B1_slave_ch1_out[6]_lut_out = M1L6 & (K1L63 & B1_slave_ch1_out[6] # !K1L63 & A1L221) # !M1L6 & B1_slave_ch1_out[6];
B1_slave_ch1_out[6] = DFFE(B1_slave_ch1_out[6]_lut_out, LB_CLK, , , );


--B1L37 is CODEC_engine:CE|master_ch1_out~5425
--operation mode is normal

B1L37 = B1_master_ch1_out[6] & (B1_slave_ch1_out[6] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch1_out[6] & B1_slave_ch1_out[6] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch1_out[5] is CODEC_engine:CE|master_ch1_out[5]
--operation mode is normal

B1_master_ch1_out[5]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L47 # !B1_nBick24_3Halfs & B1_master_ch1_out[4]) # !B1L003 & B1L47;
B1_master_ch1_out[5] = DFFE(B1_master_ch1_out[5]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch4_out[6] is CODEC_engine:CE|slave_ch4_out[6]
--operation mode is normal

B1_slave_ch4_out[6]_lut_out = K1L05Q & (K1L74Q & B1_slave_ch4_out[6] # !K1L74Q & A1L221) # !K1L05Q & B1_slave_ch4_out[6];
B1_slave_ch4_out[6] = DFFE(B1_slave_ch4_out[6]_lut_out, LB_CLK, , , );


--B1L292 is CODEC_engine:CE|master_ch4_out~5414
--operation mode is normal

B1L292 = B1_master_ch4_out[6] & (B1_slave_ch4_out[6] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch4_out[6] & B1_slave_ch4_out[6] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch4_out[5] is CODEC_engine:CE|master_ch4_out[5]
--operation mode is normal

B1_master_ch4_out[5]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L392 # !B1_nBick24_3Halfs & B1_master_ch4_out[4]) # !B1L303 & B1L392;
B1_master_ch4_out[5] = DFFE(B1_master_ch4_out[5]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch3_out[6] is CODEC_engine:CE|slave_ch3_out[6]
--operation mode is normal

B1_slave_ch3_out[6]_lut_out = B1_slave_ch3_out[6] & (A1L221 # M1_nOUTPUT_ENABLE[6]) # !B1_slave_ch3_out[6] & A1L221 & !M1_nOUTPUT_ENABLE[6];
B1_slave_ch3_out[6] = DFFE(B1_slave_ch3_out[6]_lut_out, LB_CLK, , , );


--B1L912 is CODEC_engine:CE|master_ch3_out~5414
--operation mode is normal

B1L912 = B1_master_ch3_out[6] & (B1_slave_ch3_out[6] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch3_out[6] & B1_slave_ch3_out[6] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch3_out[5] is CODEC_engine:CE|master_ch3_out[5]
--operation mode is normal

B1_master_ch3_out[5]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L022 # !B1_nBick24_3Halfs & B1_master_ch3_out[4]) # !B1L003 & B1L022;
B1_master_ch3_out[5] = DFFE(B1_master_ch3_out[5]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_out[5] is CODEC_engine:CE|slave_ch2_out[5]
--operation mode is normal

B1_slave_ch2_out[5]_lut_out = K1L63 & (M1L6 & A1L111 # !M1L6 & B1_slave_ch2_out[5]) # !K1L63 & B1_slave_ch2_out[5];
B1_slave_ch2_out[5] = DFFE(B1_slave_ch2_out[5]_lut_out, LB_CLK, , , );


--B1L741 is CODEC_engine:CE|master_ch2_out~5427
--operation mode is normal

B1L741 = B1_master_ch2_out[5] & (B1_slave_ch2_out[5] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch2_out[5] & B1_slave_ch2_out[5] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch2_out[4] is CODEC_engine:CE|master_ch2_out[4]
--operation mode is normal

B1_master_ch2_out[4]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L841 # !B1_nBick24_3Halfs & B1_master_ch2_out[3]) # !B1L303 & B1L841;
B1_master_ch2_out[4] = DFFE(B1_master_ch2_out[4]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch1_out[5] is CODEC_engine:CE|slave_ch1_out[5]
--operation mode is normal

B1_slave_ch1_out[5]_lut_out = M1L6 & (K1L63 & B1_slave_ch1_out[5] # !K1L63 & A1L111) # !M1L6 & B1_slave_ch1_out[5];
B1_slave_ch1_out[5] = DFFE(B1_slave_ch1_out[5]_lut_out, LB_CLK, , , );


--B1L47 is CODEC_engine:CE|master_ch1_out~5427
--operation mode is normal

B1L47 = B1_master_ch1_out[5] & (B1_slave_ch1_out[5] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch1_out[5] & B1_slave_ch1_out[5] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch1_out[4] is CODEC_engine:CE|master_ch1_out[4]
--operation mode is normal

B1_master_ch1_out[4]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L57 # !B1_nBick24_3Halfs & B1_master_ch1_out[3]) # !B1L003 & B1L57;
B1_master_ch1_out[4] = DFFE(B1_master_ch1_out[4]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch4_out[5] is CODEC_engine:CE|slave_ch4_out[5]
--operation mode is normal

B1_slave_ch4_out[5]_lut_out = K1L05Q & (K1L74Q & B1_slave_ch4_out[5] # !K1L74Q & A1L111) # !K1L05Q & B1_slave_ch4_out[5];
B1_slave_ch4_out[5] = DFFE(B1_slave_ch4_out[5]_lut_out, LB_CLK, , , );


--B1L392 is CODEC_engine:CE|master_ch4_out~5416
--operation mode is normal

B1L392 = B1_master_ch4_out[5] & (B1_slave_ch4_out[5] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch4_out[5] & B1_slave_ch4_out[5] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch4_out[4] is CODEC_engine:CE|master_ch4_out[4]
--operation mode is normal

B1_master_ch4_out[4]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L492 # !B1_nBick24_3Halfs & B1_master_ch4_out[3]) # !B1L303 & B1L492;
B1_master_ch4_out[4] = DFFE(B1_master_ch4_out[4]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch3_out[5] is CODEC_engine:CE|slave_ch3_out[5]
--operation mode is normal

B1_slave_ch3_out[5]_lut_out = B1_slave_ch3_out[5] & (A1L111 # M1_nOUTPUT_ENABLE[6]) # !B1_slave_ch3_out[5] & A1L111 & !M1_nOUTPUT_ENABLE[6];
B1_slave_ch3_out[5] = DFFE(B1_slave_ch3_out[5]_lut_out, LB_CLK, , , );


--B1L022 is CODEC_engine:CE|master_ch3_out~5416
--operation mode is normal

B1L022 = B1_master_ch3_out[5] & (B1_slave_ch3_out[5] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch3_out[5] & B1_slave_ch3_out[5] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch3_out[4] is CODEC_engine:CE|master_ch3_out[4]
--operation mode is normal

B1_master_ch3_out[4]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L122 # !B1_nBick24_3Halfs & B1_master_ch3_out[3]) # !B1L003 & B1L122;
B1_master_ch3_out[4] = DFFE(B1_master_ch3_out[4]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_out[4] is CODEC_engine:CE|slave_ch2_out[4]
--operation mode is normal

B1_slave_ch2_out[4]_lut_out = K1L63 & (M1L6 & A1L001 # !M1L6 & B1_slave_ch2_out[4]) # !K1L63 & B1_slave_ch2_out[4];
B1_slave_ch2_out[4] = DFFE(B1_slave_ch2_out[4]_lut_out, LB_CLK, , , );


--B1L841 is CODEC_engine:CE|master_ch2_out~5429
--operation mode is normal

B1L841 = B1_master_ch2_out[4] & (B1_slave_ch2_out[4] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch2_out[4] & B1_slave_ch2_out[4] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch2_out[3] is CODEC_engine:CE|master_ch2_out[3]
--operation mode is normal

B1_master_ch2_out[3]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L941 # !B1_nBick24_3Halfs & B1_master_ch2_out[2]) # !B1L303 & B1L941;
B1_master_ch2_out[3] = DFFE(B1_master_ch2_out[3]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch1_out[4] is CODEC_engine:CE|slave_ch1_out[4]
--operation mode is normal

B1_slave_ch1_out[4]_lut_out = M1L6 & (K1L63 & B1_slave_ch1_out[4] # !K1L63 & A1L001) # !M1L6 & B1_slave_ch1_out[4];
B1_slave_ch1_out[4] = DFFE(B1_slave_ch1_out[4]_lut_out, LB_CLK, , , );


--B1L57 is CODEC_engine:CE|master_ch1_out~5429
--operation mode is normal

B1L57 = B1_master_ch1_out[4] & (B1_slave_ch1_out[4] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch1_out[4] & B1_slave_ch1_out[4] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch1_out[3] is CODEC_engine:CE|master_ch1_out[3]
--operation mode is normal

B1_master_ch1_out[3]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L67 # !B1_nBick24_3Halfs & B1_master_ch1_out[2]) # !B1L003 & B1L67;
B1_master_ch1_out[3] = DFFE(B1_master_ch1_out[3]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch4_out[4] is CODEC_engine:CE|slave_ch4_out[4]
--operation mode is normal

B1_slave_ch4_out[4]_lut_out = K1L05Q & (K1L74Q & B1_slave_ch4_out[4] # !K1L74Q & A1L001) # !K1L05Q & B1_slave_ch4_out[4];
B1_slave_ch4_out[4] = DFFE(B1_slave_ch4_out[4]_lut_out, LB_CLK, , , );


--B1L492 is CODEC_engine:CE|master_ch4_out~5418
--operation mode is normal

B1L492 = B1_master_ch4_out[4] & (B1_slave_ch4_out[4] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch4_out[4] & B1_slave_ch4_out[4] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch4_out[3] is CODEC_engine:CE|master_ch4_out[3]
--operation mode is normal

B1_master_ch4_out[3]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L592 # !B1_nBick24_3Halfs & B1_master_ch4_out[2]) # !B1L303 & B1L592;
B1_master_ch4_out[3] = DFFE(B1_master_ch4_out[3]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch3_out[4] is CODEC_engine:CE|slave_ch3_out[4]
--operation mode is normal

B1_slave_ch3_out[4]_lut_out = B1_slave_ch3_out[4] & (A1L001 # M1_nOUTPUT_ENABLE[6]) # !B1_slave_ch3_out[4] & A1L001 & !M1_nOUTPUT_ENABLE[6];
B1_slave_ch3_out[4] = DFFE(B1_slave_ch3_out[4]_lut_out, LB_CLK, , , );


--B1L122 is CODEC_engine:CE|master_ch3_out~5418
--operation mode is normal

B1L122 = B1_master_ch3_out[4] & (B1_slave_ch3_out[4] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch3_out[4] & B1_slave_ch3_out[4] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch3_out[3] is CODEC_engine:CE|master_ch3_out[3]
--operation mode is normal

B1_master_ch3_out[3]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L222 # !B1_nBick24_3Halfs & B1_master_ch3_out[2]) # !B1L003 & B1L222;
B1_master_ch3_out[3] = DFFE(B1_master_ch3_out[3]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_out[3] is CODEC_engine:CE|slave_ch2_out[3]
--operation mode is normal

B1_slave_ch2_out[3]_lut_out = K1L63 & (M1L6 & A1L98 # !M1L6 & B1_slave_ch2_out[3]) # !K1L63 & B1_slave_ch2_out[3];
B1_slave_ch2_out[3] = DFFE(B1_slave_ch2_out[3]_lut_out, LB_CLK, , , );


--B1L941 is CODEC_engine:CE|master_ch2_out~5431
--operation mode is normal

B1L941 = B1_master_ch2_out[3] & (B1_slave_ch2_out[3] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch2_out[3] & B1_slave_ch2_out[3] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch2_out[2] is CODEC_engine:CE|master_ch2_out[2]
--operation mode is normal

B1_master_ch2_out[2]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L051 # !B1_nBick24_3Halfs & B1_master_ch2_out[1]) # !B1L303 & B1L051;
B1_master_ch2_out[2] = DFFE(B1_master_ch2_out[2]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch1_out[3] is CODEC_engine:CE|slave_ch1_out[3]
--operation mode is normal

B1_slave_ch1_out[3]_lut_out = M1L6 & (K1L63 & B1_slave_ch1_out[3] # !K1L63 & A1L98) # !M1L6 & B1_slave_ch1_out[3];
B1_slave_ch1_out[3] = DFFE(B1_slave_ch1_out[3]_lut_out, LB_CLK, , , );


--B1L67 is CODEC_engine:CE|master_ch1_out~5431
--operation mode is normal

B1L67 = B1_master_ch1_out[3] & (B1_slave_ch1_out[3] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch1_out[3] & B1_slave_ch1_out[3] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch1_out[2] is CODEC_engine:CE|master_ch1_out[2]
--operation mode is normal

B1_master_ch1_out[2]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L77 # !B1_nBick24_3Halfs & B1_master_ch1_out[1]) # !B1L003 & B1L77;
B1_master_ch1_out[2] = DFFE(B1_master_ch1_out[2]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch4_out[3] is CODEC_engine:CE|slave_ch4_out[3]
--operation mode is normal

B1_slave_ch4_out[3]_lut_out = K1L05Q & (K1L74Q & B1_slave_ch4_out[3] # !K1L74Q & A1L98) # !K1L05Q & B1_slave_ch4_out[3];
B1_slave_ch4_out[3] = DFFE(B1_slave_ch4_out[3]_lut_out, LB_CLK, , , );


--B1L592 is CODEC_engine:CE|master_ch4_out~5420
--operation mode is normal

B1L592 = B1_master_ch4_out[3] & (B1_slave_ch4_out[3] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch4_out[3] & B1_slave_ch4_out[3] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch4_out[2] is CODEC_engine:CE|master_ch4_out[2]
--operation mode is normal

B1_master_ch4_out[2]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L692 # !B1_nBick24_3Halfs & B1_master_ch4_out[1]) # !B1L303 & B1L692;
B1_master_ch4_out[2] = DFFE(B1_master_ch4_out[2]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch3_out[3] is CODEC_engine:CE|slave_ch3_out[3]
--operation mode is normal

B1_slave_ch3_out[3]_lut_out = B1_slave_ch3_out[3] & (A1L98 # M1_nOUTPUT_ENABLE[6]) # !B1_slave_ch3_out[3] & A1L98 & !M1_nOUTPUT_ENABLE[6];
B1_slave_ch3_out[3] = DFFE(B1_slave_ch3_out[3]_lut_out, LB_CLK, , , );


--B1L222 is CODEC_engine:CE|master_ch3_out~5420
--operation mode is normal

B1L222 = B1_master_ch3_out[3] & (B1_slave_ch3_out[3] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch3_out[3] & B1_slave_ch3_out[3] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch3_out[2] is CODEC_engine:CE|master_ch3_out[2]
--operation mode is normal

B1_master_ch3_out[2]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L322 # !B1_nBick24_3Halfs & B1_master_ch3_out[1]) # !B1L003 & B1L322;
B1_master_ch3_out[2] = DFFE(B1_master_ch3_out[2]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_out[2] is CODEC_engine:CE|slave_ch2_out[2]
--operation mode is normal

B1_slave_ch2_out[2]_lut_out = K1L63 & (M1L6 & A1L87 # !M1L6 & B1_slave_ch2_out[2]) # !K1L63 & B1_slave_ch2_out[2];
B1_slave_ch2_out[2] = DFFE(B1_slave_ch2_out[2]_lut_out, LB_CLK, , , );


--B1L051 is CODEC_engine:CE|master_ch2_out~5433
--operation mode is normal

B1L051 = B1_master_ch2_out[2] & (B1_slave_ch2_out[2] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch2_out[2] & B1_slave_ch2_out[2] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch2_out[1] is CODEC_engine:CE|master_ch2_out[1]
--operation mode is normal

B1_master_ch2_out[1]_lut_out = B1L303 & (B1_nBick24_3Halfs & B1L151 # !B1_nBick24_3Halfs & B1_master_ch2_out[0]) # !B1L303 & B1L151;
B1_master_ch2_out[1] = DFFE(B1_master_ch2_out[1]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch1_out[2] is CODEC_engine:CE|slave_ch1_out[2]
--operation mode is normal

B1_slave_ch1_out[2]_lut_out = M1L6 & (K1L63 & B1_slave_ch1_out[2] # !K1L63 & A1L87) # !M1L6 & B1_slave_ch1_out[2];
B1_slave_ch1_out[2] = DFFE(B1_slave_ch1_out[2]_lut_out, LB_CLK, , , );


--B1L77 is CODEC_engine:CE|master_ch1_out~5433
--operation mode is normal

B1L77 = B1_master_ch1_out[2] & (B1_slave_ch1_out[2] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch1_out[2] & B1_slave_ch1_out[2] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch1_out[1] is CODEC_engine:CE|master_ch1_out[1]
--operation mode is normal

B1_master_ch1_out[1]_lut_out = B1L003 & (B1_nBick24_3Halfs & B1L87 # !B1_nBick24_3Halfs & B1_master_ch1_out[0]) # !B1L003 & B1L87;
B1_master_ch1_out[1] = DFFE(B1_master_ch1_out[1]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch4_out[2] is CODEC_engine:CE|slave_ch4_out[2]
--operation mode is normal

B1_slave_ch4_out[2]_lut_out = K1L05Q & (K1L74Q & B1_slave_ch4_out[2] # !K1L74Q & A1L87) # !K1L05Q & B1_slave_ch4_out[2];
B1_slave_ch4_out[2] = DFFE(B1_slave_ch4_out[2]_lut_out, LB_CLK, , , );


--B1L692 is CODEC_engine:CE|master_ch4_out~5422
--operation mode is normal

B1L692 = B1_master_ch4_out[2] & (B1_slave_ch4_out[2] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch4_out[2] & B1_slave_ch4_out[2] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch4_out[1] is CODEC_engine:CE|master_ch4_out[1]
--operation mode is normal

B1_master_ch4_out[1]_lut_out = B1L792 # B1_master_ch4_out[0] & B1L303 & !B1_nBick24_3Halfs;
B1_master_ch4_out[1] = DFFE(B1_master_ch4_out[1]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch3_out[2] is CODEC_engine:CE|slave_ch3_out[2]
--operation mode is normal

B1_slave_ch3_out[2]_lut_out = B1_slave_ch3_out[2] & (A1L87 # M1_nOUTPUT_ENABLE[6]) # !B1_slave_ch3_out[2] & A1L87 & !M1_nOUTPUT_ENABLE[6];
B1_slave_ch3_out[2] = DFFE(B1_slave_ch3_out[2]_lut_out, LB_CLK, , , );


--B1L322 is CODEC_engine:CE|master_ch3_out~5422
--operation mode is normal

B1L322 = B1_master_ch3_out[2] & (B1_slave_ch3_out[2] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch3_out[2] & B1_slave_ch3_out[2] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch3_out[1] is CODEC_engine:CE|master_ch3_out[1]
--operation mode is normal

B1_master_ch3_out[1]_lut_out = B1L422 # B1_master_ch3_out[0] & B1L003 & !B1_nBick24_3Halfs;
B1_master_ch3_out[1] = DFFE(B1_master_ch3_out[1]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_out[1] is CODEC_engine:CE|slave_ch2_out[1]
--operation mode is normal

B1_slave_ch2_out[1]_lut_out = K1L63 & (M1L6 & A1L76 # !M1L6 & B1_slave_ch2_out[1]) # !K1L63 & B1_slave_ch2_out[1];
B1_slave_ch2_out[1] = DFFE(B1_slave_ch2_out[1]_lut_out, LB_CLK, , , );


--B1L151 is CODEC_engine:CE|master_ch2_out~5435
--operation mode is normal

B1L151 = B1_master_ch2_out[1] & (B1_slave_ch2_out[1] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch2_out[1] & B1_slave_ch2_out[1] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch2_out[0] is CODEC_engine:CE|master_ch2_out[0]
--operation mode is normal

B1_master_ch2_out[0]_lut_out = L1L3 & (B1_nTransferWindow_ch24_out & B1_slave_ch2_out[0] # !B1_nTransferWindow_ch24_out & B1_master_ch2_out[0]) # !L1L3 & B1_master_ch2_out[0];
B1_master_ch2_out[0] = DFFE(B1_master_ch2_out[0]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch1_out[1] is CODEC_engine:CE|slave_ch1_out[1]
--operation mode is normal

B1_slave_ch1_out[1]_lut_out = M1L6 & (K1L63 & B1_slave_ch1_out[1] # !K1L63 & A1L76) # !M1L6 & B1_slave_ch1_out[1];
B1_slave_ch1_out[1] = DFFE(B1_slave_ch1_out[1]_lut_out, LB_CLK, , , );


--B1L87 is CODEC_engine:CE|master_ch1_out~5435
--operation mode is normal

B1L87 = B1_master_ch1_out[1] & (B1_slave_ch1_out[1] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch1_out[1] & B1_slave_ch1_out[1] & (L1_DFF_2 $ B1_LRS_counter[1]);


--B1_master_ch1_out[0] is CODEC_engine:CE|master_ch1_out[0]
--operation mode is normal

B1_master_ch1_out[0]_lut_out = L1L3 & (B1_nTransferWindow_ch13_out & B1_slave_ch1_out[0] # !B1_nTransferWindow_ch13_out & B1_master_ch1_out[0]) # !L1L3 & B1_master_ch1_out[0];
B1_master_ch1_out[0] = DFFE(B1_master_ch1_out[0]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_master_ch4_out[0] is CODEC_engine:CE|master_ch4_out[0]
--operation mode is normal

B1_master_ch4_out[0]_lut_out = L1L3 & (B1_nTransferWindow_ch24_out & B1_slave_ch4_out[0] # !B1_nTransferWindow_ch24_out & B1_master_ch4_out[0]) # !L1L3 & B1_master_ch4_out[0];
B1_master_ch4_out[0] = DFFE(B1_master_ch4_out[0]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_master_ch3_out[0] is CODEC_engine:CE|master_ch3_out[0]
--operation mode is normal

B1_master_ch3_out[0]_lut_out = L1L3 & (B1_nTransferWindow_ch13_out & B1_slave_ch3_out[0] # !B1_nTransferWindow_ch13_out & B1_master_ch3_out[0]) # !L1L3 & B1_master_ch3_out[0];
B1_master_ch3_out[0] = DFFE(B1_master_ch3_out[0]_lut_out, !C1_CG_generator_bick[1], , , );


--B1_slave_ch2_out[0] is CODEC_engine:CE|slave_ch2_out[0]
--operation mode is normal

B1_slave_ch2_out[0]_lut_out = K1L63 & (M1L6 & A1L65 # !M1L6 & B1_slave_ch2_out[0]) # !K1L63 & B1_slave_ch2_out[0];
B1_slave_ch2_out[0] = DFFE(B1_slave_ch2_out[0]_lut_out, LB_CLK, , , );


--B1_nTransferWindow_ch24_out is CODEC_engine:CE|nTransferWindow_ch24_out
--operation mode is normal

B1_nTransferWindow_ch24_out = B1_nBick24_2Halfs # B1_nBick24_3Halfs # !C1_CG_generator_sampleRate[6];

--B1L503 is CODEC_engine:CE|nTransferWindow_ch24_out~10
--operation mode is normal

B1L503 = B1_nBick24_2Halfs # B1_nBick24_3Halfs # !C1_CG_generator_sampleRate[6];


--B1_slave_ch1_out[0] is CODEC_engine:CE|slave_ch1_out[0]
--operation mode is normal

B1_slave_ch1_out[0]_lut_out = M1L6 & (K1L63 & B1_slave_ch1_out[0] # !K1L63 & A1L65) # !M1L6 & B1_slave_ch1_out[0];
B1_slave_ch1_out[0] = DFFE(B1_slave_ch1_out[0]_lut_out, LB_CLK, , , );


--B1_nTransferWindow_ch13_out is CODEC_engine:CE|nTransferWindow_ch13_out
--operation mode is normal

B1_nTransferWindow_ch13_out = B1_nBick24_2Halfs # B1_nBick24_3Halfs # C1_CG_generator_sampleRate[6];

--B1L203 is CODEC_engine:CE|nTransferWindow_ch13_out~10
--operation mode is normal

B1L203 = B1_nBick24_2Halfs # B1_nBick24_3Halfs # C1_CG_generator_sampleRate[6];


--B1_slave_ch4_out[0] is CODEC_engine:CE|slave_ch4_out[0]
--operation mode is normal

B1_slave_ch4_out[0]_lut_out = K1L05Q & (K1L74Q & B1_slave_ch4_out[0] # !K1L74Q & A1L65) # !K1L05Q & B1_slave_ch4_out[0];
B1_slave_ch4_out[0] = DFFE(B1_slave_ch4_out[0]_lut_out, LB_CLK, , , );


--B1_slave_ch3_out[0] is CODEC_engine:CE|slave_ch3_out[0]
--operation mode is normal

B1_slave_ch3_out[0]_lut_out = B1_slave_ch3_out[0] & (A1L65 # M1_nOUTPUT_ENABLE[6]) # !B1_slave_ch3_out[0] & A1L65 & !M1_nOUTPUT_ENABLE[6];
B1_slave_ch3_out[0] = DFFE(B1_slave_ch3_out[0]_lut_out, LB_CLK, , , );


--B1_slave_ch4_out[1] is CODEC_engine:CE|slave_ch4_out[1]
--operation mode is normal

B1_slave_ch4_out[1]_lut_out = K1L05Q & (K1L74Q & B1_slave_ch4_out[1] # !K1L74Q & A1L76) # !K1L05Q & B1_slave_ch4_out[1];
B1_slave_ch4_out[1] = DFFE(B1_slave_ch4_out[1]_lut_out, LB_CLK, , , );


--B1L792 is CODEC_engine:CE|master_ch4_out~5429
--operation mode is normal

B1L792 = (B1_master_ch4_out[1] & (B1_slave_ch4_out[1] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch4_out[1] & B1_slave_ch4_out[1] & (L1_DFF_2 $ B1_LRS_counter[1])) & CASCADE(B1L503);


--B1_slave_ch3_out[1] is CODEC_engine:CE|slave_ch3_out[1]
--operation mode is normal

B1_slave_ch3_out[1]_lut_out = B1_slave_ch3_out[1] & (A1L76 # M1_nOUTPUT_ENABLE[6]) # !B1_slave_ch3_out[1] & A1L76 & !M1_nOUTPUT_ENABLE[6];
B1_slave_ch3_out[1] = DFFE(B1_slave_ch3_out[1]_lut_out, LB_CLK, , , );


--B1L422 is CODEC_engine:CE|master_ch3_out~5429
--operation mode is normal

B1L422 = (B1_master_ch3_out[1] & (B1_slave_ch3_out[1] # L1_DFF_2 $ !B1_LRS_counter[1]) # !B1_master_ch3_out[1] & B1_slave_ch3_out[1] & (L1_DFF_2 $ B1_LRS_counter[1])) & CASCADE(B1L203);


--A1L891 is LB_DATA[15]~3348
--operation mode is normal

A1L891 = nLB_RD # nCS_FPGA # A1L04 # A1L63;


--A1L082 is nMemory_readEnable~2
--operation mode is normal

A1L082 = !nMemory_readEnable;


--CLOCK_UART is CLOCK_UART
--operation mode is input

CLOCK_UART = INPUT();


--CLOCK_SYNC_IN is CLOCK_SYNC_IN
--operation mode is input

CLOCK_SYNC_IN = INPUT();


--CLOCK_DAUGHTER_CARD is CLOCK_DAUGHTER_CARD
--operation mode is input

CLOCK_DAUGHTER_CARD = INPUT();


--CLOCK_PLL_A is CLOCK_PLL_A
--operation mode is input

CLOCK_PLL_A = INPUT();


--CRYSTAL_OSCILATOR_IN is CRYSTAL_OSCILATOR_IN
--operation mode is input

CRYSTAL_OSCILATOR_IN = INPUT();


--LB_HOLDA is LB_HOLDA
--operation mode is input

LB_HOLDA = INPUT();


--DC_nFINISHED_TRANSFER is DC_nFINISHED_TRANSFER
--operation mode is input

DC_nFINISHED_TRANSFER = INPUT();


--LB_CLK is LB_CLK
--operation mode is input

LB_CLK = INPUT();


--nCS_LM is nCS_LM
--operation mode is input

nCS_LM = INPUT();


--nLB_WR is nLB_WR
--operation mode is input

nLB_WR = INPUT();


--nLB_RESET is nLB_RESET
--operation mode is input

nLB_RESET = INPUT();


--nCS_FPGA is nCS_FPGA
--operation mode is input

nCS_FPGA = INPUT();


--nLB_RD is nLB_RD
--operation mode is input

nLB_RD = INPUT();


--nINT_DAUGHTER_CARD is nINT_DAUGHTER_CARD
--operation mode is input

nINT_DAUGHTER_CARD = INPUT();


--INT_MIDI is INT_MIDI
--operation mode is input

INT_MIDI = INPUT();


--nDC_PRSNT is nDC_PRSNT
--operation mode is input

nDC_PRSNT = INPUT();


--DC_CONF_DONE is DC_CONF_DONE
--operation mode is input

DC_CONF_DONE = INPUT();


--DC_nSTATUS is DC_nSTATUS
--operation mode is input

DC_nSTATUS = INPUT();


--CODEC2_SERIAL_DATA_IN is CODEC2_SERIAL_DATA_IN
--operation mode is input

CODEC2_SERIAL_DATA_IN = INPUT();


--CODEC1_SERIAL_DATA_IN is CODEC1_SERIAL_DATA_IN
--operation mode is input

CODEC1_SERIAL_DATA_IN = INPUT();


--nBANK_CE is nBANK_CE
--operation mode is output

nBANK_CE = OUTPUT(GND);


--nBANK_OE is nBANK_OE
--operation mode is output

nBANK_OE = OUTPUT(A1L462);


--nBANK_WE is nBANK_WE
--operation mode is output

nBANK_WE = OUTPUT(A1L862);


--LB_HOLD is LB_HOLD
--operation mode is output

LB_HOLD = OUTPUT(!K1L24);


--LB_USER0 is LB_USER0
--operation mode is output

LB_USER0 = OUTPUT(K1L24);


--LB_USER1 is LB_USER1
--operation mode is output

LB_USER1 = OUTPUT(GND);


--CLOCK_MASTER_OUT is CLOCK_MASTER_OUT
--operation mode is output

CLOCK_MASTER_OUT = OUTPUT(!C1_SRE_masterClock);


--PLL_INTERFACE_CLK is PLL_INTERFACE_CLK
--operation mode is output

PLL_INTERFACE_CLK = OUTPUT(!F1_regData[6]);


--PLL_REFERENCE_CLOCK is PLL_REFERENCE_CLOCK
--operation mode is output

PLL_REFERENCE_CLOCK = OUTPUT(CRYSTAL_OSCILATOR_IN);


--DC_DATA_BIT is DC_DATA_BIT
--operation mode is output

DC_DATA_BIT = OUTPUT(F1_regData[11]);


--DC_DATA_CLK is DC_DATA_CLK
--operation mode is output

DC_DATA_CLK = OUTPUT(F1_regData[10]);


--DC_nCONFIG is DC_nCONFIG
--operation mode is output

DC_nCONFIG = OUTPUT(!F1_regData[9]);


--DC_nSTART_TRANSFER is DC_nSTART_TRANSFER
--operation mode is output

DC_nSTART_TRANSFER = OUTPUT(!K1L93);


--CODEC_BICK is CODEC_BICK
--operation mode is output

CODEC_BICK = OUTPUT(C1_CG_generator_bick[1]);


--CODEC_CS1 is CODEC_CS1
--operation mode is output

CODEC_CS1 = OUTPUT(F1_regData[4]);


--CODEC_CS2 is CODEC_CS2
--operation mode is output

CODEC_CS2 = OUTPUT(F1_regData[3]);


--CODEC_CONTROL_CLK is CODEC_CONTROL_CLK
--operation mode is output

CODEC_CONTROL_CLK = OUTPUT(!F1_regData[1]);


--CODEC_CONTROL_DATA is CODEC_CONTROL_DATA
--operation mode is output

CODEC_CONTROL_DATA = OUTPUT(F1_regData[0]);


--CODEC_CONTROL_IF is CODEC_CONTROL_IF
--operation mode is output

CODEC_CONTROL_IF = OUTPUT(F1_regData[2]);


--CODEC_LEFT_RIGHT is CODEC_LEFT_RIGHT
--operation mode is output

CODEC_LEFT_RIGHT = OUTPUT(C1_CG_generator_sampleRate[6]);


--CODEC_MASTER_SLAVE is CODEC_MASTER_SLAVE
--operation mode is output

CODEC_MASTER_SLAVE = OUTPUT(GND);


--CODEC1_SERIAL_DATA_OUT is CODEC1_SERIAL_DATA_OUT
--operation mode is output

CODEC1_SERIAL_DATA_OUT = OUTPUT(!B1L1);


--CODEC2_SERIAL_DATA_OUT is CODEC2_SERIAL_DATA_OUT
--operation mode is output

CODEC2_SERIAL_DATA_OUT = OUTPUT(!B1L2);


--CODEC_POWER_UP is CODEC_POWER_UP
--operation mode is output

CODEC_POWER_UP = OUTPUT(F1_regData[5]);


--nINT_OUTPUT_REQUEST is nINT_OUTPUT_REQUEST
--operation mode is output

nINT_OUTPUT_REQUEST_tri_out = TRI(GND, H1L22);
nINT_OUTPUT_REQUEST = OUTPUT(nINT_OUTPUT_REQUEST_tri_out);


--GAIN_OUT is GAIN_OUT
--operation mode is output

GAIN_OUT = OUTPUT(E1_regData[0]);


--GAIN_IN_A is GAIN_IN_A
--operation mode is output

GAIN_IN_A = OUTPUT(!E1_regData[1]);


--GAIN_IN_B is GAIN_IN_B
--operation mode is output

GAIN_IN_B = OUTPUT(E1_regData[2]);


--MONITOR_1L is MONITOR_1L
--operation mode is output

MONITOR_1L = OUTPUT(E1_regData[3]);


--MONITOR_1R is MONITOR_1R
--operation mode is output

MONITOR_1R = OUTPUT(E1_regData[4]);


--MONITOR_2L is MONITOR_2L
--operation mode is output

MONITOR_2L = OUTPUT(E1_regData[5]);


--MONITOR_2R is MONITOR_2R
--operation mode is output

MONITOR_2R = OUTPUT(E1_regData[6]);


--POWER_ON_MUTE is POWER_ON_MUTE
--operation mode is output

POWER_ON_MUTE = OUTPUT(GND);


--LB_ADDRESS[16] is LB_ADDRESS[16]
--operation mode is bidir

LB_ADDRESS[16]_tri_out = TRI(K1L83, K1L1);
LB_ADDRESS[16] = BIDIR(LB_ADDRESS[16]_tri_out);


--LB_ADDRESS[15] is LB_ADDRESS[15]
--operation mode is bidir

LB_ADDRESS[15]_tri_out = TRI(K1L73, K1L1);
LB_ADDRESS[15] = BIDIR(LB_ADDRESS[15]_tri_out);


--LB_ADDRESS[14] is LB_ADDRESS[14]
--operation mode is bidir

LB_ADDRESS[14]_tri_out = TRI(K1L63, K1L1);
LB_ADDRESS[14] = BIDIR(LB_ADDRESS[14]_tri_out);


--LB_ADDRESS[13] is LB_ADDRESS[13]
--operation mode is bidir

LB_ADDRESS[13]_tri_out = TRI(K1_SCR_counter_status[11], K1L1);
LB_ADDRESS[13] = BIDIR(LB_ADDRESS[13]_tri_out);


--LB_ADDRESS[12] is LB_ADDRESS[12]
--operation mode is bidir

LB_ADDRESS[12]_tri_out = TRI(K1_SCR_counter_status[10], K1L1);
LB_ADDRESS[12] = BIDIR(LB_ADDRESS[12]_tri_out);


--LB_ADDRESS[11] is LB_ADDRESS[11]
--operation mode is bidir

LB_ADDRESS[11]_tri_out = TRI(K1_SCR_counter_status[9], K1L1);
LB_ADDRESS[11] = BIDIR(LB_ADDRESS[11]_tri_out);


--LB_ADDRESS[10] is LB_ADDRESS[10]
--operation mode is bidir

LB_ADDRESS[10]_tri_out = TRI(K1_SCR_counter_status[8], K1L1);
LB_ADDRESS[10] = BIDIR(LB_ADDRESS[10]_tri_out);


--LB_ADDRESS[9] is LB_ADDRESS[9]
--operation mode is bidir

LB_ADDRESS[9]_tri_out = TRI(K1_SCR_counter_status[7], K1L1);
LB_ADDRESS[9] = BIDIR(LB_ADDRESS[9]_tri_out);


--LB_ADDRESS[8] is LB_ADDRESS[8]
--operation mode is bidir

LB_ADDRESS[8]_tri_out = TRI(K1_SCR_counter_status[6], K1L1);
LB_ADDRESS[8] = BIDIR(LB_ADDRESS[8]_tri_out);


--LB_ADDRESS[7] is LB_ADDRESS[7]
--operation mode is bidir

LB_ADDRESS[7]_tri_out = TRI(K1_SCR_counter_status[5], K1L1);
LB_ADDRESS[7] = BIDIR(LB_ADDRESS[7]_tri_out);


--LB_ADDRESS[6] is LB_ADDRESS[6]
--operation mode is bidir

LB_ADDRESS[6]_tri_out = TRI(K1_SCR_counter_status[4], K1L1);
LB_ADDRESS[6] = BIDIR(LB_ADDRESS[6]_tri_out);


--LB_ADDRESS[5] is LB_ADDRESS[5]
--operation mode is bidir

LB_ADDRESS[5]_tri_out = TRI(K1_SCR_counter_status[3], K1L1);
LB_ADDRESS[5] = BIDIR(LB_ADDRESS[5]_tri_out);


--A1L04 is LB_ADDRESS[4]~12
--operation mode is bidir

A1L04 = LB_ADDRESS[4];

--LB_ADDRESS[4] is LB_ADDRESS[4]
--operation mode is bidir

LB_ADDRESS[4]_tri_out = TRI(K1_SCR_counter_status[2], K1L1);
LB_ADDRESS[4] = BIDIR(LB_ADDRESS[4]_tri_out);


--A1L83 is LB_ADDRESS[3]~13
--operation mode is bidir

A1L83 = LB_ADDRESS[3];

--LB_ADDRESS[3] is LB_ADDRESS[3]
--operation mode is bidir

LB_ADDRESS[3]_tri_out = TRI(K1_SCR_counter_status[1], K1L1);
LB_ADDRESS[3] = BIDIR(LB_ADDRESS[3]_tri_out);


--A1L63 is LB_ADDRESS[2]~14
--operation mode is bidir

A1L63 = LB_ADDRESS[2];

--LB_ADDRESS[2] is LB_ADDRESS[2]
--operation mode is bidir

LB_ADDRESS[2]_tri_out = TRI(K1_SCR_counter_status[0], K1L1);
LB_ADDRESS[2] = BIDIR(LB_ADDRESS[2]_tri_out);


--A1L43 is LB_ADDRESS[1]~15
--operation mode is bidir

A1L43 = LB_ADDRESS[1];

--LB_ADDRESS[1] is LB_ADDRESS[1]
--operation mode is bidir

LB_ADDRESS[1]_tri_out = TRI(GND, K1L1);
LB_ADDRESS[1] = BIDIR(LB_ADDRESS[1]_tri_out);


--LB_ADDRESS[0] is LB_ADDRESS[0]
--operation mode is bidir

LB_ADDRESS[0]_tri_out = TRI(GND, K1L1);
LB_ADDRESS[0] = BIDIR(LB_ADDRESS[0]_tri_out);


--LB_DATA[31] is LB_DATA[31]
--operation mode is bidir

LB_DATA[31]_tri_out = TRI(A1L142, nMemory_readEnable);
LB_DATA[31] = BIDIR(LB_DATA[31]_tri_out);


--LB_DATA[30] is LB_DATA[30]
--operation mode is bidir

LB_DATA[30]_tri_out = TRI(A1L142, nMemory_readEnable);
LB_DATA[30] = BIDIR(LB_DATA[30]_tri_out);


--LB_DATA[29] is LB_DATA[29]
--operation mode is bidir

LB_DATA[29]_tri_out = TRI(A1L142, nMemory_readEnable);
LB_DATA[29] = BIDIR(LB_DATA[29]_tri_out);


--LB_DATA[28] is LB_DATA[28]
--operation mode is bidir

LB_DATA[28]_tri_out = TRI(A1L142, nMemory_readEnable);
LB_DATA[28] = BIDIR(LB_DATA[28]_tri_out);


--LB_DATA[27] is LB_DATA[27]
--operation mode is bidir

LB_DATA[27]_tri_out = TRI(A1L142, nMemory_readEnable);
LB_DATA[27] = BIDIR(LB_DATA[27]_tri_out);


--LB_DATA[26] is LB_DATA[26]
--operation mode is bidir

LB_DATA[26]_tri_out = TRI(A1L142, nMemory_readEnable);
LB_DATA[26] = BIDIR(LB_DATA[26]_tri_out);


--LB_DATA[25] is LB_DATA[25]
--operation mode is bidir

LB_DATA[25]_tri_out = TRI(A1L142, nMemory_readEnable);
LB_DATA[25] = BIDIR(LB_DATA[25]_tri_out);


--LB_DATA[24] is LB_DATA[24]
--operation mode is bidir

LB_DATA[24]_tri_out = TRI(A1L142, nMemory_readEnable);
LB_DATA[24] = BIDIR(LB_DATA[24]_tri_out);


--A1L142 is LB_DATA[23]~8
--operation mode is bidir

A1L142 = LB_DATA[23];

--LB_DATA[23] is LB_DATA[23]
--operation mode is bidir

LB_DATA[23]_tri_out = TRI(A1L442, A1L242);
LB_DATA[23] = BIDIR(LB_DATA[23]_tri_out);


--A1L632 is LB_DATA[22]~9
--operation mode is bidir

A1L632 = LB_DATA[22];

--LB_DATA[22] is LB_DATA[22]
--operation mode is bidir

LB_DATA[22]_tri_out = TRI(A1L832, A1L242);
LB_DATA[22] = BIDIR(LB_DATA[22]_tri_out);


--A1L132 is LB_DATA[21]~10
--operation mode is bidir

A1L132 = LB_DATA[21];

--LB_DATA[21] is LB_DATA[21]
--operation mode is bidir

LB_DATA[21]_tri_out = TRI(A1L332, A1L242);
LB_DATA[21] = BIDIR(LB_DATA[21]_tri_out);


--A1L622 is LB_DATA[20]~11
--operation mode is bidir

A1L622 = LB_DATA[20];

--LB_DATA[20] is LB_DATA[20]
--operation mode is bidir

LB_DATA[20]_tri_out = TRI(A1L822, A1L242);
LB_DATA[20] = BIDIR(LB_DATA[20]_tri_out);


--A1L122 is LB_DATA[19]~12
--operation mode is bidir

A1L122 = LB_DATA[19];

--LB_DATA[19] is LB_DATA[19]
--operation mode is bidir

LB_DATA[19]_tri_out = TRI(A1L322, A1L242);
LB_DATA[19] = BIDIR(LB_DATA[19]_tri_out);


--A1L612 is LB_DATA[18]~13
--operation mode is bidir

A1L612 = LB_DATA[18];

--LB_DATA[18] is LB_DATA[18]
--operation mode is bidir

LB_DATA[18]_tri_out = TRI(A1L812, A1L242);
LB_DATA[18] = BIDIR(LB_DATA[18]_tri_out);


--A1L112 is LB_DATA[17]~14
--operation mode is bidir

A1L112 = LB_DATA[17];

--LB_DATA[17] is LB_DATA[17]
--operation mode is bidir

LB_DATA[17]_tri_out = TRI(A1L312, A1L242);
LB_DATA[17] = BIDIR(LB_DATA[17]_tri_out);


--A1L602 is LB_DATA[16]~15
--operation mode is bidir

A1L602 = LB_DATA[16];

--LB_DATA[16] is LB_DATA[16]
--operation mode is bidir

LB_DATA[16]_tri_out = TRI(A1L802, A1L242);
LB_DATA[16] = BIDIR(LB_DATA[16]_tri_out);


--A1L791 is LB_DATA[15]~16
--operation mode is bidir

A1L791 = LB_DATA[15];

--LB_DATA[15] is LB_DATA[15]
--operation mode is bidir

LB_DATA[15]_tri_out = TRI(A1L991, A1L002);
LB_DATA[15] = BIDIR(LB_DATA[15]_tri_out);


--A1L981 is LB_DATA[14]~17
--operation mode is bidir

A1L981 = LB_DATA[14];

--LB_DATA[14] is LB_DATA[14]
--operation mode is bidir

LB_DATA[14]_tri_out = TRI(A1L091, A1L002);
LB_DATA[14] = BIDIR(LB_DATA[14]_tri_out);


--A1L181 is LB_DATA[13]~18
--operation mode is bidir

A1L181 = LB_DATA[13];

--LB_DATA[13] is LB_DATA[13]
--operation mode is bidir

LB_DATA[13]_tri_out = TRI(A1L281, A1L002);
LB_DATA[13] = BIDIR(LB_DATA[13]_tri_out);


--A1L371 is LB_DATA[12]~19
--operation mode is bidir

A1L371 = LB_DATA[12];

--LB_DATA[12] is LB_DATA[12]
--operation mode is bidir

LB_DATA[12]_tri_out = TRI(A1L471, A1L002);
LB_DATA[12] = BIDIR(LB_DATA[12]_tri_out);


--A1L561 is LB_DATA[11]~20
--operation mode is bidir

A1L561 = LB_DATA[11];

--LB_DATA[11] is LB_DATA[11]
--operation mode is bidir

LB_DATA[11]_tri_out = TRI(A1L661, A1L002);
LB_DATA[11] = BIDIR(LB_DATA[11]_tri_out);


--A1L751 is LB_DATA[10]~21
--operation mode is bidir

A1L751 = LB_DATA[10];

--LB_DATA[10] is LB_DATA[10]
--operation mode is bidir

LB_DATA[10]_tri_out = TRI(A1L851, A1L002);
LB_DATA[10] = BIDIR(LB_DATA[10]_tri_out);


--A1L941 is LB_DATA[9]~22
--operation mode is bidir

A1L941 = LB_DATA[9];

--LB_DATA[9] is LB_DATA[9]
--operation mode is bidir

LB_DATA[9]_tri_out = TRI(A1L051, A1L002);
LB_DATA[9] = BIDIR(LB_DATA[9]_tri_out);


--A1L141 is LB_DATA[8]~23
--operation mode is bidir

A1L141 = LB_DATA[8];

--LB_DATA[8] is LB_DATA[8]
--operation mode is bidir

LB_DATA[8]_tri_out = TRI(A1L241, A1L002);
LB_DATA[8] = BIDIR(LB_DATA[8]_tri_out);


--A1L231 is LB_DATA[7]~24
--operation mode is bidir

A1L231 = LB_DATA[7];

--LB_DATA[7] is LB_DATA[7]
--operation mode is bidir

LB_DATA[7]_tri_out = TRI(A1L331, A1L002);
LB_DATA[7] = BIDIR(LB_DATA[7]_tri_out);


--A1L221 is LB_DATA[6]~25
--operation mode is bidir

A1L221 = LB_DATA[6];

--LB_DATA[6] is LB_DATA[6]
--operation mode is bidir

LB_DATA[6]_tri_out = TRI(A1L321, A1L002);
LB_DATA[6] = BIDIR(LB_DATA[6]_tri_out);


--A1L111 is LB_DATA[5]~26
--operation mode is bidir

A1L111 = LB_DATA[5];

--LB_DATA[5] is LB_DATA[5]
--operation mode is bidir

LB_DATA[5]_tri_out = TRI(A1L211, A1L002);
LB_DATA[5] = BIDIR(LB_DATA[5]_tri_out);


--A1L001 is LB_DATA[4]~27
--operation mode is bidir

A1L001 = LB_DATA[4];

--LB_DATA[4] is LB_DATA[4]
--operation mode is bidir

LB_DATA[4]_tri_out = TRI(A1L101, A1L002);
LB_DATA[4] = BIDIR(LB_DATA[4]_tri_out);


--A1L98 is LB_DATA[3]~28
--operation mode is bidir

A1L98 = LB_DATA[3];

--LB_DATA[3] is LB_DATA[3]
--operation mode is bidir

LB_DATA[3]_tri_out = TRI(A1L09, A1L002);
LB_DATA[3] = BIDIR(LB_DATA[3]_tri_out);


--A1L87 is LB_DATA[2]~29
--operation mode is bidir

A1L87 = LB_DATA[2];

--LB_DATA[2] is LB_DATA[2]
--operation mode is bidir

LB_DATA[2]_tri_out = TRI(A1L97, A1L002);
LB_DATA[2] = BIDIR(LB_DATA[2]_tri_out);


--A1L76 is LB_DATA[1]~30
--operation mode is bidir

A1L76 = LB_DATA[1];

--LB_DATA[1] is LB_DATA[1]
--operation mode is bidir

LB_DATA[1]_tri_out = TRI(A1L86, A1L002);
LB_DATA[1] = BIDIR(LB_DATA[1]_tri_out);


--A1L65 is LB_DATA[0]~31
--operation mode is bidir

A1L65 = LB_DATA[0];

--LB_DATA[0] is LB_DATA[0]
--operation mode is bidir

LB_DATA[0]_tri_out = TRI(A1L75, A1L002);
LB_DATA[0] = BIDIR(LB_DATA[0]_tri_out);


--A1L382 is PLL_INTERFACE_DATA~0
--operation mode is bidir

A1L382 = PLL_INTERFACE_DATA;

--PLL_INTERFACE_DATA is PLL_INTERFACE_DATA
--operation mode is bidir

PLL_INTERFACE_DATA_tri_out = TRI(!F1_regData[7], !F1_regData[8]);
PLL_INTERFACE_DATA = BIDIR(PLL_INTERFACE_DATA_tri_out);


