Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Mon Apr 15 18:03:21 2024
| Host         : TUF-F15 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu3eg
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   546 |
|    Minimum number of control sets                        |   546 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   396 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   546 |
| >= 0 to < 4        |    82 |
| >= 4 to < 6        |    67 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |   127 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |     2 |
| >= 16              |   245 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             735 |          242 |
| No           | No                    | Yes                    |              42 |           10 |
| No           | Yes                   | No                     |             973 |          270 |
| Yes          | No                    | No                     |            1252 |          304 |
| Yes          | No                    | Yes                    |              60 |           12 |
| Yes          | Yes                   | No                     |           12230 |         2615 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                          Set/Reset Signal                                                                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | design_1_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                           | design_1_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                            | design_1_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_14/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                 | design_1_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | design_1_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                 | design_1_i/axi_gpio_14/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                            | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                            | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | design_1_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                           | design_1_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/SR[0]                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ps_addr_0[1]_i_1_n_0                                                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | design_1_i/axi_gpio_14/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_1__0_n_0                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                          | design_1_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                            | design_1_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                           | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/mem_wordsize[1]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                           | design_1_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                           | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/WBACK_ctrl/state_cnt[1]_i_1__0_n_0                                                                                                                                                                                           | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | design_1_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                           | design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/FSM_sequential_mem_state[1]_i_1_n_0                                                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                           | design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                           | design_1_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | design_1_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                          | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                           | design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_14/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                          | design_1_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_14/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                            | design_1_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                          | design_1_i/axi_gpio_14/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                            | design_1_i/axi_gpio_14/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                           | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                            | design_1_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                          | design_1_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                           | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | design_1_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                           | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | design_1_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_14/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                 | design_1_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/instr_lui0                                                                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/cpu/decoded_rs1[0]_i_1_n_0                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/COMPS_ctrl/FSM_sequential_COMPS_gstate[2]_i_1_n_0                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/irq_state                                                                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/ifm_smoother/FSM_onehot_state[2]_i_1__0_n_0                                                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/ifm_smoother/in                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                 | design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/latched_is_lu                                                                                                                                                                                                                                  | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/WBACK_ctrl/WBACK_gstate[2]_i_1_n_0                                                                                                                                                                                           | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_wmini_state                                                                                                                                                                                                 | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/FSM_onehot_state_reg[2]_0[0]                                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | design_1_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/simpleuart/recv_state                                                                                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                   | design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                 | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | design_1_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_div/instr_rem_i_1_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | design_1_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                   | design_1_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | design_1_i/axi_gpio_14/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                           | design_1_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_14/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                   | design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_timeout_counter[3]_i_2_n_0                                                                                                                                                                                                                | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/SS[0]                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/o_quant_sel[3]_i_1_n_0                                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                   | design_1_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                 | design_1_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/mem_wstrb[3]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/al_ultra96v2_0/inst/soc/cpu/mem_wstrb[3]_i_1_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/instr_mulhu_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                 | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_14/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                   | design_1_i/axi_gpio_14/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/soc/cpu/instr_lhu_i_1_n_0                                                                                                                                                                          |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/mem_rdata_q[24]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                        |                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/mem_rdata_q[19]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/latched_rd                                                                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/stride_cnt[4]_i_1_n_0                                                                                                                                                                                             | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/mem_rdata_q[11]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_4/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/FSM_onehot_state_reg[1]_1[0]                                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/E[0]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_ps8_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/SEQ/seq_clr                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/data10                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                5 |              7 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_32[3]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_35[1]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_35[0]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/FSM_onehot_state_reg[1][0]                                                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_35[2]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_27[1]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_34[2]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/mem_wstrb_reg[3]_8[0]                                                                                                                                                                                                                          | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/mem_wstrb_reg[3]_8[3]                                                                                                                                                                                                                          | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/mem_wstrb_reg[3]_8[2]                                                                                                                                                                                                                          | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/mem_wstrb_reg[3]_8[1]                                                                                                                                                                                                                          | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_34[1]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_34[0]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_33[0]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_29[1]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_32[0]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/simpleuart/p_2_in                                                                                                                                                                                                                                  | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_29[2]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/simpleuart/recv_pattern[7]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_32[1]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_31[2]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_30[1]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_28[0]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_27[2]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_31[1]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_31[0]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_27[0]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/iomem_ready_reg_0[1]                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_28[2]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_30[2]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[22][7]_i_1_n_0                                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_30[0]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_29[0]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_33[2]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_33[1]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_32[2]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_28[1]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_32[4]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_32[8]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_31[3]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_30[0]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_31[2]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_32[7]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_30[3]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_31[0]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_30[6]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_32[2]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_32[0]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_31[8]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_31[6]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_32[5]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_31[5]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_31[7]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_31[4]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_30[8]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_30[7]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_31[1]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_30[5]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_30[4]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_30[1]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_30[2]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_32[6]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_32[1]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/iomem_ready_reg_3[1]                                                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/ifm_smoother/in                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/iomem_ready_reg_3[0]                                                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/ifm_smoother/in                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/iomem_ready_reg_0[3]                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/iomem_ready_reg_3[3]                                                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/ifm_smoother/in                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/iomem_ready_reg_0[2]                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf                                                                                                                                                                                                           | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/iomem_ready_reg_0[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/iomem_ready_reg_3[2]                                                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/ifm_smoother/in                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[29][7]_i_1_n_0                                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[26][7]_i_1_n_0                                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[6][7]_i_1_n_0                                                                                                                                                                                             | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[4][7]_i_1_n_0                                                                                                                                                                                             | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[5][7]_i_1_n_0                                                                                                                                                                                             | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[24][7]_i_1_n_0                                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[30][7]_i_1_n_0                                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[16][7]_i_1_n_0                                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[7][7]_i_1_n_0                                                                                                                                                                                             | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[9][7]_i_1_n_0                                                                                                                                                                                             | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[12][7]_i_1_n_0                                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[25][7]_i_1_n_0                                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[31][7]_i_1_n_0                                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[13][7]_i_1_n_0                                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[15][7]_i_1_n_0                                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[21][7]_i_1_n_0                                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[11][7]_i_1_n_0                                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[17][7]_i_1_n_0                                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[27][7]_i_1_n_0                                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[20][7]_i_1_n_0                                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[23][7]_i_1_n_0                                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[0][7]_i_1_n_0                                                                                                                                                                                             | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[14][7]_i_1_n_0                                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[18][7]_i_1_n_0                                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[19][7]_i_1_n_0                                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[2][7]_i_1_n_0                                                                                                                                                                                             | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[32][7]_i_1_n_0                                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[33][7]_i_1_n_0                                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[10][7]_i_1_n_0                                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[34][7]_i_1_n_0                                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[3][7]_i_1_n_0                                                                                                                                                                                             | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[28][7]_i_1_n_0                                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[8][7]_i_1_n_0                                                                                                                                                                                             | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[1][7]_i_1_n_0                                                                                                                                                                                             | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_28[4]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                6 |              9 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_35[4]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                   |                6 |              9 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/FSM_onehot_state_reg[1]_5[0]                                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_33[4]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                6 |              9 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state[2]_i_1_n_0                                                                                                                                                                       | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_1_n_0                                                                                                                                                                                           | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                   |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_32[4]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_30[4]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                6 |              9 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_27[4]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                6 |              9 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_29[4]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_34[4]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_31[4]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/mem_rdata_q[31]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |               10 |             10 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/soc/cpu/decoded_imm[30]_i_1_n_0                                                                                                                                                                    |                5 |             11 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/WBACK_ctrl/FSM_onehot_state_reg[2][0]                                                                                                                                                                                        | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               10 |             12 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/simpleuart/send_bitcnt                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                |                4 |             13 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             13 |         2.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/mem_16bit_buffer[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |               12 |             16 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ou_x[15]_i_1_n_0                                                                                                                                                                                                  | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/kw_num_ou_z                                                                                                                                                                                                       | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/kw_in_z                                                                                                                                                                                                           | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/in_x[15]_i_1_n_0                                                                                                                                                                                                  | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/FSM_onehot_state_reg[1]_12[0]                                                                                                                                                                                                                  | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/in_y[15]_i_1_n_0                                                                                                                                                                                                  | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                           | design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                |                8 |             18 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |               15 |             18 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_30[3]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |               14 |             19 |         1.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_33[3]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |               13 |             19 |         1.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_34[3]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |               12 |             19 |         1.58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_35[3]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |               13 |             19 |         1.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | design_1_i/axi_gpio_14/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                |                7 |             19 |         2.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_28[3]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |               13 |             19 |         1.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | design_1_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                5 |             19 |         3.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_32[3]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |               14 |             19 |         1.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_27[3]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |               10 |             19 |         1.90 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_31[3]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |               10 |             19 |         1.90 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep__0_29[3]                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                7 |             19 |         2.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                5 |             20 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                            | design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                |               12 |             21 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/FSM_onehot_state_reg[2]_13                                                                                                                                                                                                 | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                9 |             21 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                   |                7 |             21 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                   |               10 |             22 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                5 |             22 |         4.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                           |               10 |             22 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                5 |             22 |         4.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | design_1_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                6 |             23 |         3.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2][0]                                                                                                                                                                                        | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                6 |             24 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                8 |             24 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_12[0]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               13 |             24 |         1.85 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_10[0]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               15 |             24 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_11[0]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               11 |             24 |         2.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                8 |             26 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |               10 |             26 |         2.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                               | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                6 |             27 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/FSM_onehot_state_reg[1]_9                                                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               16 |             27 |         1.69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                |                7 |             28 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |               14 |             28 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |               11 |             28 |         2.55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                   |                5 |             28 |         5.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                8 |             28 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                9 |             28 |         3.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                   |                3 |             28 |         9.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                   |                6 |             29 |         4.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/areset_d[0]                                                                                 |                4 |             29 |         7.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                   |                3 |             29 |         9.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_14/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                |                9 |             29 |         3.22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                4 |             30 |         7.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/mem_addr[31]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |               18 |             30 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ps_addr_0[31]_i_1_n_0                                                                                                                                                                                             | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               18 |             30 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               17 |             30 |         1.76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_div/divisor                                                                                                                                                                                                                               | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_div/divisor[30]_i_1_n_0                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/FSM_onehot_state_reg[1]_13[0]                                                                                                                                                                                                                  | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/timer                                                                                                                                                                                                                                          | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/reg_op2[31]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/reg_op1[31]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[11][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/mem_wdata[31]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[15][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/irq_mask                                                                                                                                                                                                                                       | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf                                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[23][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[33][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/pcpi_wr0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_div/quotient_msk                                                                                                                                                                                                                          | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_div/quotient_msk[31]_i_1_n_0                                                                                                                                                          |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_div/quotient                                                                                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_div/quotient_msk[31]_i_1_n_0                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_div/divisor                                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/iomem_ready_reg[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_div/dividend                                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[21][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/kw_addr_0_0[31]_i_1_n_0                                                                                                                                                                                           | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/mac_1/mac_sum[31]_i_1__15_n_0                                                                                                                                                                                | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/mac_0/mac_sum[31]_i_1_n_0                                                                                                                                                                                    | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/o_addr_0[31]_i_1_n_0                                                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[10][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/mac_0/mac_sum[31]_i_1__14_n_0                                                                                                                                                                                | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_1/mac_2/mac_sum[31]_i_1__13_n_0                                                                                                                                                                                | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[26][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/elw_unit/quant_unit_0/quant_di_reg                                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_1/mac_1/mac_sum[31]_i_1__12_n_0                                                                                                                                                                                | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_1/mac_0/mac_sum[31]_i_1__11_n_0                                                                                                                                                                                | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[28][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_27[0]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_29[0]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[27][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[25][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[20][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/mac_2/mac_sum[31]_i_1__10_n_0                                                                                                                                                                                | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[29][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/mac_1/mac_sum[31]_i_1__9_n_0                                                                                                                                                                                 | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_3/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                              |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/mac_0/mac_sum[31]_i_1__8_n_0                                                                                                                                                                                 | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[2][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/mac_2/mac_sum[31]_i_1__25_n_0                                                                                                                                                                                | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[18][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[1][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/mac_1/mac_sum[31]_i_1__24_n_0                                                                                                                                                                                | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[30][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[19][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[24][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_28[0]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/mac_0/mac_sum[31]_i_1__23_n_0                                                                                                                                                                                | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[31][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[22][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_1/mac_2/mac_sum[31]_i_1__22_n_0                                                                                                                                                                                | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_1/mac_1/mac_sum[31]_i_1__21_n_0                                                                                                                                                                                | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[32][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_1/mac_0/mac_sum[31]_i_1__20_n_0                                                                                                                                                                                | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_7/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                              |               11 |             32 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/mac_2/mac_sum[31]_i_1__19_n_0                                                                                                                                                                                | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/mac_1/mac_sum[31]_i_1__18_n_0                                                                                                                                                                                | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/mac_0/mac_sum[31]_i_1__17_n_0                                                                                                                                                                                | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/cfg_layer_typ_reg[1]_rep_2[0]                                                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/E[0]                                                                                                                                                                                                                       | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[14][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_2/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                              |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                            |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/al_ultra96v2_0/inst/soc/simpleuart/send_bitcnt                                                                                                                                                                         |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/mac_1/mac_sum[31]_i_1__0_n_0                                                                                                                                                                                 | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/mac_2/mac_sum[31]_i_1__1_n_0                                                                                                                                                                                 | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/mac_0/mac_sum[31]_i_1__2_n_0                                                                                                                                                                                 | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/mac_1/mac_sum[31]_i_1__3_n_0                                                                                                                                                                                 | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/mac_2/mac_sum[31]_i_1__4_n_0                                                                                                                                                                                 | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/b_addr_0[31]_i_1_n_0                                                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/elw_unit/quant_unit_1/quant_di_reg                                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/elw_unit/quant_unit_2/quant_di_reg                                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | design_1_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |               11 |             32 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/FSM_onehot_state_reg[1]_10[0]                                                                                                                                                                                                                  | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/FSM_onehot_state_reg[1]_2[0]                                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/FSM_onehot_state_reg[1]_15[0]                                                                                                                                                                                                                  | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/FSM_onehot_state_reg[1]_11[0]                                                                                                                                                                                                                  | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_2/mac_0/mac_sum[31]_i_1__5_n_0                                                                                                                                                                                 | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_2/mac_1/mac_sum[31]_i_1__6_n_0                                                                                                                                                                                 | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_2/mac_2/mac_sum[31]_i_1__7_n_0                                                                                                                                                                                 | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/FSM_onehot_state_reg[1]_7[0]                                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/FSM_onehot_state_reg[1]_4[0]                                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/mac_2/mac_sum[31]_i_1__16_n_0                                                                                                                                                                                | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/FSM_onehot_state_reg[1]_8[0]                                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/FSM_onehot_state_reg[1]_14[0]                                                                                                                                                                                                                  | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[34][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[5][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[6][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[7][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[8][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[4][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[3][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[9][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/FSM_onehot_state_reg[1]_3[0]                                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[0][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[13][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[12][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[16][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[17][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                   |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                   |                5 |             34 |         6.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                   |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             35 |         4.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                   |                7 |             35 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                8 |             35 |         4.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___34_n_0                                                                                                                                                                                                        | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               14 |             35 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |               10 |             35 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/FSM_onehot_state_reg[2]_0[0]                                                                                                                                                                                               | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               13 |             36 |         2.77 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |               13 |             37 |         2.85 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |               14 |             37 |         2.64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             39 |         3.90 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             39 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                |               15 |             39 |         2.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                   |               15 |             45 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                   |               13 |             45 |         3.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                   |               13 |             45 |         3.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                   |               15 |             45 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                |               17 |             47 |         2.76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/mul_counter[6]                                                                                                                                                                    |               24 |             47 |         1.96 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/instr_lui0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               21 |             48 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_14[0]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               28 |             48 |         1.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_13[0]                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               21 |             48 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/E[0]                                                                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               30 |             48 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               20 |             53 |         2.65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/reg_next_pc                                                                                                                                                                                                                                    | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               16 |             62 |         3.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/elw_unit/quant_unit_0/quant_mul_result[62]_i_1_n_0                                                                                                                                                                                     | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               14 |             63 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/elw_unit/quant_unit_1/quant_mul_result[62]_i_1__0_n_0                                                                                                                                                                                  | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               13 |             63 |         4.85 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/elw_unit/quant_unit_2/quant_mul_result[62]_i_1__1_n_0                                                                                                                                                                                  | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               14 |             63 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                          |               17 |             64 |         3.76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/FSM_onehot_state_reg[2][0]                                                                                                                                                                                                 | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               18 |             64 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/count_instr                                                                                                                                                                                                                                    | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___51_n_0                                                                                                                                                                                                        | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               32 |             68 |         2.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/WBACK_ctrl/E[0]                                                                                                                                                                                                              | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               36 |             68 |         1.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                   |               20 |             69 |         3.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                   |               23 |             69 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_9[0]                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               25 |             72 |         2.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_7[0]                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               24 |             72 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_4[0]                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               29 |             72 |         2.48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/COMPS_ctrl/FSM_onehot_state_reg[2]_0[0]                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               21 |             72 |         3.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_5[0]                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               27 |             72 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_1[0]                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               37 |             72 |         1.95 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_2[0]                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               28 |             72 |         2.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_8[0]                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               25 |             72 |         2.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_6[0]                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               27 |             72 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_3[0]                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               27 |             72 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/cpuregs/regs_reg_r1_0_31_0_13_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                5 |             80 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               24 |             91 |         3.79 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               26 |             91 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/COMPS_ctrl/FSM_onehot_state_reg[2][0]                                                                                                                                                                                        | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               20 |             96 |         4.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_0[0]                                                                                                                                                                                      | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               29 |             96 |         3.31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                  |               39 |            150 |         3.85 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |               38 |            166 |         4.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/mac_0/E[0]                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               37 |            188 |         5.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/mac_2/E[0]                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               40 |            188 |         4.70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_2/mac_0/E[0]                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               35 |            188 |         5.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_1/mac_1/E[0]                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               39 |            188 |         4.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_2/mac_1/E[0]                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               42 |            188 |         4.48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_2/mac_2/E[0]                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               42 |            188 |         4.48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_1/mac_2/E[0]                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               37 |            188 |         5.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/mac_0/E[0]                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               37 |            188 |         5.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/mac_1/E[0]                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               42 |            188 |         4.48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/mac_0/E[0]                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               37 |            188 |         5.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/mac_1/E[0]                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               47 |            188 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/mac_1/E[0]                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               46 |            188 |         4.09 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_1/mac_0/E[0]                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               37 |            188 |         5.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/mac_2/E[0]                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               41 |            188 |         4.59 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/mac_2/E[0]                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               43 |            188 |         4.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/mac_2/E[0]                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               40 |            188 |         4.70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/mac_0/E[0]                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               36 |            188 |         5.22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/mac_1/E[0]                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               40 |            188 |         4.70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_1/mac_0/E[0]                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               34 |            188 |         5.53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_1/mac_1/E[0]                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               40 |            188 |         4.70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/mac_2/E[0]                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               42 |            188 |         4.48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_1/mac_2/E[0]                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               42 |            188 |         4.48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/mac_0/E[0]                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               40 |            188 |         4.70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/mac_1/E[0]                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               46 |            188 |         4.09 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/mac_2/E[0]                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               46 |            188 |         4.09 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/mac_0/E[0]                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               35 |            188 |         5.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/mac_1/E[0]                                                                                                                                                                                                   | design_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                        |               38 |            188 |         4.95 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |              242 |            736 |         3.04 |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


