Skipping setup_environment - already set
doing: export -n PTX_SIM_USE_PTX_FILE
doing: export LD_LIBRARY_PATH=/work/util/job_launching/../../sim_run_10.1/gpgpu-sim-builds/gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0:/work/gpu-simulator/gpgpu-sim/lib/gcc-7.5.0/cuda-10010/release:/usr/local/nvidia/lib:/usr/local/nvidia/lib64
doing: cd /work/util/job_launching/../../sim_run_10.1/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/QV100-PTX
doing: export OPENCL_CURRENT_TEST_PATH=/work/util/job_launching/../../sim_run_10.1/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/QV100-PTX
doing: export OPENCL_REMOTE_GPU_HOST=REPLACE_REMOTE_HOST
doing 
doing: export PATH=/work/gpu-simulator/gpgpu-sim/bin:/usr/local/cuda/bin:/usr/local/nvidia/bin:/usr/local/cuda/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/opt/nvidia/nsight-compute/2022.3.0
doing export CUDA_LAUNCH_BLOCKING=1
doing:  /apps/src/..//bin/10.1/release/lud-rodinia-2.0-ft -v -b -i ./data/64.dat


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option       0,8,16,32,64,96 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   70 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1447.0:1447.0:1447.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency f94fe403826ffeae81288f1bf799082b  /apps/bin/10.1/release/lud-rodinia-2.0-ft
Extracting PTX file and ptxas options    1: lud-rodinia-2.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: lud-rodinia-2.2.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    3: lud-rodinia-2.3.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options    4: lud-rodinia-2.4.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options    5: lud-rodinia-2.5.sm_62.ptx -arch=sm_62
Extracting PTX file and ptxas options    6: lud-rodinia-2.6.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    7: lud-rodinia-2.7.sm_75.ptx -arch=sm_75
Extracting PTX file and ptxas options    8: lud-rodinia-2.8.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    9: lud-rodinia-2.9.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options   10: lud-rodinia-2.10.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options   11: lud-rodinia-2.11.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options   12: lud-rodinia-2.12.sm_62.ptx -arch=sm_62
Extracting PTX file and ptxas options   13: lud-rodinia-2.13.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options   14: lud-rodinia-2.14.sm_75.ptx -arch=sm_75
                   0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1447000000.000000:1447000000.000000:1447000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000069108500346:0.00000000069108500346:0.00000000069108500346:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /apps/bin/10.1/release/lud-rodinia-2.0-ft
self exe links to: /apps/bin/10.1/release/lud-rodinia-2.0-ft
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /apps/bin/10.1/release/lud-rodinia-2.0-ft
Running md5sum using "md5sum /apps/bin/10.1/release/lud-rodinia-2.0-ft "
self exe links to: /apps/bin/10.1/release/lud-rodinia-2.0-ft
Extracting specific PTX file named lud-rodinia-2.1.sm_30.ptx 
Extracting specific PTX file named lud-rodinia-2.2.sm_35.ptx 
Extracting specific PTX file named lud-rodinia-2.3.sm_50.ptx 
Extracting specific PTX file named lud-rodinia-2.4.sm_60.ptx 
Extracting specific PTX file named lud-rodinia-2.5.sm_62.ptx 
Extracting specific PTX file named lud-rodinia-2.6.sm_70.ptx 
Extracting specific PTX file named lud-rodinia-2.7.sm_75.ptx 
Extracting specific PTX file named lud-rodinia-2.8.sm_30.ptx 
Extracting specific PTX file named lud-rodinia-2.9.sm_35.ptx 
Extracting specific PTX file named lud-rodinia-2.10.sm_50.ptx 
Extracting specific PTX file named lud-rodinia-2.11.sm_60.ptx 
Extracting specific PTX file named lud-rodinia-2.12.sm_62.ptx 
Extracting specific PTX file named lud-rodinia-2.13.sm_70.ptx 
Extracting specific PTX file named lud-rodinia-2.14.sm_75.ptx 
self exe links to: /apps/bin/10.1/release/lud-rodinia-2.0-ft
self exe links to: /apps/bin/10.1/release/lud-rodinia-2.0-ft
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_internalPfii : hostFun 0x0x55e1a46020d0, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing lud-rodinia-2.1.sm_30.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-2.1.sm_30.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-2.8.sm_30.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_diagonalPfiiE6shadow" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE3dia" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE8peri_row" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE8peri_col" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_internalPfiiE8peri_row" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_internalPfiiE8peri_col" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-2.8.sm_30.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-2.2.sm_35.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-2.2.sm_35.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-2.9.sm_35.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_diagonalPfiiE6shadow was declared previous at lud-rodinia-2.8.sm_30.ptx:32 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-2.8.sm_30.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-2.8.sm_30.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-2.8.sm_30.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-2.8.sm_30.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f111 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f112 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f113 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f114 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f115 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f116 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f117 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f118 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f119 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f120 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f121 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f122 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f123 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f124 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f125 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f126 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f127 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f128 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f129 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f130 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f131 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f132 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f133 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f134 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f135 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f136 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f137 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f138 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f139 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f140 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f141 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f142 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f143 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f144 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f145 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f146 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f147 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f148 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f149 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f150 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f151 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f152 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f153 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f154 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f155 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f156 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f157 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f158 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f159 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f160 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f161 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f162 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f163 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f164 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f165 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f166 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f167 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f168 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f169 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f170 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f171 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f172 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f173 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f174 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f175 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f176 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f177 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f178 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f179 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f180 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f181 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f182 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f183 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f184 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f185 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f186 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f187 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f188 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f189 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f190 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f191 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f192 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f193 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f194 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f195 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f196 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f197 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f198 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f199 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f200 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f201 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f202 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f203 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f204 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f205 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f206 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f207 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f208 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f209 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f210 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f211 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f212 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f213 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f214 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f215 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f216 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f217 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f218 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f219 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f220 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f221 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f222 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f223 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f224 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f225 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f226 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f227 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f228 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f229 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f230 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f231 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f232 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f233 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f234 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f235 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f236 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f237 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f238 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f239 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f240 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f241 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f242 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f243 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f244 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f245 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f246 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f247 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f248 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f249 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f250 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f251 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f252 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f253 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f254 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f255 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f256 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f257 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f258 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f259 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f260 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f261 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f262 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f263 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f264 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f265 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f266 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f267 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f268 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f269 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f270 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f271 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f272 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f273 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f274 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f275 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f276 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f277 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f278 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f279 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f280 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f281 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f282 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f283 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f284 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f285 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f286 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f287 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f288 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f289 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f290 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f291 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f292 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f293 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f294 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f295 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f296 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f297 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f298 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f299 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f300 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f301 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f302 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f303 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f304 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f305 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f306 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f307 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f308 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f309 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f310 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f311 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f312 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f313 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f314 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f315 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f316 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f317 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f318 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f319 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f320 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f321 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f322 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f323 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f324 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f325 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f326 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f327 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f328 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f329 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f330 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f331 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f332 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f333 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f334 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f335 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f336 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f337 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f338 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f339 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f340 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f341 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f342 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f343 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f344 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f345 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f346 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f347 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f348 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f349 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f350 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f351 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f352 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f353 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f354 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f355 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f356 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f357 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f358 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f359 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f360 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f361 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f362 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f363 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f364 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f365 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f366 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f367 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f368 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f369 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f370 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f371 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f372 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f373 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f374 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f375 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f376 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f377 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f378 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f379 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f380 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f381 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f382 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f383 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f384 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f385 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f386 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f387 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f388 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f389 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f390 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f391 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f392 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f393 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f394 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f395 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f396 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f397 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f398 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f399 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f400 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f401 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f402 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f403 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f404 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f405 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f406 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f407 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f408 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f409 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f410 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f411 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f412 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f413 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f414 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f415 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f416 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f417 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f418 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f419 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f420 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f421 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f422 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f423 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f424 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f425 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f426 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f427 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f428 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f429 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f430 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f431 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f432 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f433 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f434 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f435 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f436 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f437 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f438 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f439 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f440 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f441 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f442 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f443 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f444 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f445 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f446 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f447 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f448 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f449 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f450 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f451 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f452 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f453 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f454 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f455 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f456 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f457 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f458 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f459 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f460 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f461 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f462 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f463 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f464 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f465 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f466 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f467 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f468 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f469 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f470 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f471 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f472 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f473 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f474 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f475 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f476 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f477 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f478 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f479 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f480 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f481 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f482 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f483 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f484 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f485 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f486 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f487 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f488 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f489 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f490 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f491 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f492 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f493 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f494 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f495 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f496 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f497 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f498 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f499 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f500 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f501 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f502 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f503 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f504 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f505 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f506 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f507 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f508 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f509 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f510 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f511 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f512 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f513 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f514 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f515 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f516 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f517 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f518 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f519 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f520 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f521 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f522 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f523 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f524 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f525 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f526 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f527 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f528 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f529 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f530 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f531 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f532 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f533 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f534 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f535 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f536 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f537 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f538 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f539 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f540 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f541 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f542 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f543 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f544 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f545 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f546 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f547 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f548 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f549 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f550 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f551 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f552 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f553 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f554 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f555 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f556 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f557 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f558 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f559 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f560 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f561 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f562 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f563 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f564 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f565 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f566 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f567 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f568 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f569 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f570 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f571 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f572 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f573 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f574 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f575 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f576 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f577 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f578 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f579 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f580 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f581 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f582 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f583 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f584 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f585 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f586 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f587 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f588 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f589 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f590 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f591 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f592 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f593 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f594 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f595 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f596 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f597 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f598 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f599 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f600 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f601 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f602 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f603 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f604 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f605 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f606 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f607 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f608 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f609 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f610 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f611 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f612 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f613 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f614 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f615 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f616 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f617 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f618 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f619 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f620 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f621 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f622 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f623 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f624 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f625 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f626 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f627 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f628 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f629 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f630 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f631 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f632 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f633 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f634 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f635 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f636 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f637 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f638 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f639 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f640 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f641 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f642 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f643 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f644 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f645 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f646 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f647 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f648 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f649 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f650 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f651 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f652 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f653 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f654 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f655 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f656 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f657 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f658 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f659 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f660 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f661 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f662 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f663 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f664 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f665 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f666 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f667 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f668 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f669 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f670 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f671 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f672 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f673 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f674 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f675 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f676 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f677 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f678 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f679 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f680 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f681 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f682 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f683 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f684 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f685 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f686 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f687 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f688 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f689 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f690 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f691 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f692 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f693 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f694 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f695 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f696 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f697 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f698 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f699 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f700 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f701 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f702 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f703 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f704 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f705 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f706 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f707 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f708 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f709 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f710 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f711 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f712 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f713 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f714 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f715 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f716 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f717 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f718 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f719 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f720 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f721 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f722 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f723 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f724 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f725 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f726 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f727 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f728 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f729 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f730 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f731 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f732 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f733 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f734 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f735 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f736 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f737 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f738 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f739 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f740 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f741 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f742 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f743 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f744 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f745 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f746 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f747 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f748 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f749 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f750 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f751 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f752 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f753 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f754 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f755 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f756 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f757 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f758 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f759 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f760 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f761 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f762 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f763 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f764 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f765 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f766 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f767 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f768 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f769 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f770 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f771 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f772 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f773 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f774 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f775 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f776 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f777 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f778 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f779 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f780 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f781 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f782 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f783 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f784 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f785 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f786 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f787 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f788 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f789 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f790 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f791 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f792 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f793 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f794 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f795 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f796 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f797 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f798 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f799 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f800 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f801 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f802 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f803 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f804 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f805 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f806 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f807 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f808 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f809 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f810 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f811 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f812 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f813 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f814 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f815 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f816 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f817 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f818 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f819 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f820 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f821 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f822 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f823 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f824 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f825 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f826 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f827 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f828 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f829 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f830 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f831 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f832 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f833 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f834 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f835 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f836 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f837 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f838 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f839 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f840 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f841 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f842 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f843 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f844 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f845 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f846 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f847 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f848 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE3dia was declared previous at lud-rodinia-2.8.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_row was declared previous at lud-rodinia-2.8.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_col was declared previous at lud-rodinia-2.8.sm_30.ptx:291 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_row was declared previous at lud-rodinia-2.8.sm_30.ptx:1501 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_col was declared previous at lud-rodinia-2.8.sm_30.ptx:1503 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-2.9.sm_35.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-2.10.sm_50.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_diagonalPfiiE6shadow was declared previous at lud-rodinia-2.8.sm_30.ptx:32 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-2.8.sm_30.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-2.8.sm_30.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-2.8.sm_30.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-2.8.sm_30.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f111 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f112 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f113 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f114 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f115 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f116 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f117 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f118 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f119 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f120 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f121 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f122 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f123 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f124 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f125 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f126 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f127 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f128 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f129 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f130 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f131 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f132 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f133 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f134 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f135 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f136 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f137 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f138 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f139 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f140 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f141 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f142 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f143 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f144 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f145 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f146 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f147 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f148 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f149 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f150 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f151 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f152 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f153 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f154 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f155 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f156 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f157 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f158 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f159 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f160 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f161 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f162 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f163 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f164 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f165 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f166 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f167 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f168 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f169 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f170 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f171 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f172 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f173 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f174 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f175 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f176 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f177 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f178 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f179 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f180 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f181 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f182 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f183 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f184 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f185 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f186 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f187 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f188 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f189 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f190 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f191 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f192 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f193 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f194 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f195 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f196 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f197 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f198 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f199 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f200 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f201 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f202 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f203 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f204 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f205 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f206 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f207 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f208 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f209 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f210 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f211 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f212 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f213 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f214 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f215 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f216 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f217 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f218 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f219 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f220 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f221 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f222 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f223 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f224 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f225 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f226 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f227 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f228 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f229 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f230 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f231 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f232 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f233 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f234 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f235 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f236 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f237 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f238 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f239 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f240 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f241 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f242 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f243 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f244 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f245 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f246 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f247 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f248 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f249 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f250 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f251 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f252 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f253 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f254 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f255 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f256 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f257 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f258 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f259 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f260 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f261 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f262 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f263 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f264 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f265 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f266 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f267 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f268 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f269 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f270 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f271 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f272 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f273 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f274 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f275 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f276 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f277 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f278 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f279 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f280 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f281 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f282 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f283 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f284 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f285 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f286 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f287 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f288 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f289 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f290 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f291 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f292 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f293 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f294 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f295 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f296 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f297 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f298 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f299 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f300 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f301 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f302 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f303 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f304 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f305 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f306 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f307 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f308 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f309 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f310 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f311 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f312 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f313 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f314 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f315 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f316 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f317 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f318 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f319 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f320 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f321 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f322 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f323 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f324 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f325 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f326 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f327 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f328 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f329 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f330 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f331 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f332 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f333 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f334 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f335 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f336 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f337 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f338 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f339 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f340 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f341 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f342 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f343 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f344 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f345 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f346 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f347 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f348 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f349 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f350 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f351 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f352 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f353 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f354 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f355 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f356 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f357 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f358 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f359 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f360 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f361 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f362 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f363 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f364 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f365 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f366 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f367 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f368 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f369 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f370 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f371 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f372 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f373 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f374 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f375 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f376 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f377 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f378 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f379 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f380 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f381 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f382 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f383 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f384 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f385 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f386 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f387 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f388 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f389 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f390 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f391 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f392 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f393 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f394 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f395 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f396 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f397 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f398 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f399 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f400 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f401 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f402 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f403 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f404 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f405 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f406 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f407 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f408 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f409 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f410 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f411 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f412 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f413 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f414 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f415 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f416 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f417 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f418 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f419 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f420 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f421 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f422 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f423 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f424 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f425 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f426 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f427 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f428 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f429 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f430 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f431 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f432 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f433 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f434 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f435 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f436 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f437 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f438 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f439 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f440 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f441 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f442 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f443 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f444 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f445 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f446 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f447 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f448 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f449 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f450 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f451 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f452 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f453 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f454 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f455 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f456 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f457 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f458 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f459 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f460 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f461 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f462 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f463 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f464 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f465 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f466 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f467 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f468 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f469 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f470 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f471 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f472 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f473 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f474 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f475 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f476 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f477 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f478 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f479 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f480 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f481 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f482 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f483 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f484 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f485 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f486 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f487 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f488 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f489 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f490 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f491 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f492 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f493 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f494 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f495 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f496 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f497 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f498 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f499 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f500 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f501 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f502 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f503 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f504 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f505 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f506 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f507 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f508 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f509 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f510 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f511 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f512 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f513 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f514 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f515 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f516 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f517 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f518 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f519 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f520 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f521 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f522 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f523 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f524 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f525 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f526 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f527 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f528 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f529 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f530 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f531 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f532 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f533 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f534 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f535 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f536 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f537 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f538 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f539 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f540 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f541 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f542 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f543 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f544 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f545 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f546 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f547 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f548 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f549 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f550 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f551 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f552 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f553 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f554 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f555 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f556 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f557 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f558 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f559 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f560 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f561 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f562 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f563 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f564 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f565 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f566 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f567 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f568 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f569 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f570 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f571 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f572 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f573 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f574 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f575 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f576 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f577 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f578 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f579 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f580 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f581 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f582 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f583 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f584 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f585 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f586 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f587 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f588 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f589 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f590 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f591 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f592 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f593 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f594 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f595 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f596 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f597 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f598 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f599 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f600 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f601 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f602 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f603 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f604 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f605 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f606 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f607 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f608 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f609 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f610 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f611 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f612 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f613 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f614 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f615 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f616 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f617 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f618 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f619 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f620 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f621 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f622 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f623 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f624 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f625 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f626 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f627 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f628 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f629 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f630 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f631 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f632 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f633 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f634 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f635 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f636 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f637 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f638 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f639 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f640 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f641 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f642 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f643 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f644 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f645 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f646 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f647 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f648 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f649 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f650 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f651 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f652 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f653 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f654 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f655 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f656 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f657 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f658 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f659 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f660 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f661 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f662 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f663 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f664 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f665 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f666 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f667 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f668 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f669 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f670 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f671 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f672 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f673 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f674 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f675 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f676 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f677 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f678 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f679 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f680 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f681 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f682 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f683 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f684 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f685 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f686 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f687 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f688 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f689 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f690 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f691 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f692 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f693 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f694 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f695 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f696 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f697 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f698 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f699 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f700 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f701 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f702 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f703 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f704 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f705 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f706 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f707 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f708 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f709 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f710 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f711 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f712 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f713 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f714 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f715 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f716 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f717 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f718 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f719 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f720 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f721 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f722 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f723 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f724 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f725 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f726 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f727 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f728 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f729 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f730 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f731 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f732 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f733 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f734 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f735 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f736 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f737 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f738 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f739 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f740 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f741 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f742 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f743 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f744 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f745 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f746 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f747 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f748 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f749 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f750 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f751 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f752 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f753 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f754 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f755 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f756 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f757 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f758 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f759 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f760 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f761 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f762 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f763 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f764 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f765 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f766 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f767 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f768 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f769 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f770 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f771 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f772 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f773 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f774 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f775 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f776 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f777 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f778 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f779 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f780 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f781 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f782 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f783 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f784 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f785 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f786 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f787 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f788 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f789 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f790 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f791 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f792 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f793 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f794 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f795 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f796 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f797 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f798 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f799 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f800 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f801 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f802 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f803 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f804 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f805 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f806 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f807 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f808 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f809 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f810 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f811 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f812 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f813 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f814 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f815 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f816 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f817 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f818 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f819 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f820 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f821 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f822 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f823 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f824 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f825 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f826 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f827 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f828 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f829 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f830 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f831 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f832 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f833 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f834 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f835 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f836 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f837 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f838 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f839 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f840 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f841 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f842 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f843 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f844 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f845 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f846 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f847 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f848 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE3dia was declared previous at lud-rodinia-2.8.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_row was declared previous at lud-rodinia-2.8.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_col was declared previous at lud-rodinia-2.8.sm_30.ptx:291 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_row was declared previous at lud-rodinia-2.8.sm_30.ptx:1501 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_col was declared previous at lud-rodinia-2.8.sm_30.ptx:1503 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-2.10.sm_50.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-2.3.sm_50.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-2.3.sm_50.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-2.11.sm_60.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_diagonalPfiiE6shadow was declared previous at lud-rodinia-2.8.sm_30.ptx:32 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-2.8.sm_30.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-2.8.sm_30.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-2.8.sm_30.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-2.8.sm_30.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f111 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f112 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f113 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f114 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f115 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f116 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f117 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f118 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f119 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f120 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f121 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f122 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f123 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f124 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f125 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f126 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f127 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f128 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f129 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f130 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f131 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f132 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f133 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f134 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f135 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f136 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f137 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f138 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f139 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f140 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f141 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f142 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f143 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f144 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f145 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f146 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f147 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f148 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f149 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f150 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f151 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f152 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f153 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f154 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f155 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f156 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f157 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f158 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f159 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f160 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f161 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f162 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f163 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f164 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f165 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f166 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f167 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f168 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f169 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f170 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f171 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f172 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f173 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f174 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f175 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f176 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f177 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f178 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f179 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f180 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f181 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f182 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f183 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f184 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f185 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f186 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f187 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f188 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f189 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f190 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f191 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f192 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f193 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f194 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f195 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f196 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f197 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f198 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f199 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f200 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f201 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f202 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f203 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f204 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f205 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f206 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f207 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f208 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f209 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f210 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f211 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f212 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f213 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f214 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f215 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f216 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f217 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f218 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f219 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f220 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f221 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f222 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f223 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f224 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f225 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f226 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f227 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f228 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f229 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f230 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f231 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f232 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f233 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f234 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f235 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f236 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f237 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f238 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f239 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f240 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f241 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f242 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f243 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f244 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f245 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f246 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f247 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f248 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f249 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f250 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f251 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f252 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f253 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f254 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f255 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f256 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f257 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f258 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f259 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f260 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f261 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f262 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f263 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f264 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f265 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f266 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f267 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f268 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f269 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f270 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f271 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f272 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f273 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f274 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f275 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f276 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f277 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f278 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f279 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f280 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f281 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f282 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f283 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f284 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f285 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f286 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f287 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f288 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f289 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f290 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f291 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f292 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f293 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f294 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f295 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f296 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f297 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f298 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f299 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f300 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f301 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f302 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f303 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f304 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f305 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f306 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f307 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f308 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f309 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f310 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f311 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f312 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f313 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f314 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f315 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f316 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f317 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f318 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f319 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f320 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f321 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f322 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f323 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f324 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f325 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f326 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f327 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f328 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f329 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f330 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f331 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f332 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f333 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f334 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f335 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f336 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f337 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f338 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f339 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f340 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f341 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f342 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f343 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f344 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f345 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f346 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f347 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f348 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f349 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f350 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f351 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f352 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f353 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f354 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f355 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f356 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f357 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f358 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f359 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f360 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f361 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f362 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f363 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f364 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f365 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f366 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f367 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f368 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f369 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f370 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f371 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f372 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f373 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f374 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f375 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f376 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f377 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f378 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f379 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f380 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f381 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f382 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f383 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f384 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f385 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f386 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f387 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f388 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f389 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f390 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f391 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f392 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f393 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f394 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f395 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f396 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f397 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f398 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f399 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f400 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f401 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f402 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f403 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f404 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f405 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f406 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f407 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f408 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f409 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f410 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f411 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f412 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f413 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f414 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f415 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f416 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f417 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f418 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f419 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f420 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f421 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f422 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f423 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f424 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f425 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f426 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f427 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f428 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f429 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f430 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f431 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f432 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f433 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f434 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f435 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f436 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f437 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f438 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f439 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f440 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f441 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f442 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f443 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f444 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f445 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f446 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f447 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f448 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f449 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f450 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f451 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f452 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f453 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f454 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f455 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f456 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f457 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f458 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f459 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f460 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f461 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f462 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f463 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f464 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f465 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f466 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f467 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f468 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f469 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f470 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f471 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f472 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f473 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f474 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f475 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f476 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f477 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f478 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f479 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f480 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f481 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f482 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f483 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f484 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f485 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f486 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f487 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f488 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f489 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f490 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f491 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f492 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f493 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f494 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f495 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f496 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f497 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f498 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f499 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f500 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f501 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f502 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f503 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f504 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f505 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f506 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f507 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f508 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f509 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f510 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f511 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f512 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f513 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f514 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f515 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f516 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f517 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f518 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f519 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f520 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f521 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f522 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f523 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f524 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f525 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f526 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f527 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f528 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f529 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f530 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f531 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f532 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f533 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f534 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f535 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f536 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f537 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f538 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f539 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f540 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f541 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f542 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f543 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f544 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f545 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f546 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f547 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f548 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f549 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f550 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f551 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f552 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f553 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f554 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f555 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f556 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f557 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f558 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f559 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f560 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f561 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f562 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f563 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f564 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f565 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f566 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f567 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f568 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f569 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f570 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f571 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f572 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f573 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f574 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f575 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f576 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f577 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f578 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f579 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f580 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f581 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f582 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f583 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f584 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f585 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f586 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f587 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f588 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f589 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f590 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f591 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f592 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f593 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f594 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f595 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f596 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f597 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f598 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f599 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f600 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f601 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f602 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f603 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f604 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f605 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f606 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f607 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f608 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f609 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f610 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f611 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f612 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f613 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f614 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f615 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f616 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f617 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f618 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f619 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f620 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f621 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f622 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f623 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f624 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f625 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f626 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f627 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f628 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f629 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f630 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f631 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f632 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f633 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f634 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f635 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f636 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f637 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f638 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f639 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f640 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f641 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f642 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f643 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f644 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f645 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f646 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f647 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f648 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f649 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f650 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f651 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f652 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f653 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f654 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f655 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f656 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f657 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f658 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f659 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f660 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f661 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f662 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f663 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f664 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f665 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f666 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f667 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f668 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f669 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f670 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f671 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f672 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f673 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f674 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f675 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f676 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f677 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f678 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f679 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f680 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f681 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f682 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f683 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f684 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f685 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f686 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f687 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f688 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f689 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f690 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f691 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f692 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f693 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f694 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f695 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f696 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f697 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f698 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f699 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f700 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f701 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f702 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f703 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f704 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f705 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f706 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f707 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f708 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f709 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f710 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f711 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f712 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f713 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f714 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f715 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f716 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f717 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f718 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f719 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f720 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f721 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f722 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f723 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f724 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f725 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f726 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f727 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f728 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f729 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f730 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f731 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f732 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f733 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f734 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f735 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f736 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f737 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f738 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f739 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f740 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f741 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f742 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f743 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f744 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f745 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f746 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f747 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f748 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f749 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f750 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f751 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f752 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f753 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f754 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f755 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f756 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f757 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f758 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f759 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f760 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f761 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f762 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f763 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f764 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f765 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f766 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f767 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f768 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f769 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f770 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f771 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f772 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f773 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f774 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f775 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f776 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f777 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f778 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f779 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f780 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f781 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f782 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f783 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f784 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f785 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f786 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f787 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f788 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f789 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f790 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f791 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f792 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f793 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f794 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f795 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f796 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f797 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f798 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f799 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f800 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f801 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f802 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f803 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f804 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f805 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f806 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f807 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f808 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f809 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f810 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f811 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f812 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f813 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f814 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f815 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f816 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f817 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f818 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f819 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f820 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f821 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f822 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f823 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f824 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f825 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f826 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f827 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f828 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f829 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f830 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f831 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f832 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f833 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f834 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f835 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f836 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f837 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f838 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f839 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f840 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f841 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f842 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f843 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f844 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f845 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f846 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f847 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f848 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE3dia was declared previous at lud-rodinia-2.8.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_row was declared previous at lud-rodinia-2.8.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_col was declared previous at lud-rodinia-2.8.sm_30.ptx:291 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_row was declared previous at lud-rodinia-2.8.sm_30.ptx:1501 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_col was declared previous at lud-rodinia-2.8.sm_30.ptx:1503 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-2.11.sm_60.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-2.4.sm_60.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-2.4.sm_60.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-2.12.sm_62.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_diagonalPfiiE6shadow was declared previous at lud-rodinia-2.8.sm_30.ptx:32 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-2.8.sm_30.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-2.8.sm_30.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-2.8.sm_30.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-2.8.sm_30.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f111 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f112 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f113 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f114 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f115 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f116 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f117 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f118 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f119 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f120 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f121 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f122 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f123 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f124 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f125 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f126 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f127 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f128 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f129 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f130 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f131 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f132 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f133 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f134 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f135 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f136 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f137 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f138 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f139 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f140 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f141 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f142 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f143 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f144 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f145 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f146 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f147 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f148 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f149 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f150 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f151 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f152 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f153 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f154 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f155 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f156 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f157 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f158 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f159 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f160 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f161 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f162 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f163 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f164 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f165 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f166 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f167 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f168 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f169 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f170 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f171 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f172 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f173 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f174 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f175 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f176 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f177 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f178 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f179 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f180 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f181 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f182 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f183 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f184 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f185 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f186 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f187 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f188 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f189 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f190 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f191 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f192 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f193 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f194 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f195 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f196 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f197 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f198 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f199 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f200 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f201 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f202 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f203 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f204 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f205 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f206 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f207 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f208 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f209 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f210 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f211 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f212 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f213 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f214 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f215 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f216 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f217 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f218 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f219 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f220 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f221 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f222 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f223 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f224 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f225 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f226 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f227 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f228 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f229 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f230 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f231 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f232 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f233 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f234 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f235 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f236 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f237 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f238 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f239 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f240 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f241 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f242 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f243 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f244 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f245 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f246 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f247 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f248 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f249 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f250 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f251 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f252 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f253 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f254 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f255 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f256 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f257 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f258 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f259 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f260 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f261 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f262 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f263 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f264 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f265 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f266 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f267 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f268 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f269 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f270 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f271 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f272 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f273 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f274 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f275 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f276 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f277 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f278 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f279 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f280 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f281 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f282 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f283 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f284 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f285 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f286 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f287 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f288 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f289 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f290 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f291 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f292 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f293 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f294 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f295 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f296 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f297 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f298 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f299 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f300 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f301 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f302 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f303 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f304 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f305 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f306 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f307 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f308 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f309 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f310 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f311 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f312 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f313 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f314 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f315 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f316 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f317 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f318 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f319 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f320 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f321 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f322 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f323 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f324 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f325 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f326 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f327 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f328 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f329 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f330 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f331 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f332 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f333 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f334 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f335 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f336 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f337 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f338 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f339 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f340 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f341 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f342 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f343 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f344 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f345 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f346 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f347 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f348 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f349 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f350 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f351 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f352 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f353 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f354 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f355 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f356 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f357 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f358 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f359 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f360 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f361 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f362 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f363 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f364 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f365 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f366 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f367 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f368 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f369 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f370 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f371 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f372 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f373 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f374 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f375 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f376 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f377 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f378 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f379 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f380 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f381 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f382 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f383 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f384 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f385 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f386 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f387 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f388 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f389 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f390 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f391 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f392 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f393 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f394 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f395 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f396 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f397 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f398 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f399 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f400 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f401 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f402 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f403 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f404 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f405 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f406 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f407 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f408 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f409 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f410 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f411 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f412 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f413 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f414 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f415 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f416 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f417 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f418 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f419 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f420 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f421 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f422 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f423 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f424 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f425 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f426 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f427 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f428 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f429 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f430 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f431 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f432 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f433 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f434 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f435 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f436 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f437 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f438 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f439 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f440 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f441 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f442 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f443 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f444 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f445 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f446 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f447 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f448 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f449 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f450 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f451 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f452 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f453 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f454 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f455 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f456 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f457 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f458 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f459 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f460 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f461 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f462 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f463 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f464 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f465 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f466 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f467 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f468 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f469 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f470 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f471 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f472 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f473 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f474 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f475 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f476 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f477 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f478 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f479 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f480 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f481 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f482 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f483 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f484 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f485 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f486 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f487 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f488 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f489 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f490 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f491 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f492 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f493 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f494 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f495 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f496 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f497 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f498 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f499 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f500 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f501 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f502 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f503 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f504 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f505 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f506 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f507 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f508 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f509 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f510 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f511 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f512 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f513 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f514 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f515 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f516 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f517 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f518 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f519 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f520 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f521 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f522 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f523 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f524 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f525 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f526 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f527 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f528 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f529 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f530 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f531 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f532 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f533 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f534 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f535 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f536 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f537 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f538 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f539 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f540 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f541 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f542 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f543 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f544 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f545 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f546 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f547 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f548 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f549 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f550 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f551 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f552 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f553 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f554 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f555 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f556 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f557 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f558 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f559 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f560 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f561 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f562 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f563 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f564 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f565 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f566 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f567 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f568 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f569 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f570 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f571 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f572 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f573 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f574 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f575 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f576 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f577 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f578 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f579 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f580 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f581 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f582 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f583 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f584 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f585 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f586 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f587 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f588 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f589 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f590 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f591 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f592 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f593 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f594 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f595 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f596 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f597 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f598 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f599 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f600 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f601 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f602 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f603 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f604 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f605 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f606 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f607 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f608 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f609 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f610 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f611 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f612 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f613 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f614 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f615 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f616 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f617 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f618 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f619 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f620 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f621 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f622 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f623 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f624 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f625 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f626 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f627 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f628 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f629 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f630 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f631 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f632 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f633 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f634 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f635 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f636 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f637 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f638 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f639 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f640 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f641 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f642 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f643 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f644 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f645 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f646 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f647 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f648 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f649 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f650 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f651 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f652 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f653 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f654 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f655 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f656 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f657 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f658 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f659 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f660 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f661 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f662 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f663 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f664 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f665 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f666 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f667 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f668 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f669 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f670 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f671 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f672 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f673 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f674 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f675 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f676 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f677 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f678 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f679 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f680 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f681 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f682 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f683 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f684 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f685 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f686 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f687 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f688 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f689 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f690 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f691 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f692 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f693 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f694 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f695 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f696 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f697 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f698 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f699 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f700 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f701 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f702 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f703 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f704 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f705 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f706 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f707 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f708 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f709 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f710 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f711 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f712 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f713 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f714 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f715 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f716 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f717 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f718 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f719 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f720 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f721 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f722 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f723 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f724 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f725 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f726 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f727 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f728 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f729 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f730 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f731 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f732 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f733 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f734 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f735 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f736 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f737 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f738 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f739 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f740 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f741 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f742 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f743 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f744 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f745 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f746 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f747 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f748 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f749 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f750 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f751 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f752 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f753 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f754 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f755 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f756 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f757 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f758 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f759 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f760 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f761 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f762 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f763 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f764 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f765 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f766 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f767 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f768 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f769 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f770 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f771 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f772 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f773 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f774 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f775 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f776 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f777 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f778 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f779 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f780 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f781 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f782 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f783 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f784 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f785 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f786 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f787 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f788 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f789 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f790 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f791 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f792 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f793 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f794 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f795 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f796 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f797 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f798 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f799 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f800 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f801 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f802 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f803 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f804 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f805 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f806 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f807 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f808 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f809 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f810 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f811 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f812 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f813 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f814 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f815 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f816 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f817 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f818 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f819 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f820 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f821 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f822 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f823 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f824 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f825 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f826 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f827 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f828 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f829 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f830 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f831 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f832 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f833 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f834 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f835 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f836 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f837 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f838 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f839 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f840 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f841 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f842 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f843 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f844 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f845 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f846 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f847 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f848 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE3dia was declared previous at lud-rodinia-2.8.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_row was declared previous at lud-rodinia-2.8.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_col was declared previous at lud-rodinia-2.8.sm_30.ptx:291 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_row was declared previous at lud-rodinia-2.8.sm_30.ptx:1501 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_col was declared previous at lud-rodinia-2.8.sm_30.ptx:1503 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-2.12.sm_62.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-2.5.sm_62.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-2.5.sm_62.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-2.13.sm_70.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_diagonalPfiiE6shadow was declared previous at lud-rodinia-2.8.sm_30.ptx:32 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-2.8.sm_30.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-2.8.sm_30.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-2.8.sm_30.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-2.8.sm_30.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f111 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f112 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f113 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f114 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f115 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f116 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f117 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f118 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f119 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f120 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f121 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f122 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f123 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f124 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f125 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f126 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f127 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f128 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f129 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f130 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f131 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f132 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f133 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f134 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f135 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f136 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f137 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f138 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f139 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f140 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f141 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f142 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f143 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f144 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f145 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f146 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f147 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f148 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f149 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f150 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f151 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f152 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f153 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f154 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f155 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f156 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f157 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f158 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f159 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f160 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f161 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f162 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f163 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f164 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f165 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f166 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f167 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f168 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f169 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f170 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f171 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f172 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f173 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f174 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f175 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f176 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f177 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f178 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f179 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f180 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f181 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f182 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f183 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f184 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f185 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f186 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f187 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f188 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f189 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f190 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f191 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f192 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f193 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f194 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f195 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f196 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f197 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f198 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f199 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f200 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f201 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f202 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f203 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f204 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f205 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f206 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f207 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f208 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f209 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f210 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f211 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f212 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f213 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f214 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f215 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f216 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f217 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f218 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f219 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f220 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f221 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f222 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f223 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f224 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f225 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f226 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f227 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f228 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f229 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f230 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f231 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f232 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f233 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f234 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f235 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f236 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f237 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f238 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f239 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f240 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f241 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f242 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f243 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f244 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f245 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f246 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f247 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f248 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f249 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f250 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f251 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f252 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f253 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f254 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f255 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f256 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f257 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f258 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f259 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f260 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f261 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f262 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f263 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f264 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f265 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f266 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f267 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f268 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f269 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f270 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f271 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f272 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f273 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f274 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f275 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f276 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f277 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f278 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f279 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f280 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f281 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f282 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f283 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f284 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f285 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f286 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f287 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f288 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f289 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f290 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f291 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f292 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f293 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f294 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f295 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f296 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f297 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f298 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f299 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f300 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f301 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f302 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f303 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f304 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f305 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f306 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f307 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f308 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f309 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f310 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f311 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f312 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f313 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f314 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f315 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f316 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f317 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f318 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f319 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f320 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f321 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f322 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f323 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f324 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f325 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f326 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f327 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f328 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f329 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f330 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f331 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f332 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f333 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f334 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f335 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f336 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f337 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f338 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f339 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f340 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f341 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f342 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f343 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f344 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f345 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f346 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f347 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f348 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f349 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f350 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f351 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f352 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f353 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f354 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f355 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f356 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f357 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f358 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f359 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f360 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f361 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f362 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f363 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f364 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f365 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f366 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f367 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f368 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f369 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f370 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f371 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f372 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f373 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f374 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f375 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f376 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f377 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f378 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f379 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f380 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f381 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f382 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f383 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f384 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f385 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f386 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f387 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f388 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f389 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f390 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f391 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f392 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f393 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f394 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f395 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f396 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f397 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f398 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f399 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f400 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f401 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f402 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f403 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f404 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f405 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f406 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f407 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f408 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f409 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f410 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f411 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f412 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f413 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f414 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f415 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f416 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f417 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f418 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f419 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f420 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f421 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f422 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f423 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f424 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f425 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f426 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f427 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f428 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f429 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f430 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f431 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f432 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f433 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f434 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f435 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f436 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f437 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f438 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f439 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f440 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f441 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f442 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f443 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f444 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f445 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f446 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f447 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f448 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f449 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f450 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f451 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f452 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f453 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f454 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f455 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f456 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f457 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f458 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f459 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f460 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f461 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f462 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f463 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f464 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f465 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f466 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f467 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f468 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f469 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f470 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f471 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f472 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f473 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f474 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f475 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f476 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f477 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f478 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f479 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f480 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f481 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f482 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f483 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f484 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f485 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f486 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f487 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f488 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f489 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f490 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f491 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f492 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f493 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f494 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f495 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f496 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f497 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f498 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f499 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f500 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f501 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f502 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f503 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f504 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f505 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f506 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f507 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f508 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f509 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f510 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f511 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f512 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f513 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f514 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f515 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f516 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f517 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f518 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f519 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f520 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f521 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f522 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f523 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f524 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f525 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f526 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f527 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f528 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f529 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f530 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f531 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f532 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f533 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f534 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f535 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f536 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f537 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f538 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f539 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f540 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f541 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f542 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f543 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f544 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f545 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f546 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f547 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f548 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f549 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f550 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f551 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f552 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f553 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f554 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f555 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f556 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f557 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f558 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f559 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f560 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f561 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f562 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f563 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f564 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f565 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f566 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f567 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f568 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f569 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f570 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f571 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f572 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f573 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f574 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f575 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f576 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f577 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f578 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f579 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f580 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f581 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f582 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f583 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f584 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f585 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f586 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f587 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f588 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f589 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f590 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f591 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f592 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f593 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f594 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f595 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f596 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f597 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f598 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f599 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f600 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f601 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f602 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f603 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f604 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f605 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f606 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f607 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f608 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f609 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f610 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f611 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f612 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f613 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f614 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f615 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f616 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f617 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f618 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f619 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f620 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f621 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f622 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f623 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f624 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f625 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f626 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f627 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f628 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f629 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f630 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f631 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f632 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f633 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f634 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f635 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f636 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f637 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f638 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f639 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f640 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f641 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f642 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f643 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f644 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f645 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f646 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f647 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f648 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f649 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f650 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f651 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f652 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f653 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f654 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f655 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f656 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f657 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f658 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f659 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f660 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f661 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f662 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f663 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f664 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f665 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f666 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f667 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f668 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f669 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f670 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f671 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f672 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f673 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f674 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f675 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f676 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f677 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f678 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f679 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f680 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f681 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f682 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f683 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f684 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f685 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f686 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f687 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f688 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f689 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f690 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f691 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f692 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f693 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f694 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f695 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f696 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f697 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f698 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f699 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f700 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f701 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f702 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f703 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f704 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f705 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f706 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f707 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f708 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f709 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f710 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f711 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f712 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f713 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f714 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f715 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f716 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f717 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f718 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f719 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f720 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f721 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f722 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f723 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f724 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f725 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f726 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f727 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f728 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f729 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f730 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f731 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f732 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f733 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f734 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f735 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f736 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f737 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f738 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f739 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f740 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f741 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f742 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f743 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f744 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f745 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f746 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f747 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f748 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f749 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f750 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f751 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f752 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f753 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f754 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f755 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f756 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f757 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f758 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f759 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f760 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f761 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f762 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f763 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f764 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f765 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f766 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f767 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f768 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f769 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f770 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f771 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f772 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f773 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f774 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f775 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f776 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f777 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f778 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f779 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f780 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f781 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f782 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f783 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f784 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f785 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f786 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f787 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f788 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f789 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f790 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f791 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f792 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f793 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f794 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f795 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f796 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f797 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f798 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f799 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f800 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f801 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f802 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f803 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f804 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f805 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f806 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f807 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f808 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f809 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f810 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f811 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f812 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f813 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f814 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f815 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f816 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f817 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f818 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f819 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f820 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f821 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f822 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f823 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f824 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f825 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f826 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f827 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f828 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f829 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f830 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f831 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f832 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f833 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f834 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f835 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f836 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f837 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f838 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f839 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f840 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f841 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f842 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f843 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f844 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f845 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f846 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f847 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f848 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE3dia was declared previous at lud-rodinia-2.8.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_row was declared previous at lud-rodinia-2.8.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_col was declared previous at lud-rodinia-2.8.sm_30.ptx:291 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_row was declared previous at lud-rodinia-2.8.sm_30.ptx:1501 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_col was declared previous at lud-rodinia-2.8.sm_30.ptx:1503 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-2.13.sm_70.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-2.6.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-2.6.sm_70.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-2.14.sm_75.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at lud-rodinia-2.8.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-2.8.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-2.8.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-2.8.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_diagonalPfiiE6shadow was declared previous at lud-rodinia-2.8.sm_30.ptx:32 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-2.8.sm_30.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-2.8.sm_30.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-2.8.sm_30.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-2.8.sm_30.ptx:282 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f111 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f112 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f113 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f114 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f115 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f116 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f117 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f118 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f119 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f120 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f121 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f122 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f123 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f124 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f125 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f126 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f127 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f128 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f129 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f130 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f131 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f132 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f133 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f134 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f135 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f136 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f137 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f138 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f139 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f140 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f141 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f142 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f143 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f144 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f145 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f146 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f147 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f148 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f149 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f150 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f151 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f152 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f153 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f154 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f155 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f156 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f157 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f158 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f159 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f160 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f161 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f162 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f163 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f164 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f165 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f166 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f167 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f168 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f169 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f170 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f171 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f172 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f173 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f174 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f175 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f176 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f177 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f178 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f179 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f180 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f181 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f182 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f183 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f184 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f185 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f186 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f187 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f188 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f189 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f190 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f191 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f192 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f193 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f194 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f195 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f196 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f197 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f198 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f199 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f200 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f201 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f202 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f203 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f204 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f205 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f206 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f207 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f208 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f209 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f210 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f211 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f212 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f213 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f214 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f215 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f216 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f217 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f218 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f219 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f220 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f221 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f222 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f223 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f224 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f225 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f226 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f227 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f228 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f229 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f230 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f231 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f232 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f233 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f234 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f235 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f236 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f237 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f238 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f239 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f240 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f241 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f242 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f243 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f244 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f245 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f246 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f247 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f248 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f249 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f250 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f251 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f252 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f253 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f254 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f255 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f256 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f257 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f258 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f259 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f260 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f261 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f262 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f263 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f264 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f265 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f266 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f267 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f268 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f269 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f270 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f271 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f272 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f273 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f274 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f275 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f276 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f277 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f278 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f279 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f280 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f281 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f282 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f283 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f284 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f285 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f286 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f287 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f288 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f289 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f290 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f291 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f292 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f293 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f294 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f295 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f296 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f297 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f298 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f299 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f300 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f301 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f302 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f303 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f304 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f305 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f306 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f307 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f308 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f309 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f310 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f311 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f312 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f313 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f314 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f315 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f316 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f317 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f318 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f319 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f320 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f321 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f322 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f323 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f324 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f325 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f326 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f327 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f328 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f329 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f330 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f331 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f332 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f333 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f334 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f335 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f336 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f337 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f338 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f339 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f340 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f341 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f342 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f343 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f344 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f345 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f346 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f347 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f348 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f349 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f350 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f351 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f352 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f353 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f354 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f355 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f356 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f357 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f358 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f359 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f360 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f361 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f362 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f363 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f364 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f365 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f366 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f367 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f368 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f369 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f370 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f371 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f372 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f373 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f374 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f375 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f376 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f377 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f378 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f379 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f380 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f381 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f382 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f383 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f384 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f385 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f386 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f387 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f388 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f389 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f390 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f391 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f392 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f393 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f394 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f395 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f396 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f397 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f398 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f399 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f400 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f401 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f402 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f403 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f404 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f405 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f406 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f407 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f408 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f409 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f410 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f411 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f412 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f413 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f414 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f415 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f416 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f417 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f418 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f419 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f420 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f421 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f422 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f423 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f424 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f425 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f426 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f427 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f428 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f429 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f430 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f431 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f432 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f433 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f434 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f435 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f436 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f437 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f438 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f439 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f440 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f441 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f442 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f443 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f444 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f445 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f446 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f447 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f448 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f449 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f450 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f451 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f452 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f453 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f454 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f455 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f456 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f457 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f458 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f459 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f460 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f461 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f462 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f463 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f464 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f465 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f466 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f467 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f468 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f469 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f470 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f471 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f472 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f473 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f474 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f475 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f476 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f477 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f478 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f479 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f480 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f481 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f482 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f483 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f484 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f485 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f486 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f487 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f488 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f489 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f490 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f491 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f492 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f493 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f494 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f495 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f496 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f497 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f498 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f499 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f500 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f501 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f502 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f503 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f504 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f505 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f506 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f507 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f508 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f509 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f510 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f511 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f512 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f513 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f514 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f515 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f516 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f517 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f518 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f519 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f520 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f521 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f522 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f523 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f524 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f525 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f526 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f527 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f528 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f529 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f530 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f531 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f532 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f533 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f534 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f535 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f536 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f537 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f538 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f539 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f540 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f541 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f542 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f543 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f544 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f545 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f546 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f547 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f548 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f549 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f550 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f551 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f552 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f553 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f554 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f555 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f556 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f557 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f558 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f559 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f560 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f561 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f562 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f563 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f564 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f565 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f566 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f567 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f568 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f569 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f570 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f571 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f572 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f573 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f574 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f575 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f576 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f577 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f578 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f579 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f580 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f581 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f582 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f583 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f584 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f585 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f586 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f587 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f588 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f589 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f590 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f591 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f592 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f593 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f594 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f595 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f596 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f597 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f598 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f599 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f600 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f601 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f602 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f603 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f604 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f605 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f606 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f607 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f608 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f609 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f610 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f611 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f612 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f613 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f614 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f615 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f616 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f617 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f618 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f619 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f620 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f621 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f622 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f623 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f624 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f625 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f626 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f627 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f628 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f629 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f630 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f631 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f632 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f633 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f634 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f635 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f636 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f637 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f638 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f639 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f640 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f641 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f642 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f643 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f644 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f645 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f646 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f647 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f648 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f649 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f650 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f651 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f652 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f653 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f654 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f655 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f656 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f657 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f658 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f659 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f660 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f661 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f662 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f663 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f664 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f665 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f666 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f667 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f668 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f669 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f670 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f671 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f672 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f673 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f674 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f675 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f676 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f677 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f678 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f679 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f680 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f681 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f682 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f683 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f684 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f685 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f686 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f687 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f688 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f689 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f690 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f691 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f692 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f693 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f694 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f695 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f696 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f697 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f698 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f699 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f700 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f701 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f702 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f703 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f704 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f705 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f706 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f707 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f708 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f709 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f710 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f711 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f712 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f713 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f714 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f715 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f716 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f717 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f718 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f719 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f720 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f721 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f722 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f723 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f724 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f725 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f726 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f727 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f728 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f729 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f730 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f731 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f732 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f733 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f734 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f735 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f736 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f737 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f738 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f739 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f740 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f741 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f742 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f743 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f744 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f745 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f746 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f747 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f748 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f749 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f750 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f751 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f752 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f753 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f754 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f755 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f756 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f757 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f758 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f759 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f760 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f761 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f762 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f763 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f764 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f765 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f766 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f767 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f768 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f769 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f770 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f771 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f772 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f773 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f774 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f775 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f776 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f777 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f778 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f779 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f780 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f781 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f782 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f783 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f784 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f785 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f786 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f787 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f788 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f789 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f790 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f791 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f792 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f793 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f794 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f795 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f796 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f797 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f798 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f799 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f800 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f801 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f802 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f803 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f804 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f805 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f806 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f807 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f808 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f809 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f810 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f811 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f812 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f813 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f814 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f815 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f816 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f817 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f818 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f819 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f820 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f821 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f822 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f823 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f824 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f825 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f826 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f827 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f828 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f829 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f830 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f831 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f832 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f833 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f834 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f835 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f836 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f837 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f838 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f839 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f840 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f841 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f842 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f843 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f844 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f845 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f846 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f847 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %f848 was declared previous at lud-rodinia-2.8.sm_30.ptx:283 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at lud-rodinia-2.8.sm_30.ptx:284 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at lud-rodinia-2.8.sm_30.ptx:285 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE3dia was declared previous at lud-rodinia-2.8.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_row was declared previous at lud-rodinia-2.8.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_col was declared previous at lud-rodinia-2.8.sm_30.ptx:291 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-2.8.sm_30.ptx:1497 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-2.8.sm_30.ptx:1498 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-2.8.sm_30.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_row was declared previous at lud-rodinia-2.8.sm_30.ptx:1501 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_col was declared previous at lud-rodinia-2.8.sm_30.ptx:1503 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-2.14.sm_75.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-2.7.sm_75.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-2.7.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-2.1.sm_30.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-2.8.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=22, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=63, lmem=0, smem=3072, cmem=352
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=32, lmem=0, smem=1024, cmem=352
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-2.2.sm_35.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-2.9.sm_35.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=22, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=165, lmem=0, smem=3072, cmem=348
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=32, lmem=0, smem=1024, cmem=348
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-2.10.sm_50.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=23, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=164, lmem=0, smem=3072, cmem=348
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=32, lmem=0, smem=1024, cmem=348
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-2.3.sm_50.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-2.11.sm_60.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=23, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=164, lmem=0, smem=3072, cmem=348
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=32, lmem=0, smem=1024, cmem=348
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-2.4.sm_60.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-2.12.sm_62.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=23, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=164, lmem=0, smem=3072, cmem=348
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=32, lmem=0, smem=1024, cmem=348
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-2.5.sm_62.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-2.13.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=30, lmem=0, smem=2048, cmem=368
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=169, lmem=0, smem=3072, cmem=368
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=32, lmem=0, smem=1024, cmem=368
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-2.6.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-2.14.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=34, lmem=0, smem=2048, cmem=368
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=167, lmem=0, smem=3072, cmem=368
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=44, lmem=0, smem=1024, cmem=368
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-2.7.sm_75.ptx
GPGPU-Sim PTX: __cudaRegisterFunction _Z13lud_perimeterPfii : hostFun 0x0x55e1a4601fe0, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_diagonalPfii : hostFun 0x0x55e1a4601ef0, fat_cubin_handle = 2
Reading matrix from file ./data/64.dat
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc4a560e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffc4a560e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffc4a560e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e1a4601ef0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_diagonalPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x11c00 (lud-rodinia-2.14.sm_75.ptx:130) @%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11d80 (lud-rodinia-2.14.sm_75.ptx:191) add.s32 %r87, %r87, 1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11c30 (lud-rodinia-2.14.sm_75.ptx:137) @%p2 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11ca0 (lud-rodinia-2.14.sm_75.ptx:156) shl.b32 %r58, %r87, 6;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x11c98 (lud-rodinia-2.14.sm_75.ptx:153) @%p3 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11ca0 (lud-rodinia-2.14.sm_75.ptx:156) shl.b32 %r58, %r87, 6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x11ce8 (lud-rodinia-2.14.sm_75.ptx:165) @%p4 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11d78 (lud-rodinia-2.14.sm_75.ptx:188) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x11d70 (lud-rodinia-2.14.sm_75.ptx:185) @%p5 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11d78 (lud-rodinia-2.14.sm_75.ptx:188) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x11d90 (lud-rodinia-2.14.sm_75.ptx:193) @%p6 bra BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11d98 (lud-rodinia-2.14.sm_75.ptx:195) add.s32 %r70, %r27, 1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_diagonalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_diagonalPfii'.
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Destroy streams for kernel 1: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 1 
gpu_sim_cycle = 27221
gpu_sim_insn = 18945
gpu_ipc =       0.6960
gpu_tot_sim_cycle = 27221
gpu_tot_sim_insn = 18945
gpu_tot_ipc =       0.6960
gpu_tot_issued_cta = 1
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0023
partiton_level_parallism_total  =       0.0023
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.1055 GB/Sec
L2_BW_total  =       0.1055 GB/Sec
gpu_total_sim_rate=757

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 62
	L1D_total_cache_misses = 32
	L1D_total_cache_miss_rate = 0.5161
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2898, 
gpgpu_n_tot_thrd_icount = 18945
gpgpu_n_tot_w_icount = 2898
gpgpu_n_stall_shd_mem = 504
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32
gpgpu_n_mem_write_global = 30
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 256
gpgpu_n_store_insn = 240
gpgpu_n_shmem_insn = 4696
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 48
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:67063	W0_Scoreboard:18919	W1:317	W2:297	W3:277	W4:257	W5:237	W6:217	W7:197	W8:177	W9:157	W10:137	W11:117	W12:97	W13:77	W14:57	W15:34	W16:246	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:2898	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 256 {8:32,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1280 {40:32,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 240 {8:30,}
maxmflatency = 188 
max_icnt2mem_latency = 24 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 187 
avg_icnt2mem_latency = 31 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        188         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15990 n_nop=15990 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15990i bk1: 0a 15990i bk2: 0a 15990i bk3: 0a 15990i bk4: 0a 15990i bk5: 0a 15990i bk6: 0a 15990i bk7: 0a 15990i bk8: 0a 15990i bk9: 0a 15990i bk10: 0a 15990i bk11: 0a 15990i bk12: 0a 15990i bk13: 0a 15990i bk14: 0a 15990i bk15: 0a 15990i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15990 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15990 
n_nop = 15990 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15990 n_nop=15990 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15990i bk1: 0a 15990i bk2: 0a 15990i bk3: 0a 15990i bk4: 0a 15990i bk5: 0a 15990i bk6: 0a 15990i bk7: 0a 15990i bk8: 0a 15990i bk9: 0a 15990i bk10: 0a 15990i bk11: 0a 15990i bk12: 0a 15990i bk13: 0a 15990i bk14: 0a 15990i bk15: 0a 15990i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15990 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15990 
n_nop = 15990 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15990 n_nop=15990 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15990i bk1: 0a 15990i bk2: 0a 15990i bk3: 0a 15990i bk4: 0a 15990i bk5: 0a 15990i bk6: 0a 15990i bk7: 0a 15990i bk8: 0a 15990i bk9: 0a 15990i bk10: 0a 15990i bk11: 0a 15990i bk12: 0a 15990i bk13: 0a 15990i bk14: 0a 15990i bk15: 0a 15990i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15990 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15990 
n_nop = 15990 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15990 n_nop=15990 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15990i bk1: 0a 15990i bk2: 0a 15990i bk3: 0a 15990i bk4: 0a 15990i bk5: 0a 15990i bk6: 0a 15990i bk7: 0a 15990i bk8: 0a 15990i bk9: 0a 15990i bk10: 0a 15990i bk11: 0a 15990i bk12: 0a 15990i bk13: 0a 15990i bk14: 0a 15990i bk15: 0a 15990i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15990 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15990 
n_nop = 15990 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15990 n_nop=15990 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15990i bk1: 0a 15990i bk2: 0a 15990i bk3: 0a 15990i bk4: 0a 15990i bk5: 0a 15990i bk6: 0a 15990i bk7: 0a 15990i bk8: 0a 15990i bk9: 0a 15990i bk10: 0a 15990i bk11: 0a 15990i bk12: 0a 15990i bk13: 0a 15990i bk14: 0a 15990i bk15: 0a 15990i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15990 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15990 
n_nop = 15990 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15990 n_nop=15990 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15990i bk1: 0a 15990i bk2: 0a 15990i bk3: 0a 15990i bk4: 0a 15990i bk5: 0a 15990i bk6: 0a 15990i bk7: 0a 15990i bk8: 0a 15990i bk9: 0a 15990i bk10: 0a 15990i bk11: 0a 15990i bk12: 0a 15990i bk13: 0a 15990i bk14: 0a 15990i bk15: 0a 15990i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15990 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15990 
n_nop = 15990 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15990 n_nop=15990 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15990i bk1: 0a 15990i bk2: 0a 15990i bk3: 0a 15990i bk4: 0a 15990i bk5: 0a 15990i bk6: 0a 15990i bk7: 0a 15990i bk8: 0a 15990i bk9: 0a 15990i bk10: 0a 15990i bk11: 0a 15990i bk12: 0a 15990i bk13: 0a 15990i bk14: 0a 15990i bk15: 0a 15990i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15990 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15990 
n_nop = 15990 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15990 n_nop=15990 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15990i bk1: 0a 15990i bk2: 0a 15990i bk3: 0a 15990i bk4: 0a 15990i bk5: 0a 15990i bk6: 0a 15990i bk7: 0a 15990i bk8: 0a 15990i bk9: 0a 15990i bk10: 0a 15990i bk11: 0a 15990i bk12: 0a 15990i bk13: 0a 15990i bk14: 0a 15990i bk15: 0a 15990i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15990 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15990 
n_nop = 15990 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15990 n_nop=15990 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15990i bk1: 0a 15990i bk2: 0a 15990i bk3: 0a 15990i bk4: 0a 15990i bk5: 0a 15990i bk6: 0a 15990i bk7: 0a 15990i bk8: 0a 15990i bk9: 0a 15990i bk10: 0a 15990i bk11: 0a 15990i bk12: 0a 15990i bk13: 0a 15990i bk14: 0a 15990i bk15: 0a 15990i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15990 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15990 
n_nop = 15990 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15990 n_nop=15990 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15990i bk1: 0a 15990i bk2: 0a 15990i bk3: 0a 15990i bk4: 0a 15990i bk5: 0a 15990i bk6: 0a 15990i bk7: 0a 15990i bk8: 0a 15990i bk9: 0a 15990i bk10: 0a 15990i bk11: 0a 15990i bk12: 0a 15990i bk13: 0a 15990i bk14: 0a 15990i bk15: 0a 15990i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15990 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15990 
n_nop = 15990 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15990 n_nop=15990 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15990i bk1: 0a 15990i bk2: 0a 15990i bk3: 0a 15990i bk4: 0a 15990i bk5: 0a 15990i bk6: 0a 15990i bk7: 0a 15990i bk8: 0a 15990i bk9: 0a 15990i bk10: 0a 15990i bk11: 0a 15990i bk12: 0a 15990i bk13: 0a 15990i bk14: 0a 15990i bk15: 0a 15990i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15990 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15990 
n_nop = 15990 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15990 n_nop=15990 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15990i bk1: 0a 15990i bk2: 0a 15990i bk3: 0a 15990i bk4: 0a 15990i bk5: 0a 15990i bk6: 0a 15990i bk7: 0a 15990i bk8: 0a 15990i bk9: 0a 15990i bk10: 0a 15990i bk11: 0a 15990i bk12: 0a 15990i bk13: 0a 15990i bk14: 0a 15990i bk15: 0a 15990i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15990 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15990 
n_nop = 15990 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15990 n_nop=15990 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15990i bk1: 0a 15990i bk2: 0a 15990i bk3: 0a 15990i bk4: 0a 15990i bk5: 0a 15990i bk6: 0a 15990i bk7: 0a 15990i bk8: 0a 15990i bk9: 0a 15990i bk10: 0a 15990i bk11: 0a 15990i bk12: 0a 15990i bk13: 0a 15990i bk14: 0a 15990i bk15: 0a 15990i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15990 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15990 
n_nop = 15990 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15990 n_nop=15990 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15990i bk1: 0a 15990i bk2: 0a 15990i bk3: 0a 15990i bk4: 0a 15990i bk5: 0a 15990i bk6: 0a 15990i bk7: 0a 15990i bk8: 0a 15990i bk9: 0a 15990i bk10: 0a 15990i bk11: 0a 15990i bk12: 0a 15990i bk13: 0a 15990i bk14: 0a 15990i bk15: 0a 15990i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15990 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15990 
n_nop = 15990 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15990 n_nop=15990 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15990i bk1: 0a 15990i bk2: 0a 15990i bk3: 0a 15990i bk4: 0a 15990i bk5: 0a 15990i bk6: 0a 15990i bk7: 0a 15990i bk8: 0a 15990i bk9: 0a 15990i bk10: 0a 15990i bk11: 0a 15990i bk12: 0a 15990i bk13: 0a 15990i bk14: 0a 15990i bk15: 0a 15990i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15990 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15990 
n_nop = 15990 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15990 n_nop=15990 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15990i bk1: 0a 15990i bk2: 0a 15990i bk3: 0a 15990i bk4: 0a 15990i bk5: 0a 15990i bk6: 0a 15990i bk7: 0a 15990i bk8: 0a 15990i bk9: 0a 15990i bk10: 0a 15990i bk11: 0a 15990i bk12: 0a 15990i bk13: 0a 15990i bk14: 0a 15990i bk15: 0a 15990i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15990 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15990 
n_nop = 15990 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15990 n_nop=15990 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15990i bk1: 0a 15990i bk2: 0a 15990i bk3: 0a 15990i bk4: 0a 15990i bk5: 0a 15990i bk6: 0a 15990i bk7: 0a 15990i bk8: 0a 15990i bk9: 0a 15990i bk10: 0a 15990i bk11: 0a 15990i bk12: 0a 15990i bk13: 0a 15990i bk14: 0a 15990i bk15: 0a 15990i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15990 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15990 
n_nop = 15990 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15990 n_nop=15990 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15990i bk1: 0a 15990i bk2: 0a 15990i bk3: 0a 15990i bk4: 0a 15990i bk5: 0a 15990i bk6: 0a 15990i bk7: 0a 15990i bk8: 0a 15990i bk9: 0a 15990i bk10: 0a 15990i bk11: 0a 15990i bk12: 0a 15990i bk13: 0a 15990i bk14: 0a 15990i bk15: 0a 15990i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15990 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15990 
n_nop = 15990 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15990 n_nop=15990 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15990i bk1: 0a 15990i bk2: 0a 15990i bk3: 0a 15990i bk4: 0a 15990i bk5: 0a 15990i bk6: 0a 15990i bk7: 0a 15990i bk8: 0a 15990i bk9: 0a 15990i bk10: 0a 15990i bk11: 0a 15990i bk12: 0a 15990i bk13: 0a 15990i bk14: 0a 15990i bk15: 0a 15990i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15990 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15990 
n_nop = 15990 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15990 n_nop=15990 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15990i bk1: 0a 15990i bk2: 0a 15990i bk3: 0a 15990i bk4: 0a 15990i bk5: 0a 15990i bk6: 0a 15990i bk7: 0a 15990i bk8: 0a 15990i bk9: 0a 15990i bk10: 0a 15990i bk11: 0a 15990i bk12: 0a 15990i bk13: 0a 15990i bk14: 0a 15990i bk15: 0a 15990i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15990 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15990 
n_nop = 15990 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15990 n_nop=15990 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15990i bk1: 0a 15990i bk2: 0a 15990i bk3: 0a 15990i bk4: 0a 15990i bk5: 0a 15990i bk6: 0a 15990i bk7: 0a 15990i bk8: 0a 15990i bk9: 0a 15990i bk10: 0a 15990i bk11: 0a 15990i bk12: 0a 15990i bk13: 0a 15990i bk14: 0a 15990i bk15: 0a 15990i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15990 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15990 
n_nop = 15990 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15990 n_nop=15990 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15990i bk1: 0a 15990i bk2: 0a 15990i bk3: 0a 15990i bk4: 0a 15990i bk5: 0a 15990i bk6: 0a 15990i bk7: 0a 15990i bk8: 0a 15990i bk9: 0a 15990i bk10: 0a 15990i bk11: 0a 15990i bk12: 0a 15990i bk13: 0a 15990i bk14: 0a 15990i bk15: 0a 15990i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15990 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15990 
n_nop = 15990 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15990 n_nop=15990 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15990i bk1: 0a 15990i bk2: 0a 15990i bk3: 0a 15990i bk4: 0a 15990i bk5: 0a 15990i bk6: 0a 15990i bk7: 0a 15990i bk8: 0a 15990i bk9: 0a 15990i bk10: 0a 15990i bk11: 0a 15990i bk12: 0a 15990i bk13: 0a 15990i bk14: 0a 15990i bk15: 0a 15990i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15990 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15990 
n_nop = 15990 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15990 n_nop=15990 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15990i bk1: 0a 15990i bk2: 0a 15990i bk3: 0a 15990i bk4: 0a 15990i bk5: 0a 15990i bk6: 0a 15990i bk7: 0a 15990i bk8: 0a 15990i bk9: 0a 15990i bk10: 0a 15990i bk11: 0a 15990i bk12: 0a 15990i bk13: 0a 15990i bk14: 0a 15990i bk15: 0a 15990i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15990 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15990 
n_nop = 15990 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15990 n_nop=15990 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15990i bk1: 0a 15990i bk2: 0a 15990i bk3: 0a 15990i bk4: 0a 15990i bk5: 0a 15990i bk6: 0a 15990i bk7: 0a 15990i bk8: 0a 15990i bk9: 0a 15990i bk10: 0a 15990i bk11: 0a 15990i bk12: 0a 15990i bk13: 0a 15990i bk14: 0a 15990i bk15: 0a 15990i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15990 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15990 
n_nop = 15990 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15990 n_nop=15990 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15990i bk1: 0a 15990i bk2: 0a 15990i bk3: 0a 15990i bk4: 0a 15990i bk5: 0a 15990i bk6: 0a 15990i bk7: 0a 15990i bk8: 0a 15990i bk9: 0a 15990i bk10: 0a 15990i bk11: 0a 15990i bk12: 0a 15990i bk13: 0a 15990i bk14: 0a 15990i bk15: 0a 15990i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15990 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15990 
n_nop = 15990 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15990 n_nop=15990 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15990i bk1: 0a 15990i bk2: 0a 15990i bk3: 0a 15990i bk4: 0a 15990i bk5: 0a 15990i bk6: 0a 15990i bk7: 0a 15990i bk8: 0a 15990i bk9: 0a 15990i bk10: 0a 15990i bk11: 0a 15990i bk12: 0a 15990i bk13: 0a 15990i bk14: 0a 15990i bk15: 0a 15990i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15990 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15990 
n_nop = 15990 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15990 n_nop=15990 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15990i bk1: 0a 15990i bk2: 0a 15990i bk3: 0a 15990i bk4: 0a 15990i bk5: 0a 15990i bk6: 0a 15990i bk7: 0a 15990i bk8: 0a 15990i bk9: 0a 15990i bk10: 0a 15990i bk11: 0a 15990i bk12: 0a 15990i bk13: 0a 15990i bk14: 0a 15990i bk15: 0a 15990i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15990 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15990 
n_nop = 15990 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15990 n_nop=15990 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15990i bk1: 0a 15990i bk2: 0a 15990i bk3: 0a 15990i bk4: 0a 15990i bk5: 0a 15990i bk6: 0a 15990i bk7: 0a 15990i bk8: 0a 15990i bk9: 0a 15990i bk10: 0a 15990i bk11: 0a 15990i bk12: 0a 15990i bk13: 0a 15990i bk14: 0a 15990i bk15: 0a 15990i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15990 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15990 
n_nop = 15990 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15990 n_nop=15990 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15990i bk1: 0a 15990i bk2: 0a 15990i bk3: 0a 15990i bk4: 0a 15990i bk5: 0a 15990i bk6: 0a 15990i bk7: 0a 15990i bk8: 0a 15990i bk9: 0a 15990i bk10: 0a 15990i bk11: 0a 15990i bk12: 0a 15990i bk13: 0a 15990i bk14: 0a 15990i bk15: 0a 15990i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15990 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15990 
n_nop = 15990 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15990 n_nop=15990 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15990i bk1: 0a 15990i bk2: 0a 15990i bk3: 0a 15990i bk4: 0a 15990i bk5: 0a 15990i bk6: 0a 15990i bk7: 0a 15990i bk8: 0a 15990i bk9: 0a 15990i bk10: 0a 15990i bk11: 0a 15990i bk12: 0a 15990i bk13: 0a 15990i bk14: 0a 15990i bk15: 0a 15990i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15990 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15990 
n_nop = 15990 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15990 n_nop=15990 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15990i bk1: 0a 15990i bk2: 0a 15990i bk3: 0a 15990i bk4: 0a 15990i bk5: 0a 15990i bk6: 0a 15990i bk7: 0a 15990i bk8: 0a 15990i bk9: 0a 15990i bk10: 0a 15990i bk11: 0a 15990i bk12: 0a 15990i bk13: 0a 15990i bk14: 0a 15990i bk15: 0a 15990i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15990 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15990 
n_nop = 15990 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 62
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=62
icnt_total_pkts_simt_to_mem=62
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 62
Req_Network_cycles = 27221
Req_Network_injected_packets_per_cycle =       0.0023 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 62
Reply_Network_cycles = 27221
Reply_Network_injected_packets_per_cycle =        0.0023
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 757 (inst/sec)
gpgpu_simulation_rate = 1088 (cycle/sec)
gpgpu_silicon_slowdown = 1329963x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc4a560e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffc4a560e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffc4a560e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e1a4601fe0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: reconvergence points for _Z13lud_perimeterPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x12090 (lud-rodinia-2.14.sm_75.ptx:310) @%p2 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x126c8 (lud-rodinia-2.14.sm_75.ptx:515) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x12098 (lud-rodinia-2.14.sm_75.ptx:311) bra.uni BB1_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12440 (lud-rodinia-2.14.sm_75.ptx:432) add.s32 %r17, %r9, 8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12438 (lud-rodinia-2.14.sm_75.ptx:429) bra.uni BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x126c8 (lud-rodinia-2.14.sm_75.ptx:515) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x126e0 (lud-rodinia-2.14.sm_75.ptx:518) @%p3 bra BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x144f8 (lud-rodinia-2.14.sm_75.ptx:1487) ret;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x126e8 (lud-rodinia-2.14.sm_75.ptx:519) bra.uni BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13580 (lud-rodinia-2.14.sm_75.ptx:990) mov.u32 %r77, _ZZ13lud_perimeterPfiiE8peri_col;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x13578 (lud-rodinia-2.14.sm_75.ptx:987) bra.uni BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x144f8 (lud-rodinia-2.14.sm_75.ptx:1487) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13lud_perimeterPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13lud_perimeterPfii'.
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (3,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 12, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13lud_perimeterPfii'
Destroy streams for kernel 2: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 2 
gpu_sim_cycle = 20306
gpu_sim_insn = 57792
gpu_ipc =       2.8461
gpu_tot_sim_cycle = 47527
gpu_tot_sim_insn = 76737
gpu_tot_ipc =       1.6146
gpu_tot_issued_cta = 4
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0233
partiton_level_parallism_total  =       0.0113
partiton_level_parallism_util =       1.1561
partiton_level_parallism_util_total  =       1.1356
L2_BW  =       1.0809 GB/Sec
L2_BW_total  =       0.5222 GB/Sec
gpu_total_sim_rate=1827

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 536
	L1D_total_cache_misses = 320
	L1D_total_cache_miss_rate = 0.5970
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 216

Total_core_cache_fail_stats:
ctas_completed 4, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2898, 
gpgpu_n_tot_thrd_icount = 76737
gpgpu_n_tot_w_icount = 6447
gpgpu_n_stall_shd_mem = 1176
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 320
gpgpu_n_mem_write_global = 216
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2560
gpgpu_n_store_insn = 1728
gpgpu_n_shmem_insn = 23080
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 624
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1176
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:291	W0_Idle:205393	W0_Scoreboard:60397	W1:317	W2:297	W3:277	W4:257	W5:237	W6:217	W7:197	W8:177	W9:157	W10:137	W11:117	W12:97	W13:77	W14:57	W15:34	W16:3726	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:69
single_issue_nums: WS0:6447	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2560 {8:320,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8640 {40:216,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12800 {40:320,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1728 {8:216,}
maxmflatency = 192 
max_icnt2mem_latency = 28 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 188 
avg_icnt2mem_latency = 29 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	536 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	536 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	536 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        190       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        190       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        190       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        190       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        190       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        190       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        190       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        190       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        190       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        190       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        190       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        190       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        190       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        190       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        192       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        190       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        188       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        188       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        188       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        188       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        188       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        188       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        188       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        188       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        188       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        188       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        188       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        188       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        188       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        188       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        188       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        188       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27918 n_nop=27918 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27918i bk1: 0a 27918i bk2: 0a 27918i bk3: 0a 27918i bk4: 0a 27918i bk5: 0a 27918i bk6: 0a 27918i bk7: 0a 27918i bk8: 0a 27918i bk9: 0a 27918i bk10: 0a 27918i bk11: 0a 27918i bk12: 0a 27918i bk13: 0a 27918i bk14: 0a 27918i bk15: 0a 27918i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27918 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27918 
n_nop = 27918 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27918 n_nop=27918 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27918i bk1: 0a 27918i bk2: 0a 27918i bk3: 0a 27918i bk4: 0a 27918i bk5: 0a 27918i bk6: 0a 27918i bk7: 0a 27918i bk8: 0a 27918i bk9: 0a 27918i bk10: 0a 27918i bk11: 0a 27918i bk12: 0a 27918i bk13: 0a 27918i bk14: 0a 27918i bk15: 0a 27918i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27918 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27918 
n_nop = 27918 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27918 n_nop=27918 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27918i bk1: 0a 27918i bk2: 0a 27918i bk3: 0a 27918i bk4: 0a 27918i bk5: 0a 27918i bk6: 0a 27918i bk7: 0a 27918i bk8: 0a 27918i bk9: 0a 27918i bk10: 0a 27918i bk11: 0a 27918i bk12: 0a 27918i bk13: 0a 27918i bk14: 0a 27918i bk15: 0a 27918i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27918 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27918 
n_nop = 27918 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27918 n_nop=27918 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27918i bk1: 0a 27918i bk2: 0a 27918i bk3: 0a 27918i bk4: 0a 27918i bk5: 0a 27918i bk6: 0a 27918i bk7: 0a 27918i bk8: 0a 27918i bk9: 0a 27918i bk10: 0a 27918i bk11: 0a 27918i bk12: 0a 27918i bk13: 0a 27918i bk14: 0a 27918i bk15: 0a 27918i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27918 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27918 
n_nop = 27918 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27918 n_nop=27918 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27918i bk1: 0a 27918i bk2: 0a 27918i bk3: 0a 27918i bk4: 0a 27918i bk5: 0a 27918i bk6: 0a 27918i bk7: 0a 27918i bk8: 0a 27918i bk9: 0a 27918i bk10: 0a 27918i bk11: 0a 27918i bk12: 0a 27918i bk13: 0a 27918i bk14: 0a 27918i bk15: 0a 27918i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27918 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27918 
n_nop = 27918 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27918 n_nop=27918 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27918i bk1: 0a 27918i bk2: 0a 27918i bk3: 0a 27918i bk4: 0a 27918i bk5: 0a 27918i bk6: 0a 27918i bk7: 0a 27918i bk8: 0a 27918i bk9: 0a 27918i bk10: 0a 27918i bk11: 0a 27918i bk12: 0a 27918i bk13: 0a 27918i bk14: 0a 27918i bk15: 0a 27918i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27918 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27918 
n_nop = 27918 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27918 n_nop=27918 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27918i bk1: 0a 27918i bk2: 0a 27918i bk3: 0a 27918i bk4: 0a 27918i bk5: 0a 27918i bk6: 0a 27918i bk7: 0a 27918i bk8: 0a 27918i bk9: 0a 27918i bk10: 0a 27918i bk11: 0a 27918i bk12: 0a 27918i bk13: 0a 27918i bk14: 0a 27918i bk15: 0a 27918i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27918 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27918 
n_nop = 27918 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27918 n_nop=27918 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27918i bk1: 0a 27918i bk2: 0a 27918i bk3: 0a 27918i bk4: 0a 27918i bk5: 0a 27918i bk6: 0a 27918i bk7: 0a 27918i bk8: 0a 27918i bk9: 0a 27918i bk10: 0a 27918i bk11: 0a 27918i bk12: 0a 27918i bk13: 0a 27918i bk14: 0a 27918i bk15: 0a 27918i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27918 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27918 
n_nop = 27918 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27918 n_nop=27918 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27918i bk1: 0a 27918i bk2: 0a 27918i bk3: 0a 27918i bk4: 0a 27918i bk5: 0a 27918i bk6: 0a 27918i bk7: 0a 27918i bk8: 0a 27918i bk9: 0a 27918i bk10: 0a 27918i bk11: 0a 27918i bk12: 0a 27918i bk13: 0a 27918i bk14: 0a 27918i bk15: 0a 27918i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27918 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27918 
n_nop = 27918 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27918 n_nop=27918 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27918i bk1: 0a 27918i bk2: 0a 27918i bk3: 0a 27918i bk4: 0a 27918i bk5: 0a 27918i bk6: 0a 27918i bk7: 0a 27918i bk8: 0a 27918i bk9: 0a 27918i bk10: 0a 27918i bk11: 0a 27918i bk12: 0a 27918i bk13: 0a 27918i bk14: 0a 27918i bk15: 0a 27918i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27918 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27918 
n_nop = 27918 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27918 n_nop=27918 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27918i bk1: 0a 27918i bk2: 0a 27918i bk3: 0a 27918i bk4: 0a 27918i bk5: 0a 27918i bk6: 0a 27918i bk7: 0a 27918i bk8: 0a 27918i bk9: 0a 27918i bk10: 0a 27918i bk11: 0a 27918i bk12: 0a 27918i bk13: 0a 27918i bk14: 0a 27918i bk15: 0a 27918i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27918 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27918 
n_nop = 27918 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27918 n_nop=27918 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27918i bk1: 0a 27918i bk2: 0a 27918i bk3: 0a 27918i bk4: 0a 27918i bk5: 0a 27918i bk6: 0a 27918i bk7: 0a 27918i bk8: 0a 27918i bk9: 0a 27918i bk10: 0a 27918i bk11: 0a 27918i bk12: 0a 27918i bk13: 0a 27918i bk14: 0a 27918i bk15: 0a 27918i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27918 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27918 
n_nop = 27918 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27918 n_nop=27918 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27918i bk1: 0a 27918i bk2: 0a 27918i bk3: 0a 27918i bk4: 0a 27918i bk5: 0a 27918i bk6: 0a 27918i bk7: 0a 27918i bk8: 0a 27918i bk9: 0a 27918i bk10: 0a 27918i bk11: 0a 27918i bk12: 0a 27918i bk13: 0a 27918i bk14: 0a 27918i bk15: 0a 27918i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27918 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27918 
n_nop = 27918 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27918 n_nop=27918 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27918i bk1: 0a 27918i bk2: 0a 27918i bk3: 0a 27918i bk4: 0a 27918i bk5: 0a 27918i bk6: 0a 27918i bk7: 0a 27918i bk8: 0a 27918i bk9: 0a 27918i bk10: 0a 27918i bk11: 0a 27918i bk12: 0a 27918i bk13: 0a 27918i bk14: 0a 27918i bk15: 0a 27918i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27918 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27918 
n_nop = 27918 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27918 n_nop=27918 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27918i bk1: 0a 27918i bk2: 0a 27918i bk3: 0a 27918i bk4: 0a 27918i bk5: 0a 27918i bk6: 0a 27918i bk7: 0a 27918i bk8: 0a 27918i bk9: 0a 27918i bk10: 0a 27918i bk11: 0a 27918i bk12: 0a 27918i bk13: 0a 27918i bk14: 0a 27918i bk15: 0a 27918i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27918 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27918 
n_nop = 27918 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27918 n_nop=27918 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27918i bk1: 0a 27918i bk2: 0a 27918i bk3: 0a 27918i bk4: 0a 27918i bk5: 0a 27918i bk6: 0a 27918i bk7: 0a 27918i bk8: 0a 27918i bk9: 0a 27918i bk10: 0a 27918i bk11: 0a 27918i bk12: 0a 27918i bk13: 0a 27918i bk14: 0a 27918i bk15: 0a 27918i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27918 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27918 
n_nop = 27918 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27918 n_nop=27918 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27918i bk1: 0a 27918i bk2: 0a 27918i bk3: 0a 27918i bk4: 0a 27918i bk5: 0a 27918i bk6: 0a 27918i bk7: 0a 27918i bk8: 0a 27918i bk9: 0a 27918i bk10: 0a 27918i bk11: 0a 27918i bk12: 0a 27918i bk13: 0a 27918i bk14: 0a 27918i bk15: 0a 27918i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27918 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27918 
n_nop = 27918 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27918 n_nop=27918 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27918i bk1: 0a 27918i bk2: 0a 27918i bk3: 0a 27918i bk4: 0a 27918i bk5: 0a 27918i bk6: 0a 27918i bk7: 0a 27918i bk8: 0a 27918i bk9: 0a 27918i bk10: 0a 27918i bk11: 0a 27918i bk12: 0a 27918i bk13: 0a 27918i bk14: 0a 27918i bk15: 0a 27918i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27918 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27918 
n_nop = 27918 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27918 n_nop=27918 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27918i bk1: 0a 27918i bk2: 0a 27918i bk3: 0a 27918i bk4: 0a 27918i bk5: 0a 27918i bk6: 0a 27918i bk7: 0a 27918i bk8: 0a 27918i bk9: 0a 27918i bk10: 0a 27918i bk11: 0a 27918i bk12: 0a 27918i bk13: 0a 27918i bk14: 0a 27918i bk15: 0a 27918i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27918 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27918 
n_nop = 27918 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27918 n_nop=27918 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27918i bk1: 0a 27918i bk2: 0a 27918i bk3: 0a 27918i bk4: 0a 27918i bk5: 0a 27918i bk6: 0a 27918i bk7: 0a 27918i bk8: 0a 27918i bk9: 0a 27918i bk10: 0a 27918i bk11: 0a 27918i bk12: 0a 27918i bk13: 0a 27918i bk14: 0a 27918i bk15: 0a 27918i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27918 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27918 
n_nop = 27918 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27918 n_nop=27918 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27918i bk1: 0a 27918i bk2: 0a 27918i bk3: 0a 27918i bk4: 0a 27918i bk5: 0a 27918i bk6: 0a 27918i bk7: 0a 27918i bk8: 0a 27918i bk9: 0a 27918i bk10: 0a 27918i bk11: 0a 27918i bk12: 0a 27918i bk13: 0a 27918i bk14: 0a 27918i bk15: 0a 27918i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27918 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27918 
n_nop = 27918 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27918 n_nop=27918 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27918i bk1: 0a 27918i bk2: 0a 27918i bk3: 0a 27918i bk4: 0a 27918i bk5: 0a 27918i bk6: 0a 27918i bk7: 0a 27918i bk8: 0a 27918i bk9: 0a 27918i bk10: 0a 27918i bk11: 0a 27918i bk12: 0a 27918i bk13: 0a 27918i bk14: 0a 27918i bk15: 0a 27918i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27918 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27918 
n_nop = 27918 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27918 n_nop=27918 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27918i bk1: 0a 27918i bk2: 0a 27918i bk3: 0a 27918i bk4: 0a 27918i bk5: 0a 27918i bk6: 0a 27918i bk7: 0a 27918i bk8: 0a 27918i bk9: 0a 27918i bk10: 0a 27918i bk11: 0a 27918i bk12: 0a 27918i bk13: 0a 27918i bk14: 0a 27918i bk15: 0a 27918i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27918 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27918 
n_nop = 27918 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27918 n_nop=27918 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27918i bk1: 0a 27918i bk2: 0a 27918i bk3: 0a 27918i bk4: 0a 27918i bk5: 0a 27918i bk6: 0a 27918i bk7: 0a 27918i bk8: 0a 27918i bk9: 0a 27918i bk10: 0a 27918i bk11: 0a 27918i bk12: 0a 27918i bk13: 0a 27918i bk14: 0a 27918i bk15: 0a 27918i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27918 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27918 
n_nop = 27918 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27918 n_nop=27918 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27918i bk1: 0a 27918i bk2: 0a 27918i bk3: 0a 27918i bk4: 0a 27918i bk5: 0a 27918i bk6: 0a 27918i bk7: 0a 27918i bk8: 0a 27918i bk9: 0a 27918i bk10: 0a 27918i bk11: 0a 27918i bk12: 0a 27918i bk13: 0a 27918i bk14: 0a 27918i bk15: 0a 27918i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27918 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27918 
n_nop = 27918 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27918 n_nop=27918 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27918i bk1: 0a 27918i bk2: 0a 27918i bk3: 0a 27918i bk4: 0a 27918i bk5: 0a 27918i bk6: 0a 27918i bk7: 0a 27918i bk8: 0a 27918i bk9: 0a 27918i bk10: 0a 27918i bk11: 0a 27918i bk12: 0a 27918i bk13: 0a 27918i bk14: 0a 27918i bk15: 0a 27918i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27918 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27918 
n_nop = 27918 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27918 n_nop=27918 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27918i bk1: 0a 27918i bk2: 0a 27918i bk3: 0a 27918i bk4: 0a 27918i bk5: 0a 27918i bk6: 0a 27918i bk7: 0a 27918i bk8: 0a 27918i bk9: 0a 27918i bk10: 0a 27918i bk11: 0a 27918i bk12: 0a 27918i bk13: 0a 27918i bk14: 0a 27918i bk15: 0a 27918i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27918 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27918 
n_nop = 27918 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27918 n_nop=27918 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27918i bk1: 0a 27918i bk2: 0a 27918i bk3: 0a 27918i bk4: 0a 27918i bk5: 0a 27918i bk6: 0a 27918i bk7: 0a 27918i bk8: 0a 27918i bk9: 0a 27918i bk10: 0a 27918i bk11: 0a 27918i bk12: 0a 27918i bk13: 0a 27918i bk14: 0a 27918i bk15: 0a 27918i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27918 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27918 
n_nop = 27918 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27918 n_nop=27918 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27918i bk1: 0a 27918i bk2: 0a 27918i bk3: 0a 27918i bk4: 0a 27918i bk5: 0a 27918i bk6: 0a 27918i bk7: 0a 27918i bk8: 0a 27918i bk9: 0a 27918i bk10: 0a 27918i bk11: 0a 27918i bk12: 0a 27918i bk13: 0a 27918i bk14: 0a 27918i bk15: 0a 27918i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27918 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27918 
n_nop = 27918 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27918 n_nop=27918 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27918i bk1: 0a 27918i bk2: 0a 27918i bk3: 0a 27918i bk4: 0a 27918i bk5: 0a 27918i bk6: 0a 27918i bk7: 0a 27918i bk8: 0a 27918i bk9: 0a 27918i bk10: 0a 27918i bk11: 0a 27918i bk12: 0a 27918i bk13: 0a 27918i bk14: 0a 27918i bk15: 0a 27918i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27918 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27918 
n_nop = 27918 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27918 n_nop=27918 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27918i bk1: 0a 27918i bk2: 0a 27918i bk3: 0a 27918i bk4: 0a 27918i bk5: 0a 27918i bk6: 0a 27918i bk7: 0a 27918i bk8: 0a 27918i bk9: 0a 27918i bk10: 0a 27918i bk11: 0a 27918i bk12: 0a 27918i bk13: 0a 27918i bk14: 0a 27918i bk15: 0a 27918i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27918 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27918 
n_nop = 27918 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27918 n_nop=27918 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27918i bk1: 0a 27918i bk2: 0a 27918i bk3: 0a 27918i bk4: 0a 27918i bk5: 0a 27918i bk6: 0a 27918i bk7: 0a 27918i bk8: 0a 27918i bk9: 0a 27918i bk10: 0a 27918i bk11: 0a 27918i bk12: 0a 27918i bk13: 0a 27918i bk14: 0a 27918i bk15: 0a 27918i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27918 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27918 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27918 
n_nop = 27918 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 14, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 536
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 320
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 216
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=536
icnt_total_pkts_simt_to_mem=536
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 536
Req_Network_cycles = 47527
Req_Network_injected_packets_per_cycle =       0.0113 
Req_Network_conflicts_per_cycle =       0.0060
Req_Network_conflicts_per_cycle_util =       0.6038
Req_Bank_Level_Parallism =       1.1356
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 536
Reply_Network_cycles = 47527
Reply_Network_injected_packets_per_cycle =        0.0113
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       1.1356
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 42 sec (42 sec)
gpgpu_simulation_rate = 1827 (inst/sec)
gpgpu_simulation_rate = 1131 (cycle/sec)
gpgpu_silicon_slowdown = 1279398x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc4a560e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffc4a560e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffc4a560e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e1a46020d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_internalPfii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_internalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_internalPfii'.
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (3,3,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z12lud_internalPfii'
Destroy streams for kernel 3: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 3 
gpu_sim_cycle = 6621
gpu_sim_insn = 214272
gpu_ipc =      32.3625
gpu_tot_sim_cycle = 54148
gpu_tot_sim_insn = 291009
gpu_tot_ipc =       5.3743
gpu_tot_issued_cta = 13
gpu_occupancy = 12.3743% 
gpu_tot_occupancy = 3.4630% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1740
partiton_level_parallism_total  =       0.0312
partiton_level_parallism_util =       3.0000
partiton_level_parallism_util_total  =       1.9720
L2_BW  =       8.0565 GB/Sec
L2_BW_total  =       1.4435 GB/Sec
gpu_total_sim_rate=6191

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[6]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[7]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[12]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1688
	L1D_total_cache_misses = 1184
	L1D_total_cache_miss_rate = 0.7014
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 18
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 504

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 18
ctas_completed 13, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2898, 
gpgpu_n_tot_thrd_icount = 291009
gpgpu_n_tot_w_icount = 13143
gpgpu_n_stall_shd_mem = 1464
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1184
gpgpu_n_mem_write_global = 504
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9472
gpgpu_n_store_insn = 4032
gpgpu_n_shmem_insn = 101416
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1176
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 288
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:813	W0_Idle:213489	W0_Scoreboard:103239	W1:317	W2:297	W3:277	W4:257	W5:237	W6:217	W7:197	W8:177	W9:157	W10:137	W11:117	W12:97	W13:77	W14:57	W15:34	W16:3726	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6765
single_issue_nums: WS0:8121	WS1:1674	WS2:1674	WS3:1674	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9472 {8:1184,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20160 {40:504,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47360 {40:1184,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4032 {8:504,}
maxmflatency = 328 
max_icnt2mem_latency = 164 
maxmrqlatency = 0 
max_icnt2sh_latency = 5 
averagemflatency = 204 
avg_icnt2mem_latency = 46 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1531 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1280 	194 	131 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1636 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        328       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        328       204         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        319       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        310       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        285       204         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        275       203         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        266       193         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        257       190         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        232       199         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        222       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        213       195         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        204       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        248       193         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        239       191         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        301       199         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        292       197         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        205       201         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        205       200         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        204       203         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        203       203         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        203       202         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        203       201         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        194       193         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        191       190         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        198       198         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        195       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        193       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        191       195         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        195       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        193       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        202       198         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        201       197         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31807 n_nop=31807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31807i bk1: 0a 31807i bk2: 0a 31807i bk3: 0a 31807i bk4: 0a 31807i bk5: 0a 31807i bk6: 0a 31807i bk7: 0a 31807i bk8: 0a 31807i bk9: 0a 31807i bk10: 0a 31807i bk11: 0a 31807i bk12: 0a 31807i bk13: 0a 31807i bk14: 0a 31807i bk15: 0a 31807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31807 
n_nop = 31807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31807 n_nop=31807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31807i bk1: 0a 31807i bk2: 0a 31807i bk3: 0a 31807i bk4: 0a 31807i bk5: 0a 31807i bk6: 0a 31807i bk7: 0a 31807i bk8: 0a 31807i bk9: 0a 31807i bk10: 0a 31807i bk11: 0a 31807i bk12: 0a 31807i bk13: 0a 31807i bk14: 0a 31807i bk15: 0a 31807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31807 
n_nop = 31807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31807 n_nop=31807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31807i bk1: 0a 31807i bk2: 0a 31807i bk3: 0a 31807i bk4: 0a 31807i bk5: 0a 31807i bk6: 0a 31807i bk7: 0a 31807i bk8: 0a 31807i bk9: 0a 31807i bk10: 0a 31807i bk11: 0a 31807i bk12: 0a 31807i bk13: 0a 31807i bk14: 0a 31807i bk15: 0a 31807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31807 
n_nop = 31807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31807 n_nop=31807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31807i bk1: 0a 31807i bk2: 0a 31807i bk3: 0a 31807i bk4: 0a 31807i bk5: 0a 31807i bk6: 0a 31807i bk7: 0a 31807i bk8: 0a 31807i bk9: 0a 31807i bk10: 0a 31807i bk11: 0a 31807i bk12: 0a 31807i bk13: 0a 31807i bk14: 0a 31807i bk15: 0a 31807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31807 
n_nop = 31807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31807 n_nop=31807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31807i bk1: 0a 31807i bk2: 0a 31807i bk3: 0a 31807i bk4: 0a 31807i bk5: 0a 31807i bk6: 0a 31807i bk7: 0a 31807i bk8: 0a 31807i bk9: 0a 31807i bk10: 0a 31807i bk11: 0a 31807i bk12: 0a 31807i bk13: 0a 31807i bk14: 0a 31807i bk15: 0a 31807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31807 
n_nop = 31807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31807 n_nop=31807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31807i bk1: 0a 31807i bk2: 0a 31807i bk3: 0a 31807i bk4: 0a 31807i bk5: 0a 31807i bk6: 0a 31807i bk7: 0a 31807i bk8: 0a 31807i bk9: 0a 31807i bk10: 0a 31807i bk11: 0a 31807i bk12: 0a 31807i bk13: 0a 31807i bk14: 0a 31807i bk15: 0a 31807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31807 
n_nop = 31807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31807 n_nop=31807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31807i bk1: 0a 31807i bk2: 0a 31807i bk3: 0a 31807i bk4: 0a 31807i bk5: 0a 31807i bk6: 0a 31807i bk7: 0a 31807i bk8: 0a 31807i bk9: 0a 31807i bk10: 0a 31807i bk11: 0a 31807i bk12: 0a 31807i bk13: 0a 31807i bk14: 0a 31807i bk15: 0a 31807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31807 
n_nop = 31807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31807 n_nop=31807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31807i bk1: 0a 31807i bk2: 0a 31807i bk3: 0a 31807i bk4: 0a 31807i bk5: 0a 31807i bk6: 0a 31807i bk7: 0a 31807i bk8: 0a 31807i bk9: 0a 31807i bk10: 0a 31807i bk11: 0a 31807i bk12: 0a 31807i bk13: 0a 31807i bk14: 0a 31807i bk15: 0a 31807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31807 
n_nop = 31807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31807 n_nop=31807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31807i bk1: 0a 31807i bk2: 0a 31807i bk3: 0a 31807i bk4: 0a 31807i bk5: 0a 31807i bk6: 0a 31807i bk7: 0a 31807i bk8: 0a 31807i bk9: 0a 31807i bk10: 0a 31807i bk11: 0a 31807i bk12: 0a 31807i bk13: 0a 31807i bk14: 0a 31807i bk15: 0a 31807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31807 
n_nop = 31807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31807 n_nop=31807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31807i bk1: 0a 31807i bk2: 0a 31807i bk3: 0a 31807i bk4: 0a 31807i bk5: 0a 31807i bk6: 0a 31807i bk7: 0a 31807i bk8: 0a 31807i bk9: 0a 31807i bk10: 0a 31807i bk11: 0a 31807i bk12: 0a 31807i bk13: 0a 31807i bk14: 0a 31807i bk15: 0a 31807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31807 
n_nop = 31807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31807 n_nop=31807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31807i bk1: 0a 31807i bk2: 0a 31807i bk3: 0a 31807i bk4: 0a 31807i bk5: 0a 31807i bk6: 0a 31807i bk7: 0a 31807i bk8: 0a 31807i bk9: 0a 31807i bk10: 0a 31807i bk11: 0a 31807i bk12: 0a 31807i bk13: 0a 31807i bk14: 0a 31807i bk15: 0a 31807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31807 
n_nop = 31807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31807 n_nop=31807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31807i bk1: 0a 31807i bk2: 0a 31807i bk3: 0a 31807i bk4: 0a 31807i bk5: 0a 31807i bk6: 0a 31807i bk7: 0a 31807i bk8: 0a 31807i bk9: 0a 31807i bk10: 0a 31807i bk11: 0a 31807i bk12: 0a 31807i bk13: 0a 31807i bk14: 0a 31807i bk15: 0a 31807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31807 
n_nop = 31807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31807 n_nop=31807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31807i bk1: 0a 31807i bk2: 0a 31807i bk3: 0a 31807i bk4: 0a 31807i bk5: 0a 31807i bk6: 0a 31807i bk7: 0a 31807i bk8: 0a 31807i bk9: 0a 31807i bk10: 0a 31807i bk11: 0a 31807i bk12: 0a 31807i bk13: 0a 31807i bk14: 0a 31807i bk15: 0a 31807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31807 
n_nop = 31807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31807 n_nop=31807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31807i bk1: 0a 31807i bk2: 0a 31807i bk3: 0a 31807i bk4: 0a 31807i bk5: 0a 31807i bk6: 0a 31807i bk7: 0a 31807i bk8: 0a 31807i bk9: 0a 31807i bk10: 0a 31807i bk11: 0a 31807i bk12: 0a 31807i bk13: 0a 31807i bk14: 0a 31807i bk15: 0a 31807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31807 
n_nop = 31807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31807 n_nop=31807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31807i bk1: 0a 31807i bk2: 0a 31807i bk3: 0a 31807i bk4: 0a 31807i bk5: 0a 31807i bk6: 0a 31807i bk7: 0a 31807i bk8: 0a 31807i bk9: 0a 31807i bk10: 0a 31807i bk11: 0a 31807i bk12: 0a 31807i bk13: 0a 31807i bk14: 0a 31807i bk15: 0a 31807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31807 
n_nop = 31807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31807 n_nop=31807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31807i bk1: 0a 31807i bk2: 0a 31807i bk3: 0a 31807i bk4: 0a 31807i bk5: 0a 31807i bk6: 0a 31807i bk7: 0a 31807i bk8: 0a 31807i bk9: 0a 31807i bk10: 0a 31807i bk11: 0a 31807i bk12: 0a 31807i bk13: 0a 31807i bk14: 0a 31807i bk15: 0a 31807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31807 
n_nop = 31807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31807 n_nop=31807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31807i bk1: 0a 31807i bk2: 0a 31807i bk3: 0a 31807i bk4: 0a 31807i bk5: 0a 31807i bk6: 0a 31807i bk7: 0a 31807i bk8: 0a 31807i bk9: 0a 31807i bk10: 0a 31807i bk11: 0a 31807i bk12: 0a 31807i bk13: 0a 31807i bk14: 0a 31807i bk15: 0a 31807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31807 
n_nop = 31807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31807 n_nop=31807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31807i bk1: 0a 31807i bk2: 0a 31807i bk3: 0a 31807i bk4: 0a 31807i bk5: 0a 31807i bk6: 0a 31807i bk7: 0a 31807i bk8: 0a 31807i bk9: 0a 31807i bk10: 0a 31807i bk11: 0a 31807i bk12: 0a 31807i bk13: 0a 31807i bk14: 0a 31807i bk15: 0a 31807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31807 
n_nop = 31807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31807 n_nop=31807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31807i bk1: 0a 31807i bk2: 0a 31807i bk3: 0a 31807i bk4: 0a 31807i bk5: 0a 31807i bk6: 0a 31807i bk7: 0a 31807i bk8: 0a 31807i bk9: 0a 31807i bk10: 0a 31807i bk11: 0a 31807i bk12: 0a 31807i bk13: 0a 31807i bk14: 0a 31807i bk15: 0a 31807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31807 
n_nop = 31807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31807 n_nop=31807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31807i bk1: 0a 31807i bk2: 0a 31807i bk3: 0a 31807i bk4: 0a 31807i bk5: 0a 31807i bk6: 0a 31807i bk7: 0a 31807i bk8: 0a 31807i bk9: 0a 31807i bk10: 0a 31807i bk11: 0a 31807i bk12: 0a 31807i bk13: 0a 31807i bk14: 0a 31807i bk15: 0a 31807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31807 
n_nop = 31807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31807 n_nop=31807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31807i bk1: 0a 31807i bk2: 0a 31807i bk3: 0a 31807i bk4: 0a 31807i bk5: 0a 31807i bk6: 0a 31807i bk7: 0a 31807i bk8: 0a 31807i bk9: 0a 31807i bk10: 0a 31807i bk11: 0a 31807i bk12: 0a 31807i bk13: 0a 31807i bk14: 0a 31807i bk15: 0a 31807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31807 
n_nop = 31807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31807 n_nop=31807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31807i bk1: 0a 31807i bk2: 0a 31807i bk3: 0a 31807i bk4: 0a 31807i bk5: 0a 31807i bk6: 0a 31807i bk7: 0a 31807i bk8: 0a 31807i bk9: 0a 31807i bk10: 0a 31807i bk11: 0a 31807i bk12: 0a 31807i bk13: 0a 31807i bk14: 0a 31807i bk15: 0a 31807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31807 
n_nop = 31807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31807 n_nop=31807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31807i bk1: 0a 31807i bk2: 0a 31807i bk3: 0a 31807i bk4: 0a 31807i bk5: 0a 31807i bk6: 0a 31807i bk7: 0a 31807i bk8: 0a 31807i bk9: 0a 31807i bk10: 0a 31807i bk11: 0a 31807i bk12: 0a 31807i bk13: 0a 31807i bk14: 0a 31807i bk15: 0a 31807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31807 
n_nop = 31807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31807 n_nop=31807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31807i bk1: 0a 31807i bk2: 0a 31807i bk3: 0a 31807i bk4: 0a 31807i bk5: 0a 31807i bk6: 0a 31807i bk7: 0a 31807i bk8: 0a 31807i bk9: 0a 31807i bk10: 0a 31807i bk11: 0a 31807i bk12: 0a 31807i bk13: 0a 31807i bk14: 0a 31807i bk15: 0a 31807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31807 
n_nop = 31807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31807 n_nop=31807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31807i bk1: 0a 31807i bk2: 0a 31807i bk3: 0a 31807i bk4: 0a 31807i bk5: 0a 31807i bk6: 0a 31807i bk7: 0a 31807i bk8: 0a 31807i bk9: 0a 31807i bk10: 0a 31807i bk11: 0a 31807i bk12: 0a 31807i bk13: 0a 31807i bk14: 0a 31807i bk15: 0a 31807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31807 
n_nop = 31807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31807 n_nop=31807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31807i bk1: 0a 31807i bk2: 0a 31807i bk3: 0a 31807i bk4: 0a 31807i bk5: 0a 31807i bk6: 0a 31807i bk7: 0a 31807i bk8: 0a 31807i bk9: 0a 31807i bk10: 0a 31807i bk11: 0a 31807i bk12: 0a 31807i bk13: 0a 31807i bk14: 0a 31807i bk15: 0a 31807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31807 
n_nop = 31807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31807 n_nop=31807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31807i bk1: 0a 31807i bk2: 0a 31807i bk3: 0a 31807i bk4: 0a 31807i bk5: 0a 31807i bk6: 0a 31807i bk7: 0a 31807i bk8: 0a 31807i bk9: 0a 31807i bk10: 0a 31807i bk11: 0a 31807i bk12: 0a 31807i bk13: 0a 31807i bk14: 0a 31807i bk15: 0a 31807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31807 
n_nop = 31807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31807 n_nop=31807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31807i bk1: 0a 31807i bk2: 0a 31807i bk3: 0a 31807i bk4: 0a 31807i bk5: 0a 31807i bk6: 0a 31807i bk7: 0a 31807i bk8: 0a 31807i bk9: 0a 31807i bk10: 0a 31807i bk11: 0a 31807i bk12: 0a 31807i bk13: 0a 31807i bk14: 0a 31807i bk15: 0a 31807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31807 
n_nop = 31807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31807 n_nop=31807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31807i bk1: 0a 31807i bk2: 0a 31807i bk3: 0a 31807i bk4: 0a 31807i bk5: 0a 31807i bk6: 0a 31807i bk7: 0a 31807i bk8: 0a 31807i bk9: 0a 31807i bk10: 0a 31807i bk11: 0a 31807i bk12: 0a 31807i bk13: 0a 31807i bk14: 0a 31807i bk15: 0a 31807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31807 
n_nop = 31807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31807 n_nop=31807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31807i bk1: 0a 31807i bk2: 0a 31807i bk3: 0a 31807i bk4: 0a 31807i bk5: 0a 31807i bk6: 0a 31807i bk7: 0a 31807i bk8: 0a 31807i bk9: 0a 31807i bk10: 0a 31807i bk11: 0a 31807i bk12: 0a 31807i bk13: 0a 31807i bk14: 0a 31807i bk15: 0a 31807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31807 
n_nop = 31807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31807 n_nop=31807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31807i bk1: 0a 31807i bk2: 0a 31807i bk3: 0a 31807i bk4: 0a 31807i bk5: 0a 31807i bk6: 0a 31807i bk7: 0a 31807i bk8: 0a 31807i bk9: 0a 31807i bk10: 0a 31807i bk11: 0a 31807i bk12: 0a 31807i bk13: 0a 31807i bk14: 0a 31807i bk15: 0a 31807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31807 
n_nop = 31807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31807 n_nop=31807 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31807i bk1: 0a 31807i bk2: 0a 31807i bk3: 0a 31807i bk4: 0a 31807i bk5: 0a 31807i bk6: 0a 31807i bk7: 0a 31807i bk8: 0a 31807i bk9: 0a 31807i bk10: 0a 31807i bk11: 0a 31807i bk12: 0a 31807i bk13: 0a 31807i bk14: 0a 31807i bk15: 0a 31807i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31807 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31807 
n_nop = 31807 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1688
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1184
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 504
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1184
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 504
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1688
icnt_total_pkts_simt_to_mem=1688
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1688
Req_Network_cycles = 54148
Req_Network_injected_packets_per_cycle =       0.0312 
Req_Network_conflicts_per_cycle =       0.0321
Req_Network_conflicts_per_cycle_util =       2.0292
Req_Bank_Level_Parallism =       1.9720
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0048
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0005

Reply_Network_injected_packets_num = 1688
Reply_Network_cycles = 54148
Reply_Network_injected_packets_per_cycle =        0.0312
Reply_Network_conflicts_per_cycle =        0.0024
Reply_Network_conflicts_per_cycle_util =       0.1530
Reply_Bank_Level_Parallism =       1.9720
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 47 sec (47 sec)
gpgpu_simulation_rate = 6191 (inst/sec)
gpgpu_simulation_rate = 1152 (cycle/sec)
gpgpu_silicon_slowdown = 1256076x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc4a560e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffc4a560e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffc4a560e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e1a4601ef0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Destroy streams for kernel 4: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 4 
gpu_sim_cycle = 27221
gpu_sim_insn = 18945
gpu_ipc =       0.6960
gpu_tot_sim_cycle = 81369
gpu_tot_sim_insn = 309954
gpu_tot_ipc =       3.8092
gpu_tot_issued_cta = 14
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 3.0604% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0023
partiton_level_parallism_total  =       0.0215
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.9063
L2_BW  =       0.1055 GB/Sec
L2_BW_total  =       0.9959 GB/Sec
gpu_total_sim_rate=4696

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[6]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[7]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[12]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[13]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1750
	L1D_total_cache_misses = 1216
	L1D_total_cache_miss_rate = 0.6949
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 18
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 534
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 534

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 18
ctas_completed 14, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2898, 
gpgpu_n_tot_thrd_icount = 309954
gpgpu_n_tot_w_icount = 16041
gpgpu_n_stall_shd_mem = 1968
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1216
gpgpu_n_mem_write_global = 534
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9728
gpgpu_n_store_insn = 4272
gpgpu_n_shmem_insn = 106112
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1680
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 288
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:813	W0_Idle:280552	W0_Scoreboard:122158	W1:634	W2:594	W3:554	W4:514	W5:474	W6:434	W7:394	W8:354	W9:314	W10:274	W11:234	W12:194	W13:154	W14:114	W15:68	W16:3972	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6765
single_issue_nums: WS0:11019	WS1:1674	WS2:1674	WS3:1674	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9728 {8:1216,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21360 {40:534,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 48640 {40:1216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4272 {8:534,}
maxmflatency = 328 
max_icnt2mem_latency = 164 
maxmrqlatency = 0 
max_icnt2sh_latency = 5 
averagemflatency = 201 
avg_icnt2mem_latency = 38 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1593 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1342 	194 	131 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1698 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	46 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        328       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        328       204         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        319       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        310       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        285       204         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        275       203         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        266       193         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        257       190         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        232       199         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        222       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        213       195         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        204       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        248       193         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        239       191         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        301       199         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        292       197         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        205       201         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        205       200         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        204       203         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        203       203         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        203       202         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        203       201         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        194       193         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        191       190         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        198       198         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        195       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        193       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        191       195         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        195       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        193       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        202       198         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        201       197         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47797 n_nop=47797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47797i bk1: 0a 47797i bk2: 0a 47797i bk3: 0a 47797i bk4: 0a 47797i bk5: 0a 47797i bk6: 0a 47797i bk7: 0a 47797i bk8: 0a 47797i bk9: 0a 47797i bk10: 0a 47797i bk11: 0a 47797i bk12: 0a 47797i bk13: 0a 47797i bk14: 0a 47797i bk15: 0a 47797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47797 
n_nop = 47797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47797 n_nop=47797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47797i bk1: 0a 47797i bk2: 0a 47797i bk3: 0a 47797i bk4: 0a 47797i bk5: 0a 47797i bk6: 0a 47797i bk7: 0a 47797i bk8: 0a 47797i bk9: 0a 47797i bk10: 0a 47797i bk11: 0a 47797i bk12: 0a 47797i bk13: 0a 47797i bk14: 0a 47797i bk15: 0a 47797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47797 
n_nop = 47797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47797 n_nop=47797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47797i bk1: 0a 47797i bk2: 0a 47797i bk3: 0a 47797i bk4: 0a 47797i bk5: 0a 47797i bk6: 0a 47797i bk7: 0a 47797i bk8: 0a 47797i bk9: 0a 47797i bk10: 0a 47797i bk11: 0a 47797i bk12: 0a 47797i bk13: 0a 47797i bk14: 0a 47797i bk15: 0a 47797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47797 
n_nop = 47797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47797 n_nop=47797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47797i bk1: 0a 47797i bk2: 0a 47797i bk3: 0a 47797i bk4: 0a 47797i bk5: 0a 47797i bk6: 0a 47797i bk7: 0a 47797i bk8: 0a 47797i bk9: 0a 47797i bk10: 0a 47797i bk11: 0a 47797i bk12: 0a 47797i bk13: 0a 47797i bk14: 0a 47797i bk15: 0a 47797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47797 
n_nop = 47797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47797 n_nop=47797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47797i bk1: 0a 47797i bk2: 0a 47797i bk3: 0a 47797i bk4: 0a 47797i bk5: 0a 47797i bk6: 0a 47797i bk7: 0a 47797i bk8: 0a 47797i bk9: 0a 47797i bk10: 0a 47797i bk11: 0a 47797i bk12: 0a 47797i bk13: 0a 47797i bk14: 0a 47797i bk15: 0a 47797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47797 
n_nop = 47797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47797 n_nop=47797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47797i bk1: 0a 47797i bk2: 0a 47797i bk3: 0a 47797i bk4: 0a 47797i bk5: 0a 47797i bk6: 0a 47797i bk7: 0a 47797i bk8: 0a 47797i bk9: 0a 47797i bk10: 0a 47797i bk11: 0a 47797i bk12: 0a 47797i bk13: 0a 47797i bk14: 0a 47797i bk15: 0a 47797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47797 
n_nop = 47797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47797 n_nop=47797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47797i bk1: 0a 47797i bk2: 0a 47797i bk3: 0a 47797i bk4: 0a 47797i bk5: 0a 47797i bk6: 0a 47797i bk7: 0a 47797i bk8: 0a 47797i bk9: 0a 47797i bk10: 0a 47797i bk11: 0a 47797i bk12: 0a 47797i bk13: 0a 47797i bk14: 0a 47797i bk15: 0a 47797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47797 
n_nop = 47797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47797 n_nop=47797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47797i bk1: 0a 47797i bk2: 0a 47797i bk3: 0a 47797i bk4: 0a 47797i bk5: 0a 47797i bk6: 0a 47797i bk7: 0a 47797i bk8: 0a 47797i bk9: 0a 47797i bk10: 0a 47797i bk11: 0a 47797i bk12: 0a 47797i bk13: 0a 47797i bk14: 0a 47797i bk15: 0a 47797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47797 
n_nop = 47797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47797 n_nop=47797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47797i bk1: 0a 47797i bk2: 0a 47797i bk3: 0a 47797i bk4: 0a 47797i bk5: 0a 47797i bk6: 0a 47797i bk7: 0a 47797i bk8: 0a 47797i bk9: 0a 47797i bk10: 0a 47797i bk11: 0a 47797i bk12: 0a 47797i bk13: 0a 47797i bk14: 0a 47797i bk15: 0a 47797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47797 
n_nop = 47797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47797 n_nop=47797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47797i bk1: 0a 47797i bk2: 0a 47797i bk3: 0a 47797i bk4: 0a 47797i bk5: 0a 47797i bk6: 0a 47797i bk7: 0a 47797i bk8: 0a 47797i bk9: 0a 47797i bk10: 0a 47797i bk11: 0a 47797i bk12: 0a 47797i bk13: 0a 47797i bk14: 0a 47797i bk15: 0a 47797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47797 
n_nop = 47797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47797 n_nop=47797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47797i bk1: 0a 47797i bk2: 0a 47797i bk3: 0a 47797i bk4: 0a 47797i bk5: 0a 47797i bk6: 0a 47797i bk7: 0a 47797i bk8: 0a 47797i bk9: 0a 47797i bk10: 0a 47797i bk11: 0a 47797i bk12: 0a 47797i bk13: 0a 47797i bk14: 0a 47797i bk15: 0a 47797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47797 
n_nop = 47797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47797 n_nop=47797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47797i bk1: 0a 47797i bk2: 0a 47797i bk3: 0a 47797i bk4: 0a 47797i bk5: 0a 47797i bk6: 0a 47797i bk7: 0a 47797i bk8: 0a 47797i bk9: 0a 47797i bk10: 0a 47797i bk11: 0a 47797i bk12: 0a 47797i bk13: 0a 47797i bk14: 0a 47797i bk15: 0a 47797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47797 
n_nop = 47797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47797 n_nop=47797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47797i bk1: 0a 47797i bk2: 0a 47797i bk3: 0a 47797i bk4: 0a 47797i bk5: 0a 47797i bk6: 0a 47797i bk7: 0a 47797i bk8: 0a 47797i bk9: 0a 47797i bk10: 0a 47797i bk11: 0a 47797i bk12: 0a 47797i bk13: 0a 47797i bk14: 0a 47797i bk15: 0a 47797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47797 
n_nop = 47797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47797 n_nop=47797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47797i bk1: 0a 47797i bk2: 0a 47797i bk3: 0a 47797i bk4: 0a 47797i bk5: 0a 47797i bk6: 0a 47797i bk7: 0a 47797i bk8: 0a 47797i bk9: 0a 47797i bk10: 0a 47797i bk11: 0a 47797i bk12: 0a 47797i bk13: 0a 47797i bk14: 0a 47797i bk15: 0a 47797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47797 
n_nop = 47797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47797 n_nop=47797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47797i bk1: 0a 47797i bk2: 0a 47797i bk3: 0a 47797i bk4: 0a 47797i bk5: 0a 47797i bk6: 0a 47797i bk7: 0a 47797i bk8: 0a 47797i bk9: 0a 47797i bk10: 0a 47797i bk11: 0a 47797i bk12: 0a 47797i bk13: 0a 47797i bk14: 0a 47797i bk15: 0a 47797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47797 
n_nop = 47797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47797 n_nop=47797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47797i bk1: 0a 47797i bk2: 0a 47797i bk3: 0a 47797i bk4: 0a 47797i bk5: 0a 47797i bk6: 0a 47797i bk7: 0a 47797i bk8: 0a 47797i bk9: 0a 47797i bk10: 0a 47797i bk11: 0a 47797i bk12: 0a 47797i bk13: 0a 47797i bk14: 0a 47797i bk15: 0a 47797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47797 
n_nop = 47797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47797 n_nop=47797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47797i bk1: 0a 47797i bk2: 0a 47797i bk3: 0a 47797i bk4: 0a 47797i bk5: 0a 47797i bk6: 0a 47797i bk7: 0a 47797i bk8: 0a 47797i bk9: 0a 47797i bk10: 0a 47797i bk11: 0a 47797i bk12: 0a 47797i bk13: 0a 47797i bk14: 0a 47797i bk15: 0a 47797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47797 
n_nop = 47797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47797 n_nop=47797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47797i bk1: 0a 47797i bk2: 0a 47797i bk3: 0a 47797i bk4: 0a 47797i bk5: 0a 47797i bk6: 0a 47797i bk7: 0a 47797i bk8: 0a 47797i bk9: 0a 47797i bk10: 0a 47797i bk11: 0a 47797i bk12: 0a 47797i bk13: 0a 47797i bk14: 0a 47797i bk15: 0a 47797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47797 
n_nop = 47797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47797 n_nop=47797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47797i bk1: 0a 47797i bk2: 0a 47797i bk3: 0a 47797i bk4: 0a 47797i bk5: 0a 47797i bk6: 0a 47797i bk7: 0a 47797i bk8: 0a 47797i bk9: 0a 47797i bk10: 0a 47797i bk11: 0a 47797i bk12: 0a 47797i bk13: 0a 47797i bk14: 0a 47797i bk15: 0a 47797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47797 
n_nop = 47797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47797 n_nop=47797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47797i bk1: 0a 47797i bk2: 0a 47797i bk3: 0a 47797i bk4: 0a 47797i bk5: 0a 47797i bk6: 0a 47797i bk7: 0a 47797i bk8: 0a 47797i bk9: 0a 47797i bk10: 0a 47797i bk11: 0a 47797i bk12: 0a 47797i bk13: 0a 47797i bk14: 0a 47797i bk15: 0a 47797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47797 
n_nop = 47797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47797 n_nop=47797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47797i bk1: 0a 47797i bk2: 0a 47797i bk3: 0a 47797i bk4: 0a 47797i bk5: 0a 47797i bk6: 0a 47797i bk7: 0a 47797i bk8: 0a 47797i bk9: 0a 47797i bk10: 0a 47797i bk11: 0a 47797i bk12: 0a 47797i bk13: 0a 47797i bk14: 0a 47797i bk15: 0a 47797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47797 
n_nop = 47797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47797 n_nop=47797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47797i bk1: 0a 47797i bk2: 0a 47797i bk3: 0a 47797i bk4: 0a 47797i bk5: 0a 47797i bk6: 0a 47797i bk7: 0a 47797i bk8: 0a 47797i bk9: 0a 47797i bk10: 0a 47797i bk11: 0a 47797i bk12: 0a 47797i bk13: 0a 47797i bk14: 0a 47797i bk15: 0a 47797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47797 
n_nop = 47797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47797 n_nop=47797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47797i bk1: 0a 47797i bk2: 0a 47797i bk3: 0a 47797i bk4: 0a 47797i bk5: 0a 47797i bk6: 0a 47797i bk7: 0a 47797i bk8: 0a 47797i bk9: 0a 47797i bk10: 0a 47797i bk11: 0a 47797i bk12: 0a 47797i bk13: 0a 47797i bk14: 0a 47797i bk15: 0a 47797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47797 
n_nop = 47797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47797 n_nop=47797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47797i bk1: 0a 47797i bk2: 0a 47797i bk3: 0a 47797i bk4: 0a 47797i bk5: 0a 47797i bk6: 0a 47797i bk7: 0a 47797i bk8: 0a 47797i bk9: 0a 47797i bk10: 0a 47797i bk11: 0a 47797i bk12: 0a 47797i bk13: 0a 47797i bk14: 0a 47797i bk15: 0a 47797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47797 
n_nop = 47797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47797 n_nop=47797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47797i bk1: 0a 47797i bk2: 0a 47797i bk3: 0a 47797i bk4: 0a 47797i bk5: 0a 47797i bk6: 0a 47797i bk7: 0a 47797i bk8: 0a 47797i bk9: 0a 47797i bk10: 0a 47797i bk11: 0a 47797i bk12: 0a 47797i bk13: 0a 47797i bk14: 0a 47797i bk15: 0a 47797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47797 
n_nop = 47797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47797 n_nop=47797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47797i bk1: 0a 47797i bk2: 0a 47797i bk3: 0a 47797i bk4: 0a 47797i bk5: 0a 47797i bk6: 0a 47797i bk7: 0a 47797i bk8: 0a 47797i bk9: 0a 47797i bk10: 0a 47797i bk11: 0a 47797i bk12: 0a 47797i bk13: 0a 47797i bk14: 0a 47797i bk15: 0a 47797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47797 
n_nop = 47797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47797 n_nop=47797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47797i bk1: 0a 47797i bk2: 0a 47797i bk3: 0a 47797i bk4: 0a 47797i bk5: 0a 47797i bk6: 0a 47797i bk7: 0a 47797i bk8: 0a 47797i bk9: 0a 47797i bk10: 0a 47797i bk11: 0a 47797i bk12: 0a 47797i bk13: 0a 47797i bk14: 0a 47797i bk15: 0a 47797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47797 
n_nop = 47797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47797 n_nop=47797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47797i bk1: 0a 47797i bk2: 0a 47797i bk3: 0a 47797i bk4: 0a 47797i bk5: 0a 47797i bk6: 0a 47797i bk7: 0a 47797i bk8: 0a 47797i bk9: 0a 47797i bk10: 0a 47797i bk11: 0a 47797i bk12: 0a 47797i bk13: 0a 47797i bk14: 0a 47797i bk15: 0a 47797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47797 
n_nop = 47797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47797 n_nop=47797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47797i bk1: 0a 47797i bk2: 0a 47797i bk3: 0a 47797i bk4: 0a 47797i bk5: 0a 47797i bk6: 0a 47797i bk7: 0a 47797i bk8: 0a 47797i bk9: 0a 47797i bk10: 0a 47797i bk11: 0a 47797i bk12: 0a 47797i bk13: 0a 47797i bk14: 0a 47797i bk15: 0a 47797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47797 
n_nop = 47797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47797 n_nop=47797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47797i bk1: 0a 47797i bk2: 0a 47797i bk3: 0a 47797i bk4: 0a 47797i bk5: 0a 47797i bk6: 0a 47797i bk7: 0a 47797i bk8: 0a 47797i bk9: 0a 47797i bk10: 0a 47797i bk11: 0a 47797i bk12: 0a 47797i bk13: 0a 47797i bk14: 0a 47797i bk15: 0a 47797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47797 
n_nop = 47797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47797 n_nop=47797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47797i bk1: 0a 47797i bk2: 0a 47797i bk3: 0a 47797i bk4: 0a 47797i bk5: 0a 47797i bk6: 0a 47797i bk7: 0a 47797i bk8: 0a 47797i bk9: 0a 47797i bk10: 0a 47797i bk11: 0a 47797i bk12: 0a 47797i bk13: 0a 47797i bk14: 0a 47797i bk15: 0a 47797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47797 
n_nop = 47797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47797 n_nop=47797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47797i bk1: 0a 47797i bk2: 0a 47797i bk3: 0a 47797i bk4: 0a 47797i bk5: 0a 47797i bk6: 0a 47797i bk7: 0a 47797i bk8: 0a 47797i bk9: 0a 47797i bk10: 0a 47797i bk11: 0a 47797i bk12: 0a 47797i bk13: 0a 47797i bk14: 0a 47797i bk15: 0a 47797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47797 
n_nop = 47797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1750
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1216
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 534
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 534
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1750
icnt_total_pkts_simt_to_mem=1750
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1750
Req_Network_cycles = 81369
Req_Network_injected_packets_per_cycle =       0.0215 
Req_Network_conflicts_per_cycle =       0.0213
Req_Network_conflicts_per_cycle_util =       1.8922
Req_Bank_Level_Parallism =       1.9063
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0032
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0003

Reply_Network_injected_packets_num = 1750
Reply_Network_cycles = 81369
Reply_Network_injected_packets_per_cycle =        0.0215
Reply_Network_conflicts_per_cycle =        0.0016
Reply_Network_conflicts_per_cycle_util =       0.1427
Reply_Bank_Level_Parallism =       1.9063
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0003
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 6 sec (66 sec)
gpgpu_simulation_rate = 4696 (inst/sec)
gpgpu_simulation_rate = 1232 (cycle/sec)
gpgpu_silicon_slowdown = 1174512x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc4a560e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffc4a560e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffc4a560e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e1a4601fe0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (2,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 12, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z13lud_perimeterPfii'
Destroy streams for kernel 5: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 5 
gpu_sim_cycle = 20273
gpu_sim_insn = 38528
gpu_ipc =       1.9005
gpu_tot_sim_cycle = 101642
gpu_tot_sim_insn = 348482
gpu_tot_ipc =       3.4285
gpu_tot_issued_cta = 16
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 2.7226% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0156
partiton_level_parallism_total  =       0.0203
partiton_level_parallism_util =       1.1127
partiton_level_parallism_util_total  =       1.7188
L2_BW  =       0.7218 GB/Sec
L2_BW_total  =       0.9412 GB/Sec
gpu_total_sim_rate=4411

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[6]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[7]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[12]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[13]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2066
	L1D_total_cache_misses = 1408
	L1D_total_cache_miss_rate = 0.6815
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 18
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 658
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 658

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 18
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2898, 
gpgpu_n_tot_thrd_icount = 348482
gpgpu_n_tot_w_icount = 18407
gpgpu_n_stall_shd_mem = 2416
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1408
gpgpu_n_mem_write_global = 658
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 11264
gpgpu_n_store_insn = 5264
gpgpu_n_shmem_insn = 118368
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2128
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 288
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1007	W0_Idle:372577	W0_Scoreboard:149745	W1:634	W2:594	W3:554	W4:514	W5:474	W6:434	W7:394	W8:354	W9:314	W10:274	W11:234	W12:194	W13:154	W14:114	W15:68	W16:6292	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6811
single_issue_nums: WS0:13385	WS1:1674	WS2:1674	WS3:1674	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11264 {8:1408,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26320 {40:658,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56320 {40:1408,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5264 {8:658,}
maxmflatency = 328 
max_icnt2mem_latency = 164 
maxmrqlatency = 0 
max_icnt2sh_latency = 5 
averagemflatency = 200 
avg_icnt2mem_latency = 36 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1909 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1658 	194 	131 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2014 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        328       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        328       204         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        319       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        310       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        285       204         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        275       203         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        266       193         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        257       190         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        232       199         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        222       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        213       195         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        204       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        248       193         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        239       191         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        301       199         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        292       197         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        205       201         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        205       200         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        204       203         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        203       203         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        203       202         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        203       201         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        194       193         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        191       190         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        198       198         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        195       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        193       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        191       195         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        195       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        193       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        202       198         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        201       197         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59706 n_nop=59706 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59706i bk1: 0a 59706i bk2: 0a 59706i bk3: 0a 59706i bk4: 0a 59706i bk5: 0a 59706i bk6: 0a 59706i bk7: 0a 59706i bk8: 0a 59706i bk9: 0a 59706i bk10: 0a 59706i bk11: 0a 59706i bk12: 0a 59706i bk13: 0a 59706i bk14: 0a 59706i bk15: 0a 59706i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59706 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59706 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59706 
n_nop = 59706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59706 n_nop=59706 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59706i bk1: 0a 59706i bk2: 0a 59706i bk3: 0a 59706i bk4: 0a 59706i bk5: 0a 59706i bk6: 0a 59706i bk7: 0a 59706i bk8: 0a 59706i bk9: 0a 59706i bk10: 0a 59706i bk11: 0a 59706i bk12: 0a 59706i bk13: 0a 59706i bk14: 0a 59706i bk15: 0a 59706i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59706 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59706 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59706 
n_nop = 59706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59706 n_nop=59706 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59706i bk1: 0a 59706i bk2: 0a 59706i bk3: 0a 59706i bk4: 0a 59706i bk5: 0a 59706i bk6: 0a 59706i bk7: 0a 59706i bk8: 0a 59706i bk9: 0a 59706i bk10: 0a 59706i bk11: 0a 59706i bk12: 0a 59706i bk13: 0a 59706i bk14: 0a 59706i bk15: 0a 59706i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59706 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59706 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59706 
n_nop = 59706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59706 n_nop=59706 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59706i bk1: 0a 59706i bk2: 0a 59706i bk3: 0a 59706i bk4: 0a 59706i bk5: 0a 59706i bk6: 0a 59706i bk7: 0a 59706i bk8: 0a 59706i bk9: 0a 59706i bk10: 0a 59706i bk11: 0a 59706i bk12: 0a 59706i bk13: 0a 59706i bk14: 0a 59706i bk15: 0a 59706i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59706 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59706 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59706 
n_nop = 59706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59706 n_nop=59706 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59706i bk1: 0a 59706i bk2: 0a 59706i bk3: 0a 59706i bk4: 0a 59706i bk5: 0a 59706i bk6: 0a 59706i bk7: 0a 59706i bk8: 0a 59706i bk9: 0a 59706i bk10: 0a 59706i bk11: 0a 59706i bk12: 0a 59706i bk13: 0a 59706i bk14: 0a 59706i bk15: 0a 59706i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59706 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59706 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59706 
n_nop = 59706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59706 n_nop=59706 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59706i bk1: 0a 59706i bk2: 0a 59706i bk3: 0a 59706i bk4: 0a 59706i bk5: 0a 59706i bk6: 0a 59706i bk7: 0a 59706i bk8: 0a 59706i bk9: 0a 59706i bk10: 0a 59706i bk11: 0a 59706i bk12: 0a 59706i bk13: 0a 59706i bk14: 0a 59706i bk15: 0a 59706i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59706 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59706 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59706 
n_nop = 59706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59706 n_nop=59706 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59706i bk1: 0a 59706i bk2: 0a 59706i bk3: 0a 59706i bk4: 0a 59706i bk5: 0a 59706i bk6: 0a 59706i bk7: 0a 59706i bk8: 0a 59706i bk9: 0a 59706i bk10: 0a 59706i bk11: 0a 59706i bk12: 0a 59706i bk13: 0a 59706i bk14: 0a 59706i bk15: 0a 59706i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59706 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59706 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59706 
n_nop = 59706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59706 n_nop=59706 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59706i bk1: 0a 59706i bk2: 0a 59706i bk3: 0a 59706i bk4: 0a 59706i bk5: 0a 59706i bk6: 0a 59706i bk7: 0a 59706i bk8: 0a 59706i bk9: 0a 59706i bk10: 0a 59706i bk11: 0a 59706i bk12: 0a 59706i bk13: 0a 59706i bk14: 0a 59706i bk15: 0a 59706i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59706 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59706 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59706 
n_nop = 59706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59706 n_nop=59706 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59706i bk1: 0a 59706i bk2: 0a 59706i bk3: 0a 59706i bk4: 0a 59706i bk5: 0a 59706i bk6: 0a 59706i bk7: 0a 59706i bk8: 0a 59706i bk9: 0a 59706i bk10: 0a 59706i bk11: 0a 59706i bk12: 0a 59706i bk13: 0a 59706i bk14: 0a 59706i bk15: 0a 59706i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59706 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59706 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59706 
n_nop = 59706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59706 n_nop=59706 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59706i bk1: 0a 59706i bk2: 0a 59706i bk3: 0a 59706i bk4: 0a 59706i bk5: 0a 59706i bk6: 0a 59706i bk7: 0a 59706i bk8: 0a 59706i bk9: 0a 59706i bk10: 0a 59706i bk11: 0a 59706i bk12: 0a 59706i bk13: 0a 59706i bk14: 0a 59706i bk15: 0a 59706i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59706 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59706 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59706 
n_nop = 59706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59706 n_nop=59706 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59706i bk1: 0a 59706i bk2: 0a 59706i bk3: 0a 59706i bk4: 0a 59706i bk5: 0a 59706i bk6: 0a 59706i bk7: 0a 59706i bk8: 0a 59706i bk9: 0a 59706i bk10: 0a 59706i bk11: 0a 59706i bk12: 0a 59706i bk13: 0a 59706i bk14: 0a 59706i bk15: 0a 59706i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59706 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59706 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59706 
n_nop = 59706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59706 n_nop=59706 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59706i bk1: 0a 59706i bk2: 0a 59706i bk3: 0a 59706i bk4: 0a 59706i bk5: 0a 59706i bk6: 0a 59706i bk7: 0a 59706i bk8: 0a 59706i bk9: 0a 59706i bk10: 0a 59706i bk11: 0a 59706i bk12: 0a 59706i bk13: 0a 59706i bk14: 0a 59706i bk15: 0a 59706i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59706 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59706 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59706 
n_nop = 59706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59706 n_nop=59706 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59706i bk1: 0a 59706i bk2: 0a 59706i bk3: 0a 59706i bk4: 0a 59706i bk5: 0a 59706i bk6: 0a 59706i bk7: 0a 59706i bk8: 0a 59706i bk9: 0a 59706i bk10: 0a 59706i bk11: 0a 59706i bk12: 0a 59706i bk13: 0a 59706i bk14: 0a 59706i bk15: 0a 59706i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59706 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59706 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59706 
n_nop = 59706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59706 n_nop=59706 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59706i bk1: 0a 59706i bk2: 0a 59706i bk3: 0a 59706i bk4: 0a 59706i bk5: 0a 59706i bk6: 0a 59706i bk7: 0a 59706i bk8: 0a 59706i bk9: 0a 59706i bk10: 0a 59706i bk11: 0a 59706i bk12: 0a 59706i bk13: 0a 59706i bk14: 0a 59706i bk15: 0a 59706i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59706 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59706 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59706 
n_nop = 59706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59706 n_nop=59706 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59706i bk1: 0a 59706i bk2: 0a 59706i bk3: 0a 59706i bk4: 0a 59706i bk5: 0a 59706i bk6: 0a 59706i bk7: 0a 59706i bk8: 0a 59706i bk9: 0a 59706i bk10: 0a 59706i bk11: 0a 59706i bk12: 0a 59706i bk13: 0a 59706i bk14: 0a 59706i bk15: 0a 59706i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59706 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59706 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59706 
n_nop = 59706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59706 n_nop=59706 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59706i bk1: 0a 59706i bk2: 0a 59706i bk3: 0a 59706i bk4: 0a 59706i bk5: 0a 59706i bk6: 0a 59706i bk7: 0a 59706i bk8: 0a 59706i bk9: 0a 59706i bk10: 0a 59706i bk11: 0a 59706i bk12: 0a 59706i bk13: 0a 59706i bk14: 0a 59706i bk15: 0a 59706i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59706 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59706 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59706 
n_nop = 59706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59706 n_nop=59706 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59706i bk1: 0a 59706i bk2: 0a 59706i bk3: 0a 59706i bk4: 0a 59706i bk5: 0a 59706i bk6: 0a 59706i bk7: 0a 59706i bk8: 0a 59706i bk9: 0a 59706i bk10: 0a 59706i bk11: 0a 59706i bk12: 0a 59706i bk13: 0a 59706i bk14: 0a 59706i bk15: 0a 59706i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59706 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59706 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59706 
n_nop = 59706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59706 n_nop=59706 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59706i bk1: 0a 59706i bk2: 0a 59706i bk3: 0a 59706i bk4: 0a 59706i bk5: 0a 59706i bk6: 0a 59706i bk7: 0a 59706i bk8: 0a 59706i bk9: 0a 59706i bk10: 0a 59706i bk11: 0a 59706i bk12: 0a 59706i bk13: 0a 59706i bk14: 0a 59706i bk15: 0a 59706i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59706 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59706 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59706 
n_nop = 59706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59706 n_nop=59706 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59706i bk1: 0a 59706i bk2: 0a 59706i bk3: 0a 59706i bk4: 0a 59706i bk5: 0a 59706i bk6: 0a 59706i bk7: 0a 59706i bk8: 0a 59706i bk9: 0a 59706i bk10: 0a 59706i bk11: 0a 59706i bk12: 0a 59706i bk13: 0a 59706i bk14: 0a 59706i bk15: 0a 59706i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59706 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59706 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59706 
n_nop = 59706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59706 n_nop=59706 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59706i bk1: 0a 59706i bk2: 0a 59706i bk3: 0a 59706i bk4: 0a 59706i bk5: 0a 59706i bk6: 0a 59706i bk7: 0a 59706i bk8: 0a 59706i bk9: 0a 59706i bk10: 0a 59706i bk11: 0a 59706i bk12: 0a 59706i bk13: 0a 59706i bk14: 0a 59706i bk15: 0a 59706i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59706 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59706 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59706 
n_nop = 59706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59706 n_nop=59706 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59706i bk1: 0a 59706i bk2: 0a 59706i bk3: 0a 59706i bk4: 0a 59706i bk5: 0a 59706i bk6: 0a 59706i bk7: 0a 59706i bk8: 0a 59706i bk9: 0a 59706i bk10: 0a 59706i bk11: 0a 59706i bk12: 0a 59706i bk13: 0a 59706i bk14: 0a 59706i bk15: 0a 59706i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59706 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59706 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59706 
n_nop = 59706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59706 n_nop=59706 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59706i bk1: 0a 59706i bk2: 0a 59706i bk3: 0a 59706i bk4: 0a 59706i bk5: 0a 59706i bk6: 0a 59706i bk7: 0a 59706i bk8: 0a 59706i bk9: 0a 59706i bk10: 0a 59706i bk11: 0a 59706i bk12: 0a 59706i bk13: 0a 59706i bk14: 0a 59706i bk15: 0a 59706i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59706 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59706 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59706 
n_nop = 59706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59706 n_nop=59706 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59706i bk1: 0a 59706i bk2: 0a 59706i bk3: 0a 59706i bk4: 0a 59706i bk5: 0a 59706i bk6: 0a 59706i bk7: 0a 59706i bk8: 0a 59706i bk9: 0a 59706i bk10: 0a 59706i bk11: 0a 59706i bk12: 0a 59706i bk13: 0a 59706i bk14: 0a 59706i bk15: 0a 59706i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59706 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59706 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59706 
n_nop = 59706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59706 n_nop=59706 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59706i bk1: 0a 59706i bk2: 0a 59706i bk3: 0a 59706i bk4: 0a 59706i bk5: 0a 59706i bk6: 0a 59706i bk7: 0a 59706i bk8: 0a 59706i bk9: 0a 59706i bk10: 0a 59706i bk11: 0a 59706i bk12: 0a 59706i bk13: 0a 59706i bk14: 0a 59706i bk15: 0a 59706i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59706 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59706 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59706 
n_nop = 59706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59706 n_nop=59706 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59706i bk1: 0a 59706i bk2: 0a 59706i bk3: 0a 59706i bk4: 0a 59706i bk5: 0a 59706i bk6: 0a 59706i bk7: 0a 59706i bk8: 0a 59706i bk9: 0a 59706i bk10: 0a 59706i bk11: 0a 59706i bk12: 0a 59706i bk13: 0a 59706i bk14: 0a 59706i bk15: 0a 59706i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59706 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59706 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59706 
n_nop = 59706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59706 n_nop=59706 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59706i bk1: 0a 59706i bk2: 0a 59706i bk3: 0a 59706i bk4: 0a 59706i bk5: 0a 59706i bk6: 0a 59706i bk7: 0a 59706i bk8: 0a 59706i bk9: 0a 59706i bk10: 0a 59706i bk11: 0a 59706i bk12: 0a 59706i bk13: 0a 59706i bk14: 0a 59706i bk15: 0a 59706i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59706 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59706 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59706 
n_nop = 59706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59706 n_nop=59706 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59706i bk1: 0a 59706i bk2: 0a 59706i bk3: 0a 59706i bk4: 0a 59706i bk5: 0a 59706i bk6: 0a 59706i bk7: 0a 59706i bk8: 0a 59706i bk9: 0a 59706i bk10: 0a 59706i bk11: 0a 59706i bk12: 0a 59706i bk13: 0a 59706i bk14: 0a 59706i bk15: 0a 59706i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59706 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59706 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59706 
n_nop = 59706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59706 n_nop=59706 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59706i bk1: 0a 59706i bk2: 0a 59706i bk3: 0a 59706i bk4: 0a 59706i bk5: 0a 59706i bk6: 0a 59706i bk7: 0a 59706i bk8: 0a 59706i bk9: 0a 59706i bk10: 0a 59706i bk11: 0a 59706i bk12: 0a 59706i bk13: 0a 59706i bk14: 0a 59706i bk15: 0a 59706i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59706 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59706 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59706 
n_nop = 59706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59706 n_nop=59706 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59706i bk1: 0a 59706i bk2: 0a 59706i bk3: 0a 59706i bk4: 0a 59706i bk5: 0a 59706i bk6: 0a 59706i bk7: 0a 59706i bk8: 0a 59706i bk9: 0a 59706i bk10: 0a 59706i bk11: 0a 59706i bk12: 0a 59706i bk13: 0a 59706i bk14: 0a 59706i bk15: 0a 59706i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59706 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59706 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59706 
n_nop = 59706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59706 n_nop=59706 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59706i bk1: 0a 59706i bk2: 0a 59706i bk3: 0a 59706i bk4: 0a 59706i bk5: 0a 59706i bk6: 0a 59706i bk7: 0a 59706i bk8: 0a 59706i bk9: 0a 59706i bk10: 0a 59706i bk11: 0a 59706i bk12: 0a 59706i bk13: 0a 59706i bk14: 0a 59706i bk15: 0a 59706i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59706 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59706 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59706 
n_nop = 59706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59706 n_nop=59706 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59706i bk1: 0a 59706i bk2: 0a 59706i bk3: 0a 59706i bk4: 0a 59706i bk5: 0a 59706i bk6: 0a 59706i bk7: 0a 59706i bk8: 0a 59706i bk9: 0a 59706i bk10: 0a 59706i bk11: 0a 59706i bk12: 0a 59706i bk13: 0a 59706i bk14: 0a 59706i bk15: 0a 59706i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59706 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59706 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59706 
n_nop = 59706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59706 n_nop=59706 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 59706i bk1: 0a 59706i bk2: 0a 59706i bk3: 0a 59706i bk4: 0a 59706i bk5: 0a 59706i bk6: 0a 59706i bk7: 0a 59706i bk8: 0a 59706i bk9: 0a 59706i bk10: 0a 59706i bk11: 0a 59706i bk12: 0a 59706i bk13: 0a 59706i bk14: 0a 59706i bk15: 0a 59706i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59706 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59706 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59706 
n_nop = 59706 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2066
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1408
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 658
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1408
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 658
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2066
icnt_total_pkts_simt_to_mem=2066
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2066
Req_Network_cycles = 101642
Req_Network_injected_packets_per_cycle =       0.0203 
Req_Network_conflicts_per_cycle =       0.0180
Req_Network_conflicts_per_cycle_util =       1.5241
Req_Bank_Level_Parallism =       1.7188
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0026
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0003

Reply_Network_injected_packets_num = 2066
Reply_Network_cycles = 101642
Reply_Network_injected_packets_per_cycle =        0.0203
Reply_Network_conflicts_per_cycle =        0.0013
Reply_Network_conflicts_per_cycle_util =       0.1090
Reply_Bank_Level_Parallism =       1.7188
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0003
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 19 sec (79 sec)
gpgpu_simulation_rate = 4411 (inst/sec)
gpgpu_simulation_rate = 1286 (cycle/sec)
gpgpu_silicon_slowdown = 1125194x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc4a560e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffc4a560e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffc4a560e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e1a46020d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z12lud_internalPfii'
Destroy streams for kernel 6: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 6 
gpu_sim_cycle = 6543
gpu_sim_insn = 95232
gpu_ipc =      14.5548
gpu_tot_sim_cycle = 108185
gpu_tot_sim_insn = 443714
gpu_tot_ipc =       4.1014
gpu_tot_issued_cta = 20
gpu_occupancy = 12.3723% 
gpu_tot_occupancy = 3.1412% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0783
partiton_level_parallism_total  =       0.0238
partiton_level_parallism_util =       2.1157
partiton_level_parallism_util_total  =       1.7853
L2_BW  =       3.6234 GB/Sec
L2_BW_total  =       1.1034 GB/Sec
gpu_total_sim_rate=5282

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[6]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[7]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[12]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[13]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[17]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[18]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[19]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2578
	L1D_total_cache_misses = 1792
	L1D_total_cache_miss_rate = 0.6951
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 26
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 786
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 786

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 26
ctas_completed 20, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2898, 
gpgpu_n_tot_thrd_icount = 443714
gpgpu_n_tot_w_icount = 21383
gpgpu_n_stall_shd_mem = 2544
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1792
gpgpu_n_mem_write_global = 786
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14336
gpgpu_n_store_insn = 6288
gpgpu_n_shmem_insn = 153184
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2128
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 416
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1239	W0_Idle:376017	W0_Scoreboard:167677	W1:634	W2:594	W3:554	W4:514	W5:474	W6:434	W7:394	W8:354	W9:314	W10:274	W11:234	W12:194	W13:154	W14:114	W15:68	W16:6292	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9787
single_issue_nums: WS0:14129	WS1:2418	WS2:2418	WS3:2418	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14336 {8:1792,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 31440 {40:786,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71680 {40:1792,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6288 {8:786,}
maxmflatency = 328 
max_icnt2mem_latency = 164 
maxmrqlatency = 0 
max_icnt2sh_latency = 5 
averagemflatency = 199 
avg_icnt2mem_latency = 36 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2421 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2010 	307 	178 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2497 	81 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	74 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        328       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        328       204         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        319       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        310       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        285       204         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        275       203         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        266       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        257       191         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        232       199         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        222       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        213       195         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        204       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        248       195         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        239       193         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        301       199         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        292       198         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        248       201         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        248       200         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        244       203         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        240       203         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        230       202         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        225       201         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        221       193         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        217       190         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        207       198         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        202       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        198       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        194       195         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        213       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        209       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        236       198         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        232       197         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63549 n_nop=63549 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63549i bk1: 0a 63549i bk2: 0a 63549i bk3: 0a 63549i bk4: 0a 63549i bk5: 0a 63549i bk6: 0a 63549i bk7: 0a 63549i bk8: 0a 63549i bk9: 0a 63549i bk10: 0a 63549i bk11: 0a 63549i bk12: 0a 63549i bk13: 0a 63549i bk14: 0a 63549i bk15: 0a 63549i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63549 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63549 
n_nop = 63549 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63549 n_nop=63549 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63549i bk1: 0a 63549i bk2: 0a 63549i bk3: 0a 63549i bk4: 0a 63549i bk5: 0a 63549i bk6: 0a 63549i bk7: 0a 63549i bk8: 0a 63549i bk9: 0a 63549i bk10: 0a 63549i bk11: 0a 63549i bk12: 0a 63549i bk13: 0a 63549i bk14: 0a 63549i bk15: 0a 63549i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63549 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63549 
n_nop = 63549 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63549 n_nop=63549 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63549i bk1: 0a 63549i bk2: 0a 63549i bk3: 0a 63549i bk4: 0a 63549i bk5: 0a 63549i bk6: 0a 63549i bk7: 0a 63549i bk8: 0a 63549i bk9: 0a 63549i bk10: 0a 63549i bk11: 0a 63549i bk12: 0a 63549i bk13: 0a 63549i bk14: 0a 63549i bk15: 0a 63549i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63549 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63549 
n_nop = 63549 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63549 n_nop=63549 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63549i bk1: 0a 63549i bk2: 0a 63549i bk3: 0a 63549i bk4: 0a 63549i bk5: 0a 63549i bk6: 0a 63549i bk7: 0a 63549i bk8: 0a 63549i bk9: 0a 63549i bk10: 0a 63549i bk11: 0a 63549i bk12: 0a 63549i bk13: 0a 63549i bk14: 0a 63549i bk15: 0a 63549i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63549 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63549 
n_nop = 63549 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63549 n_nop=63549 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63549i bk1: 0a 63549i bk2: 0a 63549i bk3: 0a 63549i bk4: 0a 63549i bk5: 0a 63549i bk6: 0a 63549i bk7: 0a 63549i bk8: 0a 63549i bk9: 0a 63549i bk10: 0a 63549i bk11: 0a 63549i bk12: 0a 63549i bk13: 0a 63549i bk14: 0a 63549i bk15: 0a 63549i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63549 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63549 
n_nop = 63549 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63549 n_nop=63549 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63549i bk1: 0a 63549i bk2: 0a 63549i bk3: 0a 63549i bk4: 0a 63549i bk5: 0a 63549i bk6: 0a 63549i bk7: 0a 63549i bk8: 0a 63549i bk9: 0a 63549i bk10: 0a 63549i bk11: 0a 63549i bk12: 0a 63549i bk13: 0a 63549i bk14: 0a 63549i bk15: 0a 63549i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63549 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63549 
n_nop = 63549 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63549 n_nop=63549 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63549i bk1: 0a 63549i bk2: 0a 63549i bk3: 0a 63549i bk4: 0a 63549i bk5: 0a 63549i bk6: 0a 63549i bk7: 0a 63549i bk8: 0a 63549i bk9: 0a 63549i bk10: 0a 63549i bk11: 0a 63549i bk12: 0a 63549i bk13: 0a 63549i bk14: 0a 63549i bk15: 0a 63549i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63549 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63549 
n_nop = 63549 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63549 n_nop=63549 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63549i bk1: 0a 63549i bk2: 0a 63549i bk3: 0a 63549i bk4: 0a 63549i bk5: 0a 63549i bk6: 0a 63549i bk7: 0a 63549i bk8: 0a 63549i bk9: 0a 63549i bk10: 0a 63549i bk11: 0a 63549i bk12: 0a 63549i bk13: 0a 63549i bk14: 0a 63549i bk15: 0a 63549i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63549 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63549 
n_nop = 63549 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63549 n_nop=63549 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63549i bk1: 0a 63549i bk2: 0a 63549i bk3: 0a 63549i bk4: 0a 63549i bk5: 0a 63549i bk6: 0a 63549i bk7: 0a 63549i bk8: 0a 63549i bk9: 0a 63549i bk10: 0a 63549i bk11: 0a 63549i bk12: 0a 63549i bk13: 0a 63549i bk14: 0a 63549i bk15: 0a 63549i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63549 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63549 
n_nop = 63549 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63549 n_nop=63549 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63549i bk1: 0a 63549i bk2: 0a 63549i bk3: 0a 63549i bk4: 0a 63549i bk5: 0a 63549i bk6: 0a 63549i bk7: 0a 63549i bk8: 0a 63549i bk9: 0a 63549i bk10: 0a 63549i bk11: 0a 63549i bk12: 0a 63549i bk13: 0a 63549i bk14: 0a 63549i bk15: 0a 63549i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63549 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63549 
n_nop = 63549 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63549 n_nop=63549 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63549i bk1: 0a 63549i bk2: 0a 63549i bk3: 0a 63549i bk4: 0a 63549i bk5: 0a 63549i bk6: 0a 63549i bk7: 0a 63549i bk8: 0a 63549i bk9: 0a 63549i bk10: 0a 63549i bk11: 0a 63549i bk12: 0a 63549i bk13: 0a 63549i bk14: 0a 63549i bk15: 0a 63549i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63549 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63549 
n_nop = 63549 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63549 n_nop=63549 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63549i bk1: 0a 63549i bk2: 0a 63549i bk3: 0a 63549i bk4: 0a 63549i bk5: 0a 63549i bk6: 0a 63549i bk7: 0a 63549i bk8: 0a 63549i bk9: 0a 63549i bk10: 0a 63549i bk11: 0a 63549i bk12: 0a 63549i bk13: 0a 63549i bk14: 0a 63549i bk15: 0a 63549i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63549 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63549 
n_nop = 63549 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63549 n_nop=63549 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63549i bk1: 0a 63549i bk2: 0a 63549i bk3: 0a 63549i bk4: 0a 63549i bk5: 0a 63549i bk6: 0a 63549i bk7: 0a 63549i bk8: 0a 63549i bk9: 0a 63549i bk10: 0a 63549i bk11: 0a 63549i bk12: 0a 63549i bk13: 0a 63549i bk14: 0a 63549i bk15: 0a 63549i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63549 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63549 
n_nop = 63549 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63549 n_nop=63549 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63549i bk1: 0a 63549i bk2: 0a 63549i bk3: 0a 63549i bk4: 0a 63549i bk5: 0a 63549i bk6: 0a 63549i bk7: 0a 63549i bk8: 0a 63549i bk9: 0a 63549i bk10: 0a 63549i bk11: 0a 63549i bk12: 0a 63549i bk13: 0a 63549i bk14: 0a 63549i bk15: 0a 63549i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63549 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63549 
n_nop = 63549 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63549 n_nop=63549 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63549i bk1: 0a 63549i bk2: 0a 63549i bk3: 0a 63549i bk4: 0a 63549i bk5: 0a 63549i bk6: 0a 63549i bk7: 0a 63549i bk8: 0a 63549i bk9: 0a 63549i bk10: 0a 63549i bk11: 0a 63549i bk12: 0a 63549i bk13: 0a 63549i bk14: 0a 63549i bk15: 0a 63549i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63549 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63549 
n_nop = 63549 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63549 n_nop=63549 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63549i bk1: 0a 63549i bk2: 0a 63549i bk3: 0a 63549i bk4: 0a 63549i bk5: 0a 63549i bk6: 0a 63549i bk7: 0a 63549i bk8: 0a 63549i bk9: 0a 63549i bk10: 0a 63549i bk11: 0a 63549i bk12: 0a 63549i bk13: 0a 63549i bk14: 0a 63549i bk15: 0a 63549i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63549 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63549 
n_nop = 63549 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63549 n_nop=63549 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63549i bk1: 0a 63549i bk2: 0a 63549i bk3: 0a 63549i bk4: 0a 63549i bk5: 0a 63549i bk6: 0a 63549i bk7: 0a 63549i bk8: 0a 63549i bk9: 0a 63549i bk10: 0a 63549i bk11: 0a 63549i bk12: 0a 63549i bk13: 0a 63549i bk14: 0a 63549i bk15: 0a 63549i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63549 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63549 
n_nop = 63549 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63549 n_nop=63549 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63549i bk1: 0a 63549i bk2: 0a 63549i bk3: 0a 63549i bk4: 0a 63549i bk5: 0a 63549i bk6: 0a 63549i bk7: 0a 63549i bk8: 0a 63549i bk9: 0a 63549i bk10: 0a 63549i bk11: 0a 63549i bk12: 0a 63549i bk13: 0a 63549i bk14: 0a 63549i bk15: 0a 63549i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63549 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63549 
n_nop = 63549 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63549 n_nop=63549 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63549i bk1: 0a 63549i bk2: 0a 63549i bk3: 0a 63549i bk4: 0a 63549i bk5: 0a 63549i bk6: 0a 63549i bk7: 0a 63549i bk8: 0a 63549i bk9: 0a 63549i bk10: 0a 63549i bk11: 0a 63549i bk12: 0a 63549i bk13: 0a 63549i bk14: 0a 63549i bk15: 0a 63549i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63549 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63549 
n_nop = 63549 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63549 n_nop=63549 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63549i bk1: 0a 63549i bk2: 0a 63549i bk3: 0a 63549i bk4: 0a 63549i bk5: 0a 63549i bk6: 0a 63549i bk7: 0a 63549i bk8: 0a 63549i bk9: 0a 63549i bk10: 0a 63549i bk11: 0a 63549i bk12: 0a 63549i bk13: 0a 63549i bk14: 0a 63549i bk15: 0a 63549i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63549 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63549 
n_nop = 63549 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63549 n_nop=63549 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63549i bk1: 0a 63549i bk2: 0a 63549i bk3: 0a 63549i bk4: 0a 63549i bk5: 0a 63549i bk6: 0a 63549i bk7: 0a 63549i bk8: 0a 63549i bk9: 0a 63549i bk10: 0a 63549i bk11: 0a 63549i bk12: 0a 63549i bk13: 0a 63549i bk14: 0a 63549i bk15: 0a 63549i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63549 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63549 
n_nop = 63549 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63549 n_nop=63549 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63549i bk1: 0a 63549i bk2: 0a 63549i bk3: 0a 63549i bk4: 0a 63549i bk5: 0a 63549i bk6: 0a 63549i bk7: 0a 63549i bk8: 0a 63549i bk9: 0a 63549i bk10: 0a 63549i bk11: 0a 63549i bk12: 0a 63549i bk13: 0a 63549i bk14: 0a 63549i bk15: 0a 63549i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63549 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63549 
n_nop = 63549 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63549 n_nop=63549 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63549i bk1: 0a 63549i bk2: 0a 63549i bk3: 0a 63549i bk4: 0a 63549i bk5: 0a 63549i bk6: 0a 63549i bk7: 0a 63549i bk8: 0a 63549i bk9: 0a 63549i bk10: 0a 63549i bk11: 0a 63549i bk12: 0a 63549i bk13: 0a 63549i bk14: 0a 63549i bk15: 0a 63549i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63549 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63549 
n_nop = 63549 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63549 n_nop=63549 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63549i bk1: 0a 63549i bk2: 0a 63549i bk3: 0a 63549i bk4: 0a 63549i bk5: 0a 63549i bk6: 0a 63549i bk7: 0a 63549i bk8: 0a 63549i bk9: 0a 63549i bk10: 0a 63549i bk11: 0a 63549i bk12: 0a 63549i bk13: 0a 63549i bk14: 0a 63549i bk15: 0a 63549i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63549 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63549 
n_nop = 63549 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63549 n_nop=63549 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63549i bk1: 0a 63549i bk2: 0a 63549i bk3: 0a 63549i bk4: 0a 63549i bk5: 0a 63549i bk6: 0a 63549i bk7: 0a 63549i bk8: 0a 63549i bk9: 0a 63549i bk10: 0a 63549i bk11: 0a 63549i bk12: 0a 63549i bk13: 0a 63549i bk14: 0a 63549i bk15: 0a 63549i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63549 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63549 
n_nop = 63549 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63549 n_nop=63549 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63549i bk1: 0a 63549i bk2: 0a 63549i bk3: 0a 63549i bk4: 0a 63549i bk5: 0a 63549i bk6: 0a 63549i bk7: 0a 63549i bk8: 0a 63549i bk9: 0a 63549i bk10: 0a 63549i bk11: 0a 63549i bk12: 0a 63549i bk13: 0a 63549i bk14: 0a 63549i bk15: 0a 63549i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63549 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63549 
n_nop = 63549 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63549 n_nop=63549 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63549i bk1: 0a 63549i bk2: 0a 63549i bk3: 0a 63549i bk4: 0a 63549i bk5: 0a 63549i bk6: 0a 63549i bk7: 0a 63549i bk8: 0a 63549i bk9: 0a 63549i bk10: 0a 63549i bk11: 0a 63549i bk12: 0a 63549i bk13: 0a 63549i bk14: 0a 63549i bk15: 0a 63549i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63549 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63549 
n_nop = 63549 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63549 n_nop=63549 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63549i bk1: 0a 63549i bk2: 0a 63549i bk3: 0a 63549i bk4: 0a 63549i bk5: 0a 63549i bk6: 0a 63549i bk7: 0a 63549i bk8: 0a 63549i bk9: 0a 63549i bk10: 0a 63549i bk11: 0a 63549i bk12: 0a 63549i bk13: 0a 63549i bk14: 0a 63549i bk15: 0a 63549i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63549 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63549 
n_nop = 63549 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63549 n_nop=63549 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63549i bk1: 0a 63549i bk2: 0a 63549i bk3: 0a 63549i bk4: 0a 63549i bk5: 0a 63549i bk6: 0a 63549i bk7: 0a 63549i bk8: 0a 63549i bk9: 0a 63549i bk10: 0a 63549i bk11: 0a 63549i bk12: 0a 63549i bk13: 0a 63549i bk14: 0a 63549i bk15: 0a 63549i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63549 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63549 
n_nop = 63549 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63549 n_nop=63549 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63549i bk1: 0a 63549i bk2: 0a 63549i bk3: 0a 63549i bk4: 0a 63549i bk5: 0a 63549i bk6: 0a 63549i bk7: 0a 63549i bk8: 0a 63549i bk9: 0a 63549i bk10: 0a 63549i bk11: 0a 63549i bk12: 0a 63549i bk13: 0a 63549i bk14: 0a 63549i bk15: 0a 63549i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63549 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63549 
n_nop = 63549 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63549 n_nop=63549 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63549i bk1: 0a 63549i bk2: 0a 63549i bk3: 0a 63549i bk4: 0a 63549i bk5: 0a 63549i bk6: 0a 63549i bk7: 0a 63549i bk8: 0a 63549i bk9: 0a 63549i bk10: 0a 63549i bk11: 0a 63549i bk12: 0a 63549i bk13: 0a 63549i bk14: 0a 63549i bk15: 0a 63549i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63549 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63549 
n_nop = 63549 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63549 n_nop=63549 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63549i bk1: 0a 63549i bk2: 0a 63549i bk3: 0a 63549i bk4: 0a 63549i bk5: 0a 63549i bk6: 0a 63549i bk7: 0a 63549i bk8: 0a 63549i bk9: 0a 63549i bk10: 0a 63549i bk11: 0a 63549i bk12: 0a 63549i bk13: 0a 63549i bk14: 0a 63549i bk15: 0a 63549i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63549 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63549 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63549 
n_nop = 63549 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2578
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 786
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 786
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2578
icnt_total_pkts_simt_to_mem=2578
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2578
Req_Network_cycles = 108185
Req_Network_injected_packets_per_cycle =       0.0238 
Req_Network_conflicts_per_cycle =       0.0194
Req_Network_conflicts_per_cycle_util =       1.4550
Req_Bank_Level_Parallism =       1.7853
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0028
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0004

Reply_Network_injected_packets_num = 2578
Reply_Network_cycles = 108185
Reply_Network_injected_packets_per_cycle =        0.0238
Reply_Network_conflicts_per_cycle =        0.0019
Reply_Network_conflicts_per_cycle_util =       0.1412
Reply_Bank_Level_Parallism =       1.7841
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0003
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 24 sec (84 sec)
gpgpu_simulation_rate = 5282 (inst/sec)
gpgpu_simulation_rate = 1287 (cycle/sec)
gpgpu_silicon_slowdown = 1124320x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc4a560e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffc4a560e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffc4a560e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e1a4601ef0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Destroy streams for kernel 7: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 7 
gpu_sim_cycle = 27221
gpu_sim_insn = 18945
gpu_ipc =       0.6960
gpu_tot_sim_cycle = 135406
gpu_tot_sim_insn = 462659
gpu_tot_ipc =       3.4168
gpu_tot_issued_cta = 21
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 2.9270% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0023
partiton_level_parallism_total  =       0.0195
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7530
L2_BW  =       0.1055 GB/Sec
L2_BW_total  =       0.9028 GB/Sec
gpu_total_sim_rate=4535

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[6]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[7]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[12]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[13]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[17]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[18]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[19]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[20]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2640
	L1D_total_cache_misses = 1824
	L1D_total_cache_miss_rate = 0.6909
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 26
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 816

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 26
ctas_completed 21, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2898, 
gpgpu_n_tot_thrd_icount = 462659
gpgpu_n_tot_w_icount = 24281
gpgpu_n_stall_shd_mem = 3048
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1824
gpgpu_n_mem_write_global = 816
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14592
gpgpu_n_store_insn = 6528
gpgpu_n_shmem_insn = 157880
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2632
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 416
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1239	W0_Idle:443080	W0_Scoreboard:186596	W1:951	W2:891	W3:831	W4:771	W5:711	W6:651	W7:591	W8:531	W9:471	W10:411	W11:351	W12:291	W13:231	W14:171	W15:102	W16:6538	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9787
single_issue_nums: WS0:17027	WS1:2418	WS2:2418	WS3:2418	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14592 {8:1824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32640 {40:816,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 72960 {40:1824,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6528 {8:816,}
maxmflatency = 328 
max_icnt2mem_latency = 164 
maxmrqlatency = 0 
max_icnt2sh_latency = 5 
averagemflatency = 199 
avg_icnt2mem_latency = 35 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2483 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2072 	307 	178 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2559 	81 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	84 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        328       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        328       204         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        319       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        310       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        285       204         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        275       203         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        266       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        257       191         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        232       199         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        222       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        213       195         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        204       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        248       195         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        239       193         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        301       199         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        292       198         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        248       201         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        248       200         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        244       203         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        240       203         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        230       202         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        225       201         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        221       193         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        217       190         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        207       198         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        202       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        198       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        194       195         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        213       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        209       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        236       198         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        232       197         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79539 n_nop=79539 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79539i bk1: 0a 79539i bk2: 0a 79539i bk3: 0a 79539i bk4: 0a 79539i bk5: 0a 79539i bk6: 0a 79539i bk7: 0a 79539i bk8: 0a 79539i bk9: 0a 79539i bk10: 0a 79539i bk11: 0a 79539i bk12: 0a 79539i bk13: 0a 79539i bk14: 0a 79539i bk15: 0a 79539i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79539 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79539 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79539 
n_nop = 79539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79539 n_nop=79539 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79539i bk1: 0a 79539i bk2: 0a 79539i bk3: 0a 79539i bk4: 0a 79539i bk5: 0a 79539i bk6: 0a 79539i bk7: 0a 79539i bk8: 0a 79539i bk9: 0a 79539i bk10: 0a 79539i bk11: 0a 79539i bk12: 0a 79539i bk13: 0a 79539i bk14: 0a 79539i bk15: 0a 79539i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79539 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79539 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79539 
n_nop = 79539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79539 n_nop=79539 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79539i bk1: 0a 79539i bk2: 0a 79539i bk3: 0a 79539i bk4: 0a 79539i bk5: 0a 79539i bk6: 0a 79539i bk7: 0a 79539i bk8: 0a 79539i bk9: 0a 79539i bk10: 0a 79539i bk11: 0a 79539i bk12: 0a 79539i bk13: 0a 79539i bk14: 0a 79539i bk15: 0a 79539i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79539 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79539 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79539 
n_nop = 79539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79539 n_nop=79539 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79539i bk1: 0a 79539i bk2: 0a 79539i bk3: 0a 79539i bk4: 0a 79539i bk5: 0a 79539i bk6: 0a 79539i bk7: 0a 79539i bk8: 0a 79539i bk9: 0a 79539i bk10: 0a 79539i bk11: 0a 79539i bk12: 0a 79539i bk13: 0a 79539i bk14: 0a 79539i bk15: 0a 79539i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79539 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79539 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79539 
n_nop = 79539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79539 n_nop=79539 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79539i bk1: 0a 79539i bk2: 0a 79539i bk3: 0a 79539i bk4: 0a 79539i bk5: 0a 79539i bk6: 0a 79539i bk7: 0a 79539i bk8: 0a 79539i bk9: 0a 79539i bk10: 0a 79539i bk11: 0a 79539i bk12: 0a 79539i bk13: 0a 79539i bk14: 0a 79539i bk15: 0a 79539i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79539 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79539 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79539 
n_nop = 79539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79539 n_nop=79539 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79539i bk1: 0a 79539i bk2: 0a 79539i bk3: 0a 79539i bk4: 0a 79539i bk5: 0a 79539i bk6: 0a 79539i bk7: 0a 79539i bk8: 0a 79539i bk9: 0a 79539i bk10: 0a 79539i bk11: 0a 79539i bk12: 0a 79539i bk13: 0a 79539i bk14: 0a 79539i bk15: 0a 79539i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79539 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79539 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79539 
n_nop = 79539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79539 n_nop=79539 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79539i bk1: 0a 79539i bk2: 0a 79539i bk3: 0a 79539i bk4: 0a 79539i bk5: 0a 79539i bk6: 0a 79539i bk7: 0a 79539i bk8: 0a 79539i bk9: 0a 79539i bk10: 0a 79539i bk11: 0a 79539i bk12: 0a 79539i bk13: 0a 79539i bk14: 0a 79539i bk15: 0a 79539i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79539 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79539 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79539 
n_nop = 79539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79539 n_nop=79539 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79539i bk1: 0a 79539i bk2: 0a 79539i bk3: 0a 79539i bk4: 0a 79539i bk5: 0a 79539i bk6: 0a 79539i bk7: 0a 79539i bk8: 0a 79539i bk9: 0a 79539i bk10: 0a 79539i bk11: 0a 79539i bk12: 0a 79539i bk13: 0a 79539i bk14: 0a 79539i bk15: 0a 79539i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79539 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79539 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79539 
n_nop = 79539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79539 n_nop=79539 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79539i bk1: 0a 79539i bk2: 0a 79539i bk3: 0a 79539i bk4: 0a 79539i bk5: 0a 79539i bk6: 0a 79539i bk7: 0a 79539i bk8: 0a 79539i bk9: 0a 79539i bk10: 0a 79539i bk11: 0a 79539i bk12: 0a 79539i bk13: 0a 79539i bk14: 0a 79539i bk15: 0a 79539i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79539 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79539 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79539 
n_nop = 79539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79539 n_nop=79539 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79539i bk1: 0a 79539i bk2: 0a 79539i bk3: 0a 79539i bk4: 0a 79539i bk5: 0a 79539i bk6: 0a 79539i bk7: 0a 79539i bk8: 0a 79539i bk9: 0a 79539i bk10: 0a 79539i bk11: 0a 79539i bk12: 0a 79539i bk13: 0a 79539i bk14: 0a 79539i bk15: 0a 79539i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79539 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79539 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79539 
n_nop = 79539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79539 n_nop=79539 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79539i bk1: 0a 79539i bk2: 0a 79539i bk3: 0a 79539i bk4: 0a 79539i bk5: 0a 79539i bk6: 0a 79539i bk7: 0a 79539i bk8: 0a 79539i bk9: 0a 79539i bk10: 0a 79539i bk11: 0a 79539i bk12: 0a 79539i bk13: 0a 79539i bk14: 0a 79539i bk15: 0a 79539i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79539 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79539 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79539 
n_nop = 79539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79539 n_nop=79539 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79539i bk1: 0a 79539i bk2: 0a 79539i bk3: 0a 79539i bk4: 0a 79539i bk5: 0a 79539i bk6: 0a 79539i bk7: 0a 79539i bk8: 0a 79539i bk9: 0a 79539i bk10: 0a 79539i bk11: 0a 79539i bk12: 0a 79539i bk13: 0a 79539i bk14: 0a 79539i bk15: 0a 79539i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79539 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79539 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79539 
n_nop = 79539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79539 n_nop=79539 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79539i bk1: 0a 79539i bk2: 0a 79539i bk3: 0a 79539i bk4: 0a 79539i bk5: 0a 79539i bk6: 0a 79539i bk7: 0a 79539i bk8: 0a 79539i bk9: 0a 79539i bk10: 0a 79539i bk11: 0a 79539i bk12: 0a 79539i bk13: 0a 79539i bk14: 0a 79539i bk15: 0a 79539i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79539 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79539 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79539 
n_nop = 79539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79539 n_nop=79539 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79539i bk1: 0a 79539i bk2: 0a 79539i bk3: 0a 79539i bk4: 0a 79539i bk5: 0a 79539i bk6: 0a 79539i bk7: 0a 79539i bk8: 0a 79539i bk9: 0a 79539i bk10: 0a 79539i bk11: 0a 79539i bk12: 0a 79539i bk13: 0a 79539i bk14: 0a 79539i bk15: 0a 79539i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79539 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79539 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79539 
n_nop = 79539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79539 n_nop=79539 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79539i bk1: 0a 79539i bk2: 0a 79539i bk3: 0a 79539i bk4: 0a 79539i bk5: 0a 79539i bk6: 0a 79539i bk7: 0a 79539i bk8: 0a 79539i bk9: 0a 79539i bk10: 0a 79539i bk11: 0a 79539i bk12: 0a 79539i bk13: 0a 79539i bk14: 0a 79539i bk15: 0a 79539i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79539 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79539 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79539 
n_nop = 79539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79539 n_nop=79539 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79539i bk1: 0a 79539i bk2: 0a 79539i bk3: 0a 79539i bk4: 0a 79539i bk5: 0a 79539i bk6: 0a 79539i bk7: 0a 79539i bk8: 0a 79539i bk9: 0a 79539i bk10: 0a 79539i bk11: 0a 79539i bk12: 0a 79539i bk13: 0a 79539i bk14: 0a 79539i bk15: 0a 79539i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79539 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79539 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79539 
n_nop = 79539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79539 n_nop=79539 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79539i bk1: 0a 79539i bk2: 0a 79539i bk3: 0a 79539i bk4: 0a 79539i bk5: 0a 79539i bk6: 0a 79539i bk7: 0a 79539i bk8: 0a 79539i bk9: 0a 79539i bk10: 0a 79539i bk11: 0a 79539i bk12: 0a 79539i bk13: 0a 79539i bk14: 0a 79539i bk15: 0a 79539i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79539 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79539 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79539 
n_nop = 79539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79539 n_nop=79539 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79539i bk1: 0a 79539i bk2: 0a 79539i bk3: 0a 79539i bk4: 0a 79539i bk5: 0a 79539i bk6: 0a 79539i bk7: 0a 79539i bk8: 0a 79539i bk9: 0a 79539i bk10: 0a 79539i bk11: 0a 79539i bk12: 0a 79539i bk13: 0a 79539i bk14: 0a 79539i bk15: 0a 79539i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79539 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79539 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79539 
n_nop = 79539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79539 n_nop=79539 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79539i bk1: 0a 79539i bk2: 0a 79539i bk3: 0a 79539i bk4: 0a 79539i bk5: 0a 79539i bk6: 0a 79539i bk7: 0a 79539i bk8: 0a 79539i bk9: 0a 79539i bk10: 0a 79539i bk11: 0a 79539i bk12: 0a 79539i bk13: 0a 79539i bk14: 0a 79539i bk15: 0a 79539i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79539 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79539 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79539 
n_nop = 79539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79539 n_nop=79539 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79539i bk1: 0a 79539i bk2: 0a 79539i bk3: 0a 79539i bk4: 0a 79539i bk5: 0a 79539i bk6: 0a 79539i bk7: 0a 79539i bk8: 0a 79539i bk9: 0a 79539i bk10: 0a 79539i bk11: 0a 79539i bk12: 0a 79539i bk13: 0a 79539i bk14: 0a 79539i bk15: 0a 79539i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79539 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79539 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79539 
n_nop = 79539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79539 n_nop=79539 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79539i bk1: 0a 79539i bk2: 0a 79539i bk3: 0a 79539i bk4: 0a 79539i bk5: 0a 79539i bk6: 0a 79539i bk7: 0a 79539i bk8: 0a 79539i bk9: 0a 79539i bk10: 0a 79539i bk11: 0a 79539i bk12: 0a 79539i bk13: 0a 79539i bk14: 0a 79539i bk15: 0a 79539i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79539 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79539 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79539 
n_nop = 79539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79539 n_nop=79539 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79539i bk1: 0a 79539i bk2: 0a 79539i bk3: 0a 79539i bk4: 0a 79539i bk5: 0a 79539i bk6: 0a 79539i bk7: 0a 79539i bk8: 0a 79539i bk9: 0a 79539i bk10: 0a 79539i bk11: 0a 79539i bk12: 0a 79539i bk13: 0a 79539i bk14: 0a 79539i bk15: 0a 79539i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79539 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79539 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79539 
n_nop = 79539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79539 n_nop=79539 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79539i bk1: 0a 79539i bk2: 0a 79539i bk3: 0a 79539i bk4: 0a 79539i bk5: 0a 79539i bk6: 0a 79539i bk7: 0a 79539i bk8: 0a 79539i bk9: 0a 79539i bk10: 0a 79539i bk11: 0a 79539i bk12: 0a 79539i bk13: 0a 79539i bk14: 0a 79539i bk15: 0a 79539i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79539 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79539 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79539 
n_nop = 79539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79539 n_nop=79539 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79539i bk1: 0a 79539i bk2: 0a 79539i bk3: 0a 79539i bk4: 0a 79539i bk5: 0a 79539i bk6: 0a 79539i bk7: 0a 79539i bk8: 0a 79539i bk9: 0a 79539i bk10: 0a 79539i bk11: 0a 79539i bk12: 0a 79539i bk13: 0a 79539i bk14: 0a 79539i bk15: 0a 79539i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79539 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79539 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79539 
n_nop = 79539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79539 n_nop=79539 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79539i bk1: 0a 79539i bk2: 0a 79539i bk3: 0a 79539i bk4: 0a 79539i bk5: 0a 79539i bk6: 0a 79539i bk7: 0a 79539i bk8: 0a 79539i bk9: 0a 79539i bk10: 0a 79539i bk11: 0a 79539i bk12: 0a 79539i bk13: 0a 79539i bk14: 0a 79539i bk15: 0a 79539i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79539 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79539 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79539 
n_nop = 79539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79539 n_nop=79539 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79539i bk1: 0a 79539i bk2: 0a 79539i bk3: 0a 79539i bk4: 0a 79539i bk5: 0a 79539i bk6: 0a 79539i bk7: 0a 79539i bk8: 0a 79539i bk9: 0a 79539i bk10: 0a 79539i bk11: 0a 79539i bk12: 0a 79539i bk13: 0a 79539i bk14: 0a 79539i bk15: 0a 79539i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79539 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79539 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79539 
n_nop = 79539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79539 n_nop=79539 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79539i bk1: 0a 79539i bk2: 0a 79539i bk3: 0a 79539i bk4: 0a 79539i bk5: 0a 79539i bk6: 0a 79539i bk7: 0a 79539i bk8: 0a 79539i bk9: 0a 79539i bk10: 0a 79539i bk11: 0a 79539i bk12: 0a 79539i bk13: 0a 79539i bk14: 0a 79539i bk15: 0a 79539i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79539 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79539 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79539 
n_nop = 79539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79539 n_nop=79539 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79539i bk1: 0a 79539i bk2: 0a 79539i bk3: 0a 79539i bk4: 0a 79539i bk5: 0a 79539i bk6: 0a 79539i bk7: 0a 79539i bk8: 0a 79539i bk9: 0a 79539i bk10: 0a 79539i bk11: 0a 79539i bk12: 0a 79539i bk13: 0a 79539i bk14: 0a 79539i bk15: 0a 79539i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79539 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79539 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79539 
n_nop = 79539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79539 n_nop=79539 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79539i bk1: 0a 79539i bk2: 0a 79539i bk3: 0a 79539i bk4: 0a 79539i bk5: 0a 79539i bk6: 0a 79539i bk7: 0a 79539i bk8: 0a 79539i bk9: 0a 79539i bk10: 0a 79539i bk11: 0a 79539i bk12: 0a 79539i bk13: 0a 79539i bk14: 0a 79539i bk15: 0a 79539i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79539 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79539 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79539 
n_nop = 79539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79539 n_nop=79539 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79539i bk1: 0a 79539i bk2: 0a 79539i bk3: 0a 79539i bk4: 0a 79539i bk5: 0a 79539i bk6: 0a 79539i bk7: 0a 79539i bk8: 0a 79539i bk9: 0a 79539i bk10: 0a 79539i bk11: 0a 79539i bk12: 0a 79539i bk13: 0a 79539i bk14: 0a 79539i bk15: 0a 79539i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79539 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79539 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79539 
n_nop = 79539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79539 n_nop=79539 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79539i bk1: 0a 79539i bk2: 0a 79539i bk3: 0a 79539i bk4: 0a 79539i bk5: 0a 79539i bk6: 0a 79539i bk7: 0a 79539i bk8: 0a 79539i bk9: 0a 79539i bk10: 0a 79539i bk11: 0a 79539i bk12: 0a 79539i bk13: 0a 79539i bk14: 0a 79539i bk15: 0a 79539i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79539 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79539 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79539 
n_nop = 79539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79539 n_nop=79539 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79539i bk1: 0a 79539i bk2: 0a 79539i bk3: 0a 79539i bk4: 0a 79539i bk5: 0a 79539i bk6: 0a 79539i bk7: 0a 79539i bk8: 0a 79539i bk9: 0a 79539i bk10: 0a 79539i bk11: 0a 79539i bk12: 0a 79539i bk13: 0a 79539i bk14: 0a 79539i bk15: 0a 79539i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79539 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79539 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79539 
n_nop = 79539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2640
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1824
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 816
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1824
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 816
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2640
icnt_total_pkts_simt_to_mem=2640
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2640
Req_Network_cycles = 135406
Req_Network_injected_packets_per_cycle =       0.0195 
Req_Network_conflicts_per_cycle =       0.0155
Req_Network_conflicts_per_cycle_util =       1.3951
Req_Bank_Level_Parallism =       1.7530
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0022
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0003

Reply_Network_injected_packets_num = 2640
Reply_Network_cycles = 135406
Reply_Network_injected_packets_per_cycle =        0.0195
Reply_Network_conflicts_per_cycle =        0.0015
Reply_Network_conflicts_per_cycle_util =       0.1354
Reply_Bank_Level_Parallism =       1.7518
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 42 sec (102 sec)
gpgpu_simulation_rate = 4535 (inst/sec)
gpgpu_simulation_rate = 1327 (cycle/sec)
gpgpu_silicon_slowdown = 1090429x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc4a560e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffc4a560e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffc4a560e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e1a4601fe0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 12, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 120KB
Destroy streams for kernel 8: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 8 
gpu_sim_cycle = 20240
gpu_sim_insn = 19264
gpu_ipc =       0.9518
gpu_tot_sim_cycle = 155646
gpu_tot_sim_insn = 481923
gpu_tot_ipc =       3.0963
gpu_tot_issued_cta = 22
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 2.8109% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0078
partiton_level_parallism_total  =       0.0180
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.6815
L2_BW  =       0.3615 GB/Sec
L2_BW_total  =       0.8324 GB/Sec
gpu_total_sim_rate=4190

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[6]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[7]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[12]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[13]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[17]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[18]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[19]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[20]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2798
	L1D_total_cache_misses = 1920
	L1D_total_cache_miss_rate = 0.6862
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 26
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 878

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 26
ctas_completed 22, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2898, 
gpgpu_n_tot_thrd_icount = 481923
gpgpu_n_tot_w_icount = 25464
gpgpu_n_stall_shd_mem = 3272
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1920
gpgpu_n_mem_write_global = 878
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 15360
gpgpu_n_store_insn = 7024
gpgpu_n_shmem_insn = 164008
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2856
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 416
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1336	W0_Idle:488995	W0_Scoreboard:200357	W1:951	W2:891	W3:831	W4:771	W5:711	W6:651	W7:591	W8:531	W9:471	W10:411	W11:351	W12:291	W13:231	W14:171	W15:102	W16:7698	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9810
single_issue_nums: WS0:18210	WS1:2418	WS2:2418	WS3:2418	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15360 {8:1920,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 35120 {40:878,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 76800 {40:1920,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7024 {8:878,}
maxmflatency = 328 
max_icnt2mem_latency = 164 
maxmrqlatency = 0 
max_icnt2sh_latency = 5 
averagemflatency = 198 
avg_icnt2mem_latency = 34 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2641 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2230 	307 	178 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2717 	81 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	108 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        328       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        328       204         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        319       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        310       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        285       204         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        275       203         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        266       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        257       191         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        232       199         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        222       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        213       195         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        204       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        248       195         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        239       193         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        301       199         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        292       198         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        248       201         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        248       200         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        244       203         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        240       203         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        230       202         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        225       201         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        221       193         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        217       190         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        207       198         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        202       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        198       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        194       195         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        213       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        209       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        236       198         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        232       197         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91428 n_nop=91428 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 91428i bk1: 0a 91428i bk2: 0a 91428i bk3: 0a 91428i bk4: 0a 91428i bk5: 0a 91428i bk6: 0a 91428i bk7: 0a 91428i bk8: 0a 91428i bk9: 0a 91428i bk10: 0a 91428i bk11: 0a 91428i bk12: 0a 91428i bk13: 0a 91428i bk14: 0a 91428i bk15: 0a 91428i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 91428 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 91428 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91428 
n_nop = 91428 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91428 n_nop=91428 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 91428i bk1: 0a 91428i bk2: 0a 91428i bk3: 0a 91428i bk4: 0a 91428i bk5: 0a 91428i bk6: 0a 91428i bk7: 0a 91428i bk8: 0a 91428i bk9: 0a 91428i bk10: 0a 91428i bk11: 0a 91428i bk12: 0a 91428i bk13: 0a 91428i bk14: 0a 91428i bk15: 0a 91428i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 91428 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 91428 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91428 
n_nop = 91428 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91428 n_nop=91428 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 91428i bk1: 0a 91428i bk2: 0a 91428i bk3: 0a 91428i bk4: 0a 91428i bk5: 0a 91428i bk6: 0a 91428i bk7: 0a 91428i bk8: 0a 91428i bk9: 0a 91428i bk10: 0a 91428i bk11: 0a 91428i bk12: 0a 91428i bk13: 0a 91428i bk14: 0a 91428i bk15: 0a 91428i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 91428 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 91428 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91428 
n_nop = 91428 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91428 n_nop=91428 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 91428i bk1: 0a 91428i bk2: 0a 91428i bk3: 0a 91428i bk4: 0a 91428i bk5: 0a 91428i bk6: 0a 91428i bk7: 0a 91428i bk8: 0a 91428i bk9: 0a 91428i bk10: 0a 91428i bk11: 0a 91428i bk12: 0a 91428i bk13: 0a 91428i bk14: 0a 91428i bk15: 0a 91428i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 91428 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 91428 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91428 
n_nop = 91428 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91428 n_nop=91428 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 91428i bk1: 0a 91428i bk2: 0a 91428i bk3: 0a 91428i bk4: 0a 91428i bk5: 0a 91428i bk6: 0a 91428i bk7: 0a 91428i bk8: 0a 91428i bk9: 0a 91428i bk10: 0a 91428i bk11: 0a 91428i bk12: 0a 91428i bk13: 0a 91428i bk14: 0a 91428i bk15: 0a 91428i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 91428 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 91428 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91428 
n_nop = 91428 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91428 n_nop=91428 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 91428i bk1: 0a 91428i bk2: 0a 91428i bk3: 0a 91428i bk4: 0a 91428i bk5: 0a 91428i bk6: 0a 91428i bk7: 0a 91428i bk8: 0a 91428i bk9: 0a 91428i bk10: 0a 91428i bk11: 0a 91428i bk12: 0a 91428i bk13: 0a 91428i bk14: 0a 91428i bk15: 0a 91428i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 91428 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 91428 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91428 
n_nop = 91428 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91428 n_nop=91428 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 91428i bk1: 0a 91428i bk2: 0a 91428i bk3: 0a 91428i bk4: 0a 91428i bk5: 0a 91428i bk6: 0a 91428i bk7: 0a 91428i bk8: 0a 91428i bk9: 0a 91428i bk10: 0a 91428i bk11: 0a 91428i bk12: 0a 91428i bk13: 0a 91428i bk14: 0a 91428i bk15: 0a 91428i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 91428 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 91428 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91428 
n_nop = 91428 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91428 n_nop=91428 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 91428i bk1: 0a 91428i bk2: 0a 91428i bk3: 0a 91428i bk4: 0a 91428i bk5: 0a 91428i bk6: 0a 91428i bk7: 0a 91428i bk8: 0a 91428i bk9: 0a 91428i bk10: 0a 91428i bk11: 0a 91428i bk12: 0a 91428i bk13: 0a 91428i bk14: 0a 91428i bk15: 0a 91428i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 91428 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 91428 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91428 
n_nop = 91428 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91428 n_nop=91428 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 91428i bk1: 0a 91428i bk2: 0a 91428i bk3: 0a 91428i bk4: 0a 91428i bk5: 0a 91428i bk6: 0a 91428i bk7: 0a 91428i bk8: 0a 91428i bk9: 0a 91428i bk10: 0a 91428i bk11: 0a 91428i bk12: 0a 91428i bk13: 0a 91428i bk14: 0a 91428i bk15: 0a 91428i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 91428 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 91428 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91428 
n_nop = 91428 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91428 n_nop=91428 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 91428i bk1: 0a 91428i bk2: 0a 91428i bk3: 0a 91428i bk4: 0a 91428i bk5: 0a 91428i bk6: 0a 91428i bk7: 0a 91428i bk8: 0a 91428i bk9: 0a 91428i bk10: 0a 91428i bk11: 0a 91428i bk12: 0a 91428i bk13: 0a 91428i bk14: 0a 91428i bk15: 0a 91428i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 91428 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 91428 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91428 
n_nop = 91428 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91428 n_nop=91428 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 91428i bk1: 0a 91428i bk2: 0a 91428i bk3: 0a 91428i bk4: 0a 91428i bk5: 0a 91428i bk6: 0a 91428i bk7: 0a 91428i bk8: 0a 91428i bk9: 0a 91428i bk10: 0a 91428i bk11: 0a 91428i bk12: 0a 91428i bk13: 0a 91428i bk14: 0a 91428i bk15: 0a 91428i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 91428 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 91428 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91428 
n_nop = 91428 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91428 n_nop=91428 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 91428i bk1: 0a 91428i bk2: 0a 91428i bk3: 0a 91428i bk4: 0a 91428i bk5: 0a 91428i bk6: 0a 91428i bk7: 0a 91428i bk8: 0a 91428i bk9: 0a 91428i bk10: 0a 91428i bk11: 0a 91428i bk12: 0a 91428i bk13: 0a 91428i bk14: 0a 91428i bk15: 0a 91428i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 91428 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 91428 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91428 
n_nop = 91428 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91428 n_nop=91428 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 91428i bk1: 0a 91428i bk2: 0a 91428i bk3: 0a 91428i bk4: 0a 91428i bk5: 0a 91428i bk6: 0a 91428i bk7: 0a 91428i bk8: 0a 91428i bk9: 0a 91428i bk10: 0a 91428i bk11: 0a 91428i bk12: 0a 91428i bk13: 0a 91428i bk14: 0a 91428i bk15: 0a 91428i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 91428 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 91428 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91428 
n_nop = 91428 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91428 n_nop=91428 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 91428i bk1: 0a 91428i bk2: 0a 91428i bk3: 0a 91428i bk4: 0a 91428i bk5: 0a 91428i bk6: 0a 91428i bk7: 0a 91428i bk8: 0a 91428i bk9: 0a 91428i bk10: 0a 91428i bk11: 0a 91428i bk12: 0a 91428i bk13: 0a 91428i bk14: 0a 91428i bk15: 0a 91428i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 91428 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 91428 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91428 
n_nop = 91428 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91428 n_nop=91428 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 91428i bk1: 0a 91428i bk2: 0a 91428i bk3: 0a 91428i bk4: 0a 91428i bk5: 0a 91428i bk6: 0a 91428i bk7: 0a 91428i bk8: 0a 91428i bk9: 0a 91428i bk10: 0a 91428i bk11: 0a 91428i bk12: 0a 91428i bk13: 0a 91428i bk14: 0a 91428i bk15: 0a 91428i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 91428 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 91428 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91428 
n_nop = 91428 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91428 n_nop=91428 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 91428i bk1: 0a 91428i bk2: 0a 91428i bk3: 0a 91428i bk4: 0a 91428i bk5: 0a 91428i bk6: 0a 91428i bk7: 0a 91428i bk8: 0a 91428i bk9: 0a 91428i bk10: 0a 91428i bk11: 0a 91428i bk12: 0a 91428i bk13: 0a 91428i bk14: 0a 91428i bk15: 0a 91428i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 91428 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 91428 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91428 
n_nop = 91428 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91428 n_nop=91428 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 91428i bk1: 0a 91428i bk2: 0a 91428i bk3: 0a 91428i bk4: 0a 91428i bk5: 0a 91428i bk6: 0a 91428i bk7: 0a 91428i bk8: 0a 91428i bk9: 0a 91428i bk10: 0a 91428i bk11: 0a 91428i bk12: 0a 91428i bk13: 0a 91428i bk14: 0a 91428i bk15: 0a 91428i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 91428 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 91428 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91428 
n_nop = 91428 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91428 n_nop=91428 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 91428i bk1: 0a 91428i bk2: 0a 91428i bk3: 0a 91428i bk4: 0a 91428i bk5: 0a 91428i bk6: 0a 91428i bk7: 0a 91428i bk8: 0a 91428i bk9: 0a 91428i bk10: 0a 91428i bk11: 0a 91428i bk12: 0a 91428i bk13: 0a 91428i bk14: 0a 91428i bk15: 0a 91428i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 91428 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 91428 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91428 
n_nop = 91428 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91428 n_nop=91428 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 91428i bk1: 0a 91428i bk2: 0a 91428i bk3: 0a 91428i bk4: 0a 91428i bk5: 0a 91428i bk6: 0a 91428i bk7: 0a 91428i bk8: 0a 91428i bk9: 0a 91428i bk10: 0a 91428i bk11: 0a 91428i bk12: 0a 91428i bk13: 0a 91428i bk14: 0a 91428i bk15: 0a 91428i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 91428 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 91428 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91428 
n_nop = 91428 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91428 n_nop=91428 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 91428i bk1: 0a 91428i bk2: 0a 91428i bk3: 0a 91428i bk4: 0a 91428i bk5: 0a 91428i bk6: 0a 91428i bk7: 0a 91428i bk8: 0a 91428i bk9: 0a 91428i bk10: 0a 91428i bk11: 0a 91428i bk12: 0a 91428i bk13: 0a 91428i bk14: 0a 91428i bk15: 0a 91428i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 91428 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 91428 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91428 
n_nop = 91428 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91428 n_nop=91428 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 91428i bk1: 0a 91428i bk2: 0a 91428i bk3: 0a 91428i bk4: 0a 91428i bk5: 0a 91428i bk6: 0a 91428i bk7: 0a 91428i bk8: 0a 91428i bk9: 0a 91428i bk10: 0a 91428i bk11: 0a 91428i bk12: 0a 91428i bk13: 0a 91428i bk14: 0a 91428i bk15: 0a 91428i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 91428 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 91428 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91428 
n_nop = 91428 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91428 n_nop=91428 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 91428i bk1: 0a 91428i bk2: 0a 91428i bk3: 0a 91428i bk4: 0a 91428i bk5: 0a 91428i bk6: 0a 91428i bk7: 0a 91428i bk8: 0a 91428i bk9: 0a 91428i bk10: 0a 91428i bk11: 0a 91428i bk12: 0a 91428i bk13: 0a 91428i bk14: 0a 91428i bk15: 0a 91428i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 91428 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 91428 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91428 
n_nop = 91428 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91428 n_nop=91428 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 91428i bk1: 0a 91428i bk2: 0a 91428i bk3: 0a 91428i bk4: 0a 91428i bk5: 0a 91428i bk6: 0a 91428i bk7: 0a 91428i bk8: 0a 91428i bk9: 0a 91428i bk10: 0a 91428i bk11: 0a 91428i bk12: 0a 91428i bk13: 0a 91428i bk14: 0a 91428i bk15: 0a 91428i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 91428 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 91428 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91428 
n_nop = 91428 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91428 n_nop=91428 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 91428i bk1: 0a 91428i bk2: 0a 91428i bk3: 0a 91428i bk4: 0a 91428i bk5: 0a 91428i bk6: 0a 91428i bk7: 0a 91428i bk8: 0a 91428i bk9: 0a 91428i bk10: 0a 91428i bk11: 0a 91428i bk12: 0a 91428i bk13: 0a 91428i bk14: 0a 91428i bk15: 0a 91428i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 91428 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 91428 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91428 
n_nop = 91428 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91428 n_nop=91428 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 91428i bk1: 0a 91428i bk2: 0a 91428i bk3: 0a 91428i bk4: 0a 91428i bk5: 0a 91428i bk6: 0a 91428i bk7: 0a 91428i bk8: 0a 91428i bk9: 0a 91428i bk10: 0a 91428i bk11: 0a 91428i bk12: 0a 91428i bk13: 0a 91428i bk14: 0a 91428i bk15: 0a 91428i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 91428 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 91428 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91428 
n_nop = 91428 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91428 n_nop=91428 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 91428i bk1: 0a 91428i bk2: 0a 91428i bk3: 0a 91428i bk4: 0a 91428i bk5: 0a 91428i bk6: 0a 91428i bk7: 0a 91428i bk8: 0a 91428i bk9: 0a 91428i bk10: 0a 91428i bk11: 0a 91428i bk12: 0a 91428i bk13: 0a 91428i bk14: 0a 91428i bk15: 0a 91428i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 91428 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 91428 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91428 
n_nop = 91428 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91428 n_nop=91428 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 91428i bk1: 0a 91428i bk2: 0a 91428i bk3: 0a 91428i bk4: 0a 91428i bk5: 0a 91428i bk6: 0a 91428i bk7: 0a 91428i bk8: 0a 91428i bk9: 0a 91428i bk10: 0a 91428i bk11: 0a 91428i bk12: 0a 91428i bk13: 0a 91428i bk14: 0a 91428i bk15: 0a 91428i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 91428 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 91428 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91428 
n_nop = 91428 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91428 n_nop=91428 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 91428i bk1: 0a 91428i bk2: 0a 91428i bk3: 0a 91428i bk4: 0a 91428i bk5: 0a 91428i bk6: 0a 91428i bk7: 0a 91428i bk8: 0a 91428i bk9: 0a 91428i bk10: 0a 91428i bk11: 0a 91428i bk12: 0a 91428i bk13: 0a 91428i bk14: 0a 91428i bk15: 0a 91428i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 91428 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 91428 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91428 
n_nop = 91428 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91428 n_nop=91428 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 91428i bk1: 0a 91428i bk2: 0a 91428i bk3: 0a 91428i bk4: 0a 91428i bk5: 0a 91428i bk6: 0a 91428i bk7: 0a 91428i bk8: 0a 91428i bk9: 0a 91428i bk10: 0a 91428i bk11: 0a 91428i bk12: 0a 91428i bk13: 0a 91428i bk14: 0a 91428i bk15: 0a 91428i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 91428 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 91428 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91428 
n_nop = 91428 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91428 n_nop=91428 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 91428i bk1: 0a 91428i bk2: 0a 91428i bk3: 0a 91428i bk4: 0a 91428i bk5: 0a 91428i bk6: 0a 91428i bk7: 0a 91428i bk8: 0a 91428i bk9: 0a 91428i bk10: 0a 91428i bk11: 0a 91428i bk12: 0a 91428i bk13: 0a 91428i bk14: 0a 91428i bk15: 0a 91428i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 91428 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 91428 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91428 
n_nop = 91428 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91428 n_nop=91428 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 91428i bk1: 0a 91428i bk2: 0a 91428i bk3: 0a 91428i bk4: 0a 91428i bk5: 0a 91428i bk6: 0a 91428i bk7: 0a 91428i bk8: 0a 91428i bk9: 0a 91428i bk10: 0a 91428i bk11: 0a 91428i bk12: 0a 91428i bk13: 0a 91428i bk14: 0a 91428i bk15: 0a 91428i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 91428 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 91428 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91428 
n_nop = 91428 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91428 n_nop=91428 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 91428i bk1: 0a 91428i bk2: 0a 91428i bk3: 0a 91428i bk4: 0a 91428i bk5: 0a 91428i bk6: 0a 91428i bk7: 0a 91428i bk8: 0a 91428i bk9: 0a 91428i bk10: 0a 91428i bk11: 0a 91428i bk12: 0a 91428i bk13: 0a 91428i bk14: 0a 91428i bk15: 0a 91428i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 91428 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 91428 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91428 
n_nop = 91428 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 44, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2798
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 878
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 878
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2798
icnt_total_pkts_simt_to_mem=2798
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2798
Req_Network_cycles = 155646
Req_Network_injected_packets_per_cycle =       0.0180 
Req_Network_conflicts_per_cycle =       0.0135
Req_Network_conflicts_per_cycle_util =       1.2626
Req_Bank_Level_Parallism =       1.6815
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0019
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0003

Reply_Network_injected_packets_num = 2798
Reply_Network_cycles = 155646
Reply_Network_injected_packets_per_cycle =        0.0180
Reply_Network_conflicts_per_cycle =        0.0013
Reply_Network_conflicts_per_cycle_util =       0.1225
Reply_Bank_Level_Parallism =       1.6805
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 55 sec (115 sec)
gpgpu_simulation_rate = 4190 (inst/sec)
gpgpu_simulation_rate = 1353 (cycle/sec)
gpgpu_silicon_slowdown = 1069475x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc4a560e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffc4a560e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffc4a560e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e1a46020d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 120KB
Destroy streams for kernel 9: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 9 
gpu_sim_cycle = 6493
gpu_sim_insn = 23808
gpu_ipc =       3.6667
gpu_tot_sim_cycle = 162139
gpu_tot_sim_insn = 505731
gpu_tot_ipc =       3.1191
gpu_tot_issued_cta = 23
gpu_occupancy = 12.3711% 
gpu_tot_occupancy = 2.8898% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0197
partiton_level_parallism_total  =       0.0180
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.6328
L2_BW  =       0.9128 GB/Sec
L2_BW_total  =       0.8356 GB/Sec
gpu_total_sim_rate=4249

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[6]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[7]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[12]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[13]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[17]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[18]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[19]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[20]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2926
	L1D_total_cache_misses = 2016
	L1D_total_cache_miss_rate = 0.6890
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 28
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 910
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 910

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 28
ctas_completed 23, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2898, 
gpgpu_n_tot_thrd_icount = 505731
gpgpu_n_tot_w_icount = 26208
gpgpu_n_stall_shd_mem = 3304
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2016
gpgpu_n_mem_write_global = 910
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16128
gpgpu_n_store_insn = 7280
gpgpu_n_shmem_insn = 172712
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2856
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 448
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1394	W0_Idle:489818	W0_Scoreboard:204700	W1:951	W2:891	W3:831	W4:771	W5:711	W6:651	W7:591	W8:531	W9:471	W10:411	W11:351	W12:291	W13:231	W14:171	W15:102	W16:7698	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10554
single_issue_nums: WS0:18396	WS1:2604	WS2:2604	WS3:2604	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16128 {8:2016,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 36400 {40:910,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 80640 {40:2016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7280 {8:910,}
maxmflatency = 328 
max_icnt2mem_latency = 164 
maxmrqlatency = 0 
max_icnt2sh_latency = 5 
averagemflatency = 198 
avg_icnt2mem_latency = 34 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2769 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2332 	333 	178 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2845 	81 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	111 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        328       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        328       204         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        319       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        310       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        285       204         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        275       203         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        266       195         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        257       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        232       199         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        222       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        213       195         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        204       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        248       195         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        239       193         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        301       199         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        292       198         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        248       201         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        248       200         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        244       203         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        240       203         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        230       202         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        225       201         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        221       193         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        217       190         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        207       198         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        202       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        198       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        194       195         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        213       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        209       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        236       198         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        232       197         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95242 n_nop=95242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 95242i bk1: 0a 95242i bk2: 0a 95242i bk3: 0a 95242i bk4: 0a 95242i bk5: 0a 95242i bk6: 0a 95242i bk7: 0a 95242i bk8: 0a 95242i bk9: 0a 95242i bk10: 0a 95242i bk11: 0a 95242i bk12: 0a 95242i bk13: 0a 95242i bk14: 0a 95242i bk15: 0a 95242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 95242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 95242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95242 
n_nop = 95242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95242 n_nop=95242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 95242i bk1: 0a 95242i bk2: 0a 95242i bk3: 0a 95242i bk4: 0a 95242i bk5: 0a 95242i bk6: 0a 95242i bk7: 0a 95242i bk8: 0a 95242i bk9: 0a 95242i bk10: 0a 95242i bk11: 0a 95242i bk12: 0a 95242i bk13: 0a 95242i bk14: 0a 95242i bk15: 0a 95242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 95242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 95242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95242 
n_nop = 95242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95242 n_nop=95242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 95242i bk1: 0a 95242i bk2: 0a 95242i bk3: 0a 95242i bk4: 0a 95242i bk5: 0a 95242i bk6: 0a 95242i bk7: 0a 95242i bk8: 0a 95242i bk9: 0a 95242i bk10: 0a 95242i bk11: 0a 95242i bk12: 0a 95242i bk13: 0a 95242i bk14: 0a 95242i bk15: 0a 95242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 95242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 95242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95242 
n_nop = 95242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95242 n_nop=95242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 95242i bk1: 0a 95242i bk2: 0a 95242i bk3: 0a 95242i bk4: 0a 95242i bk5: 0a 95242i bk6: 0a 95242i bk7: 0a 95242i bk8: 0a 95242i bk9: 0a 95242i bk10: 0a 95242i bk11: 0a 95242i bk12: 0a 95242i bk13: 0a 95242i bk14: 0a 95242i bk15: 0a 95242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 95242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 95242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95242 
n_nop = 95242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95242 n_nop=95242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 95242i bk1: 0a 95242i bk2: 0a 95242i bk3: 0a 95242i bk4: 0a 95242i bk5: 0a 95242i bk6: 0a 95242i bk7: 0a 95242i bk8: 0a 95242i bk9: 0a 95242i bk10: 0a 95242i bk11: 0a 95242i bk12: 0a 95242i bk13: 0a 95242i bk14: 0a 95242i bk15: 0a 95242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 95242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 95242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95242 
n_nop = 95242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95242 n_nop=95242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 95242i bk1: 0a 95242i bk2: 0a 95242i bk3: 0a 95242i bk4: 0a 95242i bk5: 0a 95242i bk6: 0a 95242i bk7: 0a 95242i bk8: 0a 95242i bk9: 0a 95242i bk10: 0a 95242i bk11: 0a 95242i bk12: 0a 95242i bk13: 0a 95242i bk14: 0a 95242i bk15: 0a 95242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 95242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 95242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95242 
n_nop = 95242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95242 n_nop=95242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 95242i bk1: 0a 95242i bk2: 0a 95242i bk3: 0a 95242i bk4: 0a 95242i bk5: 0a 95242i bk6: 0a 95242i bk7: 0a 95242i bk8: 0a 95242i bk9: 0a 95242i bk10: 0a 95242i bk11: 0a 95242i bk12: 0a 95242i bk13: 0a 95242i bk14: 0a 95242i bk15: 0a 95242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 95242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 95242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95242 
n_nop = 95242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95242 n_nop=95242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 95242i bk1: 0a 95242i bk2: 0a 95242i bk3: 0a 95242i bk4: 0a 95242i bk5: 0a 95242i bk6: 0a 95242i bk7: 0a 95242i bk8: 0a 95242i bk9: 0a 95242i bk10: 0a 95242i bk11: 0a 95242i bk12: 0a 95242i bk13: 0a 95242i bk14: 0a 95242i bk15: 0a 95242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 95242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 95242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95242 
n_nop = 95242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95242 n_nop=95242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 95242i bk1: 0a 95242i bk2: 0a 95242i bk3: 0a 95242i bk4: 0a 95242i bk5: 0a 95242i bk6: 0a 95242i bk7: 0a 95242i bk8: 0a 95242i bk9: 0a 95242i bk10: 0a 95242i bk11: 0a 95242i bk12: 0a 95242i bk13: 0a 95242i bk14: 0a 95242i bk15: 0a 95242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 95242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 95242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95242 
n_nop = 95242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95242 n_nop=95242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 95242i bk1: 0a 95242i bk2: 0a 95242i bk3: 0a 95242i bk4: 0a 95242i bk5: 0a 95242i bk6: 0a 95242i bk7: 0a 95242i bk8: 0a 95242i bk9: 0a 95242i bk10: 0a 95242i bk11: 0a 95242i bk12: 0a 95242i bk13: 0a 95242i bk14: 0a 95242i bk15: 0a 95242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 95242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 95242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95242 
n_nop = 95242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95242 n_nop=95242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 95242i bk1: 0a 95242i bk2: 0a 95242i bk3: 0a 95242i bk4: 0a 95242i bk5: 0a 95242i bk6: 0a 95242i bk7: 0a 95242i bk8: 0a 95242i bk9: 0a 95242i bk10: 0a 95242i bk11: 0a 95242i bk12: 0a 95242i bk13: 0a 95242i bk14: 0a 95242i bk15: 0a 95242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 95242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 95242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95242 
n_nop = 95242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95242 n_nop=95242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 95242i bk1: 0a 95242i bk2: 0a 95242i bk3: 0a 95242i bk4: 0a 95242i bk5: 0a 95242i bk6: 0a 95242i bk7: 0a 95242i bk8: 0a 95242i bk9: 0a 95242i bk10: 0a 95242i bk11: 0a 95242i bk12: 0a 95242i bk13: 0a 95242i bk14: 0a 95242i bk15: 0a 95242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 95242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 95242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95242 
n_nop = 95242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95242 n_nop=95242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 95242i bk1: 0a 95242i bk2: 0a 95242i bk3: 0a 95242i bk4: 0a 95242i bk5: 0a 95242i bk6: 0a 95242i bk7: 0a 95242i bk8: 0a 95242i bk9: 0a 95242i bk10: 0a 95242i bk11: 0a 95242i bk12: 0a 95242i bk13: 0a 95242i bk14: 0a 95242i bk15: 0a 95242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 95242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 95242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95242 
n_nop = 95242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95242 n_nop=95242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 95242i bk1: 0a 95242i bk2: 0a 95242i bk3: 0a 95242i bk4: 0a 95242i bk5: 0a 95242i bk6: 0a 95242i bk7: 0a 95242i bk8: 0a 95242i bk9: 0a 95242i bk10: 0a 95242i bk11: 0a 95242i bk12: 0a 95242i bk13: 0a 95242i bk14: 0a 95242i bk15: 0a 95242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 95242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 95242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95242 
n_nop = 95242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95242 n_nop=95242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 95242i bk1: 0a 95242i bk2: 0a 95242i bk3: 0a 95242i bk4: 0a 95242i bk5: 0a 95242i bk6: 0a 95242i bk7: 0a 95242i bk8: 0a 95242i bk9: 0a 95242i bk10: 0a 95242i bk11: 0a 95242i bk12: 0a 95242i bk13: 0a 95242i bk14: 0a 95242i bk15: 0a 95242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 95242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 95242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95242 
n_nop = 95242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95242 n_nop=95242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 95242i bk1: 0a 95242i bk2: 0a 95242i bk3: 0a 95242i bk4: 0a 95242i bk5: 0a 95242i bk6: 0a 95242i bk7: 0a 95242i bk8: 0a 95242i bk9: 0a 95242i bk10: 0a 95242i bk11: 0a 95242i bk12: 0a 95242i bk13: 0a 95242i bk14: 0a 95242i bk15: 0a 95242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 95242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 95242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95242 
n_nop = 95242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95242 n_nop=95242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 95242i bk1: 0a 95242i bk2: 0a 95242i bk3: 0a 95242i bk4: 0a 95242i bk5: 0a 95242i bk6: 0a 95242i bk7: 0a 95242i bk8: 0a 95242i bk9: 0a 95242i bk10: 0a 95242i bk11: 0a 95242i bk12: 0a 95242i bk13: 0a 95242i bk14: 0a 95242i bk15: 0a 95242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 95242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 95242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95242 
n_nop = 95242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95242 n_nop=95242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 95242i bk1: 0a 95242i bk2: 0a 95242i bk3: 0a 95242i bk4: 0a 95242i bk5: 0a 95242i bk6: 0a 95242i bk7: 0a 95242i bk8: 0a 95242i bk9: 0a 95242i bk10: 0a 95242i bk11: 0a 95242i bk12: 0a 95242i bk13: 0a 95242i bk14: 0a 95242i bk15: 0a 95242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 95242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 95242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95242 
n_nop = 95242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95242 n_nop=95242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 95242i bk1: 0a 95242i bk2: 0a 95242i bk3: 0a 95242i bk4: 0a 95242i bk5: 0a 95242i bk6: 0a 95242i bk7: 0a 95242i bk8: 0a 95242i bk9: 0a 95242i bk10: 0a 95242i bk11: 0a 95242i bk12: 0a 95242i bk13: 0a 95242i bk14: 0a 95242i bk15: 0a 95242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 95242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 95242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95242 
n_nop = 95242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95242 n_nop=95242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 95242i bk1: 0a 95242i bk2: 0a 95242i bk3: 0a 95242i bk4: 0a 95242i bk5: 0a 95242i bk6: 0a 95242i bk7: 0a 95242i bk8: 0a 95242i bk9: 0a 95242i bk10: 0a 95242i bk11: 0a 95242i bk12: 0a 95242i bk13: 0a 95242i bk14: 0a 95242i bk15: 0a 95242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 95242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 95242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95242 
n_nop = 95242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95242 n_nop=95242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 95242i bk1: 0a 95242i bk2: 0a 95242i bk3: 0a 95242i bk4: 0a 95242i bk5: 0a 95242i bk6: 0a 95242i bk7: 0a 95242i bk8: 0a 95242i bk9: 0a 95242i bk10: 0a 95242i bk11: 0a 95242i bk12: 0a 95242i bk13: 0a 95242i bk14: 0a 95242i bk15: 0a 95242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 95242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 95242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95242 
n_nop = 95242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95242 n_nop=95242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 95242i bk1: 0a 95242i bk2: 0a 95242i bk3: 0a 95242i bk4: 0a 95242i bk5: 0a 95242i bk6: 0a 95242i bk7: 0a 95242i bk8: 0a 95242i bk9: 0a 95242i bk10: 0a 95242i bk11: 0a 95242i bk12: 0a 95242i bk13: 0a 95242i bk14: 0a 95242i bk15: 0a 95242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 95242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 95242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95242 
n_nop = 95242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95242 n_nop=95242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 95242i bk1: 0a 95242i bk2: 0a 95242i bk3: 0a 95242i bk4: 0a 95242i bk5: 0a 95242i bk6: 0a 95242i bk7: 0a 95242i bk8: 0a 95242i bk9: 0a 95242i bk10: 0a 95242i bk11: 0a 95242i bk12: 0a 95242i bk13: 0a 95242i bk14: 0a 95242i bk15: 0a 95242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 95242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 95242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95242 
n_nop = 95242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95242 n_nop=95242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 95242i bk1: 0a 95242i bk2: 0a 95242i bk3: 0a 95242i bk4: 0a 95242i bk5: 0a 95242i bk6: 0a 95242i bk7: 0a 95242i bk8: 0a 95242i bk9: 0a 95242i bk10: 0a 95242i bk11: 0a 95242i bk12: 0a 95242i bk13: 0a 95242i bk14: 0a 95242i bk15: 0a 95242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 95242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 95242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95242 
n_nop = 95242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95242 n_nop=95242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 95242i bk1: 0a 95242i bk2: 0a 95242i bk3: 0a 95242i bk4: 0a 95242i bk5: 0a 95242i bk6: 0a 95242i bk7: 0a 95242i bk8: 0a 95242i bk9: 0a 95242i bk10: 0a 95242i bk11: 0a 95242i bk12: 0a 95242i bk13: 0a 95242i bk14: 0a 95242i bk15: 0a 95242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 95242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 95242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95242 
n_nop = 95242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95242 n_nop=95242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 95242i bk1: 0a 95242i bk2: 0a 95242i bk3: 0a 95242i bk4: 0a 95242i bk5: 0a 95242i bk6: 0a 95242i bk7: 0a 95242i bk8: 0a 95242i bk9: 0a 95242i bk10: 0a 95242i bk11: 0a 95242i bk12: 0a 95242i bk13: 0a 95242i bk14: 0a 95242i bk15: 0a 95242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 95242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 95242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95242 
n_nop = 95242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95242 n_nop=95242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 95242i bk1: 0a 95242i bk2: 0a 95242i bk3: 0a 95242i bk4: 0a 95242i bk5: 0a 95242i bk6: 0a 95242i bk7: 0a 95242i bk8: 0a 95242i bk9: 0a 95242i bk10: 0a 95242i bk11: 0a 95242i bk12: 0a 95242i bk13: 0a 95242i bk14: 0a 95242i bk15: 0a 95242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 95242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 95242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95242 
n_nop = 95242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95242 n_nop=95242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 95242i bk1: 0a 95242i bk2: 0a 95242i bk3: 0a 95242i bk4: 0a 95242i bk5: 0a 95242i bk6: 0a 95242i bk7: 0a 95242i bk8: 0a 95242i bk9: 0a 95242i bk10: 0a 95242i bk11: 0a 95242i bk12: 0a 95242i bk13: 0a 95242i bk14: 0a 95242i bk15: 0a 95242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 95242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 95242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95242 
n_nop = 95242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95242 n_nop=95242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 95242i bk1: 0a 95242i bk2: 0a 95242i bk3: 0a 95242i bk4: 0a 95242i bk5: 0a 95242i bk6: 0a 95242i bk7: 0a 95242i bk8: 0a 95242i bk9: 0a 95242i bk10: 0a 95242i bk11: 0a 95242i bk12: 0a 95242i bk13: 0a 95242i bk14: 0a 95242i bk15: 0a 95242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 95242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 95242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95242 
n_nop = 95242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95242 n_nop=95242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 95242i bk1: 0a 95242i bk2: 0a 95242i bk3: 0a 95242i bk4: 0a 95242i bk5: 0a 95242i bk6: 0a 95242i bk7: 0a 95242i bk8: 0a 95242i bk9: 0a 95242i bk10: 0a 95242i bk11: 0a 95242i bk12: 0a 95242i bk13: 0a 95242i bk14: 0a 95242i bk15: 0a 95242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 95242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 95242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95242 
n_nop = 95242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95242 n_nop=95242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 95242i bk1: 0a 95242i bk2: 0a 95242i bk3: 0a 95242i bk4: 0a 95242i bk5: 0a 95242i bk6: 0a 95242i bk7: 0a 95242i bk8: 0a 95242i bk9: 0a 95242i bk10: 0a 95242i bk11: 0a 95242i bk12: 0a 95242i bk13: 0a 95242i bk14: 0a 95242i bk15: 0a 95242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 95242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 95242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95242 
n_nop = 95242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95242 n_nop=95242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 95242i bk1: 0a 95242i bk2: 0a 95242i bk3: 0a 95242i bk4: 0a 95242i bk5: 0a 95242i bk6: 0a 95242i bk7: 0a 95242i bk8: 0a 95242i bk9: 0a 95242i bk10: 0a 95242i bk11: 0a 95242i bk12: 0a 95242i bk13: 0a 95242i bk14: 0a 95242i bk15: 0a 95242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 95242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 95242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95242 
n_nop = 95242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2926
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 910
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 910
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2926
icnt_total_pkts_simt_to_mem=2926
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2926
Req_Network_cycles = 162139
Req_Network_injected_packets_per_cycle =       0.0180 
Req_Network_conflicts_per_cycle =       0.0130
Req_Network_conflicts_per_cycle_util =       1.1724
Req_Bank_Level_Parallism =       1.6328
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0019
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0003

Reply_Network_injected_packets_num = 2926
Reply_Network_cycles = 162139
Reply_Network_injected_packets_per_cycle =        0.0180
Reply_Network_conflicts_per_cycle =        0.0013
Reply_Network_conflicts_per_cycle_util =       0.1138
Reply_Bank_Level_Parallism =       1.6319
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 59 sec (119 sec)
gpgpu_simulation_rate = 4249 (inst/sec)
gpgpu_simulation_rate = 1362 (cycle/sec)
gpgpu_silicon_slowdown = 1062408x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc4a560e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffc4a560e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffc4a560e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e1a4601ef0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Destroy streams for kernel 10: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 10 
gpu_sim_cycle = 27221
gpu_sim_insn = 18945
gpu_ipc =       0.6960
gpu_tot_sim_cycle = 189360
gpu_tot_sim_insn = 524676
gpu_tot_ipc =       2.7708
gpu_tot_issued_cta = 24
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 2.7444% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0023
partiton_level_parallism_total  =       0.0158
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.6117
L2_BW  =       0.1055 GB/Sec
L2_BW_total  =       0.7307 GB/Sec
gpu_total_sim_rate=3857

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[6]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[7]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[12]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[13]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[17]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[18]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[19]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[20]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[23]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2988
	L1D_total_cache_misses = 2048
	L1D_total_cache_miss_rate = 0.6854
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 28
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 928
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 940

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 28
ctas_completed 24, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2898, 
gpgpu_n_tot_thrd_icount = 524676
gpgpu_n_tot_w_icount = 29106
gpgpu_n_stall_shd_mem = 3808
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2048
gpgpu_n_mem_write_global = 940
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16384
gpgpu_n_store_insn = 7520
gpgpu_n_shmem_insn = 177408
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3360
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 448
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1394	W0_Idle:556881	W0_Scoreboard:223619	W1:1268	W2:1188	W3:1108	W4:1028	W5:948	W6:868	W7:788	W8:708	W9:628	W10:548	W11:468	W12:388	W13:308	W14:228	W15:136	W16:7944	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10554
single_issue_nums: WS0:21294	WS1:2604	WS2:2604	WS3:2604	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16384 {8:2048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37600 {40:940,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7520 {8:940,}
maxmflatency = 328 
max_icnt2mem_latency = 164 
maxmrqlatency = 0 
max_icnt2sh_latency = 5 
averagemflatency = 197 
avg_icnt2mem_latency = 33 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2831 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2394 	333 	178 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2907 	81 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	121 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        328       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        328       204         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        319       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        310       205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        285       204         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        275       203         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        266       195         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        257       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        232       199         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        222       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        213       195         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        204       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        248       195         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        239       193         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        301       199         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        292       198         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        248       201         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        248       200         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        244       203         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        240       203         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        230       202         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        225       201         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        221       193         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        217       190         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        207       198         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        202       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        198       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        194       195         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        213       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        209       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        236       198         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        232       197         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111232 n_nop=111232 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111232i bk1: 0a 111232i bk2: 0a 111232i bk3: 0a 111232i bk4: 0a 111232i bk5: 0a 111232i bk6: 0a 111232i bk7: 0a 111232i bk8: 0a 111232i bk9: 0a 111232i bk10: 0a 111232i bk11: 0a 111232i bk12: 0a 111232i bk13: 0a 111232i bk14: 0a 111232i bk15: 0a 111232i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111232 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111232 
n_nop = 111232 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111232 n_nop=111232 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111232i bk1: 0a 111232i bk2: 0a 111232i bk3: 0a 111232i bk4: 0a 111232i bk5: 0a 111232i bk6: 0a 111232i bk7: 0a 111232i bk8: 0a 111232i bk9: 0a 111232i bk10: 0a 111232i bk11: 0a 111232i bk12: 0a 111232i bk13: 0a 111232i bk14: 0a 111232i bk15: 0a 111232i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111232 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111232 
n_nop = 111232 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111232 n_nop=111232 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111232i bk1: 0a 111232i bk2: 0a 111232i bk3: 0a 111232i bk4: 0a 111232i bk5: 0a 111232i bk6: 0a 111232i bk7: 0a 111232i bk8: 0a 111232i bk9: 0a 111232i bk10: 0a 111232i bk11: 0a 111232i bk12: 0a 111232i bk13: 0a 111232i bk14: 0a 111232i bk15: 0a 111232i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111232 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111232 
n_nop = 111232 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111232 n_nop=111232 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111232i bk1: 0a 111232i bk2: 0a 111232i bk3: 0a 111232i bk4: 0a 111232i bk5: 0a 111232i bk6: 0a 111232i bk7: 0a 111232i bk8: 0a 111232i bk9: 0a 111232i bk10: 0a 111232i bk11: 0a 111232i bk12: 0a 111232i bk13: 0a 111232i bk14: 0a 111232i bk15: 0a 111232i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111232 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111232 
n_nop = 111232 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111232 n_nop=111232 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111232i bk1: 0a 111232i bk2: 0a 111232i bk3: 0a 111232i bk4: 0a 111232i bk5: 0a 111232i bk6: 0a 111232i bk7: 0a 111232i bk8: 0a 111232i bk9: 0a 111232i bk10: 0a 111232i bk11: 0a 111232i bk12: 0a 111232i bk13: 0a 111232i bk14: 0a 111232i bk15: 0a 111232i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111232 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111232 
n_nop = 111232 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111232 n_nop=111232 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111232i bk1: 0a 111232i bk2: 0a 111232i bk3: 0a 111232i bk4: 0a 111232i bk5: 0a 111232i bk6: 0a 111232i bk7: 0a 111232i bk8: 0a 111232i bk9: 0a 111232i bk10: 0a 111232i bk11: 0a 111232i bk12: 0a 111232i bk13: 0a 111232i bk14: 0a 111232i bk15: 0a 111232i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111232 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111232 
n_nop = 111232 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111232 n_nop=111232 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111232i bk1: 0a 111232i bk2: 0a 111232i bk3: 0a 111232i bk4: 0a 111232i bk5: 0a 111232i bk6: 0a 111232i bk7: 0a 111232i bk8: 0a 111232i bk9: 0a 111232i bk10: 0a 111232i bk11: 0a 111232i bk12: 0a 111232i bk13: 0a 111232i bk14: 0a 111232i bk15: 0a 111232i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111232 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111232 
n_nop = 111232 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111232 n_nop=111232 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111232i bk1: 0a 111232i bk2: 0a 111232i bk3: 0a 111232i bk4: 0a 111232i bk5: 0a 111232i bk6: 0a 111232i bk7: 0a 111232i bk8: 0a 111232i bk9: 0a 111232i bk10: 0a 111232i bk11: 0a 111232i bk12: 0a 111232i bk13: 0a 111232i bk14: 0a 111232i bk15: 0a 111232i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111232 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111232 
n_nop = 111232 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111232 n_nop=111232 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111232i bk1: 0a 111232i bk2: 0a 111232i bk3: 0a 111232i bk4: 0a 111232i bk5: 0a 111232i bk6: 0a 111232i bk7: 0a 111232i bk8: 0a 111232i bk9: 0a 111232i bk10: 0a 111232i bk11: 0a 111232i bk12: 0a 111232i bk13: 0a 111232i bk14: 0a 111232i bk15: 0a 111232i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111232 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111232 
n_nop = 111232 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111232 n_nop=111232 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111232i bk1: 0a 111232i bk2: 0a 111232i bk3: 0a 111232i bk4: 0a 111232i bk5: 0a 111232i bk6: 0a 111232i bk7: 0a 111232i bk8: 0a 111232i bk9: 0a 111232i bk10: 0a 111232i bk11: 0a 111232i bk12: 0a 111232i bk13: 0a 111232i bk14: 0a 111232i bk15: 0a 111232i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111232 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111232 
n_nop = 111232 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111232 n_nop=111232 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111232i bk1: 0a 111232i bk2: 0a 111232i bk3: 0a 111232i bk4: 0a 111232i bk5: 0a 111232i bk6: 0a 111232i bk7: 0a 111232i bk8: 0a 111232i bk9: 0a 111232i bk10: 0a 111232i bk11: 0a 111232i bk12: 0a 111232i bk13: 0a 111232i bk14: 0a 111232i bk15: 0a 111232i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111232 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111232 
n_nop = 111232 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111232 n_nop=111232 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111232i bk1: 0a 111232i bk2: 0a 111232i bk3: 0a 111232i bk4: 0a 111232i bk5: 0a 111232i bk6: 0a 111232i bk7: 0a 111232i bk8: 0a 111232i bk9: 0a 111232i bk10: 0a 111232i bk11: 0a 111232i bk12: 0a 111232i bk13: 0a 111232i bk14: 0a 111232i bk15: 0a 111232i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111232 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111232 
n_nop = 111232 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111232 n_nop=111232 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111232i bk1: 0a 111232i bk2: 0a 111232i bk3: 0a 111232i bk4: 0a 111232i bk5: 0a 111232i bk6: 0a 111232i bk7: 0a 111232i bk8: 0a 111232i bk9: 0a 111232i bk10: 0a 111232i bk11: 0a 111232i bk12: 0a 111232i bk13: 0a 111232i bk14: 0a 111232i bk15: 0a 111232i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111232 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111232 
n_nop = 111232 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111232 n_nop=111232 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111232i bk1: 0a 111232i bk2: 0a 111232i bk3: 0a 111232i bk4: 0a 111232i bk5: 0a 111232i bk6: 0a 111232i bk7: 0a 111232i bk8: 0a 111232i bk9: 0a 111232i bk10: 0a 111232i bk11: 0a 111232i bk12: 0a 111232i bk13: 0a 111232i bk14: 0a 111232i bk15: 0a 111232i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111232 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111232 
n_nop = 111232 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111232 n_nop=111232 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111232i bk1: 0a 111232i bk2: 0a 111232i bk3: 0a 111232i bk4: 0a 111232i bk5: 0a 111232i bk6: 0a 111232i bk7: 0a 111232i bk8: 0a 111232i bk9: 0a 111232i bk10: 0a 111232i bk11: 0a 111232i bk12: 0a 111232i bk13: 0a 111232i bk14: 0a 111232i bk15: 0a 111232i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111232 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111232 
n_nop = 111232 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111232 n_nop=111232 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111232i bk1: 0a 111232i bk2: 0a 111232i bk3: 0a 111232i bk4: 0a 111232i bk5: 0a 111232i bk6: 0a 111232i bk7: 0a 111232i bk8: 0a 111232i bk9: 0a 111232i bk10: 0a 111232i bk11: 0a 111232i bk12: 0a 111232i bk13: 0a 111232i bk14: 0a 111232i bk15: 0a 111232i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111232 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111232 
n_nop = 111232 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111232 n_nop=111232 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111232i bk1: 0a 111232i bk2: 0a 111232i bk3: 0a 111232i bk4: 0a 111232i bk5: 0a 111232i bk6: 0a 111232i bk7: 0a 111232i bk8: 0a 111232i bk9: 0a 111232i bk10: 0a 111232i bk11: 0a 111232i bk12: 0a 111232i bk13: 0a 111232i bk14: 0a 111232i bk15: 0a 111232i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111232 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111232 
n_nop = 111232 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111232 n_nop=111232 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111232i bk1: 0a 111232i bk2: 0a 111232i bk3: 0a 111232i bk4: 0a 111232i bk5: 0a 111232i bk6: 0a 111232i bk7: 0a 111232i bk8: 0a 111232i bk9: 0a 111232i bk10: 0a 111232i bk11: 0a 111232i bk12: 0a 111232i bk13: 0a 111232i bk14: 0a 111232i bk15: 0a 111232i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111232 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111232 
n_nop = 111232 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111232 n_nop=111232 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111232i bk1: 0a 111232i bk2: 0a 111232i bk3: 0a 111232i bk4: 0a 111232i bk5: 0a 111232i bk6: 0a 111232i bk7: 0a 111232i bk8: 0a 111232i bk9: 0a 111232i bk10: 0a 111232i bk11: 0a 111232i bk12: 0a 111232i bk13: 0a 111232i bk14: 0a 111232i bk15: 0a 111232i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111232 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111232 
n_nop = 111232 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111232 n_nop=111232 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111232i bk1: 0a 111232i bk2: 0a 111232i bk3: 0a 111232i bk4: 0a 111232i bk5: 0a 111232i bk6: 0a 111232i bk7: 0a 111232i bk8: 0a 111232i bk9: 0a 111232i bk10: 0a 111232i bk11: 0a 111232i bk12: 0a 111232i bk13: 0a 111232i bk14: 0a 111232i bk15: 0a 111232i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111232 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111232 
n_nop = 111232 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111232 n_nop=111232 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111232i bk1: 0a 111232i bk2: 0a 111232i bk3: 0a 111232i bk4: 0a 111232i bk5: 0a 111232i bk6: 0a 111232i bk7: 0a 111232i bk8: 0a 111232i bk9: 0a 111232i bk10: 0a 111232i bk11: 0a 111232i bk12: 0a 111232i bk13: 0a 111232i bk14: 0a 111232i bk15: 0a 111232i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111232 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111232 
n_nop = 111232 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111232 n_nop=111232 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111232i bk1: 0a 111232i bk2: 0a 111232i bk3: 0a 111232i bk4: 0a 111232i bk5: 0a 111232i bk6: 0a 111232i bk7: 0a 111232i bk8: 0a 111232i bk9: 0a 111232i bk10: 0a 111232i bk11: 0a 111232i bk12: 0a 111232i bk13: 0a 111232i bk14: 0a 111232i bk15: 0a 111232i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111232 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111232 
n_nop = 111232 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111232 n_nop=111232 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111232i bk1: 0a 111232i bk2: 0a 111232i bk3: 0a 111232i bk4: 0a 111232i bk5: 0a 111232i bk6: 0a 111232i bk7: 0a 111232i bk8: 0a 111232i bk9: 0a 111232i bk10: 0a 111232i bk11: 0a 111232i bk12: 0a 111232i bk13: 0a 111232i bk14: 0a 111232i bk15: 0a 111232i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111232 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111232 
n_nop = 111232 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111232 n_nop=111232 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111232i bk1: 0a 111232i bk2: 0a 111232i bk3: 0a 111232i bk4: 0a 111232i bk5: 0a 111232i bk6: 0a 111232i bk7: 0a 111232i bk8: 0a 111232i bk9: 0a 111232i bk10: 0a 111232i bk11: 0a 111232i bk12: 0a 111232i bk13: 0a 111232i bk14: 0a 111232i bk15: 0a 111232i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111232 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111232 
n_nop = 111232 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111232 n_nop=111232 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111232i bk1: 0a 111232i bk2: 0a 111232i bk3: 0a 111232i bk4: 0a 111232i bk5: 0a 111232i bk6: 0a 111232i bk7: 0a 111232i bk8: 0a 111232i bk9: 0a 111232i bk10: 0a 111232i bk11: 0a 111232i bk12: 0a 111232i bk13: 0a 111232i bk14: 0a 111232i bk15: 0a 111232i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111232 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111232 
n_nop = 111232 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111232 n_nop=111232 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111232i bk1: 0a 111232i bk2: 0a 111232i bk3: 0a 111232i bk4: 0a 111232i bk5: 0a 111232i bk6: 0a 111232i bk7: 0a 111232i bk8: 0a 111232i bk9: 0a 111232i bk10: 0a 111232i bk11: 0a 111232i bk12: 0a 111232i bk13: 0a 111232i bk14: 0a 111232i bk15: 0a 111232i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111232 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111232 
n_nop = 111232 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111232 n_nop=111232 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111232i bk1: 0a 111232i bk2: 0a 111232i bk3: 0a 111232i bk4: 0a 111232i bk5: 0a 111232i bk6: 0a 111232i bk7: 0a 111232i bk8: 0a 111232i bk9: 0a 111232i bk10: 0a 111232i bk11: 0a 111232i bk12: 0a 111232i bk13: 0a 111232i bk14: 0a 111232i bk15: 0a 111232i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111232 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111232 
n_nop = 111232 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111232 n_nop=111232 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111232i bk1: 0a 111232i bk2: 0a 111232i bk3: 0a 111232i bk4: 0a 111232i bk5: 0a 111232i bk6: 0a 111232i bk7: 0a 111232i bk8: 0a 111232i bk9: 0a 111232i bk10: 0a 111232i bk11: 0a 111232i bk12: 0a 111232i bk13: 0a 111232i bk14: 0a 111232i bk15: 0a 111232i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111232 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111232 
n_nop = 111232 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111232 n_nop=111232 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111232i bk1: 0a 111232i bk2: 0a 111232i bk3: 0a 111232i bk4: 0a 111232i bk5: 0a 111232i bk6: 0a 111232i bk7: 0a 111232i bk8: 0a 111232i bk9: 0a 111232i bk10: 0a 111232i bk11: 0a 111232i bk12: 0a 111232i bk13: 0a 111232i bk14: 0a 111232i bk15: 0a 111232i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111232 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111232 
n_nop = 111232 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111232 n_nop=111232 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111232i bk1: 0a 111232i bk2: 0a 111232i bk3: 0a 111232i bk4: 0a 111232i bk5: 0a 111232i bk6: 0a 111232i bk7: 0a 111232i bk8: 0a 111232i bk9: 0a 111232i bk10: 0a 111232i bk11: 0a 111232i bk12: 0a 111232i bk13: 0a 111232i bk14: 0a 111232i bk15: 0a 111232i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111232 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111232 
n_nop = 111232 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111232 n_nop=111232 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111232i bk1: 0a 111232i bk2: 0a 111232i bk3: 0a 111232i bk4: 0a 111232i bk5: 0a 111232i bk6: 0a 111232i bk7: 0a 111232i bk8: 0a 111232i bk9: 0a 111232i bk10: 0a 111232i bk11: 0a 111232i bk12: 0a 111232i bk13: 0a 111232i bk14: 0a 111232i bk15: 0a 111232i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111232 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111232 
n_nop = 111232 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111232 n_nop=111232 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111232i bk1: 0a 111232i bk2: 0a 111232i bk3: 0a 111232i bk4: 0a 111232i bk5: 0a 111232i bk6: 0a 111232i bk7: 0a 111232i bk8: 0a 111232i bk9: 0a 111232i bk10: 0a 111232i bk11: 0a 111232i bk12: 0a 111232i bk13: 0a 111232i bk14: 0a 111232i bk15: 0a 111232i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111232 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111232 
n_nop = 111232 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 52, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 52, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 52, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 52, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 52, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 52, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 52, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 52, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 52, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 52, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 52, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 52, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 52, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 52, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 52, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2988
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 940
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 940
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2988
icnt_total_pkts_simt_to_mem=2988
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2988
Req_Network_cycles = 189360
Req_Network_injected_packets_per_cycle =       0.0158 
Req_Network_conflicts_per_cycle =       0.0111
Req_Network_conflicts_per_cycle_util =       1.1332
Req_Bank_Level_Parallism =       1.6117
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0016
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 2988
Reply_Network_cycles = 189360
Reply_Network_injected_packets_per_cycle =        0.0158
Reply_Network_conflicts_per_cycle =        0.0011
Reply_Network_conflicts_per_cycle_util =       0.1100
Reply_Bank_Level_Parallism =       1.6108
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 16 sec (136 sec)
gpgpu_simulation_rate = 3857 (inst/sec)
gpgpu_simulation_rate = 1392 (cycle/sec)
gpgpu_silicon_slowdown = 1039511x
Time consumed(ms): 133791.997000
>>>Verify<<<<

PASSED
GPGPU-Sim: *** exit detected ***
