$date
2024-06-26T05:55+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module Read $end
 $var wire 1 ! io_Ctrl $end
 $var wire 1 " io_ReadHS_valid_REG $end
 $var wire 1 # io_ReadHS_ready $end
 $var wire 1 $ RD $end
 $var wire 1 % io_ReadIO_OE_N $end
 $var wire 8 & io_ReadHS_bits $end
 $var wire 8 ' io_ReadIO_Data $end
 $var wire 1 ( clock $end
 $var wire 1 ) io_ReadIO_RXF_N $end
 $var wire 1 * io_ReadHS_valid $end
 $var wire 1 + io_ReadIO_RD_N_REG $end
 $var wire 8 , io_ReadHS_bits_REG $end
 $var wire 1 - reset $end
 $var wire 1 . io_ReadIO_RD_N $end
$upscope $end
$enddefinitions $end
$dumpvars
0%
0-
0.
0!
0(
0"
0)
b00000000 ,
0#
0*
0+
b00000000 &
0$
b00000000 '
$end
#0
1-
#1
1.
1+
1(
#6
0-
1#
b00001010 '
1$
0(
#11
1"
0.
b00001010 &
1*
0+
1(
b00001010 ,
#16
b00010100 '
0(
#21
b00010100 &
1(
b00010100 ,
#26
b00011110 '
0(
#31
b00011110 &
1(
b00011110 ,
#36
b00101000 '
0(
#41
b00101000 &
1(
b00101000 ,
#46
b00110010 '
0(
#51
b00110010 &
1(
b00110010 ,
#56
0$
0(
1)
#61
0"
1.
0*
1+
1(
#66
0(
#71
1(
#76
0(
#81
1(
#86
0(
#91
1(
#96
0(
#101
1(
#106
0(
#111
1(
#116
0(
#121
1(
#126
0(
#131
1(
#136
0(
#141
1(
#146
0(
#151
1(
#156
0#
b00000000 '
0(
0)
