--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n 3
-fastpaths -xml Lab3Top.twx Lab3Top.ncd -o Lab3Top.twr Lab3Top.pcf -ucf
Lab3_UCF.ucf

Design file:              Lab3Top.ncd
Physical constraint file: Lab3Top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Num_In<0>   |    0.627(R)|    0.750(R)|Clk_BUFGP         |   0.000|
Num_In<1>   |   -0.024(R)|    1.271(R)|Clk_BUFGP         |   0.000|
Num_In<2>   |   -0.287(R)|    1.481(R)|Clk_BUFGP         |   0.000|
Num_In<3>   |    0.593(R)|    0.777(R)|Clk_BUFGP         |   0.000|
Num_In<4>   |    0.408(R)|    0.925(R)|Clk_BUFGP         |   0.000|
Num_In<5>   |    0.401(R)|    0.931(R)|Clk_BUFGP         |   0.000|
Num_In<6>   |    0.454(R)|    0.888(R)|Clk_BUFGP         |   0.000|
Num_In<7>   |    0.193(R)|    1.097(R)|Clk_BUFGP         |   0.000|
Pop         |    1.035(R)|    0.292(R)|Clk_BUFGP         |   0.000|
Push        |    0.374(R)|    0.794(R)|Clk_BUFGP         |   0.000|
Rst         |    1.905(R)|    0.370(R)|Clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DataOut<1>  |    9.164(R)|Clk_BUFGP         |   0.000|
DataOut<2>  |    9.364(R)|Clk_BUFGP         |   0.000|
DataOut<3>  |    9.337(R)|Clk_BUFGP         |   0.000|
DataOut<4>  |    9.579(R)|Clk_BUFGP         |   0.000|
DataOut<5>  |    9.576(R)|Clk_BUFGP         |   0.000|
DataOut<6>  |    9.687(R)|Clk_BUFGP         |   0.000|
DataOut<7>  |    9.144(R)|Clk_BUFGP         |   0.000|
Num_Out<0>  |    9.370(R)|Clk_BUFGP         |   0.000|
Num_Out<1>  |    9.472(R)|Clk_BUFGP         |   0.000|
Num_Out<2>  |    9.951(R)|Clk_BUFGP         |   0.000|
Num_Out<3>  |    9.406(R)|Clk_BUFGP         |   0.000|
Num_Out<4>  |    9.592(R)|Clk_BUFGP         |   0.000|
Num_Out<5>  |    9.561(R)|Clk_BUFGP         |   0.000|
Num_Out<6>  |    9.101(R)|Clk_BUFGP         |   0.000|
Num_Out<7>  |    9.323(R)|Clk_BUFGP         |   0.000|
SSD_En<0>   |    8.868(R)|Clk_BUFGP         |   0.000|
SSD_En<1>   |    8.866(R)|Clk_BUFGP         |   0.000|
SSD_En<2>   |    9.606(R)|Clk_BUFGP         |   0.000|
SSD_En<3>   |    9.123(R)|Clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    4.524|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Mar 31 14:26:34 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 148 MB



