// Seed: 885202833
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input wire id_2,
    output tri id_3,
    input uwire id_4,
    input supply0 id_5,
    output supply0 id_6,
    input wand id_7,
    output tri id_8
);
  assign id_8 = 1;
  assign id_6 = 1'b0;
endmodule
module module_1 (
    input wor  id_0,
    inout tri0 id_1
);
  always @(1 or posedge 1);
  wor id_3 = 1 & 1'b0;
  assign id_3 = (1);
  module_0(
      id_3, id_1, id_1, id_1, id_3, id_1, id_3, id_3, id_3
  ); id_4(
      id_0, id_3, 1, 1, id_1, 1
  );
endmodule
