<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 2 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr3549328.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3549328.v</a>
defines: 
time_elapsed: 0.496s
ram usage: 33888 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpqz4dmrqr/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_bug --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr3549328.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3549328.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr3549328.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr3549328.v:3</a>: No timescale set for &#34;bug&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr3549328.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr3549328.v:3</a>: Compile module &#34;work@bug&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr3549328.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr3549328.v:3</a>: Top level module &#34;work@bug&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_bug --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@bug), id:32
|vpiName:work@bug
|uhdmallPackages:
\_package: builtin, id:33, parent:work@bug
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:34
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:35
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:36
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:37
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@bug, id:38, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr3549328.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3549328.v</a>, line:3, parent:work@bug
  |vpiDefName:work@bug
  |vpiFullName:work@bug
  |vpiNet:
  \_logic_net: (off2), id:39, line:8
    |vpiName:off2
    |vpiFullName:work@bug.off2
  |vpiNet:
  \_logic_net: (wid2), id:40, line:9
    |vpiName:wid2
    |vpiFullName:work@bug.wid2
  |vpiNet:
  \_logic_net: (vector), id:41, line:11
    |vpiName:vector
    |vpiFullName:work@bug.vector
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (part1), id:42, line:13
    |vpiName:part1
    |vpiFullName:work@bug.part1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (part2), id:43, line:14
    |vpiName:part2
    |vpiFullName:work@bug.part2
    |vpiNetType:1
  |vpiParamAssign:
  \_param_assign: , id:1, line:5
    |vpiRhs:
    \_constant: , id:2, line:5
      |vpiConstType:7
      |vpiSize:32
      |INT:1
    |vpiLhs:
    \_parameter: (off1), id:0, line:5
      |vpiName:off1
      |vpiLocalParam:1
  |vpiParamAssign:
  \_param_assign: , id:4, line:6
    |vpiRhs:
    \_constant: , id:5, line:6
      |vpiConstType:7
      |vpiSize:32
      |INT:0
    |vpiLhs:
    \_parameter: (wid1), id:3, line:6
      |vpiName:wid1
      |vpiLocalParam:1
  |vpiParameter:
  \_parameter: (off1), id:0, line:5
  |vpiParameter:
  \_parameter: (wid1), id:3, line:6
|uhdmtopModules:
\_module: work@bug (work@bug), id:44, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr3549328.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3549328.v</a>, line:3
  |vpiDefName:work@bug
  |vpiName:work@bug
  |vpiRegArray:
  \_array_var: , id:6
    |vpiReg:
    \_logic_var: (off2), id:7, line:8
      |vpiName:off2
      |vpiExpr:
      \_constant: , id:8, line:8
        |vpiConstType:7
        |vpiSize:32
        |INT:1
  |vpiRegArray:
  \_array_var: , id:9
    |vpiReg:
    \_logic_var: (wid2), id:10, line:9
      |vpiName:wid2
      |vpiExpr:
      \_constant: , id:11, line:9
        |vpiConstType:7
        |vpiSize:32
        |INT:0
  |vpiRegArray:
  \_array_var: , id:12
    |vpiReg:
    \_logic_var: (vector), id:16, line:11
      |vpiName:vector
      |vpiRange:
      \_range: , id:15
        |vpiLeftRange:
        \_constant: , id:13
          |INT:7
        |vpiRightRange:
        \_constant: , id:14
          |INT:0
      |vpiExpr:
      \_constant: , id:17, line:11
        |vpiConstType:5
        |vpiSize:8
        |HEX:8&#39;h55
  |vpiRegArray:
  \_array_var: , id:18
    |vpiReg:
    \_logic_var: (part1), id:19, line:13
      |vpiName:part1
      |vpiExpr:
      \_operation: , id:20, line:13
        |vpiOpType:7
        |vpiOperand:
        \_indexed_part_select: , id:23, line:13, parent:vector
          |vpiConstantSelect:1
          |vpiIndexedPartSelectType:1
          |vpiBaseExpr:
          \_constant: , id:21, line:13
            |INT:1
          |vpiWidthExpr:
          \_constant: , id:22, line:13
            |INT:0
  |vpiRegArray:
  \_array_var: , id:25
    |vpiReg:
    \_logic_var: (part2), id:26, line:14
      |vpiName:part2
      |vpiExpr:
      \_operation: , id:27, line:14
        |vpiOpType:7
        |vpiOperand:
        \_indexed_part_select: , id:30, line:14, parent:vector
          |vpiConstantSelect:1
          |vpiIndexedPartSelectType:1
          |vpiBaseExpr:
          \_ref_obj: (off2), id:28, line:14
            |vpiName:off2
          |vpiWidthExpr:
          \_ref_obj: (wid2), id:29, line:14
            |vpiName:wid2
  |vpiParameter:
  \_parameter: (off1), id:45, line:5
    |vpiName:off1
    |INT:1
  |vpiParameter:
  \_parameter: (wid1), id:46, line:6
    |vpiName:wid1
    |INT:0

Object: work_bug of type 32 @ 3
Object:  of type 40 @ 5
Object: off1 of type 41 @ 5
Object:  of type 7 @ 5
Object:  of type 40 @ 6
Object: wid1 of type 41 @ 6
Object:  of type 7 @ 6
Object: builtin of type 600 @ 0
Object: work_bug of type 32 @ 3
+ make -C vbuild -f Vtop.mk
make[1]: warning: jobserver unavailable: using -j1.  Add &#39;+&#39; to parent make rule.
make[1]: Entering directory &#39;/tmpfs/tmp/tmpqz4dmrqr/vbuild&#39;
Vtop.mk:53: /tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1592837126568/work/image/share/verilator/include/verilated.mk: No such file or directory
make[1]: *** No rule to make target &#39;/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1592837126568/work/image/share/verilator/include/verilated.mk&#39;.
make[1]: Failed to remake makefile &#39;/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1592837126568/work/image/share/verilator/include/verilated.mk&#39;.
make[1]: *** No rule to make target &#39;Vtop__ALL.a&#39;, needed by &#39;vmain&#39;.
make[1]: Target &#39;default&#39; not remade because of errors.
make[1]: Leaving directory &#39;/tmpfs/tmp/tmpqz4dmrqr/vbuild&#39;

</pre>
</body>