// Seed: 4004443027
module module_0 ();
  genvar id_1;
  genvar id_2;
  if (-1) begin : LABEL_0
    assign id_2 = id_1;
  end else
    id_3 :
    assert property (@(1 or posedge id_1) 1)
    else;
  assign id_1 = 1;
  always_comb begin : LABEL_1
    id_3 = -1;
  end
  logic id_4 = id_4;
  assign id_1 = id_3;
  wire id_5;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8#(.id_9(1)),
    id_10
);
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output uwire id_1;
  assign id_1 = 1 ^ 1'h0;
  wire id_11;
endmodule
