#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Oct  4 16:43:10 2022
# Process ID: 1184
# Current directory: C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4512 C:\TDD\lab03spi-g03\Ejercicios\Proyectos\Ejercicio2\vivado_project.xpr
# Log file: C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio2/vivado.log
# Journal file: C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio2/vivado_project.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Proyectos/Ejercicio2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 635.391 ; gain = 60.984
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xci'
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_tactico
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1069.328 ; gain = 166.789
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_tactico' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/top_tactico.sv:23]
	Parameter PERIODO bound to: 0.001000 - type: float 
	Parameter PERIODO_send bound to: 1.000000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'WCLK' [C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio2/.Xil/Vivado-1184-DESKTOP-07VUEC3/realtime/WCLK_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'WCLK' (1#1) [C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio2/.Xil/Vivado-1184-DESKTOP-07VUEC3/realtime/WCLK_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'module_debounce_timer' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_debounce_timer.sv:23]
	Parameter PERIODO bound to: 1.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'module_debounce_timer' (2#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_debounce_timer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_interface_spi' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/top_interface_spi.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_mux_we' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_mux_we.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'module_mux_we' (3#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_mux_we.sv:2]
INFO: [Synth 8-6157] synthesizing module 'top_master_race_spi' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/top_master_race_spi.sv:2]
INFO: [Synth 8-6157] synthesizing module 'module_clk_divider_spi' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_clk_divider_spi.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_clk_divider_spi' (4#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_clk_divider_spi.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_state_machine_spi' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_state_machine_spi.sv:23]
	Parameter WAIT_SEND bound to: 2'b00 
	Parameter LOAD bound to: 2'b01 
	Parameter TRANSMISSION bound to: 2'b10 
	Parameter DOWNLOAD bound to: 2'b11 
	Parameter CTR_SEND bound to: 3'b000 
	Parameter CTR_PRELOAD1 bound to: 3'b001 
	Parameter CTR_LOAD bound to: 3'b010 
	Parameter CTR_TRANSFER bound to: 3'b011 
	Parameter CTR_CHECK bound to: 3'b100 
	Parameter CTR_PRELOAD2 bound to: 3'b101 
	Parameter CTR_DOWN bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'module_state_machine_spi' (5#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_state_machine_spi.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_control_spi' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_control_spi.sv:2]
	Parameter CTR_SEND bound to: 3'b000 
	Parameter CTR_PRELOAD1 bound to: 3'b001 
	Parameter CTR_LOAD bound to: 3'b010 
	Parameter CTR_TRANSFER bound to: 3'b011 
	Parameter CTR_CHECK bound to: 3'b100 
	Parameter CTR_PRELOAD2 bound to: 3'b101 
	Parameter CTR_DOWN bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'module_control_spi' (6#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_control_spi.sv:2]
INFO: [Synth 8-6157] synthesizing module 'module_reg_mosi' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_reg_mosi.sv:23]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_reg_mosi.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'module_reg_mosi' (7#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_reg_mosi.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_reg_miso' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_reg_miso.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_reg_miso' (8#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_reg_miso.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_master_race_spi' (9#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/top_master_race_spi.sv:2]
INFO: [Synth 8-6157] synthesizing module 'module_reg_control' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_reg_control.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_reg_control' (10#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_reg_control.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_reg_datos' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_reg_datos.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_memoria' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_memoria.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_memoria' (11#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_memoria.sv:23]
WARNING: [Synth 8-689] width (8) of port connection 'rs1_o' does not match port width (32) of module 'module_memoria' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_reg_datos.sv:78]
INFO: [Synth 8-6155] done synthesizing module 'module_reg_datos' (12#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_reg_datos.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_mux_salida' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_mux_salida.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_mux_salida' (13#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_mux_salida.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_interface_spi' (14#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/top_interface_spi.sv:23]
WARNING: [Synth 8-7023] instance 'interface_spi' of module 'top_interface_spi' has 13 connections declared, but only 11 given [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/top_tactico.sv:69]
INFO: [Synth 8-6157] synthesizing module 'module_seg7_control' [C:/TDD/lab03spi-g03/Ejercicios/Compartido/module_seg7_control.sv:23]
	Parameter PERIODO bound to: 0.001000 - type: float 
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Compartido/module_seg7_control.sv:69]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Compartido/module_seg7_control.sv:115]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Compartido/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Compartido/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Compartido/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Compartido/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Compartido/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Compartido/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Compartido/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Compartido/module_seg7_control.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'module_seg7_control' (15#1) [C:/TDD/lab03spi-g03/Ejercicios/Compartido/module_seg7_control.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_tactico' (16#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/top_tactico.sv:23]
WARNING: [Synth 8-3331] design module_reg_datos has unconnected port in1_i[10]
WARNING: [Synth 8-3331] design module_reg_datos has unconnected port in1_i[9]
WARNING: [Synth 8-3331] design module_reg_datos has unconnected port in1_i[8]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[not_used1][5]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[not_used1][4]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[not_used1][3]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[not_used1][2]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[not_used1][1]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[not_used1][0]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[n_rx_end][9]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[n_rx_end][8]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[n_rx_end][7]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[not_used2][2]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[not_used2][1]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[not_used2][0]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[n_tx_end][8]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[n_tx_end][7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1216.492 ; gain = 313.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1216.492 ; gain = 313.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1216.492 ; gain = 313.953
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.dcp' for cell 'generate_clock_10Mhz'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK_board.xdc] for cell 'generate_clock_10Mhz/inst'
Finished Parsing XDC File [c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK_board.xdc] for cell 'generate_clock_10Mhz/inst'
Parsing XDC File [c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xdc] for cell 'generate_clock_10Mhz/inst'
Finished Parsing XDC File [c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xdc] for cell 'generate_clock_10Mhz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_tactico_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_tactico_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_spi_master_race.xdc]
WARNING: [Vivado 12-508] No pins matched 'generate_clock_10Mhz/clk_10Mhz'. [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_spi_master_race.xdc:695]
INFO: [Timing 38-2] Deriving generated clocks [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_spi_master_race.xdc:696]
WARNING: [Vivado 12-627] No clocks matched 'pllclk'. [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_spi_master_race.xdc:696]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_spi_master_race.xdc:696]
Finished Parsing XDC File [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_spi_master_race.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_spi_master_race.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_tactico_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1414.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:54 ; elapsed = 00:00:53 . Memory (MB): peak = 1431.398 ; gain = 528.859
56 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1431.398 ; gain = 771.352
open_project C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/TDD/Repo/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xci'.
Scanning sources...
Finished scanning sources
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'WCLK'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1451.793 ; gain = 11.898
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_tactico
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1534.840 ; gain = 0.688
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_tactico' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/top_tactico_machine.sv:23]
	Parameter PERIODO bound to: 0.001000 - type: float 
	Parameter IN_CONTROL_PMODALS bound to: 11'b00000000100 
ERROR: [Synth 8-439] module 'WCLK' not found [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/top_tactico_machine.sv:55]
ERROR: [Synth 8-6156] failed synthesizing module 'top_tactico' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/top_tactico_machine.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1554.262 ; gain = 20.109
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
add_files C:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xci
export_ip_user_files -of_objects  [get_files  C:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xci] -lib_map_path [list {modelsim=C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.cache/compile_simlib/modelsim} {questa=C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.cache/compile_simlib/questa} {riviera=C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.cache/compile_simlib/riviera} {activehdl=C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.cache/compile_simlib/activehdl}] -force -quiet
current_project vivado_project
current_project vivado_project(2)
update_compile_order -fileset sources_1
current_project vivado_project
current_project vivado_project(2)
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xci'
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_tactico
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1585.871 ; gain = 0.406
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_tactico' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/top_tactico_machine.sv:23]
	Parameter PERIODO bound to: 0.001000 - type: float 
	Parameter IN_CONTROL_PMODALS bound to: 11'b00000000100 
INFO: [Synth 8-6157] synthesizing module 'WCLK' [C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio2/.Xil/Vivado-1184-DESKTOP-07VUEC3/realtime/WCLK_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'WCLK' (1#1) [C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio2/.Xil/Vivado-1184-DESKTOP-07VUEC3/realtime/WCLK_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_pmodALS' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/top_pmodALS.sv:23]
	Parameter PERIODO1S bound to: 1.000000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'module_state_machine_pmodALS' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/module_state_machine_pmod.sv:23]
	Parameter WAIT_PULSO bound to: 2'b00 
	Parameter WAIT_SEND bound to: 2'b01 
	Parameter PMODALS bound to: 2'b10 
	Parameter CTR_WAITP bound to: 3'b000 
	Parameter CTR_ENP bound to: 3'b001 
	Parameter CTR_WAITS bound to: 3'b010 
	Parameter CTR_FINISH bound to: 3'b011 
	Parameter CTR_PMODALS bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/module_state_machine_pmod.sv:79]
WARNING: [Synth 8-87] always_comb on 'next_state_reg' did not result in combinational logic [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/module_state_machine_pmod.sv:85]
INFO: [Synth 8-6155] done synthesizing module 'module_state_machine_pmodALS' (2#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/module_state_machine_pmod.sv:23]
WARNING: [Synth 8-689] width (7) of port connection 'addr_pmod_i' does not match port width (1) of module 'module_state_machine_pmodALS' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/top_pmodALS.sv:57]
INFO: [Synth 8-6157] synthesizing module 'module_control_pmodALS' [C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/new/module_control_pmodALS.sv:22]
	Parameter CTR_WAITP bound to: 3'b000 
	Parameter CTR_ENP bound to: 3'b001 
	Parameter CTR_WAITS bound to: 3'b010 
	Parameter CTR_FINISH bound to: 3'b011 
	Parameter CTR_PMODALS bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'module_control_pmodALS' (3#1) [C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/new/module_control_pmodALS.sv:22]
WARNING: [Synth 8-689] width (1) of port connection 'send_o' does not match port width (7) of module 'module_control_pmodALS' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/top_pmodALS.sv:68]
INFO: [Synth 8-6157] synthesizing module 'module_clk1s' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/module_clk1s.sv:23]
	Parameter PERIODO bound to: 1.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'module_clk1s' (4#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/module_clk1s.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_pmodALS' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/module_pmodALS.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_pmodALS' (5#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/module_pmodALS.sv:23]
WARNING: [Synth 8-689] width (7) of port connection 'addr_i' does not match port width (1) of module 'module_pmodALS' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/top_pmodALS.sv:84]
WARNING: [Synth 8-689] width (32) of port connection 'dato_ram_i' does not match port width (8) of module 'module_pmodALS' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/top_pmodALS.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'dato_pmod_o' does not match port width (33) of module 'module_pmodALS' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/top_pmodALS.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'top_pmodALS' (6#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/top_pmodALS.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_interface_spi' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/top_interface_spi.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_mux_we' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_mux_we.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'module_mux_we' (7#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_mux_we.sv:2]
INFO: [Synth 8-6157] synthesizing module 'top_master_race_spi' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/top_master_race_spi.sv:2]
INFO: [Synth 8-6157] synthesizing module 'module_clk_divider_spi' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_clk_divider_spi.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_clk_divider_spi' (8#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_clk_divider_spi.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_state_machine_spi' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_state_machine_spi.sv:23]
	Parameter WAIT_SEND bound to: 2'b00 
	Parameter LOAD bound to: 2'b01 
	Parameter TRANSMISSION bound to: 2'b10 
	Parameter DOWNLOAD bound to: 2'b11 
	Parameter CTR_SEND bound to: 3'b000 
	Parameter CTR_PRELOAD1 bound to: 3'b001 
	Parameter CTR_LOAD bound to: 3'b010 
	Parameter CTR_TRANSFER bound to: 3'b011 
	Parameter CTR_CHECK bound to: 3'b100 
	Parameter CTR_PRELOAD2 bound to: 3'b101 
	Parameter CTR_DOWN bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'module_state_machine_spi' (9#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_state_machine_spi.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_control_spi' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_control_spi.sv:2]
	Parameter CTR_SEND bound to: 3'b000 
	Parameter CTR_PRELOAD1 bound to: 3'b001 
	Parameter CTR_LOAD bound to: 3'b010 
	Parameter CTR_TRANSFER bound to: 3'b011 
	Parameter CTR_CHECK bound to: 3'b100 
	Parameter CTR_PRELOAD2 bound to: 3'b101 
	Parameter CTR_DOWN bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'module_control_spi' (10#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_control_spi.sv:2]
INFO: [Synth 8-6157] synthesizing module 'module_reg_mosi' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_reg_mosi.sv:23]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_reg_mosi.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'module_reg_mosi' (11#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_reg_mosi.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_reg_miso' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_reg_miso.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_reg_miso' (12#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_reg_miso.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_master_race_spi' (13#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/top_master_race_spi.sv:2]
INFO: [Synth 8-6157] synthesizing module 'module_reg_control' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_reg_control.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_reg_control' (14#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_reg_control.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_reg_datos' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_reg_datos.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_memoria' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_memoria.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_memoria' (15#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_memoria.sv:23]
WARNING: [Synth 8-689] width (8) of port connection 'rs1_o' does not match port width (32) of module 'module_memoria' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_reg_datos.sv:78]
INFO: [Synth 8-6155] done synthesizing module 'module_reg_datos' (16#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_reg_datos.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_mux_salida' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_mux_salida.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_mux_salida' (17#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_mux_salida.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_interface_spi' (18#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/top_interface_spi.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_seg7_control' [C:/TDD/lab03spi-g03/Ejercicios/Compartido/module_seg7_control.sv:23]
	Parameter PERIODO bound to: 0.001000 - type: float 
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Compartido/module_seg7_control.sv:69]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Compartido/module_seg7_control.sv:115]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Compartido/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Compartido/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Compartido/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Compartido/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Compartido/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Compartido/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Compartido/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/TDD/lab03spi-g03/Ejercicios/Compartido/module_seg7_control.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'module_seg7_control' (19#1) [C:/TDD/lab03spi-g03/Ejercicios/Compartido/module_seg7_control.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_tactico' (20#1) [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/top_tactico_machine.sv:23]
WARNING: [Synth 8-3331] design module_reg_datos has unconnected port in1_i[10]
WARNING: [Synth 8-3331] design module_reg_datos has unconnected port in1_i[9]
WARNING: [Synth 8-3331] design module_reg_datos has unconnected port in1_i[8]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[not_used1][5]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[not_used1][4]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[not_used1][3]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[not_used1][2]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[not_used1][1]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[not_used1][0]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[n_rx_end][9]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[n_rx_end][8]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[n_rx_end][7]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[not_used2][2]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[not_used2][1]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[not_used2][0]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[n_tx_end][8]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[n_tx_end][7]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[31]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[30]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[29]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[28]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[27]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[26]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[25]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[24]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[23]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[22]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[21]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[20]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[19]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[18]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[17]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[16]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[15]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[14]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[13]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[12]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[11]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[10]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[9]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1652.770 ; gain = 67.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1675.578 ; gain = 90.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1675.578 ; gain = 90.113
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.dcp' for cell 'generate_clock_10Mhz'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK_board.xdc] for cell 'generate_clock_10Mhz/inst'
Finished Parsing XDC File [c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK_board.xdc] for cell 'generate_clock_10Mhz/inst'
Parsing XDC File [c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xdc] for cell 'generate_clock_10Mhz/inst'
Finished Parsing XDC File [c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xdc] for cell 'generate_clock_10Mhz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/TDD/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_tactico_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_tactico_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_spi_pmodALS.xdc]
WARNING: [Vivado 12-508] No pins matched 'generate_clock_10Mhz/clk_10Mhz'. [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_spi_pmodALS.xdc:695]
INFO: [Timing 38-2] Deriving generated clocks [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_spi_pmodALS.xdc:696]
WARNING: [Vivado 12-627] No clocks matched 'pllclk'. [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_spi_pmodALS.xdc:696]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_spi_pmodALS.xdc:696]
Finished Parsing XDC File [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_spi_pmodALS.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/TDD/lab03spi-g03/Ejercicios/Constraints/contraints_spi_pmodALS.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_tactico_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1847.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1847.992 ; gain = 262.527
64 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1847.992 ; gain = 262.527
write_schematic -format pdf -orientation portrait C:/Users/rjesu/Desktop/schematic3.pdf
C:/Users/rjesu/Desktop/schematic3.pdf
