/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [24:0] celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [19:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  reg [6:0] celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire [13:0] celloutsig_0_26z;
  wire [5:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_32z;
  wire [7:0] celloutsig_0_34z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_18z;
  reg [23:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = in_data[59] ? in_data[87] : celloutsig_0_2z[2];
  assign celloutsig_1_1z = celloutsig_1_0z[1] ? celloutsig_1_0z[2] : in_data[113];
  assign celloutsig_1_2z = in_data[127] ? celloutsig_1_1z : in_data[160];
  assign celloutsig_0_10z = celloutsig_0_2z[0] ? celloutsig_0_6z : in_data[79];
  assign celloutsig_0_16z = celloutsig_0_0z ? celloutsig_0_3z[2] : celloutsig_0_14z[6];
  assign celloutsig_0_21z = celloutsig_0_7z[11] ? celloutsig_0_1z : celloutsig_0_16z;
  assign celloutsig_0_46z = ~(celloutsig_0_41z & celloutsig_0_23z[5]);
  assign celloutsig_1_8z = ~(celloutsig_1_4z & celloutsig_1_1z);
  assign celloutsig_0_0z = ~((in_data[53] | in_data[55]) & in_data[51]);
  assign celloutsig_0_41z = ~((celloutsig_0_17z[18] | celloutsig_0_8z[1]) & celloutsig_0_28z[5]);
  assign celloutsig_1_11z = ~((celloutsig_1_8z | celloutsig_1_7z[6]) & celloutsig_1_7z[0]);
  assign celloutsig_1_15z = ~((celloutsig_1_8z | celloutsig_1_11z) & celloutsig_1_10z);
  assign celloutsig_0_15z = ~((in_data[28] | celloutsig_0_6z) & celloutsig_0_0z);
  assign celloutsig_0_1z = ~((in_data[43] | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_0_22z = ~((celloutsig_0_3z[5] | celloutsig_0_1z) & celloutsig_0_21z);
  assign celloutsig_1_3z = celloutsig_1_1z | ~(in_data[114]);
  assign celloutsig_1_10z = celloutsig_1_0z[2] | ~(celloutsig_1_7z[6]);
  assign celloutsig_0_12z = in_data[87] ^ celloutsig_0_4z;
  reg [3:0] _21_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _21_ <= 4'h0;
    else _21_ <= celloutsig_0_7z[11:8];
  assign { _02_[3], _01_, _02_[1], _00_ } = _21_;
  assign celloutsig_0_14z = celloutsig_0_13z[22:12] & celloutsig_0_13z[10:0];
  assign celloutsig_0_17z = { celloutsig_0_9z[4:0], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_16z } & { in_data[29:14], celloutsig_0_2z, celloutsig_0_16z };
  assign celloutsig_1_4z = { in_data[118:115], celloutsig_1_2z, celloutsig_1_3z } > { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_32z = - celloutsig_0_26z[7:2];
  assign celloutsig_0_34z = - { celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_32z };
  assign celloutsig_0_3z = - { in_data[22:18], celloutsig_0_1z };
  assign celloutsig_0_5z = - { celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_11z = - celloutsig_0_7z[4:0];
  assign celloutsig_0_7z = { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_6z } | { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_13z = { celloutsig_0_11z[2], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z } | { celloutsig_0_2z[0], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_2z = { in_data[60:59], celloutsig_0_1z } | { in_data[78], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_28z = { celloutsig_0_24z[3:1], celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_16z } | { celloutsig_0_13z[14:10], celloutsig_0_15z };
  assign celloutsig_0_45z = ~^ { celloutsig_0_34z[3:1], _02_[3], _01_, _02_[1], _00_, celloutsig_0_10z };
  assign celloutsig_0_6z = ~^ { in_data[83:82], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_18z = ~^ { celloutsig_0_3z[4], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[110:108] << in_data[191:189];
  assign celloutsig_1_18z = { in_data[118:117], celloutsig_1_15z } << in_data[100:98];
  assign celloutsig_0_9z = { celloutsig_0_7z[11:9], celloutsig_0_5z, celloutsig_0_5z } << { celloutsig_0_7z[4:1], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_24z = { celloutsig_0_23z[6:1], celloutsig_0_15z } << { celloutsig_0_17z[14:13], celloutsig_0_11z };
  assign celloutsig_0_26z = { in_data[24:14], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_16z } << { celloutsig_0_3z[1], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_8z = { celloutsig_0_7z[2:1], celloutsig_0_2z } ^ { in_data[42:40], celloutsig_0_6z, celloutsig_0_6z };
  always_latch
    if (clkin_data[32]) celloutsig_1_19z = 24'h000000;
    else if (clkin_data[128]) celloutsig_1_19z = in_data[127:104];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_23z = 7'h00;
    else if (!clkin_data[64]) celloutsig_0_23z = { celloutsig_0_8z[4:1], celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_21z };
  assign { celloutsig_1_5z[3], celloutsig_1_5z[6], celloutsig_1_5z[4], celloutsig_1_5z[2:0] } = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } ^ { celloutsig_1_0z[1], celloutsig_1_3z, celloutsig_1_0z[2], celloutsig_1_0z[0], celloutsig_1_3z, celloutsig_1_4z };
  assign { celloutsig_1_7z[7], celloutsig_1_7z[10], celloutsig_1_7z[6:5], celloutsig_1_7z[2], celloutsig_1_7z[4], celloutsig_1_7z[1], celloutsig_1_7z[3], celloutsig_1_7z[0] } = { celloutsig_1_5z[3], celloutsig_1_5z[6], celloutsig_1_2z, celloutsig_1_0z[2], celloutsig_1_0z[2:1], celloutsig_1_0z[1:0], celloutsig_1_0z[0] } | { celloutsig_1_5z[4], celloutsig_1_4z, celloutsig_1_5z[3:2], celloutsig_1_0z[2], celloutsig_1_5z[1], celloutsig_1_0z[1], celloutsig_1_5z[0], celloutsig_1_0z[0] };
  assign { _02_[2], _02_[0] } = { _01_, _00_ };
  assign celloutsig_1_5z[5] = 1'h0;
  assign celloutsig_1_7z[9:8] = { celloutsig_1_5z[6], celloutsig_1_5z[4] };
  assign { out_data[130:128], out_data[119:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
