[2025-09-16 22:43:34] START suite=cs trace=nutch_phase4_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase4_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2653400 heartbeat IPC: 3.769 cumulative IPC: 3.769 (Simulation time: 00 hr 00 min 32 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4974475 cumulative IPC: 4.021 (Simulation time: 00 hr 01 min 02 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4974475 cumulative IPC: 4.021 (Simulation time: 00 hr 01 min 02 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 4974476 heartbeat IPC: 4.308 cumulative IPC: 5 (Simulation time: 00 hr 01 min 02 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 15334824 heartbeat IPC: 0.9652 cumulative IPC: 0.9652 (Simulation time: 00 hr 02 min 00 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 25528630 heartbeat IPC: 0.981 cumulative IPC: 0.973 (Simulation time: 00 hr 03 min 00 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 37165157 heartbeat IPC: 0.8594 cumulative IPC: 0.9319 (Simulation time: 00 hr 04 min 07 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 50125682 heartbeat IPC: 0.7716 cumulative IPC: 0.8859 (Simulation time: 00 hr 05 min 15 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 63452622 heartbeat IPC: 0.7504 cumulative IPC: 0.855 (Simulation time: 00 hr 06 min 23 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 77090005 heartbeat IPC: 0.7333 cumulative IPC: 0.832 (Simulation time: 00 hr 07 min 36 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 91335396 heartbeat IPC: 0.702 cumulative IPC: 0.8106 (Simulation time: 00 hr 08 min 48 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase4_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000017 cycles: 107317181 heartbeat IPC: 0.6257 cumulative IPC: 0.7817 (Simulation time: 00 hr 10 min 06 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 121996531 heartbeat IPC: 0.6812 cumulative IPC: 0.7691 (Simulation time: 00 hr 11 min 19 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 131043093 cumulative IPC: 0.7631 (Simulation time: 00 hr 12 min 28 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 131043093 cumulative IPC: 0.7631 (Simulation time: 00 hr 12 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase4_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7631 instructions: 100000002 cycles: 131043093
CPU 0 Branch Prediction Accuracy: 97.59% MPKI: 0.267 Average ROB Occupancy at Mispredict: 4502
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01903
BRANCH_INDIRECT: 0.2345
BRANCH_CONDITIONAL: 0.01346
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1314957
LQ_STALL: 339
SQ_STALL: 542582


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 204.58249
REPLAY_LOAD: 118.32065
NON_REPLAY_LOAD: 9.47443

== Total ==
ADDR_TRANS: 343494
REPLAY_LOAD: 329523
NON_REPLAY_LOAD: 641940

== Counts ==
ADDR_TRANS: 1679
REPLAY_LOAD: 2785
NON_REPLAY_LOAD: 67755

cpu0->cpu0_STLB TOTAL        ACCESS:     352315 HIT:     337937 MISS:      14378 MSHR_MERGE:         16
cpu0->cpu0_STLB LOAD         ACCESS:     352315 HIT:     337937 MISS:      14378 MSHR_MERGE:         16
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 337 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1563372 HIT:    1171734 MISS:     391638 MSHR_MERGE:          6
cpu0->cpu0_L2C LOAD         ACCESS:    1180617 HIT:     852799 MISS:     327818 MSHR_MERGE:          5
cpu0->cpu0_L2C RFO          ACCESS:      88183 HIT:      50376 MISS:      37807 MSHR_MERGE:          1
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     267528 HIT:     266598 MISS:        930 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      27044 HIT:       1961 MISS:      25083 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 97.44 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7537870 HIT:    6423753 MISS:    1114117 MSHR_MERGE:     305573
cpu0->cpu0_L1I LOAD         ACCESS:    7537870 HIT:    6423753 MISS:    1114117 MSHR_MERGE:     305573
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 17.61 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24951365 HIT:   24015464 MISS:     935901 MSHR_MERGE:     448593
cpu0->cpu0_L1D LOAD         ACCESS:   15549963 HIT:   15050544 MISS:     499419 MSHR_MERGE:     127344
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9369034 HIT:    8960114 MISS:     408920 MSHR_MERGE:     320731
cpu0->cpu0_L1D TRANSLATION  ACCESS:      32368 HIT:       4806 MISS:      27562 MSHR_MERGE:        518
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 79.58 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6147674 HIT:    5910650 MISS:     237024 MSHR_MERGE:     111060
cpu0->cpu0_ITLB LOAD         ACCESS:    6147674 HIT:    5910650 MISS:     237024 MSHR_MERGE:     111060
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 11.07 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24106230 HIT:   23776208 MISS:     330022 MSHR_MERGE:     103671
cpu0->cpu0_DTLB LOAD         ACCESS:   24106230 HIT:   23776208 MISS:     330022 MSHR_MERGE:     103671
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 22.88 cycles
cpu0->LLC TOTAL        ACCESS:     581877 HIT:     300090 MISS:     281787 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     327813 HIT:      97886 MISS:     229927 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      37805 HIT:       5089 MISS:      32716 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     191176 HIT:     191008 MISS:        168 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      25083 HIT:       6107 MISS:      18976 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 95.71 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       9830
  ROW_BUFFER_MISS:     271772
  AVG DBUS CONGESTED CYCLE: 4.951
Channel 0 WQ ROW_BUFFER_HIT:      18427
  ROW_BUFFER_MISS:     162670
  FULL:          0
Channel 0 REFRESHES ISSUED:      10920

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       189797        36574        11371        11897
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           29          228          970         7160
  STLB miss resolved @ L2C                0           27          262          795         1531
  STLB miss resolved @ LLC                0           40          427         2604         2159
  STLB miss resolved @ MEM                0           35          557         3165        12257

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              55109         7406       129040        10427         3500
---------------------------------------------------------------
  STLB miss resolved @ L1D                1           10          131          527          644
  STLB miss resolved @ L2C                2           10          125          358          313
  STLB miss resolved @ LLC                3           13          198         1320          588
  STLB miss resolved @ MEM                5           16          211         1719         2898
[2025-09-16 22:56:03] END   suite=cs trace=nutch_phase4_core1 (rc=0)
