* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Oct 26 2020 19:37:22

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40LP8K
    Package:       CM81

Design statistics:
------------------
    FFs:                  8
    LUTs:                 9
    RAMs:                 0
    IOBs:                 4
    GBs:                  1
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 9/7680
        Combinational Logic Cells: 1        out of   7680      0.0130208%
        Sequential Logic Cells:    8        out of   7680      0.104167%
        Logic Tiles:               3        out of   960       0.3125%
    Registers: 
        Logic Registers:           8        out of   7680      0.104167%
        IO Registers:              0        out of   1280      0
    Block RAMs:                    0        out of   32        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                3        out of   63        4.7619%
        Output Pins:               1        out of   63        1.5873%
        InOut Pins:                0        out of   63        0%
    Global Buffers:                1        out of   8         12.5%
    PLLs:                          0        out of   1         0%

IO Bank Utilization:
--------------------
    Bank 3: 2        out of   18        11.1111%
    Bank 1: 0        out of   15        0%
    Bank 0: 0        out of   17        0%
    Bank 2: 2        out of   13        15.3846%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    G2          Input      SB_LVCMOS    No       3        Simple Input   clk_sr    
    H1          Input      SB_LVCMOS    No       2        Simple Input   data_in   
    J1          Input      SB_LVCMOS    No       2        Simple Input   rst       

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    H2          Output     SB_LVCMOS    No       3        Simple Output  data_out  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name 
    -------------  -------  ---------  ------  ----------- 
    3              3                   8       clk_sr_c_g  


Router Summary:
---------------
    Status:  Successful
    Runtime: 6 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile       41 out of 146184      0.0280468%
                          Span 4        8 out of  29696      0.0269397%
                  Global network        1 out of      8      12.5%
      Vertical Inter-LUT Connect        0 out of   6720      0%

