****************************************
Report : report clock qor
        -type structure
        -nosplit
Design : xbar
Version: P-2019.03-SP1
Date   : Sun Oct 30 21:56:33 2022
****************************************

C5 is corner mode_norm.fast.RCmin
C6 is corner mode_norm.fast.RCmin_bc
C1 is corner mode_norm.slow.RCmax
C3 is corner mode_norm.worst_low.RCmax

Printing structure of clk (mode mode_norm.slow.RCmax) at root pin clk:
(0) clk [in Port] [Location (43.90, 49.14)] [Net: clk] [Fanout: 7] 
 (1) ctobgt_inst_17246:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (43.78, 34.56)] [Net: ctobgt_0] [Fanout: 1] 
  (2) ctobgt_inst_17247:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (46.53, 39.17)] [Net: ctobgt_1] [Fanout: 1] 
   (3) cto_buf_16873:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (43.71, 33.02)] [Net: cts0] [Fanout: 4] 
    (4) cto_buf_16988:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (25.15, 31.49)] [Net: cts1] [Fanout: 4] 
     (5) cto_buf_17014:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (40.90, 29.95)] [Net: cts13] [Fanout: 1] 
      (6) cto_buf_16990:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (36.03, 46.85)] [Net: cts3] [Fanout: 1] 
       (7) cto_buf_16989:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (46.02, 29.95)] [Net: cts2] [Fanout: 12] 
        (8) valid_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 47.25)] [BALANCE PIN] [Offset values] 
        (8) valid_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.21, 45.70)] [BALANCE PIN] [Offset values] 
        (8) valid_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 40.31)] [BALANCE PIN] [Offset values] 
        (8) valid_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.48, 47.24)] [BALANCE PIN] [Offset values] 
        (8) valid_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 43.38)] [BALANCE PIN] [Offset values] 
        (8) valid_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 41.85)] [BALANCE PIN] [Offset values] 
        (8) valid_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 47.99)] [BALANCE PIN] [Offset values] 
        (8) valid_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 44.92)] [BALANCE PIN] [Offset values] 
        (8) valid_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 41.10)] [BALANCE PIN] [Offset values] 
        (8) valid_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 46.46)] [BALANCE PIN] [Offset values] 
        (8) valid_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.48, 47.99)] [BALANCE PIN] [Offset values] 
        (8) valid_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.48, 41.10)] [BALANCE PIN] [Offset values] 
     (5) clk_gate_out_reg_1/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.17, 46.85)] [Net: clk_gate_out_reg_1/ENCLK] [ICG] [Fanout: 32] 
      (6) out_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.34, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.18, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.35, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.27, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.59, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.34, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.42, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.98, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.18, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.11, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.26, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.43, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.47, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.21, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.55, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.13, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.16, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.59, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.75, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.50, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.05, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.08, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.37, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.45, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 47.25)] [BALANCE PIN] [Offset values] 
     (5) clk_gate_out_reg_4/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.77, 45.31)] [Net: clk_gate_out_reg_4/ENCLK] [ICG] [Fanout: 32] 
      (6) out_reg_187_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.60, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_165_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.18, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_164_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.61, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_163_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.19, 43.37)] [BALANCE PIN] [Offset values] 
      (6) out_reg_162_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.70, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_161_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.22, 43.37)] [BALANCE PIN] [Offset values] 
      (6) out_reg_160_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.21, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_167_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.77, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_166_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.56, 41.11)] [BALANCE PIN] [Offset values] 
      (6) out_reg_172_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.45, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_171_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.30, 43.37)] [BALANCE PIN] [Offset values] 
      (6) out_reg_170_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.24, 41.83)] [BALANCE PIN] [Offset values] 
      (6) out_reg_169_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.56, 42.64)] [BALANCE PIN] [Offset values] 
      (6) out_reg_168_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.62, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_173_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.32, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_179_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.67, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_181_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.19, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_180_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_183_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.59, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_182_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.57, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_178_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.34, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_177_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.35, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_176_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.46, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_175_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.24, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_184_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_185_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.57, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_174_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.26, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_186_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.75, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_191_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_190_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.45, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_189_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_188_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 46.44)] [BALANCE PIN] [Offset values] 
     (5) clk_gate_out_reg_8/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.62, 40.70)] [Net: clk_gate_out_reg_8/p_abuf0] [ICG] [Fanout: 28] 
      (6) out_reg_308_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 42.64)] [BALANCE PIN] [Offset values] 
      (6) clk_gate_out_reg_8/cts_buf_35016749:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (25.86, 45.31)] [Net: clk_gate_out_reg_8/ENCLK] [Fanout: 5] 
       (7) out_reg_306_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.69, 46.44)] [BALANCE PIN] [Offset values] 
       (7) out_reg_303_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.75, 46.44)] [BALANCE PIN] [Offset values] 
       (7) out_reg_301_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.61, 45.72)] [BALANCE PIN] [Offset values] 
       (7) out_reg_305_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.57, 44.18)] [BALANCE PIN] [Offset values] 
       (7) out_reg_302_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.10, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_293_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 37.23)] [BALANCE PIN] [Offset values] 
      (6) out_reg_292_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.22, 43.37)] [BALANCE PIN] [Offset values] 
      (6) out_reg_291_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 35.69)] [BALANCE PIN] [Offset values] 
      (6) out_reg_290_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 36.50)] [BALANCE PIN] [Offset values] 
      (6) out_reg_289_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.54, 38.76)] [BALANCE PIN] [Offset values] 
      (6) out_reg_288_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.16, 41.83)] [BALANCE PIN] [Offset values] 
      (6) out_reg_295_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 33.43)] [BALANCE PIN] [Offset values] 
      (6) out_reg_294_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.54, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_298_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.42, 34.96)] [BALANCE PIN] [Offset values] 
      (6) out_reg_297_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.35, 34.15)] [BALANCE PIN] [Offset values] 
      (6) out_reg_296_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 39.57)] [BALANCE PIN] [Offset values] 
      (6) out_reg_300_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 42.64)] [BALANCE PIN] [Offset values] 
      (6) out_reg_299_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 38.04)] [BALANCE PIN] [Offset values] 
      (6) out_reg_319_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 37.23)] [BALANCE PIN] [Offset values] 
      (6) out_reg_318_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 34.96)] [BALANCE PIN] [Offset values] 
      (6) out_reg_317_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 43.37)] [BALANCE PIN] [Offset values] 
      (6) out_reg_316_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.45, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_315_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 39.57)] [BALANCE PIN] [Offset values] 
      (6) out_reg_307_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 37.23)] [BALANCE PIN] [Offset values] 
      (6) out_reg_312_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_304_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.10, 40.30)] [BALANCE PIN] [Offset values] 
      (6) out_reg_314_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 41.11)] [BALANCE PIN] [Offset values] 
      (6) out_reg_313_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 41.83)] [BALANCE PIN] [Offset values] 
      (6) out_reg_311_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 38.76)] [BALANCE PIN] [Offset values] 
      (6) out_reg_310_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 38.04)] [BALANCE PIN] [Offset values] 
      (6) out_reg_309_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 38.76)] [BALANCE PIN] [Offset values] 
    (4) clk_gate_out_reg/cto_buf_17004:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (47.94, 34.56)] [Net: clk_gate_out_reg/cts0] [Fanout: 1] 
     (5) clk_gate_out_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.30, 45.31)] [Net: clk_gate_out_reg/ENCLK] [ICG] [Fanout: 2] 
      (6) cto_buf_17007:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (32.38, 36.10)] [Net: cts6] [Fanout: 13] 
       (7) cto_buf_17009:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (47.94, 28.42)] [Net: cts8] [Fanout: 6] 
        (8) out_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.53, 45.72)] [BALANCE PIN] [Offset values] 
        (8) out_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 44.91)] [BALANCE PIN] [Offset values] 
        (8) out_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.37, 45.72)] [BALANCE PIN] [Offset values] 
        (8) out_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.07, 44.91)] [BALANCE PIN] [Offset values] 
        (8) out_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.87, 43.37)] [BALANCE PIN] [Offset values] 
        (8) out_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.51, 46.44)] [BALANCE PIN] [Offset values] 
       (7) out_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (5.50, 44.18)] [BALANCE PIN] [Offset values] 
       (7) out_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 47.25)] [BALANCE PIN] [Offset values] 
       (7) out_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 46.44)] [BALANCE PIN] [Offset values] 
       (7) out_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 47.98)] [BALANCE PIN] [Offset values] 
       (7) out_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 47.25)] [BALANCE PIN] [Offset values] 
       (7) out_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 45.72)] [BALANCE PIN] [Offset values] 
       (7) out_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.35, 44.91)] [BALANCE PIN] [Offset values] 
       (7) out_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 47.98)] [BALANCE PIN] [Offset values] 
       (7) out_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.38, 43.37)] [BALANCE PIN] [Offset values] 
       (7) out_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.43, 44.91)] [BALANCE PIN] [Offset values] 
       (7) out_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 46.44)] [BALANCE PIN] [Offset values] 
       (7) out_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 45.72)] [BALANCE PIN] [Offset values] 
      (6) cto_buf_17006:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (35.65, 43.78)] [Net: cts5] [Fanout: 1] 
       (7) cto_buf_17015:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (35.33, 43.78)] [Net: cts14] [Fanout: 14] 
        (8) out_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.68, 44.91)] [BALANCE PIN] [Offset values] 
        (8) out_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.00, 44.91)] [BALANCE PIN] [Offset values] 
        (8) out_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.69, 45.72)] [BALANCE PIN] [Offset values] 
        (8) out_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.67, 46.44)] [BALANCE PIN] [Offset values] 
        (8) out_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.59, 46.44)] [BALANCE PIN] [Offset values] 
        (8) out_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.43, 46.44)] [BALANCE PIN] [Offset values] 
        (8) out_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.26, 47.25)] [BALANCE PIN] [Offset values] 
        (8) out_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 46.44)] [BALANCE PIN] [Offset values] 
        (8) out_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.45, 47.98)] [BALANCE PIN] [Offset values] 
        (8) out_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.17, 43.37)] [BALANCE PIN] [Offset values] 
        (8) out_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.51, 46.44)] [BALANCE PIN] [Offset values] 
        (8) out_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.67, 46.44)] [BALANCE PIN] [Offset values] 
        (8) out_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.67, 44.91)] [BALANCE PIN] [Offset values] 
        (8) out_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.67, 47.98)] [BALANCE PIN] [Offset values] 
    (4) clk_gate_out_reg_7/cto_buf_17005:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (44.10, 46.85)] [Net: clk_gate_out_reg_7/cts0] [Fanout: 1] 
     (5) clk_gate_out_reg_7/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.55, 39.17)] [Net: clk_gate_out_reg_7/p_abuf0] [ICG] [Fanout: 1] 
      (6) cto_buf_17011:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (33.34, 43.78)] [Net: cts10] [Fanout: 13] 
       (7) cto_buf_17016:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (34.94, 43.78)] [Net: cts15] [Fanout: 3] 
        (8) cto_buf_17017:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (28.48, 34.56)] [Net: cts16] [Fanout: 2] 
         (9) out_reg_286_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 43.37)] [BALANCE PIN] [Offset values] 
         (9) out_reg_278_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 43.37)] [BALANCE PIN] [Offset values] 
        (8) clk_gate_out_reg_7/cts_buf_34516744:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (26.56, 45.31)] [Net: clk_gate_out_reg_7/ENCLK] [Fanout: 5] 
         (9) out_reg_260_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 42.64)] [BALANCE PIN] [Offset values] 
         (9) out_reg_273_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.53, 45.72)] [BALANCE PIN] [Offset values] 
         (9) out_reg_271_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.19, 46.44)] [BALANCE PIN] [Offset values] 
         (9) out_reg_269_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.10, 47.25)] [BALANCE PIN] [Offset values] 
         (9) out_reg_270_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.39, 47.25)] [BALANCE PIN] [Offset values] 
        (8) cto_buf_17013:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (46.02, 46.85)] [Net: cts12] [Fanout: 4] 
         (9) out_reg_262_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 30.36)] [BALANCE PIN] [Offset values] 
         (9) out_reg_258_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 32.62)] [BALANCE PIN] [Offset values] 
         (9) out_reg_257_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 31.89)] [BALANCE PIN] [Offset values] 
         (9) out_reg_265_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 31.08)] [BALANCE PIN] [Offset values] 
       (7) out_reg_281_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.70, 33.43)] [BALANCE PIN] [Offset values] 
       (7) out_reg_279_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 41.83)] [BALANCE PIN] [Offset values] 
       (7) out_reg_280_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 34.15)] [BALANCE PIN] [Offset values] 
       (7) out_reg_282_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 36.50)] [BALANCE PIN] [Offset values] 
       (7) out_reg_287_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.83, 32.62)] [BALANCE PIN] [Offset values] 
       (7) out_reg_285_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 31.89)] [BALANCE PIN] [Offset values] 
       (7) out_reg_284_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 38.04)] [BALANCE PIN] [Offset values] 
       (7) out_reg_283_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.70, 31.08)] [BALANCE PIN] [Offset values] 
       (7) out_reg_276_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 41.11)] [BALANCE PIN] [Offset values] 
       (7) out_reg_277_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 40.30)] [BALANCE PIN] [Offset values] 
       (7) out_reg_275_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 42.64)] [BALANCE PIN] [Offset values] 
       (7) cto_buf_17012:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (41.41, 28.42)] [Net: cts11] [Fanout: 10] 
        (8) out_reg_272_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 36.50)] [BALANCE PIN] [Offset values] 
        (8) out_reg_261_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 37.23)] [BALANCE PIN] [Offset values] 
        (8) out_reg_259_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.34, 34.96)] [BALANCE PIN] [Offset values] 
        (8) out_reg_256_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 38.04)] [BALANCE PIN] [Offset values] 
        (8) out_reg_268_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 32.62)] [BALANCE PIN] [Offset values] 
        (8) out_reg_267_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 33.43)] [BALANCE PIN] [Offset values] 
        (8) out_reg_266_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 31.89)] [BALANCE PIN] [Offset values] 
        (8) out_reg_264_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 35.69)] [BALANCE PIN] [Offset values] 
        (8) out_reg_263_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 31.08)] [BALANCE PIN] [Offset values] 
        (8) out_reg_274_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.06, 44.18)] [BALANCE PIN] [Offset values] 
    (4) clk_gate_out_reg_10/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.42, 36.10)] [Net: clk_gate_out_reg_10/ENCLK] [ICG] [Fanout: 28] 
     (5) cto_buf_17003:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (31.62, 45.31)] [Net: cts4] [Fanout: 5] 
      (6) out_reg_365_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.69, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_370_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.94, 43.37)] [BALANCE PIN] [Offset values] 
      (6) out_reg_369_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.52, 43.37)] [BALANCE PIN] [Offset values] 
      (6) out_reg_367_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.52, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_366_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.05, 44.91)] [BALANCE PIN] [Offset values] 
     (5) out_reg_383_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 26.47)] [BALANCE PIN] [Offset values] 
     (5) out_reg_382_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 26.47)] [BALANCE PIN] [Offset values] 
     (5) out_reg_380_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 29.55)] [BALANCE PIN] [Offset values] 
     (5) out_reg_378_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.77, 25.75)] [BALANCE PIN] [Offset values] 
     (5) out_reg_381_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 30.36)] [BALANCE PIN] [Offset values] 
     (5) out_reg_379_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.38, 24.94)] [BALANCE PIN] [Offset values] 
     (5) out_reg_374_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.38, 28.82)] [BALANCE PIN] [Offset values] 
     (5) out_reg_375_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.70, 24.21)] [BALANCE PIN] [Offset values] 
     (5) out_reg_373_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.51, 27.28)] [BALANCE PIN] [Offset values] 
     (5) out_reg_372_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.69, 25.75)] [BALANCE PIN] [Offset values] 
     (5) out_reg_371_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 30.36)] [BALANCE PIN] [Offset values] 
     (5) out_reg_376_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 29.55)] [BALANCE PIN] [Offset values] 
     (5) out_reg_368_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.14, 28.01)] [BALANCE PIN] [Offset values] 
     (5) out_reg_352_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 29.55)] [BALANCE PIN] [Offset values] 
     (5) out_reg_357_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.29, 28.82)] [BALANCE PIN] [Offset values] 
     (5) out_reg_356_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.94, 26.47)] [BALANCE PIN] [Offset values] 
     (5) out_reg_355_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.70, 28.01)] [BALANCE PIN] [Offset values] 
     (5) out_reg_354_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.10, 27.28)] [BALANCE PIN] [Offset values] 
     (5) out_reg_353_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 26.47)] [BALANCE PIN] [Offset values] 
     (5) out_reg_359_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.56, 29.55)] [BALANCE PIN] [Offset values] 
     (5) out_reg_358_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 29.55)] [BALANCE PIN] [Offset values] 
     (5) out_reg_377_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (1.02, 28.01)] [BALANCE PIN] [Offset values] 
     (5) out_reg_364_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 25.75)] [BALANCE PIN] [Offset values] 
     (5) out_reg_363_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 28.82)] [BALANCE PIN] [Offset values] 
     (5) out_reg_362_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 25.75)] [BALANCE PIN] [Offset values] 
     (5) out_reg_361_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.02, 27.28)] [BALANCE PIN] [Offset values] 
     (5) out_reg_360_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 24.94)] [BALANCE PIN] [Offset values] 
 (1) clk_gate_out_reg_0/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.30, 3.84)] [Net: clk_gate_out_reg_0/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 6.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.57, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.82, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.27, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.19, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.06, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.63, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.40, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.46, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.58, 4.97)] [BALANCE PIN] [Offset values] 
  (2) out_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.90, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.03, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.35, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.59, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.27, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.89, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 5.78)] [BALANCE PIN] [Offset values] 
  (2) out_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.92, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.34, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.26, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.63, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.70, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.24, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.97)] [BALANCE PIN] [Offset values] 
  (2) out_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.24)] [BALANCE PIN] [Offset values] 
  (2) out_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.97)] [BALANCE PIN] [Offset values] 
  (2) out_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.03, 1.90)] [BALANCE PIN] [Offset values] 
 (1) clk_gate_out_reg_2/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.26, 13.06)] [Net: clk_gate_out_reg_2/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.95, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 20.33)] [BALANCE PIN] [Offset values] 
  (2) out_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 16.53)] [BALANCE PIN] [Offset values] 
  (2) out_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 18.79)] [BALANCE PIN] [Offset values] 
  (2) out_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 21.14)] [BALANCE PIN] [Offset values] 
  (2) out_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 17.26)] [BALANCE PIN] [Offset values] 
  (2) out_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 18.07)] [BALANCE PIN] [Offset values] 
  (2) out_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 12.65)] [BALANCE PIN] [Offset values] 
  (2) out_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 23.40)] [BALANCE PIN] [Offset values] 
  (2) out_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 13.46)] [BALANCE PIN] [Offset values] 
  (2) out_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.75, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 22.68)] [BALANCE PIN] [Offset values] 
  (2) out_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.43, 11.92)] [BALANCE PIN] [Offset values] 
  (2) out_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.19, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 21.14)] [BALANCE PIN] [Offset values] 
  (2) out_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.11, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.89, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 21.87)] [BALANCE PIN] [Offset values] 
  (2) out_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 11.11)] [BALANCE PIN] [Offset values] 
  (2) out_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 15.72)] [BALANCE PIN] [Offset values] 
  (2) out_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 12.65)] [BALANCE PIN] [Offset values] 
  (2) out_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.11, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.22, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 19.60)] [BALANCE PIN] [Offset values] 
  (2) out_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 10.39)] [BALANCE PIN] [Offset values] 
  (2) out_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 9.58)] [BALANCE PIN] [Offset values] 
  (2) out_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 13.46)] [BALANCE PIN] [Offset values] 
  (2) out_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 11.92)] [BALANCE PIN] [Offset values] 
 (1) clk_gate_out_reg_3/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.26, 6.91)] [Net: clk_gate_out_reg_3/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_147_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.05, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.81, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_135_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.72, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_134_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.66, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_133_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_132_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 4.97)] [BALANCE PIN] [Offset values] 
  (2) out_reg_131_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_130_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.32, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_156_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_141_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.32, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_146_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.18, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_145_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.22, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_140_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 6.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_139_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 5.78)] [BALANCE PIN] [Offset values] 
  (2) out_reg_144_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 4.24)] [BALANCE PIN] [Offset values] 
  (2) out_reg_143_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.88, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_142_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.69, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_159_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_158_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 8.04)] [BALANCE PIN] [Offset values] 
  (2) out_reg_154_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_149_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_148_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.24)] [BALANCE PIN] [Offset values] 
  (2) out_reg_153_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 9.58)] [BALANCE PIN] [Offset values] 
  (2) out_reg_152_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 10.39)] [BALANCE PIN] [Offset values] 
  (2) out_reg_151_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 11.11)] [BALANCE PIN] [Offset values] 
  (2) out_reg_150_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.43, 8.85)] [BALANCE PIN] [Offset values] 
  (2) out_reg_157_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 11.92)] [BALANCE PIN] [Offset values] 
  (2) out_reg_155_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 8.85)] [BALANCE PIN] [Offset values] 
  (2) out_reg_138_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 7.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_137_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 6.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_136_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 8.85)] [BALANCE PIN] [Offset values] 
 (1) clk_gate_out_reg_5/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.28, 14.59)] [Net: clk_gate_out_reg_5/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_203_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 23.40)] [BALANCE PIN] [Offset values] 
  (2) out_reg_192_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 24.94)] [BALANCE PIN] [Offset values] 
  (2) out_reg_196_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 22.68)] [BALANCE PIN] [Offset values] 
  (2) out_reg_195_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.56, 18.07)] [BALANCE PIN] [Offset values] 
  (2) out_reg_194_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 18.79)] [BALANCE PIN] [Offset values] 
  (2) out_reg_193_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 24.21)] [BALANCE PIN] [Offset values] 
  (2) out_reg_197_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.34, 21.87)] [BALANCE PIN] [Offset values] 
  (2) out_reg_211_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.34, 4.24)] [BALANCE PIN] [Offset values] 
  (2) out_reg_220_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.06, 4.97)] [BALANCE PIN] [Offset values] 
  (2) out_reg_213_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.53, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_212_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_202_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.84, 20.33)] [BALANCE PIN] [Offset values] 
  (2) out_reg_201_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 21.14)] [BALANCE PIN] [Offset values] 
  (2) out_reg_200_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 23.40)] [BALANCE PIN] [Offset values] 
  (2) out_reg_206_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.46, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_204_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 19.60)] [BALANCE PIN] [Offset values] 
  (2) out_reg_205_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.61, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_210_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.64, 4.24)] [BALANCE PIN] [Offset values] 
  (2) out_reg_209_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.91, 4.24)] [BALANCE PIN] [Offset values] 
  (2) out_reg_208_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 24.21)] [BALANCE PIN] [Offset values] 
  (2) out_reg_207_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.18, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_217_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.97, 4.24)] [BALANCE PIN] [Offset values] 
  (2) out_reg_216_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_218_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_223_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.10, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_222_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_219_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.77, 4.24)] [BALANCE PIN] [Offset values] 
  (2) out_reg_221_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_199_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.56, 19.60)] [BALANCE PIN] [Offset values] 
  (2) out_reg_198_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.65, 24.21)] [BALANCE PIN] [Offset values] 
  (2) out_reg_215_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.77, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_214_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.14, 4.97)] [BALANCE PIN] [Offset values] 
 (1) clk_gate_out_reg_6/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.26, 5.38)] [Net: clk_gate_out_reg_6/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_235_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 4.24)] [BALANCE PIN] [Offset values] 
  (2) out_reg_224_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.64, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_229_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.10, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_228_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.74, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_227_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.32, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_226_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_225_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.06, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_231_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.98, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_230_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.14, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_242_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.97, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_241_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.24, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_240_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.56, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_239_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.30, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_238_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.89, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_255_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_254_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.27, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_253_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.67, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_252_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.35, 4.97)] [BALANCE PIN] [Offset values] 
  (2) out_reg_249_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.03, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_247_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (1.98, 7.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_246_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.14, 4.24)] [BALANCE PIN] [Offset values] 
  (2) out_reg_250_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.51, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_234_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.24, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_233_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.16, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_232_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 5.78)] [BALANCE PIN] [Offset values] 
  (2) out_reg_244_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.68, 5.78)] [BALANCE PIN] [Offset values] 
  (2) out_reg_245_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.19, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_248_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 5.78)] [BALANCE PIN] [Offset values] 
  (2) out_reg_251_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.43, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_243_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.34, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_237_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.38, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_236_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.64, 1.90)] [BALANCE PIN] [Offset values] 
 (1) clk_gate_out_reg_9/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.26, 14.59)] [Net: clk_gate_out_reg_9/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_344_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 19.60)] [BALANCE PIN] [Offset values] 
  (2) out_reg_325_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 13.46)] [BALANCE PIN] [Offset values] 
  (2) out_reg_324_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 16.53)] [BALANCE PIN] [Offset values] 
  (2) out_reg_323_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 14.19)] [BALANCE PIN] [Offset values] 
  (2) out_reg_322_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.37, 16.53)] [BALANCE PIN] [Offset values] 
  (2) out_reg_321_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 17.26)] [BALANCE PIN] [Offset values] 
  (2) out_reg_320_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 15.72)] [BALANCE PIN] [Offset values] 
  (2) out_reg_327_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 9.58)] [BALANCE PIN] [Offset values] 
  (2) out_reg_326_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 11.92)] [BALANCE PIN] [Offset values] 
  (2) out_reg_339_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 20.33)] [BALANCE PIN] [Offset values] 
  (2) out_reg_347_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 15.72)] [BALANCE PIN] [Offset values] 
  (2) out_reg_343_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (3.07, 18.79)] [BALANCE PIN] [Offset values] 
  (2) out_reg_342_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 17.26)] [BALANCE PIN] [Offset values] 
  (2) out_reg_332_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 12.65)] [BALANCE PIN] [Offset values] 
  (2) out_reg_331_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 14.19)] [BALANCE PIN] [Offset values] 
  (2) out_reg_338_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.97, 15.72)] [BALANCE PIN] [Offset values] 
  (2) out_reg_337_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 18.07)] [BALANCE PIN] [Offset values] 
  (2) out_reg_336_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.29, 10.39)] [BALANCE PIN] [Offset values] 
  (2) out_reg_335_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.94, 4.24)] [BALANCE PIN] [Offset values] 
  (2) out_reg_345_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 16.53)] [BALANCE PIN] [Offset values] 
  (2) out_reg_346_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 13.46)] [BALANCE PIN] [Offset values] 
  (2) out_reg_351_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 14.19)] [BALANCE PIN] [Offset values] 
  (2) out_reg_350_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 18.07)] [BALANCE PIN] [Offset values] 
  (2) out_reg_349_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 19.60)] [BALANCE PIN] [Offset values] 
  (2) out_reg_348_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 15.00)] [BALANCE PIN] [Offset values] 
  (2) out_reg_330_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 15.00)] [BALANCE PIN] [Offset values] 
  (2) out_reg_329_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 11.11)] [BALANCE PIN] [Offset values] 
  (2) out_reg_328_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 8.85)] [BALANCE PIN] [Offset values] 
  (2) out_reg_333_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.75, 4.24)] [BALANCE PIN] [Offset values] 
  (2) out_reg_334_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.56, 4.97)] [BALANCE PIN] [Offset values] 
  (2) out_reg_340_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.69, 12.65)] [BALANCE PIN] [Offset values] 
  (2) out_reg_341_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 15.00)] [BALANCE PIN] [Offset values] 

Printing structure of clk (mode mode_norm.worst_low.RCmax) at root pin clk:
(0) clk [in Port] [Location (43.90, 49.14)] [Net: clk] [Fanout: 7] 
 (1) ctobgt_inst_17246:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (43.78, 34.56)] [Net: ctobgt_0] [Fanout: 1] 
  (2) ctobgt_inst_17247:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (46.53, 39.17)] [Net: ctobgt_1] [Fanout: 1] 
   (3) cto_buf_16873:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (43.71, 33.02)] [Net: cts0] [Fanout: 4] 
    (4) cto_buf_16988:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (25.15, 31.49)] [Net: cts1] [Fanout: 4] 
     (5) cto_buf_17014:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (40.90, 29.95)] [Net: cts13] [Fanout: 1] 
      (6) cto_buf_16990:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (36.03, 46.85)] [Net: cts3] [Fanout: 1] 
       (7) cto_buf_16989:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (46.02, 29.95)] [Net: cts2] [Fanout: 12] 
        (8) valid_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 47.25)] [SINK PIN] 
        (8) valid_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.21, 45.70)] [SINK PIN] 
        (8) valid_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 40.31)] [SINK PIN] 
        (8) valid_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.48, 47.24)] [SINK PIN] 
        (8) valid_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 43.38)] [SINK PIN] 
        (8) valid_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 41.85)] [SINK PIN] 
        (8) valid_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 47.99)] [SINK PIN] 
        (8) valid_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 44.92)] [SINK PIN] 
        (8) valid_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 41.10)] [SINK PIN] 
        (8) valid_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 46.46)] [SINK PIN] 
        (8) valid_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.48, 47.99)] [SINK PIN] 
        (8) valid_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.48, 41.10)] [SINK PIN] 
     (5) clk_gate_out_reg_1/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.17, 46.85)] [Net: clk_gate_out_reg_1/ENCLK] [ICG] [Fanout: 32] 
      (6) out_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 46.44)] [SINK PIN] 
      (6) out_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.34, 47.25)] [SINK PIN] 
      (6) out_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.18, 47.25)] [SINK PIN] 
      (6) out_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.35, 47.98)] [SINK PIN] 
      (6) out_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.27, 47.98)] [SINK PIN] 
      (6) out_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.59, 47.98)] [SINK PIN] 
      (6) out_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.34, 47.25)] [SINK PIN] 
      (6) out_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.42, 47.25)] [SINK PIN] 
      (6) out_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.98, 47.98)] [SINK PIN] 
      (6) out_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.18, 47.25)] [SINK PIN] 
      (6) out_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.11, 47.98)] [SINK PIN] 
      (6) out_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.26, 47.25)] [SINK PIN] 
      (6) out_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.43, 47.98)] [SINK PIN] 
      (6) out_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 47.98)] [SINK PIN] 
      (6) out_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.47, 47.25)] [SINK PIN] 
      (6) out_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.21, 47.98)] [SINK PIN] 
      (6) out_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.55, 47.25)] [SINK PIN] 
      (6) out_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 47.98)] [SINK PIN] 
      (6) out_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 47.25)] [SINK PIN] 
      (6) out_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.13, 47.98)] [SINK PIN] 
      (6) out_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.16, 47.25)] [SINK PIN] 
      (6) out_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.59, 46.44)] [SINK PIN] 
      (6) out_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.75, 47.98)] [SINK PIN] 
      (6) out_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.50, 47.98)] [SINK PIN] 
      (6) out_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.05, 47.98)] [SINK PIN] 
      (6) out_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 47.98)] [SINK PIN] 
      (6) out_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 47.25)] [SINK PIN] 
      (6) out_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.08, 47.98)] [SINK PIN] 
      (6) out_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 47.25)] [SINK PIN] 
      (6) out_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.37, 47.98)] [SINK PIN] 
      (6) out_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.45, 47.98)] [SINK PIN] 
      (6) out_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 47.25)] [SINK PIN] 
     (5) clk_gate_out_reg_4/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.77, 45.31)] [Net: clk_gate_out_reg_4/ENCLK] [ICG] [Fanout: 32] 
      (6) out_reg_187_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.60, 44.18)] [SINK PIN] 
      (6) out_reg_165_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.18, 44.91)] [SINK PIN] 
      (6) out_reg_164_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.61, 45.72)] [SINK PIN] 
      (6) out_reg_163_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.19, 43.37)] [SINK PIN] 
      (6) out_reg_162_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.70, 44.18)] [SINK PIN] 
      (6) out_reg_161_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.22, 43.37)] [SINK PIN] 
      (6) out_reg_160_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.21, 44.18)] [SINK PIN] 
      (6) out_reg_167_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.77, 45.72)] [SINK PIN] 
      (6) out_reg_166_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.56, 41.11)] [SINK PIN] 
      (6) out_reg_172_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.45, 45.72)] [SINK PIN] 
      (6) out_reg_171_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.30, 43.37)] [SINK PIN] 
      (6) out_reg_170_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.24, 41.83)] [SINK PIN] 
      (6) out_reg_169_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.56, 42.64)] [SINK PIN] 
      (6) out_reg_168_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.62, 44.18)] [SINK PIN] 
      (6) out_reg_173_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.32, 47.25)] [SINK PIN] 
      (6) out_reg_179_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.67, 46.44)] [SINK PIN] 
      (6) out_reg_181_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.19, 45.72)] [SINK PIN] 
      (6) out_reg_180_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 45.72)] [SINK PIN] 
      (6) out_reg_183_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.59, 46.44)] [SINK PIN] 
      (6) out_reg_182_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.57, 44.91)] [SINK PIN] 
      (6) out_reg_178_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.34, 45.72)] [SINK PIN] 
      (6) out_reg_177_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.35, 44.91)] [SINK PIN] 
      (6) out_reg_176_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.46, 44.18)] [SINK PIN] 
      (6) out_reg_175_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.24, 47.25)] [SINK PIN] 
      (6) out_reg_184_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 45.72)] [SINK PIN] 
      (6) out_reg_185_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.57, 45.72)] [SINK PIN] 
      (6) out_reg_174_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.26, 45.72)] [SINK PIN] 
      (6) out_reg_186_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.75, 46.44)] [SINK PIN] 
      (6) out_reg_191_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 47.25)] [SINK PIN] 
      (6) out_reg_190_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.45, 44.91)] [SINK PIN] 
      (6) out_reg_189_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 46.44)] [SINK PIN] 
      (6) out_reg_188_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 46.44)] [SINK PIN] 
     (5) clk_gate_out_reg_8/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.62, 40.70)] [Net: clk_gate_out_reg_8/p_abuf0] [ICG] [Fanout: 28] 
      (6) out_reg_308_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 42.64)] [SINK PIN] 
      (6) clk_gate_out_reg_8/cts_buf_35016749:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (25.86, 45.31)] [Net: clk_gate_out_reg_8/ENCLK] [Fanout: 5] 
       (7) out_reg_306_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.69, 46.44)] [SINK PIN] 
       (7) out_reg_303_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.75, 46.44)] [SINK PIN] 
       (7) out_reg_301_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.61, 45.72)] [SINK PIN] 
       (7) out_reg_305_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.57, 44.18)] [SINK PIN] 
       (7) out_reg_302_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.10, 46.44)] [SINK PIN] 
      (6) out_reg_293_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 37.23)] [SINK PIN] 
      (6) out_reg_292_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.22, 43.37)] [SINK PIN] 
      (6) out_reg_291_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 35.69)] [SINK PIN] 
      (6) out_reg_290_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 36.50)] [SINK PIN] 
      (6) out_reg_289_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.54, 38.76)] [SINK PIN] 
      (6) out_reg_288_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.16, 41.83)] [SINK PIN] 
      (6) out_reg_295_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 33.43)] [SINK PIN] 
      (6) out_reg_294_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.54, 44.18)] [SINK PIN] 
      (6) out_reg_298_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.42, 34.96)] [SINK PIN] 
      (6) out_reg_297_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.35, 34.15)] [SINK PIN] 
      (6) out_reg_296_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 39.57)] [SINK PIN] 
      (6) out_reg_300_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 42.64)] [SINK PIN] 
      (6) out_reg_299_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 38.04)] [SINK PIN] 
      (6) out_reg_319_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 37.23)] [SINK PIN] 
      (6) out_reg_318_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 34.96)] [SINK PIN] 
      (6) out_reg_317_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 43.37)] [SINK PIN] 
      (6) out_reg_316_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.45, 44.18)] [SINK PIN] 
      (6) out_reg_315_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 39.57)] [SINK PIN] 
      (6) out_reg_307_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 37.23)] [SINK PIN] 
      (6) out_reg_312_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 44.91)] [SINK PIN] 
      (6) out_reg_304_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.10, 40.30)] [SINK PIN] 
      (6) out_reg_314_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 41.11)] [SINK PIN] 
      (6) out_reg_313_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 41.83)] [SINK PIN] 
      (6) out_reg_311_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 38.76)] [SINK PIN] 
      (6) out_reg_310_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 38.04)] [SINK PIN] 
      (6) out_reg_309_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 38.76)] [SINK PIN] 
    (4) clk_gate_out_reg/cto_buf_17004:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (47.94, 34.56)] [Net: clk_gate_out_reg/cts0] [Fanout: 1] 
     (5) clk_gate_out_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.30, 45.31)] [Net: clk_gate_out_reg/ENCLK] [ICG] [Fanout: 2] 
      (6) cto_buf_17007:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (32.38, 36.10)] [Net: cts6] [Fanout: 13] 
       (7) cto_buf_17009:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (47.94, 28.42)] [Net: cts8] [Fanout: 6] 
        (8) out_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.53, 45.72)] [SINK PIN] 
        (8) out_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 44.91)] [SINK PIN] 
        (8) out_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.37, 45.72)] [SINK PIN] 
        (8) out_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.07, 44.91)] [SINK PIN] 
        (8) out_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.87, 43.37)] [SINK PIN] 
        (8) out_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.51, 46.44)] [SINK PIN] 
       (7) out_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (5.50, 44.18)] [SINK PIN] 
       (7) out_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 47.25)] [SINK PIN] 
       (7) out_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 46.44)] [SINK PIN] 
       (7) out_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 47.98)] [SINK PIN] 
       (7) out_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 47.25)] [SINK PIN] 
       (7) out_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 45.72)] [SINK PIN] 
       (7) out_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.35, 44.91)] [SINK PIN] 
       (7) out_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 47.98)] [SINK PIN] 
       (7) out_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.38, 43.37)] [SINK PIN] 
       (7) out_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.43, 44.91)] [SINK PIN] 
       (7) out_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 46.44)] [SINK PIN] 
       (7) out_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 45.72)] [SINK PIN] 
      (6) cto_buf_17006:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (35.65, 43.78)] [Net: cts5] [Fanout: 1] 
       (7) cto_buf_17015:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (35.33, 43.78)] [Net: cts14] [Fanout: 14] 
        (8) out_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.68, 44.91)] [SINK PIN] 
        (8) out_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.00, 44.91)] [SINK PIN] 
        (8) out_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.69, 45.72)] [SINK PIN] 
        (8) out_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.67, 46.44)] [SINK PIN] 
        (8) out_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.59, 46.44)] [SINK PIN] 
        (8) out_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.43, 46.44)] [SINK PIN] 
        (8) out_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.26, 47.25)] [SINK PIN] 
        (8) out_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 46.44)] [SINK PIN] 
        (8) out_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.45, 47.98)] [SINK PIN] 
        (8) out_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.17, 43.37)] [SINK PIN] 
        (8) out_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.51, 46.44)] [SINK PIN] 
        (8) out_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.67, 46.44)] [SINK PIN] 
        (8) out_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.67, 44.91)] [SINK PIN] 
        (8) out_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.67, 47.98)] [SINK PIN] 
    (4) clk_gate_out_reg_7/cto_buf_17005:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (44.10, 46.85)] [Net: clk_gate_out_reg_7/cts0] [Fanout: 1] 
     (5) clk_gate_out_reg_7/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.55, 39.17)] [Net: clk_gate_out_reg_7/p_abuf0] [ICG] [Fanout: 1] 
      (6) cto_buf_17011:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (33.34, 43.78)] [Net: cts10] [Fanout: 13] 
       (7) cto_buf_17016:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (34.94, 43.78)] [Net: cts15] [Fanout: 3] 
        (8) cto_buf_17017:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (28.48, 34.56)] [Net: cts16] [Fanout: 2] 
         (9) out_reg_286_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 43.37)] [SINK PIN] 
         (9) out_reg_278_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 43.37)] [SINK PIN] 
        (8) clk_gate_out_reg_7/cts_buf_34516744:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (26.56, 45.31)] [Net: clk_gate_out_reg_7/ENCLK] [Fanout: 5] 
         (9) out_reg_260_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 42.64)] [SINK PIN] 
         (9) out_reg_273_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.53, 45.72)] [SINK PIN] 
         (9) out_reg_271_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.19, 46.44)] [SINK PIN] 
         (9) out_reg_269_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.10, 47.25)] [SINK PIN] 
         (9) out_reg_270_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.39, 47.25)] [SINK PIN] 
        (8) cto_buf_17013:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (46.02, 46.85)] [Net: cts12] [Fanout: 4] 
         (9) out_reg_262_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 30.36)] [SINK PIN] 
         (9) out_reg_258_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 32.62)] [SINK PIN] 
         (9) out_reg_257_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 31.89)] [SINK PIN] 
         (9) out_reg_265_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 31.08)] [SINK PIN] 
       (7) out_reg_281_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.70, 33.43)] [SINK PIN] 
       (7) out_reg_279_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 41.83)] [SINK PIN] 
       (7) out_reg_280_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 34.15)] [SINK PIN] 
       (7) out_reg_282_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 36.50)] [SINK PIN] 
       (7) out_reg_287_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.83, 32.62)] [SINK PIN] 
       (7) out_reg_285_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 31.89)] [SINK PIN] 
       (7) out_reg_284_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 38.04)] [SINK PIN] 
       (7) out_reg_283_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.70, 31.08)] [SINK PIN] 
       (7) out_reg_276_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 41.11)] [SINK PIN] 
       (7) out_reg_277_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 40.30)] [SINK PIN] 
       (7) out_reg_275_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 42.64)] [SINK PIN] 
       (7) cto_buf_17012:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (41.41, 28.42)] [Net: cts11] [Fanout: 10] 
        (8) out_reg_272_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 36.50)] [SINK PIN] 
        (8) out_reg_261_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 37.23)] [SINK PIN] 
        (8) out_reg_259_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.34, 34.96)] [SINK PIN] 
        (8) out_reg_256_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 38.04)] [SINK PIN] 
        (8) out_reg_268_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 32.62)] [SINK PIN] 
        (8) out_reg_267_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 33.43)] [SINK PIN] 
        (8) out_reg_266_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 31.89)] [SINK PIN] 
        (8) out_reg_264_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 35.69)] [SINK PIN] 
        (8) out_reg_263_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 31.08)] [SINK PIN] 
        (8) out_reg_274_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.06, 44.18)] [SINK PIN] 
    (4) clk_gate_out_reg_10/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.42, 36.10)] [Net: clk_gate_out_reg_10/ENCLK] [ICG] [Fanout: 28] 
     (5) cto_buf_17003:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (31.62, 45.31)] [Net: cts4] [Fanout: 5] 
      (6) out_reg_365_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.69, 45.72)] [SINK PIN] 
      (6) out_reg_370_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.94, 43.37)] [SINK PIN] 
      (6) out_reg_369_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.52, 43.37)] [SINK PIN] 
      (6) out_reg_367_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.52, 44.91)] [SINK PIN] 
      (6) out_reg_366_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.05, 44.91)] [SINK PIN] 
     (5) out_reg_383_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 26.47)] [SINK PIN] 
     (5) out_reg_382_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 26.47)] [SINK PIN] 
     (5) out_reg_380_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 29.55)] [SINK PIN] 
     (5) out_reg_378_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.77, 25.75)] [SINK PIN] 
     (5) out_reg_381_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 30.36)] [SINK PIN] 
     (5) out_reg_379_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.38, 24.94)] [SINK PIN] 
     (5) out_reg_374_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.38, 28.82)] [SINK PIN] 
     (5) out_reg_375_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.70, 24.21)] [SINK PIN] 
     (5) out_reg_373_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.51, 27.28)] [SINK PIN] 
     (5) out_reg_372_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.69, 25.75)] [SINK PIN] 
     (5) out_reg_371_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 30.36)] [SINK PIN] 
     (5) out_reg_376_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 29.55)] [SINK PIN] 
     (5) out_reg_368_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.14, 28.01)] [SINK PIN] 
     (5) out_reg_352_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 29.55)] [SINK PIN] 
     (5) out_reg_357_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.29, 28.82)] [SINK PIN] 
     (5) out_reg_356_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.94, 26.47)] [SINK PIN] 
     (5) out_reg_355_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.70, 28.01)] [SINK PIN] 
     (5) out_reg_354_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.10, 27.28)] [SINK PIN] 
     (5) out_reg_353_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 26.47)] [SINK PIN] 
     (5) out_reg_359_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.56, 29.55)] [SINK PIN] 
     (5) out_reg_358_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 29.55)] [SINK PIN] 
     (5) out_reg_377_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (1.02, 28.01)] [SINK PIN] 
     (5) out_reg_364_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 25.75)] [SINK PIN] 
     (5) out_reg_363_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 28.82)] [SINK PIN] 
     (5) out_reg_362_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 25.75)] [SINK PIN] 
     (5) out_reg_361_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.02, 27.28)] [SINK PIN] 
     (5) out_reg_360_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 24.94)] [SINK PIN] 
 (1) clk_gate_out_reg_0/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.30, 3.84)] [Net: clk_gate_out_reg_0/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 6.51)] [SINK PIN] 
  (2) out_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 3.43)] [SINK PIN] 
  (2) out_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.57, 2.71)] [SINK PIN] 
  (2) out_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.82, 1.90)] [SINK PIN] 
  (2) out_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.27, 3.43)] [SINK PIN] 
  (2) out_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.19, 3.43)] [SINK PIN] 
  (2) out_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.06, 2.71)] [SINK PIN] 
  (2) out_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.63, 3.43)] [SINK PIN] 
  (2) out_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.40, 3.43)] [SINK PIN] 
  (2) out_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.46, 1.17)] [SINK PIN] 
  (2) out_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.58, 4.97)] [SINK PIN] 
  (2) out_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 1.17)] [SINK PIN] 
  (2) out_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.90, 3.43)] [SINK PIN] 
  (2) out_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 1.90)] [SINK PIN] 
  (2) out_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.03, 3.43)] [SINK PIN] 
  (2) out_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.35, 1.90)] [SINK PIN] 
  (2) out_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.59, 1.90)] [SINK PIN] 
  (2) out_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.27, 1.90)] [SINK PIN] 
  (2) out_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.89, 2.71)] [SINK PIN] 
  (2) out_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 5.78)] [SINK PIN] 
  (2) out_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.92, 2.71)] [SINK PIN] 
  (2) out_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.34, 2.71)] [SINK PIN] 
  (2) out_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.26, 1.17)] [SINK PIN] 
  (2) out_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.63, 2.71)] [SINK PIN] 
  (2) out_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.70, 2.71)] [SINK PIN] 
  (2) out_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.24, 1.90)] [SINK PIN] 
  (2) out_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 1.17)] [SINK PIN] 
  (2) out_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 3.43)] [SINK PIN] 
  (2) out_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.97)] [SINK PIN] 
  (2) out_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.24)] [SINK PIN] 
  (2) out_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.97)] [SINK PIN] 
  (2) out_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.03, 1.90)] [SINK PIN] 
 (1) clk_gate_out_reg_2/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.26, 13.06)] [Net: clk_gate_out_reg_2/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.95, 1.90)] [SINK PIN] 
  (2) out_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 20.33)] [SINK PIN] 
  (2) out_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 16.53)] [SINK PIN] 
  (2) out_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 18.79)] [SINK PIN] 
  (2) out_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 21.14)] [SINK PIN] 
  (2) out_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 17.26)] [SINK PIN] 
  (2) out_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 18.07)] [SINK PIN] 
  (2) out_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 12.65)] [SINK PIN] 
  (2) out_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 23.40)] [SINK PIN] 
  (2) out_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 1.17)] [SINK PIN] 
  (2) out_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 2.71)] [SINK PIN] 
  (2) out_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 13.46)] [SINK PIN] 
  (2) out_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.75, 1.90)] [SINK PIN] 
  (2) out_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 22.68)] [SINK PIN] 
  (2) out_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.43, 11.92)] [SINK PIN] 
  (2) out_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.19, 1.90)] [SINK PIN] 
  (2) out_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 21.14)] [SINK PIN] 
  (2) out_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 2.71)] [SINK PIN] 
  (2) out_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.11, 1.17)] [SINK PIN] 
  (2) out_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.89, 2.71)] [SINK PIN] 
  (2) out_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 21.87)] [SINK PIN] 
  (2) out_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 11.11)] [SINK PIN] 
  (2) out_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 15.72)] [SINK PIN] 
  (2) out_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 12.65)] [SINK PIN] 
  (2) out_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.11, 1.90)] [SINK PIN] 
  (2) out_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.22, 3.43)] [SINK PIN] 
  (2) out_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 19.60)] [SINK PIN] 
  (2) out_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 1.90)] [SINK PIN] 
  (2) out_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 10.39)] [SINK PIN] 
  (2) out_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 9.58)] [SINK PIN] 
  (2) out_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 13.46)] [SINK PIN] 
  (2) out_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 11.92)] [SINK PIN] 
 (1) clk_gate_out_reg_3/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.26, 6.91)] [Net: clk_gate_out_reg_3/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_147_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.05, 2.71)] [SINK PIN] 
  (2) out_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.81, 1.17)] [SINK PIN] 
  (2) out_reg_135_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.72, 1.90)] [SINK PIN] 
  (2) out_reg_134_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.66, 1.90)] [SINK PIN] 
  (2) out_reg_133_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 2.71)] [SINK PIN] 
  (2) out_reg_132_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 4.97)] [SINK PIN] 
  (2) out_reg_131_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 3.43)] [SINK PIN] 
  (2) out_reg_130_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 1.90)] [SINK PIN] 
  (2) out_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.32, 1.17)] [SINK PIN] 
  (2) out_reg_156_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 3.43)] [SINK PIN] 
  (2) out_reg_141_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.32, 1.90)] [SINK PIN] 
  (2) out_reg_146_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.18, 2.71)] [SINK PIN] 
  (2) out_reg_145_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.22, 1.17)] [SINK PIN] 
  (2) out_reg_140_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 6.51)] [SINK PIN] 
  (2) out_reg_139_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 5.78)] [SINK PIN] 
  (2) out_reg_144_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 4.24)] [SINK PIN] 
  (2) out_reg_143_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.88, 2.71)] [SINK PIN] 
  (2) out_reg_142_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.69, 3.43)] [SINK PIN] 
  (2) out_reg_159_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 2.71)] [SINK PIN] 
  (2) out_reg_158_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 8.04)] [SINK PIN] 
  (2) out_reg_154_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 1.90)] [SINK PIN] 
  (2) out_reg_149_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 1.17)] [SINK PIN] 
  (2) out_reg_148_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.24)] [SINK PIN] 
  (2) out_reg_153_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 9.58)] [SINK PIN] 
  (2) out_reg_152_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 10.39)] [SINK PIN] 
  (2) out_reg_151_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 11.11)] [SINK PIN] 
  (2) out_reg_150_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.43, 8.85)] [SINK PIN] 
  (2) out_reg_157_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 11.92)] [SINK PIN] 
  (2) out_reg_155_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 8.85)] [SINK PIN] 
  (2) out_reg_138_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 7.32)] [SINK PIN] 
  (2) out_reg_137_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 6.51)] [SINK PIN] 
  (2) out_reg_136_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 8.85)] [SINK PIN] 
 (1) clk_gate_out_reg_5/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.28, 14.59)] [Net: clk_gate_out_reg_5/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_203_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 23.40)] [SINK PIN] 
  (2) out_reg_192_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 24.94)] [SINK PIN] 
  (2) out_reg_196_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 22.68)] [SINK PIN] 
  (2) out_reg_195_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.56, 18.07)] [SINK PIN] 
  (2) out_reg_194_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 18.79)] [SINK PIN] 
  (2) out_reg_193_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 24.21)] [SINK PIN] 
  (2) out_reg_197_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.34, 21.87)] [SINK PIN] 
  (2) out_reg_211_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.34, 4.24)] [SINK PIN] 
  (2) out_reg_220_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.06, 4.97)] [SINK PIN] 
  (2) out_reg_213_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.53, 3.43)] [SINK PIN] 
  (2) out_reg_212_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 2.71)] [SINK PIN] 
  (2) out_reg_202_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.84, 20.33)] [SINK PIN] 
  (2) out_reg_201_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 21.14)] [SINK PIN] 
  (2) out_reg_200_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 23.40)] [SINK PIN] 
  (2) out_reg_206_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.46, 2.71)] [SINK PIN] 
  (2) out_reg_204_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 19.60)] [SINK PIN] 
  (2) out_reg_205_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.61, 3.43)] [SINK PIN] 
  (2) out_reg_210_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.64, 4.24)] [SINK PIN] 
  (2) out_reg_209_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.91, 4.24)] [SINK PIN] 
  (2) out_reg_208_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 24.21)] [SINK PIN] 
  (2) out_reg_207_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.18, 3.43)] [SINK PIN] 
  (2) out_reg_217_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.97, 4.24)] [SINK PIN] 
  (2) out_reg_216_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 3.43)] [SINK PIN] 
  (2) out_reg_218_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 3.43)] [SINK PIN] 
  (2) out_reg_223_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.10, 3.43)] [SINK PIN] 
  (2) out_reg_222_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 3.43)] [SINK PIN] 
  (2) out_reg_219_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.77, 4.24)] [SINK PIN] 
  (2) out_reg_221_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 3.43)] [SINK PIN] 
  (2) out_reg_199_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.56, 19.60)] [SINK PIN] 
  (2) out_reg_198_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.65, 24.21)] [SINK PIN] 
  (2) out_reg_215_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.77, 3.43)] [SINK PIN] 
  (2) out_reg_214_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.14, 4.97)] [SINK PIN] 
 (1) clk_gate_out_reg_6/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.26, 5.38)] [Net: clk_gate_out_reg_6/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_235_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 4.24)] [SINK PIN] 
  (2) out_reg_224_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.64, 1.90)] [SINK PIN] 
  (2) out_reg_229_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.10, 1.17)] [SINK PIN] 
  (2) out_reg_228_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.74, 1.90)] [SINK PIN] 
  (2) out_reg_227_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.32, 2.71)] [SINK PIN] 
  (2) out_reg_226_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 1.17)] [SINK PIN] 
  (2) out_reg_225_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.06, 1.17)] [SINK PIN] 
  (2) out_reg_231_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.98, 1.17)] [SINK PIN] 
  (2) out_reg_230_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.14, 1.17)] [SINK PIN] 
  (2) out_reg_242_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.97, 1.17)] [SINK PIN] 
  (2) out_reg_241_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.24, 2.71)] [SINK PIN] 
  (2) out_reg_240_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.56, 1.90)] [SINK PIN] 
  (2) out_reg_239_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.30, 1.17)] [SINK PIN] 
  (2) out_reg_238_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.89, 1.17)] [SINK PIN] 
  (2) out_reg_255_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 2.71)] [SINK PIN] 
  (2) out_reg_254_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.27, 1.17)] [SINK PIN] 
  (2) out_reg_253_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.67, 1.90)] [SINK PIN] 
  (2) out_reg_252_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.35, 4.97)] [SINK PIN] 
  (2) out_reg_249_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.03, 1.17)] [SINK PIN] 
  (2) out_reg_247_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (1.98, 7.32)] [SINK PIN] 
  (2) out_reg_246_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.14, 4.24)] [SINK PIN] 
  (2) out_reg_250_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.51, 1.90)] [SINK PIN] 
  (2) out_reg_234_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.24, 1.17)] [SINK PIN] 
  (2) out_reg_233_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.16, 2.71)] [SINK PIN] 
  (2) out_reg_232_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 5.78)] [SINK PIN] 
  (2) out_reg_244_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.68, 5.78)] [SINK PIN] 
  (2) out_reg_245_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.19, 1.17)] [SINK PIN] 
  (2) out_reg_248_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 5.78)] [SINK PIN] 
  (2) out_reg_251_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.43, 1.90)] [SINK PIN] 
  (2) out_reg_243_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.34, 1.17)] [SINK PIN] 
  (2) out_reg_237_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.38, 1.17)] [SINK PIN] 
  (2) out_reg_236_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.64, 1.90)] [SINK PIN] 
 (1) clk_gate_out_reg_9/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.26, 14.59)] [Net: clk_gate_out_reg_9/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_344_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 19.60)] [SINK PIN] 
  (2) out_reg_325_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 13.46)] [SINK PIN] 
  (2) out_reg_324_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 16.53)] [SINK PIN] 
  (2) out_reg_323_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 14.19)] [SINK PIN] 
  (2) out_reg_322_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.37, 16.53)] [SINK PIN] 
  (2) out_reg_321_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 17.26)] [SINK PIN] 
  (2) out_reg_320_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 15.72)] [SINK PIN] 
  (2) out_reg_327_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 9.58)] [SINK PIN] 
  (2) out_reg_326_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 11.92)] [SINK PIN] 
  (2) out_reg_339_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 20.33)] [SINK PIN] 
  (2) out_reg_347_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 15.72)] [SINK PIN] 
  (2) out_reg_343_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (3.07, 18.79)] [SINK PIN] 
  (2) out_reg_342_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 17.26)] [SINK PIN] 
  (2) out_reg_332_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 12.65)] [SINK PIN] 
  (2) out_reg_331_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 14.19)] [SINK PIN] 
  (2) out_reg_338_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.97, 15.72)] [SINK PIN] 
  (2) out_reg_337_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 18.07)] [SINK PIN] 
  (2) out_reg_336_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.29, 10.39)] [SINK PIN] 
  (2) out_reg_335_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.94, 4.24)] [SINK PIN] 
  (2) out_reg_345_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 16.53)] [SINK PIN] 
  (2) out_reg_346_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 13.46)] [SINK PIN] 
  (2) out_reg_351_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 14.19)] [SINK PIN] 
  (2) out_reg_350_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 18.07)] [SINK PIN] 
  (2) out_reg_349_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 19.60)] [SINK PIN] 
  (2) out_reg_348_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 15.00)] [SINK PIN] 
  (2) out_reg_330_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 15.00)] [SINK PIN] 
  (2) out_reg_329_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 11.11)] [SINK PIN] 
  (2) out_reg_328_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 8.85)] [SINK PIN] 
  (2) out_reg_333_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.75, 4.24)] [SINK PIN] 
  (2) out_reg_334_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.56, 4.97)] [SINK PIN] 
  (2) out_reg_340_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.69, 12.65)] [SINK PIN] 
  (2) out_reg_341_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 15.00)] [SINK PIN] 

Printing structure of clk (mode mode_norm.fast.RCmin) at root pin clk:
(0) clk [in Port] [Location (43.90, 49.14)] [Net: clk] [Fanout: 7] 
 (1) ctobgt_inst_17246:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (43.78, 34.56)] [Net: ctobgt_0] [Fanout: 1] 
  (2) ctobgt_inst_17247:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (46.53, 39.17)] [Net: ctobgt_1] [Fanout: 1] 
   (3) cto_buf_16873:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (43.71, 33.02)] [Net: cts0] [Fanout: 4] 
    (4) cto_buf_16988:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (25.15, 31.49)] [Net: cts1] [Fanout: 4] 
     (5) cto_buf_17014:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (40.90, 29.95)] [Net: cts13] [Fanout: 1] 
      (6) cto_buf_16990:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (36.03, 46.85)] [Net: cts3] [Fanout: 1] 
       (7) cto_buf_16989:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (46.02, 29.95)] [Net: cts2] [Fanout: 12] 
        (8) valid_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 47.25)] [SINK PIN] 
        (8) valid_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.21, 45.70)] [SINK PIN] 
        (8) valid_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 40.31)] [SINK PIN] 
        (8) valid_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.48, 47.24)] [SINK PIN] 
        (8) valid_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 43.38)] [SINK PIN] 
        (8) valid_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 41.85)] [SINK PIN] 
        (8) valid_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 47.99)] [SINK PIN] 
        (8) valid_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 44.92)] [SINK PIN] 
        (8) valid_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 41.10)] [SINK PIN] 
        (8) valid_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 46.46)] [SINK PIN] 
        (8) valid_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.48, 47.99)] [SINK PIN] 
        (8) valid_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.48, 41.10)] [SINK PIN] 
     (5) clk_gate_out_reg_1/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.17, 46.85)] [Net: clk_gate_out_reg_1/ENCLK] [ICG] [Fanout: 32] 
      (6) out_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 46.44)] [SINK PIN] 
      (6) out_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.34, 47.25)] [SINK PIN] 
      (6) out_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.18, 47.25)] [SINK PIN] 
      (6) out_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.35, 47.98)] [SINK PIN] 
      (6) out_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.27, 47.98)] [SINK PIN] 
      (6) out_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.59, 47.98)] [SINK PIN] 
      (6) out_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.34, 47.25)] [SINK PIN] 
      (6) out_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.42, 47.25)] [SINK PIN] 
      (6) out_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.98, 47.98)] [SINK PIN] 
      (6) out_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.18, 47.25)] [SINK PIN] 
      (6) out_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.11, 47.98)] [SINK PIN] 
      (6) out_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.26, 47.25)] [SINK PIN] 
      (6) out_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.43, 47.98)] [SINK PIN] 
      (6) out_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 47.98)] [SINK PIN] 
      (6) out_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.47, 47.25)] [SINK PIN] 
      (6) out_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.21, 47.98)] [SINK PIN] 
      (6) out_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.55, 47.25)] [SINK PIN] 
      (6) out_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 47.98)] [SINK PIN] 
      (6) out_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 47.25)] [SINK PIN] 
      (6) out_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.13, 47.98)] [SINK PIN] 
      (6) out_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.16, 47.25)] [SINK PIN] 
      (6) out_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.59, 46.44)] [SINK PIN] 
      (6) out_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.75, 47.98)] [SINK PIN] 
      (6) out_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.50, 47.98)] [SINK PIN] 
      (6) out_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.05, 47.98)] [SINK PIN] 
      (6) out_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 47.98)] [SINK PIN] 
      (6) out_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 47.25)] [SINK PIN] 
      (6) out_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.08, 47.98)] [SINK PIN] 
      (6) out_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 47.25)] [SINK PIN] 
      (6) out_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.37, 47.98)] [SINK PIN] 
      (6) out_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.45, 47.98)] [SINK PIN] 
      (6) out_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 47.25)] [SINK PIN] 
     (5) clk_gate_out_reg_4/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.77, 45.31)] [Net: clk_gate_out_reg_4/ENCLK] [ICG] [Fanout: 32] 
      (6) out_reg_187_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.60, 44.18)] [SINK PIN] 
      (6) out_reg_165_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.18, 44.91)] [SINK PIN] 
      (6) out_reg_164_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.61, 45.72)] [SINK PIN] 
      (6) out_reg_163_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.19, 43.37)] [SINK PIN] 
      (6) out_reg_162_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.70, 44.18)] [SINK PIN] 
      (6) out_reg_161_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.22, 43.37)] [SINK PIN] 
      (6) out_reg_160_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.21, 44.18)] [SINK PIN] 
      (6) out_reg_167_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.77, 45.72)] [SINK PIN] 
      (6) out_reg_166_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.56, 41.11)] [SINK PIN] 
      (6) out_reg_172_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.45, 45.72)] [SINK PIN] 
      (6) out_reg_171_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.30, 43.37)] [SINK PIN] 
      (6) out_reg_170_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.24, 41.83)] [SINK PIN] 
      (6) out_reg_169_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.56, 42.64)] [SINK PIN] 
      (6) out_reg_168_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.62, 44.18)] [SINK PIN] 
      (6) out_reg_173_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.32, 47.25)] [SINK PIN] 
      (6) out_reg_179_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.67, 46.44)] [SINK PIN] 
      (6) out_reg_181_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.19, 45.72)] [SINK PIN] 
      (6) out_reg_180_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 45.72)] [SINK PIN] 
      (6) out_reg_183_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.59, 46.44)] [SINK PIN] 
      (6) out_reg_182_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.57, 44.91)] [SINK PIN] 
      (6) out_reg_178_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.34, 45.72)] [SINK PIN] 
      (6) out_reg_177_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.35, 44.91)] [SINK PIN] 
      (6) out_reg_176_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.46, 44.18)] [SINK PIN] 
      (6) out_reg_175_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.24, 47.25)] [SINK PIN] 
      (6) out_reg_184_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 45.72)] [SINK PIN] 
      (6) out_reg_185_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.57, 45.72)] [SINK PIN] 
      (6) out_reg_174_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.26, 45.72)] [SINK PIN] 
      (6) out_reg_186_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.75, 46.44)] [SINK PIN] 
      (6) out_reg_191_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 47.25)] [SINK PIN] 
      (6) out_reg_190_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.45, 44.91)] [SINK PIN] 
      (6) out_reg_189_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 46.44)] [SINK PIN] 
      (6) out_reg_188_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 46.44)] [SINK PIN] 
     (5) clk_gate_out_reg_8/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.62, 40.70)] [Net: clk_gate_out_reg_8/p_abuf0] [ICG] [Fanout: 28] 
      (6) out_reg_308_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 42.64)] [SINK PIN] 
      (6) clk_gate_out_reg_8/cts_buf_35016749:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (25.86, 45.31)] [Net: clk_gate_out_reg_8/ENCLK] [Fanout: 5] 
       (7) out_reg_306_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.69, 46.44)] [SINK PIN] 
       (7) out_reg_303_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.75, 46.44)] [SINK PIN] 
       (7) out_reg_301_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.61, 45.72)] [SINK PIN] 
       (7) out_reg_305_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.57, 44.18)] [SINK PIN] 
       (7) out_reg_302_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.10, 46.44)] [SINK PIN] 
      (6) out_reg_293_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 37.23)] [SINK PIN] 
      (6) out_reg_292_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.22, 43.37)] [SINK PIN] 
      (6) out_reg_291_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 35.69)] [SINK PIN] 
      (6) out_reg_290_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 36.50)] [SINK PIN] 
      (6) out_reg_289_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.54, 38.76)] [SINK PIN] 
      (6) out_reg_288_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.16, 41.83)] [SINK PIN] 
      (6) out_reg_295_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 33.43)] [SINK PIN] 
      (6) out_reg_294_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.54, 44.18)] [SINK PIN] 
      (6) out_reg_298_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.42, 34.96)] [SINK PIN] 
      (6) out_reg_297_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.35, 34.15)] [SINK PIN] 
      (6) out_reg_296_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 39.57)] [SINK PIN] 
      (6) out_reg_300_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 42.64)] [SINK PIN] 
      (6) out_reg_299_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 38.04)] [SINK PIN] 
      (6) out_reg_319_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 37.23)] [SINK PIN] 
      (6) out_reg_318_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 34.96)] [SINK PIN] 
      (6) out_reg_317_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 43.37)] [SINK PIN] 
      (6) out_reg_316_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.45, 44.18)] [SINK PIN] 
      (6) out_reg_315_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 39.57)] [SINK PIN] 
      (6) out_reg_307_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 37.23)] [SINK PIN] 
      (6) out_reg_312_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 44.91)] [SINK PIN] 
      (6) out_reg_304_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.10, 40.30)] [SINK PIN] 
      (6) out_reg_314_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 41.11)] [SINK PIN] 
      (6) out_reg_313_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 41.83)] [SINK PIN] 
      (6) out_reg_311_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 38.76)] [SINK PIN] 
      (6) out_reg_310_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 38.04)] [SINK PIN] 
      (6) out_reg_309_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 38.76)] [SINK PIN] 
    (4) clk_gate_out_reg/cto_buf_17004:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (47.94, 34.56)] [Net: clk_gate_out_reg/cts0] [Fanout: 1] 
     (5) clk_gate_out_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.30, 45.31)] [Net: clk_gate_out_reg/ENCLK] [ICG] [Fanout: 2] 
      (6) cto_buf_17007:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (32.38, 36.10)] [Net: cts6] [Fanout: 13] 
       (7) cto_buf_17009:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (47.94, 28.42)] [Net: cts8] [Fanout: 6] 
        (8) out_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.53, 45.72)] [SINK PIN] 
        (8) out_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 44.91)] [SINK PIN] 
        (8) out_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.37, 45.72)] [SINK PIN] 
        (8) out_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.07, 44.91)] [SINK PIN] 
        (8) out_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.87, 43.37)] [SINK PIN] 
        (8) out_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.51, 46.44)] [SINK PIN] 
       (7) out_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (5.50, 44.18)] [SINK PIN] 
       (7) out_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 47.25)] [SINK PIN] 
       (7) out_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 46.44)] [SINK PIN] 
       (7) out_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 47.98)] [SINK PIN] 
       (7) out_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 47.25)] [SINK PIN] 
       (7) out_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 45.72)] [SINK PIN] 
       (7) out_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.35, 44.91)] [SINK PIN] 
       (7) out_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 47.98)] [SINK PIN] 
       (7) out_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.38, 43.37)] [SINK PIN] 
       (7) out_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.43, 44.91)] [SINK PIN] 
       (7) out_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 46.44)] [SINK PIN] 
       (7) out_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 45.72)] [SINK PIN] 
      (6) cto_buf_17006:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (35.65, 43.78)] [Net: cts5] [Fanout: 1] 
       (7) cto_buf_17015:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (35.33, 43.78)] [Net: cts14] [Fanout: 14] 
        (8) out_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.68, 44.91)] [SINK PIN] 
        (8) out_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.00, 44.91)] [SINK PIN] 
        (8) out_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.69, 45.72)] [SINK PIN] 
        (8) out_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.67, 46.44)] [SINK PIN] 
        (8) out_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.59, 46.44)] [SINK PIN] 
        (8) out_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.43, 46.44)] [SINK PIN] 
        (8) out_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.26, 47.25)] [SINK PIN] 
        (8) out_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 46.44)] [SINK PIN] 
        (8) out_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.45, 47.98)] [SINK PIN] 
        (8) out_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.17, 43.37)] [SINK PIN] 
        (8) out_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.51, 46.44)] [SINK PIN] 
        (8) out_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.67, 46.44)] [SINK PIN] 
        (8) out_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.67, 44.91)] [SINK PIN] 
        (8) out_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.67, 47.98)] [SINK PIN] 
    (4) clk_gate_out_reg_7/cto_buf_17005:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (44.10, 46.85)] [Net: clk_gate_out_reg_7/cts0] [Fanout: 1] 
     (5) clk_gate_out_reg_7/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.55, 39.17)] [Net: clk_gate_out_reg_7/p_abuf0] [ICG] [Fanout: 1] 
      (6) cto_buf_17011:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (33.34, 43.78)] [Net: cts10] [Fanout: 13] 
       (7) cto_buf_17016:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (34.94, 43.78)] [Net: cts15] [Fanout: 3] 
        (8) cto_buf_17017:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (28.48, 34.56)] [Net: cts16] [Fanout: 2] 
         (9) out_reg_286_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 43.37)] [SINK PIN] 
         (9) out_reg_278_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 43.37)] [SINK PIN] 
        (8) clk_gate_out_reg_7/cts_buf_34516744:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (26.56, 45.31)] [Net: clk_gate_out_reg_7/ENCLK] [Fanout: 5] 
         (9) out_reg_260_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 42.64)] [SINK PIN] 
         (9) out_reg_273_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.53, 45.72)] [SINK PIN] 
         (9) out_reg_271_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.19, 46.44)] [SINK PIN] 
         (9) out_reg_269_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.10, 47.25)] [SINK PIN] 
         (9) out_reg_270_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.39, 47.25)] [SINK PIN] 
        (8) cto_buf_17013:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (46.02, 46.85)] [Net: cts12] [Fanout: 4] 
         (9) out_reg_262_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 30.36)] [SINK PIN] 
         (9) out_reg_258_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 32.62)] [SINK PIN] 
         (9) out_reg_257_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 31.89)] [SINK PIN] 
         (9) out_reg_265_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 31.08)] [SINK PIN] 
       (7) out_reg_281_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.70, 33.43)] [SINK PIN] 
       (7) out_reg_279_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 41.83)] [SINK PIN] 
       (7) out_reg_280_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 34.15)] [SINK PIN] 
       (7) out_reg_282_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 36.50)] [SINK PIN] 
       (7) out_reg_287_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.83, 32.62)] [SINK PIN] 
       (7) out_reg_285_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 31.89)] [SINK PIN] 
       (7) out_reg_284_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 38.04)] [SINK PIN] 
       (7) out_reg_283_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.70, 31.08)] [SINK PIN] 
       (7) out_reg_276_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 41.11)] [SINK PIN] 
       (7) out_reg_277_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 40.30)] [SINK PIN] 
       (7) out_reg_275_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 42.64)] [SINK PIN] 
       (7) cto_buf_17012:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (41.41, 28.42)] [Net: cts11] [Fanout: 10] 
        (8) out_reg_272_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 36.50)] [SINK PIN] 
        (8) out_reg_261_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 37.23)] [SINK PIN] 
        (8) out_reg_259_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.34, 34.96)] [SINK PIN] 
        (8) out_reg_256_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 38.04)] [SINK PIN] 
        (8) out_reg_268_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 32.62)] [SINK PIN] 
        (8) out_reg_267_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 33.43)] [SINK PIN] 
        (8) out_reg_266_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 31.89)] [SINK PIN] 
        (8) out_reg_264_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 35.69)] [SINK PIN] 
        (8) out_reg_263_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 31.08)] [SINK PIN] 
        (8) out_reg_274_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.06, 44.18)] [SINK PIN] 
    (4) clk_gate_out_reg_10/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.42, 36.10)] [Net: clk_gate_out_reg_10/ENCLK] [ICG] [Fanout: 28] 
     (5) cto_buf_17003:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (31.62, 45.31)] [Net: cts4] [Fanout: 5] 
      (6) out_reg_365_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.69, 45.72)] [SINK PIN] 
      (6) out_reg_370_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.94, 43.37)] [SINK PIN] 
      (6) out_reg_369_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.52, 43.37)] [SINK PIN] 
      (6) out_reg_367_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.52, 44.91)] [SINK PIN] 
      (6) out_reg_366_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.05, 44.91)] [SINK PIN] 
     (5) out_reg_383_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 26.47)] [SINK PIN] 
     (5) out_reg_382_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 26.47)] [SINK PIN] 
     (5) out_reg_380_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 29.55)] [SINK PIN] 
     (5) out_reg_378_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.77, 25.75)] [SINK PIN] 
     (5) out_reg_381_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 30.36)] [SINK PIN] 
     (5) out_reg_379_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.38, 24.94)] [SINK PIN] 
     (5) out_reg_374_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.38, 28.82)] [SINK PIN] 
     (5) out_reg_375_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.70, 24.21)] [SINK PIN] 
     (5) out_reg_373_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.51, 27.28)] [SINK PIN] 
     (5) out_reg_372_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.69, 25.75)] [SINK PIN] 
     (5) out_reg_371_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 30.36)] [SINK PIN] 
     (5) out_reg_376_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 29.55)] [SINK PIN] 
     (5) out_reg_368_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.14, 28.01)] [SINK PIN] 
     (5) out_reg_352_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 29.55)] [SINK PIN] 
     (5) out_reg_357_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.29, 28.82)] [SINK PIN] 
     (5) out_reg_356_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.94, 26.47)] [SINK PIN] 
     (5) out_reg_355_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.70, 28.01)] [SINK PIN] 
     (5) out_reg_354_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.10, 27.28)] [SINK PIN] 
     (5) out_reg_353_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 26.47)] [SINK PIN] 
     (5) out_reg_359_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.56, 29.55)] [SINK PIN] 
     (5) out_reg_358_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 29.55)] [SINK PIN] 
     (5) out_reg_377_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (1.02, 28.01)] [SINK PIN] 
     (5) out_reg_364_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 25.75)] [SINK PIN] 
     (5) out_reg_363_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 28.82)] [SINK PIN] 
     (5) out_reg_362_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 25.75)] [SINK PIN] 
     (5) out_reg_361_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.02, 27.28)] [SINK PIN] 
     (5) out_reg_360_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 24.94)] [SINK PIN] 
 (1) clk_gate_out_reg_0/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.30, 3.84)] [Net: clk_gate_out_reg_0/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 6.51)] [SINK PIN] 
  (2) out_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 3.43)] [SINK PIN] 
  (2) out_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.57, 2.71)] [SINK PIN] 
  (2) out_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.82, 1.90)] [SINK PIN] 
  (2) out_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.27, 3.43)] [SINK PIN] 
  (2) out_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.19, 3.43)] [SINK PIN] 
  (2) out_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.06, 2.71)] [SINK PIN] 
  (2) out_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.63, 3.43)] [SINK PIN] 
  (2) out_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.40, 3.43)] [SINK PIN] 
  (2) out_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.46, 1.17)] [SINK PIN] 
  (2) out_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.58, 4.97)] [SINK PIN] 
  (2) out_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 1.17)] [SINK PIN] 
  (2) out_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.90, 3.43)] [SINK PIN] 
  (2) out_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 1.90)] [SINK PIN] 
  (2) out_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.03, 3.43)] [SINK PIN] 
  (2) out_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.35, 1.90)] [SINK PIN] 
  (2) out_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.59, 1.90)] [SINK PIN] 
  (2) out_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.27, 1.90)] [SINK PIN] 
  (2) out_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.89, 2.71)] [SINK PIN] 
  (2) out_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 5.78)] [SINK PIN] 
  (2) out_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.92, 2.71)] [SINK PIN] 
  (2) out_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.34, 2.71)] [SINK PIN] 
  (2) out_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.26, 1.17)] [SINK PIN] 
  (2) out_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.63, 2.71)] [SINK PIN] 
  (2) out_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.70, 2.71)] [SINK PIN] 
  (2) out_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.24, 1.90)] [SINK PIN] 
  (2) out_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 1.17)] [SINK PIN] 
  (2) out_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 3.43)] [SINK PIN] 
  (2) out_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.97)] [SINK PIN] 
  (2) out_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.24)] [SINK PIN] 
  (2) out_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.97)] [SINK PIN] 
  (2) out_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.03, 1.90)] [SINK PIN] 
 (1) clk_gate_out_reg_2/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.26, 13.06)] [Net: clk_gate_out_reg_2/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.95, 1.90)] [SINK PIN] 
  (2) out_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 20.33)] [SINK PIN] 
  (2) out_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 16.53)] [SINK PIN] 
  (2) out_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 18.79)] [SINK PIN] 
  (2) out_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 21.14)] [SINK PIN] 
  (2) out_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 17.26)] [SINK PIN] 
  (2) out_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 18.07)] [SINK PIN] 
  (2) out_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 12.65)] [SINK PIN] 
  (2) out_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 23.40)] [SINK PIN] 
  (2) out_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 1.17)] [SINK PIN] 
  (2) out_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 2.71)] [SINK PIN] 
  (2) out_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 13.46)] [SINK PIN] 
  (2) out_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.75, 1.90)] [SINK PIN] 
  (2) out_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 22.68)] [SINK PIN] 
  (2) out_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.43, 11.92)] [SINK PIN] 
  (2) out_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.19, 1.90)] [SINK PIN] 
  (2) out_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 21.14)] [SINK PIN] 
  (2) out_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 2.71)] [SINK PIN] 
  (2) out_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.11, 1.17)] [SINK PIN] 
  (2) out_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.89, 2.71)] [SINK PIN] 
  (2) out_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 21.87)] [SINK PIN] 
  (2) out_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 11.11)] [SINK PIN] 
  (2) out_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 15.72)] [SINK PIN] 
  (2) out_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 12.65)] [SINK PIN] 
  (2) out_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.11, 1.90)] [SINK PIN] 
  (2) out_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.22, 3.43)] [SINK PIN] 
  (2) out_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 19.60)] [SINK PIN] 
  (2) out_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 1.90)] [SINK PIN] 
  (2) out_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 10.39)] [SINK PIN] 
  (2) out_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 9.58)] [SINK PIN] 
  (2) out_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 13.46)] [SINK PIN] 
  (2) out_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 11.92)] [SINK PIN] 
 (1) clk_gate_out_reg_3/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.26, 6.91)] [Net: clk_gate_out_reg_3/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_147_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.05, 2.71)] [SINK PIN] 
  (2) out_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.81, 1.17)] [SINK PIN] 
  (2) out_reg_135_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.72, 1.90)] [SINK PIN] 
  (2) out_reg_134_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.66, 1.90)] [SINK PIN] 
  (2) out_reg_133_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 2.71)] [SINK PIN] 
  (2) out_reg_132_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 4.97)] [SINK PIN] 
  (2) out_reg_131_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 3.43)] [SINK PIN] 
  (2) out_reg_130_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 1.90)] [SINK PIN] 
  (2) out_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.32, 1.17)] [SINK PIN] 
  (2) out_reg_156_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 3.43)] [SINK PIN] 
  (2) out_reg_141_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.32, 1.90)] [SINK PIN] 
  (2) out_reg_146_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.18, 2.71)] [SINK PIN] 
  (2) out_reg_145_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.22, 1.17)] [SINK PIN] 
  (2) out_reg_140_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 6.51)] [SINK PIN] 
  (2) out_reg_139_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 5.78)] [SINK PIN] 
  (2) out_reg_144_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 4.24)] [SINK PIN] 
  (2) out_reg_143_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.88, 2.71)] [SINK PIN] 
  (2) out_reg_142_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.69, 3.43)] [SINK PIN] 
  (2) out_reg_159_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 2.71)] [SINK PIN] 
  (2) out_reg_158_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 8.04)] [SINK PIN] 
  (2) out_reg_154_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 1.90)] [SINK PIN] 
  (2) out_reg_149_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 1.17)] [SINK PIN] 
  (2) out_reg_148_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.24)] [SINK PIN] 
  (2) out_reg_153_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 9.58)] [SINK PIN] 
  (2) out_reg_152_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 10.39)] [SINK PIN] 
  (2) out_reg_151_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 11.11)] [SINK PIN] 
  (2) out_reg_150_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.43, 8.85)] [SINK PIN] 
  (2) out_reg_157_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 11.92)] [SINK PIN] 
  (2) out_reg_155_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 8.85)] [SINK PIN] 
  (2) out_reg_138_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 7.32)] [SINK PIN] 
  (2) out_reg_137_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 6.51)] [SINK PIN] 
  (2) out_reg_136_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 8.85)] [SINK PIN] 
 (1) clk_gate_out_reg_5/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.28, 14.59)] [Net: clk_gate_out_reg_5/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_203_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 23.40)] [SINK PIN] 
  (2) out_reg_192_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 24.94)] [SINK PIN] 
  (2) out_reg_196_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 22.68)] [SINK PIN] 
  (2) out_reg_195_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.56, 18.07)] [SINK PIN] 
  (2) out_reg_194_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 18.79)] [SINK PIN] 
  (2) out_reg_193_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 24.21)] [SINK PIN] 
  (2) out_reg_197_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.34, 21.87)] [SINK PIN] 
  (2) out_reg_211_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.34, 4.24)] [SINK PIN] 
  (2) out_reg_220_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.06, 4.97)] [SINK PIN] 
  (2) out_reg_213_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.53, 3.43)] [SINK PIN] 
  (2) out_reg_212_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 2.71)] [SINK PIN] 
  (2) out_reg_202_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.84, 20.33)] [SINK PIN] 
  (2) out_reg_201_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 21.14)] [SINK PIN] 
  (2) out_reg_200_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 23.40)] [SINK PIN] 
  (2) out_reg_206_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.46, 2.71)] [SINK PIN] 
  (2) out_reg_204_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 19.60)] [SINK PIN] 
  (2) out_reg_205_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.61, 3.43)] [SINK PIN] 
  (2) out_reg_210_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.64, 4.24)] [SINK PIN] 
  (2) out_reg_209_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.91, 4.24)] [SINK PIN] 
  (2) out_reg_208_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 24.21)] [SINK PIN] 
  (2) out_reg_207_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.18, 3.43)] [SINK PIN] 
  (2) out_reg_217_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.97, 4.24)] [SINK PIN] 
  (2) out_reg_216_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 3.43)] [SINK PIN] 
  (2) out_reg_218_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 3.43)] [SINK PIN] 
  (2) out_reg_223_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.10, 3.43)] [SINK PIN] 
  (2) out_reg_222_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 3.43)] [SINK PIN] 
  (2) out_reg_219_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.77, 4.24)] [SINK PIN] 
  (2) out_reg_221_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 3.43)] [SINK PIN] 
  (2) out_reg_199_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.56, 19.60)] [SINK PIN] 
  (2) out_reg_198_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.65, 24.21)] [SINK PIN] 
  (2) out_reg_215_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.77, 3.43)] [SINK PIN] 
  (2) out_reg_214_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.14, 4.97)] [SINK PIN] 
 (1) clk_gate_out_reg_6/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.26, 5.38)] [Net: clk_gate_out_reg_6/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_235_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 4.24)] [SINK PIN] 
  (2) out_reg_224_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.64, 1.90)] [SINK PIN] 
  (2) out_reg_229_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.10, 1.17)] [SINK PIN] 
  (2) out_reg_228_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.74, 1.90)] [SINK PIN] 
  (2) out_reg_227_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.32, 2.71)] [SINK PIN] 
  (2) out_reg_226_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 1.17)] [SINK PIN] 
  (2) out_reg_225_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.06, 1.17)] [SINK PIN] 
  (2) out_reg_231_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.98, 1.17)] [SINK PIN] 
  (2) out_reg_230_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.14, 1.17)] [SINK PIN] 
  (2) out_reg_242_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.97, 1.17)] [SINK PIN] 
  (2) out_reg_241_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.24, 2.71)] [SINK PIN] 
  (2) out_reg_240_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.56, 1.90)] [SINK PIN] 
  (2) out_reg_239_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.30, 1.17)] [SINK PIN] 
  (2) out_reg_238_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.89, 1.17)] [SINK PIN] 
  (2) out_reg_255_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 2.71)] [SINK PIN] 
  (2) out_reg_254_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.27, 1.17)] [SINK PIN] 
  (2) out_reg_253_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.67, 1.90)] [SINK PIN] 
  (2) out_reg_252_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.35, 4.97)] [SINK PIN] 
  (2) out_reg_249_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.03, 1.17)] [SINK PIN] 
  (2) out_reg_247_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (1.98, 7.32)] [SINK PIN] 
  (2) out_reg_246_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.14, 4.24)] [SINK PIN] 
  (2) out_reg_250_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.51, 1.90)] [SINK PIN] 
  (2) out_reg_234_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.24, 1.17)] [SINK PIN] 
  (2) out_reg_233_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.16, 2.71)] [SINK PIN] 
  (2) out_reg_232_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 5.78)] [SINK PIN] 
  (2) out_reg_244_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.68, 5.78)] [SINK PIN] 
  (2) out_reg_245_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.19, 1.17)] [SINK PIN] 
  (2) out_reg_248_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 5.78)] [SINK PIN] 
  (2) out_reg_251_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.43, 1.90)] [SINK PIN] 
  (2) out_reg_243_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.34, 1.17)] [SINK PIN] 
  (2) out_reg_237_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.38, 1.17)] [SINK PIN] 
  (2) out_reg_236_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.64, 1.90)] [SINK PIN] 
 (1) clk_gate_out_reg_9/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.26, 14.59)] [Net: clk_gate_out_reg_9/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_344_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 19.60)] [SINK PIN] 
  (2) out_reg_325_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 13.46)] [SINK PIN] 
  (2) out_reg_324_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 16.53)] [SINK PIN] 
  (2) out_reg_323_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 14.19)] [SINK PIN] 
  (2) out_reg_322_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.37, 16.53)] [SINK PIN] 
  (2) out_reg_321_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 17.26)] [SINK PIN] 
  (2) out_reg_320_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 15.72)] [SINK PIN] 
  (2) out_reg_327_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 9.58)] [SINK PIN] 
  (2) out_reg_326_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 11.92)] [SINK PIN] 
  (2) out_reg_339_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 20.33)] [SINK PIN] 
  (2) out_reg_347_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 15.72)] [SINK PIN] 
  (2) out_reg_343_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (3.07, 18.79)] [SINK PIN] 
  (2) out_reg_342_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 17.26)] [SINK PIN] 
  (2) out_reg_332_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 12.65)] [SINK PIN] 
  (2) out_reg_331_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 14.19)] [SINK PIN] 
  (2) out_reg_338_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.97, 15.72)] [SINK PIN] 
  (2) out_reg_337_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 18.07)] [SINK PIN] 
  (2) out_reg_336_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.29, 10.39)] [SINK PIN] 
  (2) out_reg_335_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.94, 4.24)] [SINK PIN] 
  (2) out_reg_345_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 16.53)] [SINK PIN] 
  (2) out_reg_346_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 13.46)] [SINK PIN] 
  (2) out_reg_351_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 14.19)] [SINK PIN] 
  (2) out_reg_350_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 18.07)] [SINK PIN] 
  (2) out_reg_349_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 19.60)] [SINK PIN] 
  (2) out_reg_348_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 15.00)] [SINK PIN] 
  (2) out_reg_330_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 15.00)] [SINK PIN] 
  (2) out_reg_329_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 11.11)] [SINK PIN] 
  (2) out_reg_328_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 8.85)] [SINK PIN] 
  (2) out_reg_333_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.75, 4.24)] [SINK PIN] 
  (2) out_reg_334_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.56, 4.97)] [SINK PIN] 
  (2) out_reg_340_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.69, 12.65)] [SINK PIN] 
  (2) out_reg_341_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 15.00)] [SINK PIN] 

Printing structure of clk (mode mode_norm.fast.RCmin_bc) at root pin clk:
(0) clk [in Port] [Location (43.90, 49.14)] [Net: clk] [Fanout: 7] 
 (1) ctobgt_inst_17246:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (43.78, 34.56)] [Net: ctobgt_0] [Fanout: 1] 
  (2) ctobgt_inst_17247:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (46.53, 39.17)] [Net: ctobgt_1] [Fanout: 1] 
   (3) cto_buf_16873:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (43.71, 33.02)] [Net: cts0] [Fanout: 4] 
    (4) cto_buf_16988:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (25.15, 31.49)] [Net: cts1] [Fanout: 4] 
     (5) cto_buf_17014:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (40.90, 29.95)] [Net: cts13] [Fanout: 1] 
      (6) cto_buf_16990:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (36.03, 46.85)] [Net: cts3] [Fanout: 1] 
       (7) cto_buf_16989:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (46.02, 29.95)] [Net: cts2] [Fanout: 12] 
        (8) valid_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 47.25)] [BALANCE PIN] [Offset values] 
        (8) valid_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.21, 45.70)] [BALANCE PIN] [Offset values] 
        (8) valid_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 40.31)] [BALANCE PIN] [Offset values] 
        (8) valid_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.48, 47.24)] [BALANCE PIN] [Offset values] 
        (8) valid_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 43.38)] [BALANCE PIN] [Offset values] 
        (8) valid_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 41.85)] [BALANCE PIN] [Offset values] 
        (8) valid_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 47.99)] [BALANCE PIN] [Offset values] 
        (8) valid_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 44.92)] [BALANCE PIN] [Offset values] 
        (8) valid_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 41.10)] [BALANCE PIN] [Offset values] 
        (8) valid_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 46.46)] [BALANCE PIN] [Offset values] 
        (8) valid_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.48, 47.99)] [BALANCE PIN] [Offset values] 
        (8) valid_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.48, 41.10)] [BALANCE PIN] [Offset values] 
     (5) clk_gate_out_reg_1/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.17, 46.85)] [Net: clk_gate_out_reg_1/ENCLK] [ICG] [Fanout: 32] 
      (6) out_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.34, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.18, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.35, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.27, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.59, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.34, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.42, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.98, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.18, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.11, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.26, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.43, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.47, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.21, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.55, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.13, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.16, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.59, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.75, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.50, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.05, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.08, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.37, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.45, 47.98)] [BALANCE PIN] [Offset values] 
      (6) out_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 47.25)] [BALANCE PIN] [Offset values] 
     (5) clk_gate_out_reg_4/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.77, 45.31)] [Net: clk_gate_out_reg_4/ENCLK] [ICG] [Fanout: 32] 
      (6) out_reg_187_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.60, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_165_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.18, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_164_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.61, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_163_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.19, 43.37)] [BALANCE PIN] [Offset values] 
      (6) out_reg_162_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.70, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_161_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.22, 43.37)] [BALANCE PIN] [Offset values] 
      (6) out_reg_160_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.21, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_167_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.77, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_166_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.56, 41.11)] [BALANCE PIN] [Offset values] 
      (6) out_reg_172_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.45, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_171_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.30, 43.37)] [BALANCE PIN] [Offset values] 
      (6) out_reg_170_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.24, 41.83)] [BALANCE PIN] [Offset values] 
      (6) out_reg_169_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.56, 42.64)] [BALANCE PIN] [Offset values] 
      (6) out_reg_168_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.62, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_173_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.32, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_179_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.67, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_181_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.19, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_180_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_183_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.59, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_182_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.57, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_178_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.34, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_177_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.35, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_176_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.46, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_175_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.24, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_184_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_185_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.57, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_174_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.26, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_186_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.75, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_191_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_190_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.45, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_189_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_188_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 46.44)] [BALANCE PIN] [Offset values] 
     (5) clk_gate_out_reg_8/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.62, 40.70)] [Net: clk_gate_out_reg_8/p_abuf0] [ICG] [Fanout: 28] 
      (6) out_reg_308_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 42.64)] [BALANCE PIN] [Offset values] 
      (6) clk_gate_out_reg_8/cts_buf_35016749:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (25.86, 45.31)] [Net: clk_gate_out_reg_8/ENCLK] [Fanout: 5] 
       (7) out_reg_306_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.69, 46.44)] [BALANCE PIN] [Offset values] 
       (7) out_reg_303_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.75, 46.44)] [BALANCE PIN] [Offset values] 
       (7) out_reg_301_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.61, 45.72)] [BALANCE PIN] [Offset values] 
       (7) out_reg_305_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.57, 44.18)] [BALANCE PIN] [Offset values] 
       (7) out_reg_302_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.10, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_293_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 37.23)] [BALANCE PIN] [Offset values] 
      (6) out_reg_292_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.22, 43.37)] [BALANCE PIN] [Offset values] 
      (6) out_reg_291_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 35.69)] [BALANCE PIN] [Offset values] 
      (6) out_reg_290_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 36.50)] [BALANCE PIN] [Offset values] 
      (6) out_reg_289_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.54, 38.76)] [BALANCE PIN] [Offset values] 
      (6) out_reg_288_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.16, 41.83)] [BALANCE PIN] [Offset values] 
      (6) out_reg_295_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 33.43)] [BALANCE PIN] [Offset values] 
      (6) out_reg_294_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.54, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_298_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.42, 34.96)] [BALANCE PIN] [Offset values] 
      (6) out_reg_297_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.35, 34.15)] [BALANCE PIN] [Offset values] 
      (6) out_reg_296_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 39.57)] [BALANCE PIN] [Offset values] 
      (6) out_reg_300_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 42.64)] [BALANCE PIN] [Offset values] 
      (6) out_reg_299_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 38.04)] [BALANCE PIN] [Offset values] 
      (6) out_reg_319_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 37.23)] [BALANCE PIN] [Offset values] 
      (6) out_reg_318_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 34.96)] [BALANCE PIN] [Offset values] 
      (6) out_reg_317_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 43.37)] [BALANCE PIN] [Offset values] 
      (6) out_reg_316_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.45, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_315_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 39.57)] [BALANCE PIN] [Offset values] 
      (6) out_reg_307_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 37.23)] [BALANCE PIN] [Offset values] 
      (6) out_reg_312_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_304_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.10, 40.30)] [BALANCE PIN] [Offset values] 
      (6) out_reg_314_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 41.11)] [BALANCE PIN] [Offset values] 
      (6) out_reg_313_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 41.83)] [BALANCE PIN] [Offset values] 
      (6) out_reg_311_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 38.76)] [BALANCE PIN] [Offset values] 
      (6) out_reg_310_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 38.04)] [BALANCE PIN] [Offset values] 
      (6) out_reg_309_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 38.76)] [BALANCE PIN] [Offset values] 
    (4) clk_gate_out_reg/cto_buf_17004:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (47.94, 34.56)] [Net: clk_gate_out_reg/cts0] [Fanout: 1] 
     (5) clk_gate_out_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.30, 45.31)] [Net: clk_gate_out_reg/ENCLK] [ICG] [Fanout: 2] 
      (6) cto_buf_17007:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (32.38, 36.10)] [Net: cts6] [Fanout: 13] 
       (7) cto_buf_17009:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (47.94, 28.42)] [Net: cts8] [Fanout: 6] 
        (8) out_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.53, 45.72)] [BALANCE PIN] [Offset values] 
        (8) out_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 44.91)] [BALANCE PIN] [Offset values] 
        (8) out_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.37, 45.72)] [BALANCE PIN] [Offset values] 
        (8) out_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.07, 44.91)] [BALANCE PIN] [Offset values] 
        (8) out_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.87, 43.37)] [BALANCE PIN] [Offset values] 
        (8) out_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.51, 46.44)] [BALANCE PIN] [Offset values] 
       (7) out_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (5.50, 44.18)] [BALANCE PIN] [Offset values] 
       (7) out_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 47.25)] [BALANCE PIN] [Offset values] 
       (7) out_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 46.44)] [BALANCE PIN] [Offset values] 
       (7) out_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 47.98)] [BALANCE PIN] [Offset values] 
       (7) out_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 47.25)] [BALANCE PIN] [Offset values] 
       (7) out_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 45.72)] [BALANCE PIN] [Offset values] 
       (7) out_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.35, 44.91)] [BALANCE PIN] [Offset values] 
       (7) out_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 47.98)] [BALANCE PIN] [Offset values] 
       (7) out_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.38, 43.37)] [BALANCE PIN] [Offset values] 
       (7) out_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.43, 44.91)] [BALANCE PIN] [Offset values] 
       (7) out_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 46.44)] [BALANCE PIN] [Offset values] 
       (7) out_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 45.72)] [BALANCE PIN] [Offset values] 
      (6) cto_buf_17006:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (35.65, 43.78)] [Net: cts5] [Fanout: 1] 
       (7) cto_buf_17015:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (35.33, 43.78)] [Net: cts14] [Fanout: 14] 
        (8) out_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.68, 44.91)] [BALANCE PIN] [Offset values] 
        (8) out_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.00, 44.91)] [BALANCE PIN] [Offset values] 
        (8) out_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.69, 45.72)] [BALANCE PIN] [Offset values] 
        (8) out_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.67, 46.44)] [BALANCE PIN] [Offset values] 
        (8) out_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.59, 46.44)] [BALANCE PIN] [Offset values] 
        (8) out_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.43, 46.44)] [BALANCE PIN] [Offset values] 
        (8) out_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.26, 47.25)] [BALANCE PIN] [Offset values] 
        (8) out_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 46.44)] [BALANCE PIN] [Offset values] 
        (8) out_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.45, 47.98)] [BALANCE PIN] [Offset values] 
        (8) out_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.17, 43.37)] [BALANCE PIN] [Offset values] 
        (8) out_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.51, 46.44)] [BALANCE PIN] [Offset values] 
        (8) out_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.67, 46.44)] [BALANCE PIN] [Offset values] 
        (8) out_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.67, 44.91)] [BALANCE PIN] [Offset values] 
        (8) out_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.67, 47.98)] [BALANCE PIN] [Offset values] 
    (4) clk_gate_out_reg_7/cto_buf_17005:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (44.10, 46.85)] [Net: clk_gate_out_reg_7/cts0] [Fanout: 1] 
     (5) clk_gate_out_reg_7/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.55, 39.17)] [Net: clk_gate_out_reg_7/p_abuf0] [ICG] [Fanout: 1] 
      (6) cto_buf_17011:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (33.34, 43.78)] [Net: cts10] [Fanout: 13] 
       (7) cto_buf_17016:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (34.94, 43.78)] [Net: cts15] [Fanout: 3] 
        (8) cto_buf_17017:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (28.48, 34.56)] [Net: cts16] [Fanout: 2] 
         (9) out_reg_286_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 43.37)] [BALANCE PIN] [Offset values] 
         (9) out_reg_278_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 43.37)] [BALANCE PIN] [Offset values] 
        (8) clk_gate_out_reg_7/cts_buf_34516744:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (26.56, 45.31)] [Net: clk_gate_out_reg_7/ENCLK] [Fanout: 5] 
         (9) out_reg_260_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 42.64)] [BALANCE PIN] [Offset values] 
         (9) out_reg_273_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.53, 45.72)] [BALANCE PIN] [Offset values] 
         (9) out_reg_271_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.19, 46.44)] [BALANCE PIN] [Offset values] 
         (9) out_reg_269_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.10, 47.25)] [BALANCE PIN] [Offset values] 
         (9) out_reg_270_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.39, 47.25)] [BALANCE PIN] [Offset values] 
        (8) cto_buf_17013:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (46.02, 46.85)] [Net: cts12] [Fanout: 4] 
         (9) out_reg_262_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 30.36)] [BALANCE PIN] [Offset values] 
         (9) out_reg_258_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 32.62)] [BALANCE PIN] [Offset values] 
         (9) out_reg_257_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 31.89)] [BALANCE PIN] [Offset values] 
         (9) out_reg_265_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 31.08)] [BALANCE PIN] [Offset values] 
       (7) out_reg_281_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.70, 33.43)] [BALANCE PIN] [Offset values] 
       (7) out_reg_279_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 41.83)] [BALANCE PIN] [Offset values] 
       (7) out_reg_280_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 34.15)] [BALANCE PIN] [Offset values] 
       (7) out_reg_282_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 36.50)] [BALANCE PIN] [Offset values] 
       (7) out_reg_287_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.83, 32.62)] [BALANCE PIN] [Offset values] 
       (7) out_reg_285_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 31.89)] [BALANCE PIN] [Offset values] 
       (7) out_reg_284_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 38.04)] [BALANCE PIN] [Offset values] 
       (7) out_reg_283_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.70, 31.08)] [BALANCE PIN] [Offset values] 
       (7) out_reg_276_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 41.11)] [BALANCE PIN] [Offset values] 
       (7) out_reg_277_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 40.30)] [BALANCE PIN] [Offset values] 
       (7) out_reg_275_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 42.64)] [BALANCE PIN] [Offset values] 
       (7) cto_buf_17012:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (41.41, 28.42)] [Net: cts11] [Fanout: 10] 
        (8) out_reg_272_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 36.50)] [BALANCE PIN] [Offset values] 
        (8) out_reg_261_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 37.23)] [BALANCE PIN] [Offset values] 
        (8) out_reg_259_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.34, 34.96)] [BALANCE PIN] [Offset values] 
        (8) out_reg_256_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 38.04)] [BALANCE PIN] [Offset values] 
        (8) out_reg_268_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 32.62)] [BALANCE PIN] [Offset values] 
        (8) out_reg_267_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 33.43)] [BALANCE PIN] [Offset values] 
        (8) out_reg_266_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 31.89)] [BALANCE PIN] [Offset values] 
        (8) out_reg_264_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 35.69)] [BALANCE PIN] [Offset values] 
        (8) out_reg_263_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 31.08)] [BALANCE PIN] [Offset values] 
        (8) out_reg_274_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.06, 44.18)] [BALANCE PIN] [Offset values] 
    (4) clk_gate_out_reg_10/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.42, 36.10)] [Net: clk_gate_out_reg_10/ENCLK] [ICG] [Fanout: 28] 
     (5) cto_buf_17003:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (31.62, 45.31)] [Net: cts4] [Fanout: 5] 
      (6) out_reg_365_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.69, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_370_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.94, 43.37)] [BALANCE PIN] [Offset values] 
      (6) out_reg_369_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.52, 43.37)] [BALANCE PIN] [Offset values] 
      (6) out_reg_367_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.52, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_366_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.05, 44.91)] [BALANCE PIN] [Offset values] 
     (5) out_reg_383_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 26.47)] [BALANCE PIN] [Offset values] 
     (5) out_reg_382_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 26.47)] [BALANCE PIN] [Offset values] 
     (5) out_reg_380_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 29.55)] [BALANCE PIN] [Offset values] 
     (5) out_reg_378_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.77, 25.75)] [BALANCE PIN] [Offset values] 
     (5) out_reg_381_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 30.36)] [BALANCE PIN] [Offset values] 
     (5) out_reg_379_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.38, 24.94)] [BALANCE PIN] [Offset values] 
     (5) out_reg_374_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.38, 28.82)] [BALANCE PIN] [Offset values] 
     (5) out_reg_375_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.70, 24.21)] [BALANCE PIN] [Offset values] 
     (5) out_reg_373_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.51, 27.28)] [BALANCE PIN] [Offset values] 
     (5) out_reg_372_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.69, 25.75)] [BALANCE PIN] [Offset values] 
     (5) out_reg_371_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 30.36)] [BALANCE PIN] [Offset values] 
     (5) out_reg_376_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 29.55)] [BALANCE PIN] [Offset values] 
     (5) out_reg_368_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.14, 28.01)] [BALANCE PIN] [Offset values] 
     (5) out_reg_352_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 29.55)] [BALANCE PIN] [Offset values] 
     (5) out_reg_357_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.29, 28.82)] [BALANCE PIN] [Offset values] 
     (5) out_reg_356_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.94, 26.47)] [BALANCE PIN] [Offset values] 
     (5) out_reg_355_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.70, 28.01)] [BALANCE PIN] [Offset values] 
     (5) out_reg_354_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.10, 27.28)] [BALANCE PIN] [Offset values] 
     (5) out_reg_353_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 26.47)] [BALANCE PIN] [Offset values] 
     (5) out_reg_359_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.56, 29.55)] [BALANCE PIN] [Offset values] 
     (5) out_reg_358_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 29.55)] [BALANCE PIN] [Offset values] 
     (5) out_reg_377_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (1.02, 28.01)] [BALANCE PIN] [Offset values] 
     (5) out_reg_364_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 25.75)] [BALANCE PIN] [Offset values] 
     (5) out_reg_363_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 28.82)] [BALANCE PIN] [Offset values] 
     (5) out_reg_362_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 25.75)] [BALANCE PIN] [Offset values] 
     (5) out_reg_361_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.02, 27.28)] [BALANCE PIN] [Offset values] 
     (5) out_reg_360_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 24.94)] [BALANCE PIN] [Offset values] 
 (1) clk_gate_out_reg_0/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.30, 3.84)] [Net: clk_gate_out_reg_0/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 6.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.57, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.82, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.27, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.19, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.06, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.63, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.40, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.46, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.58, 4.97)] [BALANCE PIN] [Offset values] 
  (2) out_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.90, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.03, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.35, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.59, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.27, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.89, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 5.78)] [BALANCE PIN] [Offset values] 
  (2) out_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.92, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.34, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.26, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.63, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.70, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.24, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.97)] [BALANCE PIN] [Offset values] 
  (2) out_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.24)] [BALANCE PIN] [Offset values] 
  (2) out_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.97)] [BALANCE PIN] [Offset values] 
  (2) out_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.03, 1.90)] [BALANCE PIN] [Offset values] 
 (1) clk_gate_out_reg_2/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.26, 13.06)] [Net: clk_gate_out_reg_2/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.95, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 20.33)] [BALANCE PIN] [Offset values] 
  (2) out_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 16.53)] [BALANCE PIN] [Offset values] 
  (2) out_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 18.79)] [BALANCE PIN] [Offset values] 
  (2) out_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 21.14)] [BALANCE PIN] [Offset values] 
  (2) out_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 17.26)] [BALANCE PIN] [Offset values] 
  (2) out_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 18.07)] [BALANCE PIN] [Offset values] 
  (2) out_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 12.65)] [BALANCE PIN] [Offset values] 
  (2) out_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 23.40)] [BALANCE PIN] [Offset values] 
  (2) out_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 13.46)] [BALANCE PIN] [Offset values] 
  (2) out_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.75, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 22.68)] [BALANCE PIN] [Offset values] 
  (2) out_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.43, 11.92)] [BALANCE PIN] [Offset values] 
  (2) out_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.19, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 21.14)] [BALANCE PIN] [Offset values] 
  (2) out_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.11, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.89, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 21.87)] [BALANCE PIN] [Offset values] 
  (2) out_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 11.11)] [BALANCE PIN] [Offset values] 
  (2) out_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 15.72)] [BALANCE PIN] [Offset values] 
  (2) out_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 12.65)] [BALANCE PIN] [Offset values] 
  (2) out_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.11, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.22, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 19.60)] [BALANCE PIN] [Offset values] 
  (2) out_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 10.39)] [BALANCE PIN] [Offset values] 
  (2) out_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 9.58)] [BALANCE PIN] [Offset values] 
  (2) out_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 13.46)] [BALANCE PIN] [Offset values] 
  (2) out_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 11.92)] [BALANCE PIN] [Offset values] 
 (1) clk_gate_out_reg_3/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.26, 6.91)] [Net: clk_gate_out_reg_3/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_147_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.05, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.81, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_135_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.72, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_134_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.66, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_133_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_132_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 4.97)] [BALANCE PIN] [Offset values] 
  (2) out_reg_131_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_130_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.32, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_156_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_141_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.32, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_146_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.18, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_145_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.22, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_140_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 6.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_139_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 5.78)] [BALANCE PIN] [Offset values] 
  (2) out_reg_144_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 4.24)] [BALANCE PIN] [Offset values] 
  (2) out_reg_143_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.88, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_142_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.69, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_159_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_158_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 8.04)] [BALANCE PIN] [Offset values] 
  (2) out_reg_154_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_149_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_148_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.24)] [BALANCE PIN] [Offset values] 
  (2) out_reg_153_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 9.58)] [BALANCE PIN] [Offset values] 
  (2) out_reg_152_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 10.39)] [BALANCE PIN] [Offset values] 
  (2) out_reg_151_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 11.11)] [BALANCE PIN] [Offset values] 
  (2) out_reg_150_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.43, 8.85)] [BALANCE PIN] [Offset values] 
  (2) out_reg_157_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 11.92)] [BALANCE PIN] [Offset values] 
  (2) out_reg_155_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 8.85)] [BALANCE PIN] [Offset values] 
  (2) out_reg_138_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 7.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_137_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 6.51)] [BALANCE PIN] [Offset values] 
  (2) out_reg_136_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 8.85)] [BALANCE PIN] [Offset values] 
 (1) clk_gate_out_reg_5/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.28, 14.59)] [Net: clk_gate_out_reg_5/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_203_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 23.40)] [BALANCE PIN] [Offset values] 
  (2) out_reg_192_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 24.94)] [BALANCE PIN] [Offset values] 
  (2) out_reg_196_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 22.68)] [BALANCE PIN] [Offset values] 
  (2) out_reg_195_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.56, 18.07)] [BALANCE PIN] [Offset values] 
  (2) out_reg_194_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 18.79)] [BALANCE PIN] [Offset values] 
  (2) out_reg_193_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 24.21)] [BALANCE PIN] [Offset values] 
  (2) out_reg_197_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.34, 21.87)] [BALANCE PIN] [Offset values] 
  (2) out_reg_211_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.34, 4.24)] [BALANCE PIN] [Offset values] 
  (2) out_reg_220_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.06, 4.97)] [BALANCE PIN] [Offset values] 
  (2) out_reg_213_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.53, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_212_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_202_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.84, 20.33)] [BALANCE PIN] [Offset values] 
  (2) out_reg_201_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 21.14)] [BALANCE PIN] [Offset values] 
  (2) out_reg_200_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 23.40)] [BALANCE PIN] [Offset values] 
  (2) out_reg_206_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.46, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_204_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 19.60)] [BALANCE PIN] [Offset values] 
  (2) out_reg_205_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.61, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_210_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.64, 4.24)] [BALANCE PIN] [Offset values] 
  (2) out_reg_209_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.91, 4.24)] [BALANCE PIN] [Offset values] 
  (2) out_reg_208_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 24.21)] [BALANCE PIN] [Offset values] 
  (2) out_reg_207_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.18, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_217_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.97, 4.24)] [BALANCE PIN] [Offset values] 
  (2) out_reg_216_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_218_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_223_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.10, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_222_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_219_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.77, 4.24)] [BALANCE PIN] [Offset values] 
  (2) out_reg_221_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_199_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.56, 19.60)] [BALANCE PIN] [Offset values] 
  (2) out_reg_198_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.65, 24.21)] [BALANCE PIN] [Offset values] 
  (2) out_reg_215_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.77, 3.43)] [BALANCE PIN] [Offset values] 
  (2) out_reg_214_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.14, 4.97)] [BALANCE PIN] [Offset values] 
 (1) clk_gate_out_reg_6/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.26, 5.38)] [Net: clk_gate_out_reg_6/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_235_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 4.24)] [BALANCE PIN] [Offset values] 
  (2) out_reg_224_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.64, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_229_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.10, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_228_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.74, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_227_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.32, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_226_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_225_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.06, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_231_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.98, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_230_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.14, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_242_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.97, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_241_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.24, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_240_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.56, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_239_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.30, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_238_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.89, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_255_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_254_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.27, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_253_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.67, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_252_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.35, 4.97)] [BALANCE PIN] [Offset values] 
  (2) out_reg_249_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.03, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_247_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (1.98, 7.32)] [BALANCE PIN] [Offset values] 
  (2) out_reg_246_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.14, 4.24)] [BALANCE PIN] [Offset values] 
  (2) out_reg_250_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.51, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_234_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.24, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_233_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.16, 2.71)] [BALANCE PIN] [Offset values] 
  (2) out_reg_232_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 5.78)] [BALANCE PIN] [Offset values] 
  (2) out_reg_244_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.68, 5.78)] [BALANCE PIN] [Offset values] 
  (2) out_reg_245_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.19, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_248_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 5.78)] [BALANCE PIN] [Offset values] 
  (2) out_reg_251_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.43, 1.90)] [BALANCE PIN] [Offset values] 
  (2) out_reg_243_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.34, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_237_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.38, 1.17)] [BALANCE PIN] [Offset values] 
  (2) out_reg_236_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.64, 1.90)] [BALANCE PIN] [Offset values] 
 (1) clk_gate_out_reg_9/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.26, 14.59)] [Net: clk_gate_out_reg_9/ENCLK] [ICG] [Fanout: 32] 
  (2) out_reg_344_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 19.60)] [BALANCE PIN] [Offset values] 
  (2) out_reg_325_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 13.46)] [BALANCE PIN] [Offset values] 
  (2) out_reg_324_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 16.53)] [BALANCE PIN] [Offset values] 
  (2) out_reg_323_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 14.19)] [BALANCE PIN] [Offset values] 
  (2) out_reg_322_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.37, 16.53)] [BALANCE PIN] [Offset values] 
  (2) out_reg_321_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 17.26)] [BALANCE PIN] [Offset values] 
  (2) out_reg_320_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 15.72)] [BALANCE PIN] [Offset values] 
  (2) out_reg_327_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 9.58)] [BALANCE PIN] [Offset values] 
  (2) out_reg_326_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 11.92)] [BALANCE PIN] [Offset values] 
  (2) out_reg_339_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 20.33)] [BALANCE PIN] [Offset values] 
  (2) out_reg_347_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 15.72)] [BALANCE PIN] [Offset values] 
  (2) out_reg_343_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (3.07, 18.79)] [BALANCE PIN] [Offset values] 
  (2) out_reg_342_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 17.26)] [BALANCE PIN] [Offset values] 
  (2) out_reg_332_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 12.65)] [BALANCE PIN] [Offset values] 
  (2) out_reg_331_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 14.19)] [BALANCE PIN] [Offset values] 
  (2) out_reg_338_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.97, 15.72)] [BALANCE PIN] [Offset values] 
  (2) out_reg_337_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 18.07)] [BALANCE PIN] [Offset values] 
  (2) out_reg_336_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.29, 10.39)] [BALANCE PIN] [Offset values] 
  (2) out_reg_335_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.94, 4.24)] [BALANCE PIN] [Offset values] 
  (2) out_reg_345_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 16.53)] [BALANCE PIN] [Offset values] 
  (2) out_reg_346_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 13.46)] [BALANCE PIN] [Offset values] 
  (2) out_reg_351_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 14.19)] [BALANCE PIN] [Offset values] 
  (2) out_reg_350_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 18.07)] [BALANCE PIN] [Offset values] 
  (2) out_reg_349_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 19.60)] [BALANCE PIN] [Offset values] 
  (2) out_reg_348_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 15.00)] [BALANCE PIN] [Offset values] 
  (2) out_reg_330_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.40, 15.00)] [BALANCE PIN] [Offset values] 
  (2) out_reg_329_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 11.11)] [BALANCE PIN] [Offset values] 
  (2) out_reg_328_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.48, 8.85)] [BALANCE PIN] [Offset values] 
  (2) out_reg_333_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.75, 4.24)] [BALANCE PIN] [Offset values] 
  (2) out_reg_334_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.56, 4.97)] [BALANCE PIN] [Offset values] 
  (2) out_reg_340_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.69, 12.65)] [BALANCE PIN] [Offset values] 
  (2) out_reg_341_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 15.00)] [BALANCE PIN] [Offset values] 
1
