Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Oct 14 01:07:06 2023
| Host         : Ganesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.600        0.000                      0                  472        0.099        0.000                      0                  472        1.500        0.000                       0                   162  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
clk_pin           {0.000 4.000}        8.000           125.000         
  DCM_TMDS_CLKFX  {0.000 2.000}        4.000           250.000         
  MMCM_pix_clock  {0.000 20.000}       40.000          25.000          
  clkfb_in        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin                                                                                                                                                             2.000        0.000                       0                    58  
  DCM_TMDS_CLKFX        1.473        0.000                      0                   39        0.216        0.000                      0                   39        1.500        0.000                       0                    37  
  MMCM_pix_clock       31.081        0.000                      0                   97        0.156        0.000                      0                   97       19.500        0.000                       0                    64  
  clkfb_in                                                                                                                                                          5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MMCM_pix_clock  clk_pin               2.230        0.000                      0                  336        0.099        0.000                      0                  336  
MMCM_pix_clock  DCM_TMDS_CLKFX        0.600        0.000                      0                   30        0.132        0.000                      0                   30  
clk_pin         MMCM_pix_clock        2.895        0.000                      0                   11        0.612        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)          DCM_TMDS_CLKFX                  
(none)          MMCM_pix_clock                  
(none)          clkfb_in                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         4.000       2.750      SLICE_X42Y95     screen_mem/memory_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         4.000       2.750      SLICE_X42Y95     screen_mem/memory_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         4.000       2.750      SLICE_X42Y95     screen_mem/memory_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         4.000       2.750      SLICE_X42Y95     screen_mem/memory_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         4.000       2.750      SLICE_X42Y95     screen_mem/memory_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         4.000       2.750      SLICE_X42Y95     screen_mem/memory_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         4.000       2.750      SLICE_X42Y95     screen_mem/memory_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         4.000       2.750      SLICE_X42Y95     screen_mem/memory_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         4.000       2.750      SLICE_X42Y95     screen_mem/memory_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         4.000       2.750      SLICE_X42Y95     screen_mem/memory_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         4.000       2.750      SLICE_X42Y95     screen_mem/memory_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         4.000       2.750      SLICE_X42Y95     screen_mem/memory_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         4.000       2.750      SLICE_X42Y95     screen_mem/memory_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         4.000       2.750      SLICE_X42Y95     screen_mem/memory_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         4.000       2.750      SLICE_X42Y95     screen_mem/memory_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         4.000       2.750      SLICE_X42Y95     screen_mem/memory_reg_0_63_12_14/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  DCM_TMDS_CLKFX
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        1.473ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.580ns (28.550%)  route 1.451ns (71.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 8.960 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.741     5.413    dispDriver/clk_TMDS
    SLICE_X37Y96         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.456     5.869 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.700     6.569    dispDriver/TMDS_mod10[2]
    SLICE_X37Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.693 r  dispDriver/_inferred__0/i_/O
                         net (fo=5, routed)           0.751     7.444    dispDriver/_inferred__0/i__n_0
    SLICE_X37Y96         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.565     8.960    dispDriver/clk_TMDS
    SLICE_X37Y96         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
                         clock pessimism              0.453     9.413    
                         clock uncertainty           -0.066     9.347    
    SLICE_X37Y96         FDRE (Setup_fdre_C_R)       -0.429     8.918    dispDriver/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.580ns (28.550%)  route 1.451ns (71.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 8.960 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.741     5.413    dispDriver/clk_TMDS
    SLICE_X37Y96         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.456     5.869 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.700     6.569    dispDriver/TMDS_mod10[2]
    SLICE_X37Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.693 r  dispDriver/_inferred__0/i_/O
                         net (fo=5, routed)           0.751     7.444    dispDriver/_inferred__0/i__n_0
    SLICE_X37Y96         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.565     8.960    dispDriver/clk_TMDS
    SLICE_X37Y96         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
                         clock pessimism              0.453     9.413    
                         clock uncertainty           -0.066     9.347    
    SLICE_X37Y96         FDRE (Setup_fdre_C_R)       -0.429     8.918    dispDriver/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.580ns (28.550%)  route 1.451ns (71.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 8.960 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.741     5.413    dispDriver/clk_TMDS
    SLICE_X37Y96         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.456     5.869 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.700     6.569    dispDriver/TMDS_mod10[2]
    SLICE_X37Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.693 r  dispDriver/_inferred__0/i_/O
                         net (fo=5, routed)           0.751     7.444    dispDriver/_inferred__0/i__n_0
    SLICE_X37Y96         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.565     8.960    dispDriver/clk_TMDS
    SLICE_X37Y96         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
                         clock pessimism              0.453     9.413    
                         clock uncertainty           -0.066     9.347    
    SLICE_X37Y96         FDRE (Setup_fdre_C_R)       -0.429     8.918    dispDriver/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.580ns (28.550%)  route 1.451ns (71.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 8.960 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.741     5.413    dispDriver/clk_TMDS
    SLICE_X37Y96         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.456     5.869 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.700     6.569    dispDriver/TMDS_mod10[2]
    SLICE_X37Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.693 r  dispDriver/_inferred__0/i_/O
                         net (fo=5, routed)           0.751     7.444    dispDriver/_inferred__0/i__n_0
    SLICE_X37Y96         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.565     8.960    dispDriver/clk_TMDS
    SLICE_X37Y96         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism              0.453     9.413    
                         clock uncertainty           -0.066     9.347    
    SLICE_X37Y96         FDRE (Setup_fdre_C_R)       -0.429     8.918    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.799ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.580ns (28.854%)  route 1.430ns (71.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 8.960 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.741     5.413    dispDriver/clk_TMDS
    SLICE_X37Y96         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.456     5.869 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.700     6.569    dispDriver/TMDS_mod10[2]
    SLICE_X37Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.693 r  dispDriver/_inferred__0/i_/O
                         net (fo=5, routed)           0.730     7.423    dispDriver/_inferred__0/i__n_0
    SLICE_X36Y96         FDRE                                         r  dispDriver/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.565     8.960    dispDriver/clk_TMDS
    SLICE_X36Y96         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
                         clock pessimism              0.431     9.391    
                         clock uncertainty           -0.066     9.325    
    SLICE_X36Y96         FDRE (Setup_fdre_C_D)       -0.103     9.222    dispDriver/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 0.580ns (27.711%)  route 1.513ns (72.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 8.962 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.741     5.413    dispDriver/clk_TMDS
    SLICE_X36Y96         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.513     7.382    dispDriver/TMDS_shift_load
    SLICE_X41Y98         LUT3 (Prop_lut3_I1_O)        0.124     7.506 r  dispDriver/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     7.506    dispDriver/TMDS_shift_green[5]_i_1_n_0
    SLICE_X41Y98         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.567     8.962    dispDriver/clk_TMDS
    SLICE_X41Y98         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.391     9.353    
                         clock uncertainty           -0.066     9.287    
    SLICE_X41Y98         FDRE (Setup_fdre_C_D)        0.032     9.319    dispDriver/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          9.319    
                         arrival time                          -7.506    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.580ns (27.738%)  route 1.511ns (72.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 8.962 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.741     5.413    dispDriver/clk_TMDS
    SLICE_X36Y96         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.511     7.380    dispDriver/TMDS_shift_load
    SLICE_X41Y98         LUT3 (Prop_lut3_I1_O)        0.124     7.504 r  dispDriver/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     7.504    dispDriver/TMDS_shift_green[4]_i_1_n_0
    SLICE_X41Y98         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.567     8.962    dispDriver/clk_TMDS
    SLICE_X41Y98         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.391     9.353    
                         clock uncertainty           -0.066     9.287    
    SLICE_X41Y98         FDRE (Setup_fdre_C_D)        0.031     9.318    dispDriver/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          9.318    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.828ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.610ns (28.760%)  route 1.511ns (71.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 8.962 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.741     5.413    dispDriver/clk_TMDS
    SLICE_X36Y96         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.511     7.380    dispDriver/TMDS_shift_load
    SLICE_X41Y98         LUT3 (Prop_lut3_I1_O)        0.154     7.534 r  dispDriver/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     7.534    dispDriver/TMDS_shift_green[6]_i_1_n_0
    SLICE_X41Y98         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.567     8.962    dispDriver/clk_TMDS
    SLICE_X41Y98         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.391     9.353    
                         clock uncertainty           -0.066     9.287    
    SLICE_X41Y98         FDRE (Setup_fdre_C_D)        0.075     9.362    dispDriver/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          9.362    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.830ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.606ns (28.598%)  route 1.513ns (71.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 8.962 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.741     5.413    dispDriver/clk_TMDS
    SLICE_X36Y96         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.513     7.382    dispDriver/TMDS_shift_load
    SLICE_X41Y98         LUT3 (Prop_lut3_I1_O)        0.150     7.532 r  dispDriver/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     7.532    dispDriver/TMDS_shift_green[7]_i_1_n_0
    SLICE_X41Y98         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.567     8.962    dispDriver/clk_TMDS
    SLICE_X41Y98         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.391     9.353    
                         clock uncertainty           -0.066     9.287    
    SLICE_X41Y98         FDRE (Setup_fdre_C_D)        0.075     9.362    dispDriver/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          9.362    
                         arrival time                          -7.532    
  -------------------------------------------------------------------
                         slack                                  1.830    

Slack (MET) :             2.032ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.580ns (30.411%)  route 1.327ns (69.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 8.959 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.741     5.413    dispDriver/clk_TMDS
    SLICE_X36Y96         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.327     7.196    dispDriver/TMDS_shift_load
    SLICE_X39Y92         LUT3 (Prop_lut3_I1_O)        0.124     7.320 r  dispDriver/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     7.320    dispDriver/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X39Y92         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     8.959    dispDriver/clk_TMDS
    SLICE_X39Y92         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.428     9.387    
                         clock uncertainty           -0.066     9.321    
    SLICE_X39Y92         FDRE (Setup_fdre_C_D)        0.031     9.352    dispDriver/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          9.352    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                  2.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.190ns (56.509%)  route 0.146ns (43.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.146     1.792    dispDriver/TMDS_shift_red_reg_n_0_[7]
    SLICE_X41Y96         LUT3 (Prop_lut3_I2_O)        0.049     1.841 r  dispDriver/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.841    dispDriver/TMDS_shift_red[6]_i_1_n_0
    SLICE_X41Y96         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X41Y96         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/C
                         clock pessimism             -0.504     1.517    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.107     1.624    dispDriver/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.187ns (48.597%)  route 0.198ns (51.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X40Y93         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/TMDS_shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.198     1.843    dispDriver/TMDS_shift_blue_reg_n_0_[6]
    SLICE_X39Y92         LUT3 (Prop_lut3_I2_O)        0.046     1.889 r  dispDriver/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.889    dispDriver/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X39Y92         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.857     2.018    dispDriver/clk_TMDS
    SLICE_X39Y92         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/C
                         clock pessimism             -0.481     1.537    
    SLICE_X39Y92         FDRE (Hold_fdre_C_D)         0.107     1.644    dispDriver/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.124%)  route 0.169ns (47.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X37Y96         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.169     1.812    dispDriver/TMDS_mod10[0]
    SLICE_X37Y96         LUT4 (Prop_lut4_I1_O)        0.043     1.855 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=1, routed)           0.000     1.855    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.858     2.019    dispDriver/clk_TMDS
    SLICE_X37Y96         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism             -0.517     1.502    
    SLICE_X37Y96         FDRE (Hold_fdre_C_D)         0.107     1.609    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.189ns (48.202%)  route 0.203ns (51.798%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X36Y96         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.203     1.846    dispDriver/TMDS_shift_load
    SLICE_X41Y96         LUT3 (Prop_lut3_I1_O)        0.048     1.894 r  dispDriver/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.894    dispDriver/TMDS_shift_red[1]_i_1_n_0
    SLICE_X41Y96         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X41Y96         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/C
                         clock pessimism             -0.481     1.540    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.107     1.647    dispDriver/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.803%)  route 0.203ns (52.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X36Y96         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.203     1.846    dispDriver/TMDS_shift_load
    SLICE_X41Y96         LUT3 (Prop_lut3_I1_O)        0.045     1.891 r  dispDriver/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.891    dispDriver/TMDS_shift_red[0]_i_1_n_0
    SLICE_X41Y96         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X41Y96         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
                         clock pessimism             -0.481     1.540    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.091     1.631    dispDriver/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.229ns (59.430%)  route 0.156ns (40.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  dispDriver/TMDS_shift_red_reg[9]/Q
                         net (fo=1, routed)           0.156     1.789    dispDriver/TMDS_shift_red_reg_n_0_[9]
    SLICE_X40Y97         LUT3 (Prop_lut3_I2_O)        0.101     1.890 r  dispDriver/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     1.890    dispDriver/TMDS_shift_red[8]_i_1_n_0
    SLICE_X40Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X40Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/C
                         clock pessimism             -0.501     1.521    
    SLICE_X40Y97         FDRE (Hold_fdre_C_D)         0.107     1.628    dispDriver/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.189ns (46.453%)  route 0.218ns (53.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X36Y96         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.218     1.861    dispDriver/TMDS_shift_load
    SLICE_X40Y96         LUT3 (Prop_lut3_I1_O)        0.048     1.909 r  dispDriver/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     1.909    dispDriver/TMDS_shift_red[3]_i_1_n_0
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/C
                         clock pessimism             -0.481     1.540    
    SLICE_X40Y96         FDRE (Hold_fdre_C_D)         0.107     1.647    dispDriver/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.190ns (49.271%)  route 0.196ns (50.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.591     1.505    dispDriver/clk_TMDS
    SLICE_X40Y97         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/TMDS_shift_green_reg[8]/Q
                         net (fo=1, routed)           0.196     1.842    dispDriver/TMDS_shift_green_reg_n_0_[8]
    SLICE_X41Y98         LUT3 (Prop_lut3_I2_O)        0.049     1.891 r  dispDriver/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.891    dispDriver/TMDS_shift_green[7]_i_1_n_0
    SLICE_X41Y98         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X41Y98         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
                         clock pessimism             -0.501     1.521    
    SLICE_X41Y98         FDRE (Hold_fdre_C_D)         0.107     1.628    dispDriver/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.394%)  route 0.169ns (47.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X37Y96         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.169     1.812    dispDriver/TMDS_mod10[0]
    SLICE_X37Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.857 r  dispDriver/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000     1.857    dispDriver/TMDS_mod10[2]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.858     2.019    dispDriver/clk_TMDS
    SLICE_X37Y96         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
                         clock pessimism             -0.517     1.502    
    SLICE_X37Y96         FDRE (Hold_fdre_C_D)         0.092     1.594    dispDriver/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.190ns (46.470%)  route 0.219ns (53.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X36Y96         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.219     1.862    dispDriver/TMDS_shift_load
    SLICE_X40Y96         LUT3 (Prop_lut3_I1_O)        0.049     1.911 r  dispDriver/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.911    dispDriver/TMDS_shift_red[5]_i_1_n_0
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/C
                         clock pessimism             -0.481     1.540    
    SLICE_X40Y96         FDRE (Hold_fdre_C_D)         0.107     1.647    dispDriver/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCM_TMDS_CLKFX
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1    dispDriver/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X37Y96     dispDriver/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X37Y96     dispDriver/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X37Y96     dispDriver/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X37Y96     dispDriver/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X39Y92     dispDriver/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X39Y92     dispDriver/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X39Y92     dispDriver/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X39Y92     dispDriver/TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y96     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y96     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y96     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y96     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y96     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y96     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y96     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y96     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y92     dispDriver/TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y92     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y96     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y96     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y96     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y96     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y96     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y96     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y96     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y96     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y92     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y92     dispDriver/TMDS_shift_blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack       31.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.081ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_G/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        8.874ns  (logic 3.529ns (39.769%)  route 5.345ns (60.231%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 44.962 - 40.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.663     5.335    dispDriver/pixclk
    SLICE_X34Y95         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.598     6.450    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X35Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  dispDriver/memory_reg_2368_2431_0_2_i_14/O
                         net (fo=1, routed)           0.000     6.574    dispDriver/memory_reg_2368_2431_0_2_i_14_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.214 r  dispDriver/memory_reg_2368_2431_0_2_i_4/O[3]
                         net (fo=1, routed)           0.680     7.894    dispDriver/yoffset[5]
    SLICE_X36Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838     8.732 r  dispDriver/memory_reg_2368_2431_0_2_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.732    dispDriver/encode_R/balance_acc[0]_i_22_1[0]
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.954 r  dispDriver/encode_R/balance_acc_reg[0]_i_14/O[0]
                         net (fo=3, routed)           0.883     9.837    dispDriver/encode_R/addr[7]
    SLICE_X37Y97         LUT6 (Prop_lut6_I1_O)        0.299    10.136 f  dispDriver/encode_R/balance_acc[0]_i_22/O
                         net (fo=19, routed)          1.339    11.475    screen_mem/balance_acc[0]_i_3_0
    SLICE_X43Y98         LUT4 (Prop_lut4_I1_O)        0.124    11.599 f  screen_mem/balance_acc[0]_i_28/O
                         net (fo=1, routed)           0.000    11.599    screen_mem/displayData0[17]
    SLICE_X43Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    11.816 f  screen_mem/balance_acc_reg[0]_i_12/O
                         net (fo=1, routed)           0.522    12.337    screen_mem/balance_acc_reg[0]_i_12_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I2_O)        0.299    12.636 f  screen_mem/balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.570    13.206    screen_mem/balance_acc[0]_i_4_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124    13.330 r  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.754    14.084    dispDriver/encode_G/TMDS_reg[5]_0
    SLICE_X40Y98         LUT3 (Prop_lut3_I1_O)        0.124    14.208 r  dispDriver/encode_G/TMDS[2]_i_1/O
                         net (fo=1, routed)           0.000    14.208    dispDriver/encode_G/TMDS[2]_i_1_n_0
    SLICE_X40Y98         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.567    44.962    dispDriver/encode_G/CLK
    SLICE_X40Y98         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/C
                         clock pessimism              0.391    45.353    
                         clock uncertainty           -0.094    45.259    
    SLICE_X40Y98         FDRE (Setup_fdre_C_D)        0.031    45.290    dispDriver/encode_G/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         45.290    
                         arrival time                         -14.208    
  -------------------------------------------------------------------
                         slack                                 31.081    

Slack (MET) :             31.130ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        8.869ns  (logic 3.524ns (39.735%)  route 5.345ns (60.265%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 44.962 - 40.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.663     5.335    dispDriver/pixclk
    SLICE_X34Y95         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.598     6.450    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X35Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  dispDriver/memory_reg_2368_2431_0_2_i_14/O
                         net (fo=1, routed)           0.000     6.574    dispDriver/memory_reg_2368_2431_0_2_i_14_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.214 r  dispDriver/memory_reg_2368_2431_0_2_i_4/O[3]
                         net (fo=1, routed)           0.680     7.894    dispDriver/yoffset[5]
    SLICE_X36Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838     8.732 r  dispDriver/memory_reg_2368_2431_0_2_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.732    dispDriver/encode_R/balance_acc[0]_i_22_1[0]
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.954 r  dispDriver/encode_R/balance_acc_reg[0]_i_14/O[0]
                         net (fo=3, routed)           0.883     9.837    dispDriver/encode_R/addr[7]
    SLICE_X37Y97         LUT6 (Prop_lut6_I1_O)        0.299    10.136 f  dispDriver/encode_R/balance_acc[0]_i_22/O
                         net (fo=19, routed)          1.339    11.475    screen_mem/balance_acc[0]_i_3_0
    SLICE_X43Y98         LUT4 (Prop_lut4_I1_O)        0.124    11.599 f  screen_mem/balance_acc[0]_i_28/O
                         net (fo=1, routed)           0.000    11.599    screen_mem/displayData0[17]
    SLICE_X43Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    11.816 f  screen_mem/balance_acc_reg[0]_i_12/O
                         net (fo=1, routed)           0.522    12.337    screen_mem/balance_acc_reg[0]_i_12_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I2_O)        0.299    12.636 f  screen_mem/balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.570    13.206    screen_mem/balance_acc[0]_i_4_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124    13.330 r  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.754    14.084    dispDriver/encode_G/TMDS_reg[5]_0
    SLICE_X40Y98         LUT3 (Prop_lut3_I1_O)        0.119    14.203 r  dispDriver/encode_G/TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    14.203    dispDriver/encode_G/TMDS[5]_i_1_n_0
    SLICE_X40Y98         FDRE                                         r  dispDriver/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.567    44.962    dispDriver/encode_G/CLK
    SLICE_X40Y98         FDRE                                         r  dispDriver/encode_G/TMDS_reg[5]/C
                         clock pessimism              0.391    45.353    
                         clock uncertainty           -0.094    45.259    
    SLICE_X40Y98         FDRE (Setup_fdre_C_D)        0.075    45.334    dispDriver/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         45.334    
                         arrival time                         -14.203    
  -------------------------------------------------------------------
                         slack                                 31.130    

Slack (MET) :             31.202ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        8.749ns  (logic 3.529ns (40.337%)  route 5.220ns (59.663%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 44.960 - 40.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.663     5.335    dispDriver/pixclk
    SLICE_X34Y95         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.598     6.450    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X35Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  dispDriver/memory_reg_2368_2431_0_2_i_14/O
                         net (fo=1, routed)           0.000     6.574    dispDriver/memory_reg_2368_2431_0_2_i_14_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.214 r  dispDriver/memory_reg_2368_2431_0_2_i_4/O[3]
                         net (fo=1, routed)           0.680     7.894    dispDriver/yoffset[5]
    SLICE_X36Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838     8.732 r  dispDriver/memory_reg_2368_2431_0_2_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.732    dispDriver/encode_R/balance_acc[0]_i_22_1[0]
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.954 r  dispDriver/encode_R/balance_acc_reg[0]_i_14/O[0]
                         net (fo=3, routed)           0.883     9.837    dispDriver/encode_R/addr[7]
    SLICE_X37Y97         LUT6 (Prop_lut6_I1_O)        0.299    10.136 f  dispDriver/encode_R/balance_acc[0]_i_22/O
                         net (fo=19, routed)          1.339    11.475    screen_mem/balance_acc[0]_i_3_0
    SLICE_X43Y98         LUT4 (Prop_lut4_I1_O)        0.124    11.599 f  screen_mem/balance_acc[0]_i_28/O
                         net (fo=1, routed)           0.000    11.599    screen_mem/displayData0[17]
    SLICE_X43Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    11.816 f  screen_mem/balance_acc_reg[0]_i_12/O
                         net (fo=1, routed)           0.522    12.337    screen_mem/balance_acc_reg[0]_i_12_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I2_O)        0.299    12.636 f  screen_mem/balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.570    13.206    screen_mem/balance_acc[0]_i_4_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124    13.330 r  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.629    13.960    dispDriver/encode_B/TMDS_reg[7]_0
    SLICE_X39Y93         LUT3 (Prop_lut3_I0_O)        0.124    14.084 r  dispDriver/encode_B/TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    14.084    dispDriver/encode_B/TMDS[1]_i_1_n_0
    SLICE_X39Y93         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.565    44.960    dispDriver/encode_B/CLK
    SLICE_X39Y93         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/C
                         clock pessimism              0.391    45.351    
                         clock uncertainty           -0.094    45.257    
    SLICE_X39Y93         FDRE (Setup_fdre_C_D)        0.029    45.286    dispDriver/encode_B/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         45.286    
                         arrival time                         -14.084    
  -------------------------------------------------------------------
                         slack                                 31.202    

Slack (MET) :             31.246ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        8.707ns  (logic 3.529ns (40.529%)  route 5.178ns (59.471%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 44.960 - 40.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.663     5.335    dispDriver/pixclk
    SLICE_X34Y95         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.598     6.450    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X35Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  dispDriver/memory_reg_2368_2431_0_2_i_14/O
                         net (fo=1, routed)           0.000     6.574    dispDriver/memory_reg_2368_2431_0_2_i_14_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.214 r  dispDriver/memory_reg_2368_2431_0_2_i_4/O[3]
                         net (fo=1, routed)           0.680     7.894    dispDriver/yoffset[5]
    SLICE_X36Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838     8.732 r  dispDriver/memory_reg_2368_2431_0_2_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.732    dispDriver/encode_R/balance_acc[0]_i_22_1[0]
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.954 f  dispDriver/encode_R/balance_acc_reg[0]_i_14/O[0]
                         net (fo=3, routed)           0.883     9.837    dispDriver/encode_R/addr[7]
    SLICE_X37Y97         LUT6 (Prop_lut6_I1_O)        0.299    10.136 r  dispDriver/encode_R/balance_acc[0]_i_22/O
                         net (fo=19, routed)          1.339    11.475    screen_mem/balance_acc[0]_i_3_0
    SLICE_X43Y98         LUT4 (Prop_lut4_I1_O)        0.124    11.599 r  screen_mem/balance_acc[0]_i_28/O
                         net (fo=1, routed)           0.000    11.599    screen_mem/displayData0[17]
    SLICE_X43Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    11.816 r  screen_mem/balance_acc_reg[0]_i_12/O
                         net (fo=1, routed)           0.522    12.337    screen_mem/balance_acc_reg[0]_i_12_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I2_O)        0.299    12.636 r  screen_mem/balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.570    13.206    screen_mem/balance_acc[0]_i_4_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124    13.330 f  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.588    13.918    dispDriver/encode_R/TMDS_reg[0]_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I3_O)        0.124    14.042 r  dispDriver/encode_R/TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000    14.042    dispDriver/encode_R/TMDS0[2]
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.565    44.960    dispDriver/encode_R/CLK
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/C
                         clock pessimism              0.391    45.351    
                         clock uncertainty           -0.094    45.257    
    SLICE_X39Y96         FDRE (Setup_fdre_C_D)        0.031    45.288    dispDriver/encode_R/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         45.288    
                         arrival time                         -14.042    
  -------------------------------------------------------------------
                         slack                                 31.246    

Slack (MET) :             31.248ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        8.706ns  (logic 3.529ns (40.534%)  route 5.177ns (59.466%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 44.960 - 40.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.663     5.335    dispDriver/pixclk
    SLICE_X34Y95         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.598     6.450    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X35Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  dispDriver/memory_reg_2368_2431_0_2_i_14/O
                         net (fo=1, routed)           0.000     6.574    dispDriver/memory_reg_2368_2431_0_2_i_14_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.214 r  dispDriver/memory_reg_2368_2431_0_2_i_4/O[3]
                         net (fo=1, routed)           0.680     7.894    dispDriver/yoffset[5]
    SLICE_X36Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838     8.732 r  dispDriver/memory_reg_2368_2431_0_2_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.732    dispDriver/encode_R/balance_acc[0]_i_22_1[0]
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.954 r  dispDriver/encode_R/balance_acc_reg[0]_i_14/O[0]
                         net (fo=3, routed)           0.883     9.837    dispDriver/encode_R/addr[7]
    SLICE_X37Y97         LUT6 (Prop_lut6_I1_O)        0.299    10.136 f  dispDriver/encode_R/balance_acc[0]_i_22/O
                         net (fo=19, routed)          1.339    11.475    screen_mem/balance_acc[0]_i_3_0
    SLICE_X43Y98         LUT4 (Prop_lut4_I1_O)        0.124    11.599 f  screen_mem/balance_acc[0]_i_28/O
                         net (fo=1, routed)           0.000    11.599    screen_mem/displayData0[17]
    SLICE_X43Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    11.816 f  screen_mem/balance_acc_reg[0]_i_12/O
                         net (fo=1, routed)           0.522    12.337    screen_mem/balance_acc_reg[0]_i_12_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I2_O)        0.299    12.636 f  screen_mem/balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.570    13.206    screen_mem/balance_acc[0]_i_4_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124    13.330 r  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.587    13.917    dispDriver/encode_R/TMDS_reg[0]_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.041 r  dispDriver/encode_R/TMDS[3]_i_1/O
                         net (fo=1, routed)           0.000    14.041    dispDriver/encode_R/TMDS0[3]
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.565    44.960    dispDriver/encode_R/CLK
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/C
                         clock pessimism              0.391    45.351    
                         clock uncertainty           -0.094    45.257    
    SLICE_X39Y96         FDRE (Setup_fdre_C_D)        0.032    45.289    dispDriver/encode_R/TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         45.289    
                         arrival time                         -14.041    
  -------------------------------------------------------------------
                         slack                                 31.248    

Slack (MET) :             31.254ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        8.743ns  (logic 3.523ns (40.296%)  route 5.220ns (59.704%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 44.960 - 40.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.663     5.335    dispDriver/pixclk
    SLICE_X34Y95         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.598     6.450    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X35Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  dispDriver/memory_reg_2368_2431_0_2_i_14/O
                         net (fo=1, routed)           0.000     6.574    dispDriver/memory_reg_2368_2431_0_2_i_14_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.214 r  dispDriver/memory_reg_2368_2431_0_2_i_4/O[3]
                         net (fo=1, routed)           0.680     7.894    dispDriver/yoffset[5]
    SLICE_X36Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838     8.732 r  dispDriver/memory_reg_2368_2431_0_2_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.732    dispDriver/encode_R/balance_acc[0]_i_22_1[0]
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.954 f  dispDriver/encode_R/balance_acc_reg[0]_i_14/O[0]
                         net (fo=3, routed)           0.883     9.837    dispDriver/encode_R/addr[7]
    SLICE_X37Y97         LUT6 (Prop_lut6_I1_O)        0.299    10.136 r  dispDriver/encode_R/balance_acc[0]_i_22/O
                         net (fo=19, routed)          1.339    11.475    screen_mem/balance_acc[0]_i_3_0
    SLICE_X43Y98         LUT4 (Prop_lut4_I1_O)        0.124    11.599 r  screen_mem/balance_acc[0]_i_28/O
                         net (fo=1, routed)           0.000    11.599    screen_mem/displayData0[17]
    SLICE_X43Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    11.816 r  screen_mem/balance_acc_reg[0]_i_12/O
                         net (fo=1, routed)           0.522    12.337    screen_mem/balance_acc_reg[0]_i_12_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I2_O)        0.299    12.636 r  screen_mem/balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.570    13.206    screen_mem/balance_acc[0]_i_4_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124    13.330 f  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.629    13.960    dispDriver/encode_B/TMDS_reg[7]_0
    SLICE_X39Y93         LUT3 (Prop_lut3_I1_O)        0.118    14.078 r  dispDriver/encode_B/TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000    14.078    dispDriver/encode_B/TMDS[7]_i_1_n_0
    SLICE_X39Y93         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.565    44.960    dispDriver/encode_B/CLK
    SLICE_X39Y93         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/C
                         clock pessimism              0.391    45.351    
                         clock uncertainty           -0.094    45.257    
    SLICE_X39Y93         FDRE (Setup_fdre_C_D)        0.075    45.332    dispDriver/encode_B/TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         45.332    
                         arrival time                         -14.078    
  -------------------------------------------------------------------
                         slack                                 31.254    

Slack (MET) :             31.294ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        8.703ns  (logic 3.525ns (40.502%)  route 5.178ns (59.498%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 44.960 - 40.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.663     5.335    dispDriver/pixclk
    SLICE_X34Y95         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.598     6.450    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X35Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  dispDriver/memory_reg_2368_2431_0_2_i_14/O
                         net (fo=1, routed)           0.000     6.574    dispDriver/memory_reg_2368_2431_0_2_i_14_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.214 r  dispDriver/memory_reg_2368_2431_0_2_i_4/O[3]
                         net (fo=1, routed)           0.680     7.894    dispDriver/yoffset[5]
    SLICE_X36Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838     8.732 r  dispDriver/memory_reg_2368_2431_0_2_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.732    dispDriver/encode_R/balance_acc[0]_i_22_1[0]
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.954 r  dispDriver/encode_R/balance_acc_reg[0]_i_14/O[0]
                         net (fo=3, routed)           0.883     9.837    dispDriver/encode_R/addr[7]
    SLICE_X37Y97         LUT6 (Prop_lut6_I1_O)        0.299    10.136 f  dispDriver/encode_R/balance_acc[0]_i_22/O
                         net (fo=19, routed)          1.339    11.475    screen_mem/balance_acc[0]_i_3_0
    SLICE_X43Y98         LUT4 (Prop_lut4_I1_O)        0.124    11.599 f  screen_mem/balance_acc[0]_i_28/O
                         net (fo=1, routed)           0.000    11.599    screen_mem/displayData0[17]
    SLICE_X43Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    11.816 f  screen_mem/balance_acc_reg[0]_i_12/O
                         net (fo=1, routed)           0.522    12.337    screen_mem/balance_acc_reg[0]_i_12_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I2_O)        0.299    12.636 f  screen_mem/balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.570    13.206    screen_mem/balance_acc[0]_i_4_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124    13.330 r  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.588    13.918    dispDriver/encode_R/TMDS_reg[0]_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I4_O)        0.120    14.038 r  dispDriver/encode_R/TMDS[4]_i_1/O
                         net (fo=1, routed)           0.000    14.038    dispDriver/encode_R/TMDS0[4]
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.565    44.960    dispDriver/encode_R/CLK
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/C
                         clock pessimism              0.391    45.351    
                         clock uncertainty           -0.094    45.257    
    SLICE_X39Y96         FDRE (Setup_fdre_C_D)        0.075    45.332    dispDriver/encode_R/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                         45.332    
                         arrival time                         -14.038    
  -------------------------------------------------------------------
                         slack                                 31.294    

Slack (MET) :             31.298ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        8.699ns  (logic 3.522ns (40.486%)  route 5.177ns (59.514%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 44.960 - 40.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.663     5.335    dispDriver/pixclk
    SLICE_X34Y95         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.598     6.450    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X35Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  dispDriver/memory_reg_2368_2431_0_2_i_14/O
                         net (fo=1, routed)           0.000     6.574    dispDriver/memory_reg_2368_2431_0_2_i_14_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.214 r  dispDriver/memory_reg_2368_2431_0_2_i_4/O[3]
                         net (fo=1, routed)           0.680     7.894    dispDriver/yoffset[5]
    SLICE_X36Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838     8.732 r  dispDriver/memory_reg_2368_2431_0_2_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.732    dispDriver/encode_R/balance_acc[0]_i_22_1[0]
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.954 f  dispDriver/encode_R/balance_acc_reg[0]_i_14/O[0]
                         net (fo=3, routed)           0.883     9.837    dispDriver/encode_R/addr[7]
    SLICE_X37Y97         LUT6 (Prop_lut6_I1_O)        0.299    10.136 r  dispDriver/encode_R/balance_acc[0]_i_22/O
                         net (fo=19, routed)          1.339    11.475    screen_mem/balance_acc[0]_i_3_0
    SLICE_X43Y98         LUT4 (Prop_lut4_I1_O)        0.124    11.599 r  screen_mem/balance_acc[0]_i_28/O
                         net (fo=1, routed)           0.000    11.599    screen_mem/displayData0[17]
    SLICE_X43Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    11.816 r  screen_mem/balance_acc_reg[0]_i_12/O
                         net (fo=1, routed)           0.522    12.337    screen_mem/balance_acc_reg[0]_i_12_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I2_O)        0.299    12.636 r  screen_mem/balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.570    13.206    screen_mem/balance_acc[0]_i_4_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124    13.330 f  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.587    13.917    dispDriver/encode_R/TMDS_reg[0]_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I0_O)        0.117    14.034 r  dispDriver/encode_R/TMDS[9]_i_1/O
                         net (fo=1, routed)           0.000    14.034    dispDriver/encode_R/TMDS0[9]
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.565    44.960    dispDriver/encode_R/CLK
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/C
                         clock pessimism              0.391    45.351    
                         clock uncertainty           -0.094    45.257    
    SLICE_X39Y96         FDRE (Setup_fdre_C_D)        0.075    45.332    dispDriver/encode_R/TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         45.332    
                         arrival time                         -14.034    
  -------------------------------------------------------------------
                         slack                                 31.298    

Slack (MET) :             31.362ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        8.588ns  (logic 3.529ns (41.090%)  route 5.059ns (58.910%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 44.960 - 40.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.663     5.335    dispDriver/pixclk
    SLICE_X34Y95         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.598     6.450    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X35Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  dispDriver/memory_reg_2368_2431_0_2_i_14/O
                         net (fo=1, routed)           0.000     6.574    dispDriver/memory_reg_2368_2431_0_2_i_14_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.214 r  dispDriver/memory_reg_2368_2431_0_2_i_4/O[3]
                         net (fo=1, routed)           0.680     7.894    dispDriver/yoffset[5]
    SLICE_X36Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838     8.732 r  dispDriver/memory_reg_2368_2431_0_2_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.732    dispDriver/encode_R/balance_acc[0]_i_22_1[0]
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.954 r  dispDriver/encode_R/balance_acc_reg[0]_i_14/O[0]
                         net (fo=3, routed)           0.883     9.837    dispDriver/encode_R/addr[7]
    SLICE_X37Y97         LUT6 (Prop_lut6_I1_O)        0.299    10.136 f  dispDriver/encode_R/balance_acc[0]_i_22/O
                         net (fo=19, routed)          1.339    11.475    screen_mem/balance_acc[0]_i_3_0
    SLICE_X43Y98         LUT4 (Prop_lut4_I1_O)        0.124    11.599 f  screen_mem/balance_acc[0]_i_28/O
                         net (fo=1, routed)           0.000    11.599    screen_mem/displayData0[17]
    SLICE_X43Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    11.816 f  screen_mem/balance_acc_reg[0]_i_12/O
                         net (fo=1, routed)           0.522    12.337    screen_mem/balance_acc_reg[0]_i_12_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I2_O)        0.299    12.636 f  screen_mem/balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.570    13.206    screen_mem/balance_acc[0]_i_4_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124    13.330 r  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.469    13.799    dispDriver/encode_R/TMDS_reg[0]_0
    SLICE_X39Y95         LUT5 (Prop_lut5_I1_O)        0.124    13.923 r  dispDriver/encode_R/TMDS[0]_i_1/O
                         net (fo=1, routed)           0.000    13.923    dispDriver/encode_R/TMDS0[0]
    SLICE_X39Y95         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.565    44.960    dispDriver/encode_R/CLK
    SLICE_X39Y95         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/C
                         clock pessimism              0.391    45.351    
                         clock uncertainty           -0.094    45.257    
    SLICE_X39Y95         FDRE (Setup_fdre_C_D)        0.029    45.286    dispDriver/encode_R/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         45.286    
                         arrival time                         -13.923    
  -------------------------------------------------------------------
                         slack                                 31.362    

Slack (MET) :             31.365ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        8.587ns  (logic 3.529ns (41.099%)  route 5.058ns (58.901%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 44.961 - 40.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.663     5.335    dispDriver/pixclk
    SLICE_X34Y95         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.598     6.450    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X35Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  dispDriver/memory_reg_2368_2431_0_2_i_14/O
                         net (fo=1, routed)           0.000     6.574    dispDriver/memory_reg_2368_2431_0_2_i_14_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.214 r  dispDriver/memory_reg_2368_2431_0_2_i_4/O[3]
                         net (fo=1, routed)           0.680     7.894    dispDriver/yoffset[5]
    SLICE_X36Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838     8.732 r  dispDriver/memory_reg_2368_2431_0_2_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.732    dispDriver/encode_R/balance_acc[0]_i_22_1[0]
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.954 f  dispDriver/encode_R/balance_acc_reg[0]_i_14/O[0]
                         net (fo=3, routed)           0.883     9.837    dispDriver/encode_R/addr[7]
    SLICE_X37Y97         LUT6 (Prop_lut6_I1_O)        0.299    10.136 r  dispDriver/encode_R/balance_acc[0]_i_22/O
                         net (fo=19, routed)          1.339    11.475    screen_mem/balance_acc[0]_i_3_0
    SLICE_X43Y98         LUT4 (Prop_lut4_I1_O)        0.124    11.599 r  screen_mem/balance_acc[0]_i_28/O
                         net (fo=1, routed)           0.000    11.599    screen_mem/displayData0[17]
    SLICE_X43Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    11.816 r  screen_mem/balance_acc_reg[0]_i_12/O
                         net (fo=1, routed)           0.522    12.337    screen_mem/balance_acc_reg[0]_i_12_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I2_O)        0.299    12.636 r  screen_mem/balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.570    13.206    screen_mem/balance_acc[0]_i_4_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124    13.330 f  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.467    13.797    dispDriver/encode_R/TMDS_reg[0]_0
    SLICE_X40Y95         LUT4 (Prop_lut4_I2_O)        0.124    13.921 r  dispDriver/encode_R/balance_acc[0]_i_1/O
                         net (fo=1, routed)           0.000    13.921    dispDriver/encode_R/balance_acc[0]_i_1_n_0
    SLICE_X40Y95         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.566    44.961    dispDriver/encode_R/CLK
    SLICE_X40Y95         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[0]/C
                         clock pessimism              0.391    45.352    
                         clock uncertainty           -0.094    45.258    
    SLICE_X40Y95         FDRE (Setup_fdre_C_D)        0.029    45.287    dispDriver/encode_R/balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         45.287    
                         arrival time                         -13.921    
  -------------------------------------------------------------------
                         slack                                 31.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.524%)  route 0.081ns (36.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.590     1.504    dispDriver/encode_R/CLK
    SLICE_X40Y95         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/encode_R/balance_acc_reg[2]/Q
                         net (fo=8, routed)           0.081     1.726    dispDriver/encode_R/balance_acc[2]
    SLICE_X40Y95         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.860     2.021    dispDriver/encode_R/CLK
    SLICE_X40Y95         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[2]/C
                         clock pessimism             -0.517     1.504    
    SLICE_X40Y95         FDRE (Hold_fdre_C_D)         0.066     1.570    dispDriver/encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X37Y93         FDRE                                         r  dispDriver/CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/CounterX_reg[9]/Q
                         net (fo=5, routed)           0.121     1.764    dispDriver/CounterX[9]
    SLICE_X36Y93         LUT6 (Prop_lut6_I1_O)        0.045     1.809 r  dispDriver/hSync_i_1/O
                         net (fo=1, routed)           0.000     1.809    dispDriver/hSync0
    SLICE_X36Y93         FDRE                                         r  dispDriver/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.858     2.019    dispDriver/pixclk
    SLICE_X36Y93         FDRE                                         r  dispDriver/hSync_reg/C
                         clock pessimism             -0.504     1.515    
    SLICE_X36Y93         FDRE (Hold_fdre_C_D)         0.092     1.607    dispDriver/hSync_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 dispDriver/CounterY_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterY_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.056%)  route 0.134ns (41.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.561     1.475    dispDriver/pixclk
    SLICE_X35Y96         FDRE                                         r  dispDriver/CounterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  dispDriver/CounterY_reg[7]/Q
                         net (fo=6, routed)           0.134     1.751    dispDriver/CounterY_reg_n_0_[7]
    SLICE_X35Y95         LUT6 (Prop_lut6_I3_O)        0.045     1.796 r  dispDriver/CounterY[0]_i_1/O
                         net (fo=1, routed)           0.000     1.796    dispDriver/CounterY[0]_i_1_n_0
    SLICE_X35Y95         FDRE                                         r  dispDriver/CounterY_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.831     1.992    dispDriver/pixclk
    SLICE_X35Y95         FDRE                                         r  dispDriver/CounterY_reg[0]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X35Y95         FDRE (Hold_fdre_C_D)         0.092     1.583    dispDriver/CounterY_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.936%)  route 0.135ns (42.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X37Y95         FDRE                                         r  dispDriver/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/CounterX_reg[0]/Q
                         net (fo=8, routed)           0.135     1.778    dispDriver/CounterX[0]
    SLICE_X37Y94         LUT6 (Prop_lut6_I4_O)        0.045     1.823 r  dispDriver/CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000     1.823    dispDriver/CounterX[5]_i_1_n_0
    SLICE_X37Y94         FDRE                                         r  dispDriver/CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.858     2.019    dispDriver/pixclk
    SLICE_X37Y94         FDRE                                         r  dispDriver/CounterX_reg[5]/C
                         clock pessimism             -0.501     1.518    
    SLICE_X37Y94         FDRE (Hold_fdre_C_D)         0.092     1.610    dispDriver/CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.227ns (74.539%)  route 0.078ns (25.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.590     1.504    dispDriver/encode_R/CLK
    SLICE_X40Y95         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.128     1.632 f  dispDriver/encode_R/balance_acc_reg[1]/Q
                         net (fo=8, routed)           0.078     1.710    dispDriver/encode_R/balance_acc[1]
    SLICE_X40Y95         LUT4 (Prop_lut4_I0_O)        0.099     1.809 r  dispDriver/encode_R/balance_acc[0]_i_1/O
                         net (fo=1, routed)           0.000     1.809    dispDriver/encode_R/balance_acc[0]_i_1_n_0
    SLICE_X40Y95         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.860     2.021    dispDriver/encode_R/CLK
    SLICE_X40Y95         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[0]/C
                         clock pessimism             -0.517     1.504    
    SLICE_X40Y95         FDRE (Hold_fdre_C_D)         0.091     1.595    dispDriver/encode_R/balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 dispDriver/DrawArea_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.601%)  route 0.137ns (42.399%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X36Y94         FDRE                                         r  dispDriver/DrawArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.141     1.643 f  dispDriver/DrawArea_reg/Q
                         net (fo=19, routed)          0.137     1.780    dispDriver/encode_B/DrawArea
    SLICE_X39Y93         LUT2 (Prop_lut2_I1_O)        0.045     1.825 r  dispDriver/encode_B/TMDS[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.825    dispDriver/encode_B/TMDS[0]_i_1__0_n_0
    SLICE_X39Y93         FDRE                                         r  dispDriver/encode_B/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.858     2.019    dispDriver/encode_B/CLK
    SLICE_X39Y93         FDRE                                         r  dispDriver/encode_B/TMDS_reg[0]/C
                         clock pessimism             -0.501     1.518    
    SLICE_X39Y93         FDRE (Hold_fdre_C_D)         0.092     1.610    dispDriver/encode_B/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 dispDriver/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.209ns (61.163%)  route 0.133ns (38.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.561     1.475    dispDriver/pixclk
    SLICE_X34Y95         FDRE                                         r  dispDriver/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  dispDriver/CounterY_reg[3]/Q
                         net (fo=6, routed)           0.133     1.772    dispDriver/CounterY_reg_n_0_[3]
    SLICE_X33Y95         LUT6 (Prop_lut6_I5_O)        0.045     1.817 r  dispDriver/vSync_i_1/O
                         net (fo=1, routed)           0.000     1.817    dispDriver/vSync0
    SLICE_X33Y95         FDRE                                         r  dispDriver/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.830     1.991    dispDriver/pixclk
    SLICE_X33Y95         FDRE                                         r  dispDriver/vSync_reg/C
                         clock pessimism             -0.481     1.510    
    SLICE_X33Y95         FDRE (Hold_fdre_C_D)         0.091     1.601    dispDriver/vSync_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.189ns (51.778%)  route 0.176ns (48.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.590     1.504    dispDriver/encode_R/CLK
    SLICE_X40Y95         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  dispDriver/encode_R/balance_acc_reg[2]/Q
                         net (fo=8, routed)           0.176     1.821    dispDriver/encode_R/balance_acc[2]
    SLICE_X39Y95         LUT5 (Prop_lut5_I1_O)        0.048     1.869 r  dispDriver/encode_R/TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.869    dispDriver/encode_R/TMDS[5]_i_1__0_n_0
    SLICE_X39Y95         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.858     2.019    dispDriver/encode_R/CLK
    SLICE_X39Y95         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/C
                         clock pessimism             -0.481     1.538    
    SLICE_X39Y95         FDRE (Hold_fdre_C_D)         0.107     1.645    dispDriver/encode_R/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.379%)  route 0.176ns (48.621%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.590     1.504    dispDriver/encode_R/CLK
    SLICE_X40Y95         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/encode_R/balance_acc_reg[2]/Q
                         net (fo=8, routed)           0.176     1.821    dispDriver/encode_R/balance_acc[2]
    SLICE_X39Y95         LUT5 (Prop_lut5_I2_O)        0.045     1.866 r  dispDriver/encode_R/TMDS[0]_i_1/O
                         net (fo=1, routed)           0.000     1.866    dispDriver/encode_R/TMDS0[0]
    SLICE_X39Y95         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.858     2.019    dispDriver/encode_R/CLK
    SLICE_X39Y95         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/C
                         clock pessimism             -0.481     1.538    
    SLICE_X39Y95         FDRE (Hold_fdre_C_D)         0.091     1.629    dispDriver/encode_R/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/DrawArea_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.392%)  route 0.183ns (49.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.587     1.501    dispDriver/pixclk
    SLICE_X36Y92         FDRE                                         r  dispDriver/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.141     1.642 f  dispDriver/CounterX_reg[7]/Q
                         net (fo=6, routed)           0.183     1.825    dispDriver/CounterX[7]
    SLICE_X36Y94         LUT5 (Prop_lut5_I3_O)        0.045     1.870 r  dispDriver/DrawArea_i_1/O
                         net (fo=1, routed)           0.000     1.870    dispDriver/DrawArea0
    SLICE_X36Y94         FDRE                                         r  dispDriver/DrawArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.858     2.019    dispDriver/pixclk
    SLICE_X36Y94         FDRE                                         r  dispDriver/DrawArea_reg/C
                         clock pessimism             -0.501     1.518    
    SLICE_X36Y94         FDRE (Hold_fdre_C_D)         0.092     1.610    dispDriver/DrawArea_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_pix_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    dispDriver/BUFG_pixclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y94     dispDriver/CounterX_reg[-1111111108]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y94     dispDriver/CounterX_reg[-1111111109]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y93     dispDriver/CounterX_reg[-1111111110]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y94     dispDriver/CounterX_reg[-1111111111]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y95     dispDriver/CounterX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y95     dispDriver/CounterX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y95     dispDriver/CounterX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y94     dispDriver/CounterX_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y94     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y94     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y94     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y94     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y93     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y93     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y94     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y94     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y95     dispDriver/CounterX_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y95     dispDriver/CounterX_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y94     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y94     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y94     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y94     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y93     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y93     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y94     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y94     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y95     dispDriver/CounterX_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y95     dispDriver/CounterX_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_in
  To Clock:  clkfb_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2    dispDriver/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_0_63_18_20/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 1.706ns (31.947%)  route 3.634ns (68.053%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.663     5.335    dispDriver/pixclk
    SLICE_X35Y96         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.668     6.459    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.830 r  dispDriver/memory_reg_2368_2431_0_2_i_4/O[0]
                         net (fo=2, routed)           0.546     7.376    dispDriver/yoffset[2]
    SLICE_X36Y95         LUT2 (Prop_lut2_I0_O)        0.299     7.675 r  dispDriver/memory_reg_2368_2431_0_2_i_6/O
                         net (fo=1, routed)           0.000     7.675    dispDriver/memory_reg_2368_2431_0_2_i_6_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.255 r  dispDriver/memory_reg_2368_2431_0_2_i_2/O[2]
                         net (fo=112, routed)         2.420    10.675    screen_mem/memory_reg_0_63_18_20/ADDRD1
    SLICE_X38Y98         RAMD64E                                      r  screen_mem/memory_reg_0_63_18_20/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563    12.955    screen_mem/memory_reg_0_63_18_20/WCLK
    SLICE_X38Y98         RAMD64E                                      r  screen_mem/memory_reg_0_63_18_20/RAMA/CLK
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.207    13.025    
    SLICE_X38Y98         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.120    12.905    screen_mem/memory_reg_0_63_18_20/RAMA
  -------------------------------------------------------------------
                         required time                         12.905    
                         arrival time                         -10.675    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_0_63_18_20/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 1.706ns (31.947%)  route 3.634ns (68.053%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.663     5.335    dispDriver/pixclk
    SLICE_X35Y96         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.668     6.459    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.830 r  dispDriver/memory_reg_2368_2431_0_2_i_4/O[0]
                         net (fo=2, routed)           0.546     7.376    dispDriver/yoffset[2]
    SLICE_X36Y95         LUT2 (Prop_lut2_I0_O)        0.299     7.675 r  dispDriver/memory_reg_2368_2431_0_2_i_6/O
                         net (fo=1, routed)           0.000     7.675    dispDriver/memory_reg_2368_2431_0_2_i_6_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.255 r  dispDriver/memory_reg_2368_2431_0_2_i_2/O[2]
                         net (fo=112, routed)         2.420    10.675    screen_mem/memory_reg_0_63_18_20/ADDRD1
    SLICE_X38Y98         RAMD64E                                      r  screen_mem/memory_reg_0_63_18_20/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563    12.955    screen_mem/memory_reg_0_63_18_20/WCLK
    SLICE_X38Y98         RAMD64E                                      r  screen_mem/memory_reg_0_63_18_20/RAMB/CLK
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.207    13.025    
    SLICE_X38Y98         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.120    12.905    screen_mem/memory_reg_0_63_18_20/RAMB
  -------------------------------------------------------------------
                         required time                         12.905    
                         arrival time                         -10.675    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_0_63_18_20/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 1.706ns (31.947%)  route 3.634ns (68.053%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.663     5.335    dispDriver/pixclk
    SLICE_X35Y96         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.668     6.459    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.830 r  dispDriver/memory_reg_2368_2431_0_2_i_4/O[0]
                         net (fo=2, routed)           0.546     7.376    dispDriver/yoffset[2]
    SLICE_X36Y95         LUT2 (Prop_lut2_I0_O)        0.299     7.675 r  dispDriver/memory_reg_2368_2431_0_2_i_6/O
                         net (fo=1, routed)           0.000     7.675    dispDriver/memory_reg_2368_2431_0_2_i_6_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.255 r  dispDriver/memory_reg_2368_2431_0_2_i_2/O[2]
                         net (fo=112, routed)         2.420    10.675    screen_mem/memory_reg_0_63_18_20/ADDRD1
    SLICE_X38Y98         RAMD64E                                      r  screen_mem/memory_reg_0_63_18_20/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563    12.955    screen_mem/memory_reg_0_63_18_20/WCLK
    SLICE_X38Y98         RAMD64E                                      r  screen_mem/memory_reg_0_63_18_20/RAMC/CLK
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.207    13.025    
    SLICE_X38Y98         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.120    12.905    screen_mem/memory_reg_0_63_18_20/RAMC
  -------------------------------------------------------------------
                         required time                         12.905    
                         arrival time                         -10.675    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_0_63_18_20/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 1.706ns (31.947%)  route 3.634ns (68.053%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.663     5.335    dispDriver/pixclk
    SLICE_X35Y96         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.668     6.459    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.830 r  dispDriver/memory_reg_2368_2431_0_2_i_4/O[0]
                         net (fo=2, routed)           0.546     7.376    dispDriver/yoffset[2]
    SLICE_X36Y95         LUT2 (Prop_lut2_I0_O)        0.299     7.675 r  dispDriver/memory_reg_2368_2431_0_2_i_6/O
                         net (fo=1, routed)           0.000     7.675    dispDriver/memory_reg_2368_2431_0_2_i_6_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.255 r  dispDriver/memory_reg_2368_2431_0_2_i_2/O[2]
                         net (fo=112, routed)         2.420    10.675    screen_mem/memory_reg_0_63_18_20/ADDRD1
    SLICE_X38Y98         RAMD64E                                      r  screen_mem/memory_reg_0_63_18_20/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563    12.955    screen_mem/memory_reg_0_63_18_20/WCLK
    SLICE_X38Y98         RAMD64E                                      r  screen_mem/memory_reg_0_63_18_20/RAMD/CLK
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.207    13.025    
    SLICE_X38Y98         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.120    12.905    screen_mem/memory_reg_0_63_18_20/RAMD
  -------------------------------------------------------------------
                         required time                         12.905    
                         arrival time                         -10.675    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_2368_2431_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 2.147ns (42.907%)  route 2.857ns (57.093%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.663     5.335    dispDriver/pixclk
    SLICE_X34Y95         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.598     6.450    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X35Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  dispDriver/memory_reg_2368_2431_0_2_i_14/O
                         net (fo=1, routed)           0.000     6.574    dispDriver/memory_reg_2368_2431_0_2_i_14_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.154 r  dispDriver/memory_reg_2368_2431_0_2_i_4/O[2]
                         net (fo=1, routed)           0.542     7.697    dispDriver/yoffset[4]
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.400 r  dispDriver/memory_reg_2368_2431_0_2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.400    dispDriver/memory_reg_2368_2431_0_2_i_2_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.622 r  dispDriver/memory_reg_2368_2431_0_2_i_1/O[0]
                         net (fo=113, routed)         1.717    10.339    screen_mem/memory_reg_2368_2431_0_2/ADDRD3
    SLICE_X42Y93         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563    12.955    screen_mem/memory_reg_2368_2431_0_2/WCLK
    SLICE_X42Y93         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_0_2/RAMA/CLK
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.207    13.025    
    SLICE_X42Y93         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.257    12.768    screen_mem/memory_reg_2368_2431_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                         -10.339    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_2368_2431_0_2/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 2.147ns (42.907%)  route 2.857ns (57.093%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.663     5.335    dispDriver/pixclk
    SLICE_X34Y95         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.598     6.450    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X35Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  dispDriver/memory_reg_2368_2431_0_2_i_14/O
                         net (fo=1, routed)           0.000     6.574    dispDriver/memory_reg_2368_2431_0_2_i_14_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.154 r  dispDriver/memory_reg_2368_2431_0_2_i_4/O[2]
                         net (fo=1, routed)           0.542     7.697    dispDriver/yoffset[4]
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.400 r  dispDriver/memory_reg_2368_2431_0_2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.400    dispDriver/memory_reg_2368_2431_0_2_i_2_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.622 r  dispDriver/memory_reg_2368_2431_0_2_i_1/O[0]
                         net (fo=113, routed)         1.717    10.339    screen_mem/memory_reg_2368_2431_0_2/ADDRD3
    SLICE_X42Y93         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_0_2/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563    12.955    screen_mem/memory_reg_2368_2431_0_2/WCLK
    SLICE_X42Y93         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_0_2/RAMB/CLK
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.207    13.025    
    SLICE_X42Y93         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.257    12.768    screen_mem/memory_reg_2368_2431_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                         -10.339    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_2368_2431_0_2/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 2.147ns (42.907%)  route 2.857ns (57.093%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.663     5.335    dispDriver/pixclk
    SLICE_X34Y95         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.598     6.450    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X35Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  dispDriver/memory_reg_2368_2431_0_2_i_14/O
                         net (fo=1, routed)           0.000     6.574    dispDriver/memory_reg_2368_2431_0_2_i_14_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.154 r  dispDriver/memory_reg_2368_2431_0_2_i_4/O[2]
                         net (fo=1, routed)           0.542     7.697    dispDriver/yoffset[4]
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.400 r  dispDriver/memory_reg_2368_2431_0_2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.400    dispDriver/memory_reg_2368_2431_0_2_i_2_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.622 r  dispDriver/memory_reg_2368_2431_0_2_i_1/O[0]
                         net (fo=113, routed)         1.717    10.339    screen_mem/memory_reg_2368_2431_0_2/ADDRD3
    SLICE_X42Y93         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_0_2/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563    12.955    screen_mem/memory_reg_2368_2431_0_2/WCLK
    SLICE_X42Y93         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_0_2/RAMC/CLK
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.207    13.025    
    SLICE_X42Y93         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.257    12.768    screen_mem/memory_reg_2368_2431_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                         -10.339    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_2368_2431_0_2/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 2.147ns (42.907%)  route 2.857ns (57.093%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.663     5.335    dispDriver/pixclk
    SLICE_X34Y95         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.598     6.450    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X35Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  dispDriver/memory_reg_2368_2431_0_2_i_14/O
                         net (fo=1, routed)           0.000     6.574    dispDriver/memory_reg_2368_2431_0_2_i_14_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.154 r  dispDriver/memory_reg_2368_2431_0_2_i_4/O[2]
                         net (fo=1, routed)           0.542     7.697    dispDriver/yoffset[4]
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.400 r  dispDriver/memory_reg_2368_2431_0_2_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.400    dispDriver/memory_reg_2368_2431_0_2_i_2_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.622 r  dispDriver/memory_reg_2368_2431_0_2_i_1/O[0]
                         net (fo=113, routed)         1.717    10.339    screen_mem/memory_reg_2368_2431_0_2/ADDRD3
    SLICE_X42Y93         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_0_2/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563    12.955    screen_mem/memory_reg_2368_2431_0_2/WCLK
    SLICE_X42Y93         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_0_2/RAMD/CLK
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.207    13.025    
    SLICE_X42Y93         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.257    12.768    screen_mem/memory_reg_2368_2431_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                         -10.339    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.492ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_2368_2431_9_11/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.766ns (35.352%)  route 3.229ns (64.648%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.663     5.335    dispDriver/pixclk
    SLICE_X35Y96         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.668     6.459    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.830 r  dispDriver/memory_reg_2368_2431_0_2_i_4/O[0]
                         net (fo=2, routed)           0.546     7.376    dispDriver/yoffset[2]
    SLICE_X36Y95         LUT2 (Prop_lut2_I0_O)        0.299     7.675 r  dispDriver/memory_reg_2368_2431_0_2_i_6/O
                         net (fo=1, routed)           0.000     7.675    dispDriver/memory_reg_2368_2431_0_2_i_6_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.315 r  dispDriver/memory_reg_2368_2431_0_2_i_2/O[3]
                         net (fo=112, routed)         2.015    10.330    screen_mem/memory_reg_2368_2431_9_11/ADDRD2
    SLICE_X42Y96         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_9_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563    12.955    screen_mem/memory_reg_2368_2431_9_11/WCLK
    SLICE_X42Y96         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_9_11/RAMA/CLK
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.207    13.025    
    SLICE_X42Y96         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.203    12.822    screen_mem/memory_reg_2368_2431_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                  2.492    

Slack (MET) :             2.492ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_2368_2431_9_11/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.766ns (35.352%)  route 3.229ns (64.648%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.663     5.335    dispDriver/pixclk
    SLICE_X35Y96         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.668     6.459    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.830 r  dispDriver/memory_reg_2368_2431_0_2_i_4/O[0]
                         net (fo=2, routed)           0.546     7.376    dispDriver/yoffset[2]
    SLICE_X36Y95         LUT2 (Prop_lut2_I0_O)        0.299     7.675 r  dispDriver/memory_reg_2368_2431_0_2_i_6/O
                         net (fo=1, routed)           0.000     7.675    dispDriver/memory_reg_2368_2431_0_2_i_6_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.315 r  dispDriver/memory_reg_2368_2431_0_2_i_2/O[3]
                         net (fo=112, routed)         2.015    10.330    screen_mem/memory_reg_2368_2431_9_11/ADDRD2
    SLICE_X42Y96         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_9_11/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563    12.955    screen_mem/memory_reg_2368_2431_9_11/WCLK
    SLICE_X42Y96         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_9_11/RAMB/CLK
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.207    13.025    
    SLICE_X42Y96         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.203    12.822    screen_mem/memory_reg_2368_2431_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                  2.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_2368_2431_6_8/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.292ns (35.608%)  route 0.528ns (64.392%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X36Y93         FDRE                                         r  dispDriver/CounterX_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/CounterX_reg[-1111111110]/Q
                         net (fo=1, routed)           0.161     1.804    dispDriver/C[1]
    SLICE_X36Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.849 r  dispDriver/memory_reg_2368_2431_0_2_i_7/O
                         net (fo=1, routed)           0.000     1.849    dispDriver/memory_reg_2368_2431_0_2_i_7_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.955 r  dispDriver/memory_reg_2368_2431_0_2_i_2/O[1]
                         net (fo=112, routed)         0.367     2.322    screen_mem/memory_reg_2368_2431_6_8/ADDRD0
    SLICE_X38Y95         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_6_8/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     2.015    screen_mem/memory_reg_2368_2431_6_8/WCLK
    SLICE_X38Y95         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_6_8/RAMA/CLK
                         clock pessimism             -0.247     1.769    
                         clock uncertainty            0.207     1.975    
    SLICE_X38Y95         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.248     2.223    screen_mem/memory_reg_2368_2431_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_2368_2431_6_8/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.292ns (35.608%)  route 0.528ns (64.392%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X36Y93         FDRE                                         r  dispDriver/CounterX_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/CounterX_reg[-1111111110]/Q
                         net (fo=1, routed)           0.161     1.804    dispDriver/C[1]
    SLICE_X36Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.849 r  dispDriver/memory_reg_2368_2431_0_2_i_7/O
                         net (fo=1, routed)           0.000     1.849    dispDriver/memory_reg_2368_2431_0_2_i_7_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.955 r  dispDriver/memory_reg_2368_2431_0_2_i_2/O[1]
                         net (fo=112, routed)         0.367     2.322    screen_mem/memory_reg_2368_2431_6_8/ADDRD0
    SLICE_X38Y95         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_6_8/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     2.015    screen_mem/memory_reg_2368_2431_6_8/WCLK
    SLICE_X38Y95         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_6_8/RAMB/CLK
                         clock pessimism             -0.247     1.769    
                         clock uncertainty            0.207     1.975    
    SLICE_X38Y95         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.248     2.223    screen_mem/memory_reg_2368_2431_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_2368_2431_6_8/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.292ns (35.608%)  route 0.528ns (64.392%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X36Y93         FDRE                                         r  dispDriver/CounterX_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/CounterX_reg[-1111111110]/Q
                         net (fo=1, routed)           0.161     1.804    dispDriver/C[1]
    SLICE_X36Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.849 r  dispDriver/memory_reg_2368_2431_0_2_i_7/O
                         net (fo=1, routed)           0.000     1.849    dispDriver/memory_reg_2368_2431_0_2_i_7_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.955 r  dispDriver/memory_reg_2368_2431_0_2_i_2/O[1]
                         net (fo=112, routed)         0.367     2.322    screen_mem/memory_reg_2368_2431_6_8/ADDRD0
    SLICE_X38Y95         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_6_8/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     2.015    screen_mem/memory_reg_2368_2431_6_8/WCLK
    SLICE_X38Y95         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_6_8/RAMC/CLK
                         clock pessimism             -0.247     1.769    
                         clock uncertainty            0.207     1.975    
    SLICE_X38Y95         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.248     2.223    screen_mem/memory_reg_2368_2431_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_2368_2431_6_8/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.292ns (35.608%)  route 0.528ns (64.392%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X36Y93         FDRE                                         r  dispDriver/CounterX_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/CounterX_reg[-1111111110]/Q
                         net (fo=1, routed)           0.161     1.804    dispDriver/C[1]
    SLICE_X36Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.849 r  dispDriver/memory_reg_2368_2431_0_2_i_7/O
                         net (fo=1, routed)           0.000     1.849    dispDriver/memory_reg_2368_2431_0_2_i_7_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.955 r  dispDriver/memory_reg_2368_2431_0_2_i_2/O[1]
                         net (fo=112, routed)         0.367     2.322    screen_mem/memory_reg_2368_2431_6_8/ADDRD0
    SLICE_X38Y95         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_6_8/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     2.015    screen_mem/memory_reg_2368_2431_6_8/WCLK
    SLICE_X38Y95         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_6_8/RAMD/CLK
                         clock pessimism             -0.247     1.769    
                         clock uncertainty            0.207     1.975    
    SLICE_X38Y95         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.248     2.223    screen_mem/memory_reg_2368_2431_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_2368_2431_27_29/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.292ns (34.054%)  route 0.565ns (65.946%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X36Y93         FDRE                                         r  dispDriver/CounterX_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/CounterX_reg[-1111111110]/Q
                         net (fo=1, routed)           0.161     1.804    dispDriver/C[1]
    SLICE_X36Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.849 r  dispDriver/memory_reg_2368_2431_0_2_i_7/O
                         net (fo=1, routed)           0.000     1.849    dispDriver/memory_reg_2368_2431_0_2_i_7_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.955 r  dispDriver/memory_reg_2368_2431_0_2_i_2/O[1]
                         net (fo=112, routed)         0.405     2.360    screen_mem/memory_reg_2368_2431_27_29/ADDRD0
    SLICE_X38Y94         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_27_29/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     2.015    screen_mem/memory_reg_2368_2431_27_29/WCLK
    SLICE_X38Y94         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_27_29/RAMA/CLK
                         clock pessimism             -0.247     1.769    
                         clock uncertainty            0.207     1.975    
    SLICE_X38Y94         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.248     2.223    screen_mem/memory_reg_2368_2431_27_29/RAMA
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_2368_2431_27_29/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.292ns (34.054%)  route 0.565ns (65.946%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X36Y93         FDRE                                         r  dispDriver/CounterX_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/CounterX_reg[-1111111110]/Q
                         net (fo=1, routed)           0.161     1.804    dispDriver/C[1]
    SLICE_X36Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.849 r  dispDriver/memory_reg_2368_2431_0_2_i_7/O
                         net (fo=1, routed)           0.000     1.849    dispDriver/memory_reg_2368_2431_0_2_i_7_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.955 r  dispDriver/memory_reg_2368_2431_0_2_i_2/O[1]
                         net (fo=112, routed)         0.405     2.360    screen_mem/memory_reg_2368_2431_27_29/ADDRD0
    SLICE_X38Y94         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_27_29/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     2.015    screen_mem/memory_reg_2368_2431_27_29/WCLK
    SLICE_X38Y94         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_27_29/RAMB/CLK
                         clock pessimism             -0.247     1.769    
                         clock uncertainty            0.207     1.975    
    SLICE_X38Y94         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.248     2.223    screen_mem/memory_reg_2368_2431_27_29/RAMB
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_2368_2431_27_29/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.292ns (34.054%)  route 0.565ns (65.946%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X36Y93         FDRE                                         r  dispDriver/CounterX_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/CounterX_reg[-1111111110]/Q
                         net (fo=1, routed)           0.161     1.804    dispDriver/C[1]
    SLICE_X36Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.849 r  dispDriver/memory_reg_2368_2431_0_2_i_7/O
                         net (fo=1, routed)           0.000     1.849    dispDriver/memory_reg_2368_2431_0_2_i_7_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.955 r  dispDriver/memory_reg_2368_2431_0_2_i_2/O[1]
                         net (fo=112, routed)         0.405     2.360    screen_mem/memory_reg_2368_2431_27_29/ADDRD0
    SLICE_X38Y94         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_27_29/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     2.015    screen_mem/memory_reg_2368_2431_27_29/WCLK
    SLICE_X38Y94         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_27_29/RAMC/CLK
                         clock pessimism             -0.247     1.769    
                         clock uncertainty            0.207     1.975    
    SLICE_X38Y94         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.248     2.223    screen_mem/memory_reg_2368_2431_27_29/RAMC
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_2368_2431_27_29/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.292ns (34.054%)  route 0.565ns (65.946%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X36Y93         FDRE                                         r  dispDriver/CounterX_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/CounterX_reg[-1111111110]/Q
                         net (fo=1, routed)           0.161     1.804    dispDriver/C[1]
    SLICE_X36Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.849 r  dispDriver/memory_reg_2368_2431_0_2_i_7/O
                         net (fo=1, routed)           0.000     1.849    dispDriver/memory_reg_2368_2431_0_2_i_7_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.955 r  dispDriver/memory_reg_2368_2431_0_2_i_2/O[1]
                         net (fo=112, routed)         0.405     2.360    screen_mem/memory_reg_2368_2431_27_29/ADDRD0
    SLICE_X38Y94         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_27_29/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     2.015    screen_mem/memory_reg_2368_2431_27_29/WCLK
    SLICE_X38Y94         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_27_29/RAMD/CLK
                         clock pessimism             -0.247     1.769    
                         clock uncertainty            0.207     1.975    
    SLICE_X38Y94         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.248     2.223    screen_mem/memory_reg_2368_2431_27_29/RAMD
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_2368_2431_21_23/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.392ns (49.218%)  route 0.404ns (50.782%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X36Y93         FDRE                                         r  dispDriver/CounterX_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/CounterX_reg[-1111111110]/Q
                         net (fo=1, routed)           0.161     1.804    dispDriver/C[1]
    SLICE_X36Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.849 r  dispDriver/memory_reg_2368_2431_0_2_i_7/O
                         net (fo=1, routed)           0.000     1.849    dispDriver/memory_reg_2368_2431_0_2_i_7_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.001 r  dispDriver/memory_reg_2368_2431_0_2_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.001    dispDriver/memory_reg_2368_2431_0_2_i_2_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.055 r  dispDriver/memory_reg_2368_2431_0_2_i_1/O[0]
                         net (fo=113, routed)         0.244     2.299    screen_mem/memory_reg_2368_2431_21_23/ADDRD3
    SLICE_X38Y97         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_21_23/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.857     2.016    screen_mem/memory_reg_2368_2431_21_23/WCLK
    SLICE_X38Y97         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_21_23/RAMA/CLK
                         clock pessimism             -0.247     1.770    
                         clock uncertainty            0.207     1.976    
    SLICE_X38Y97         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.178     2.154    screen_mem/memory_reg_2368_2431_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_2368_2431_21_23/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.392ns (49.218%)  route 0.404ns (50.782%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X36Y93         FDRE                                         r  dispDriver/CounterX_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/CounterX_reg[-1111111110]/Q
                         net (fo=1, routed)           0.161     1.804    dispDriver/C[1]
    SLICE_X36Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.849 r  dispDriver/memory_reg_2368_2431_0_2_i_7/O
                         net (fo=1, routed)           0.000     1.849    dispDriver/memory_reg_2368_2431_0_2_i_7_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.001 r  dispDriver/memory_reg_2368_2431_0_2_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.001    dispDriver/memory_reg_2368_2431_0_2_i_2_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.055 r  dispDriver/memory_reg_2368_2431_0_2_i_1/O[0]
                         net (fo=113, routed)         0.244     2.299    screen_mem/memory_reg_2368_2431_21_23/ADDRD3
    SLICE_X38Y97         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_21_23/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.857     2.016    screen_mem/memory_reg_2368_2431_21_23/WCLK
    SLICE_X38Y97         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_21_23/RAMB/CLK
                         clock pessimism             -0.247     1.770    
                         clock uncertainty            0.207     1.976    
    SLICE_X38Y97         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.178     2.154    screen_mem/memory_reg_2368_2431_21_23/RAMB
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        0.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.718ns (25.028%)  route 2.151ns (74.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 8.962 - 4.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.744     5.416    dispDriver/encode_G/CLK
    SLICE_X40Y98         FDRE                                         r  dispDriver/encode_G/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.419     5.835 r  dispDriver/encode_G/TMDS_reg[4]/Q
                         net (fo=3, routed)           2.151     7.986    dispDriver/encode_G_n_2
    SLICE_X41Y98         LUT3 (Prop_lut3_I0_O)        0.299     8.285 r  dispDriver/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     8.285    dispDriver/TMDS_shift_green[4]_i_1_n_0
    SLICE_X41Y98         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.567     8.962    dispDriver/clk_TMDS
    SLICE_X41Y98         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.106     9.068    
                         clock uncertainty           -0.214     8.853    
    SLICE_X41Y98         FDRE (Setup_fdre_C_D)        0.031     8.884    dispDriver/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          8.884    
                         arrival time                          -8.285    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.748ns (25.803%)  route 2.151ns (74.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 8.962 - 4.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.744     5.416    dispDriver/encode_G/CLK
    SLICE_X40Y98         FDRE                                         r  dispDriver/encode_G/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.419     5.835 r  dispDriver/encode_G/TMDS_reg[4]/Q
                         net (fo=3, routed)           2.151     7.986    dispDriver/encode_G_n_2
    SLICE_X41Y98         LUT3 (Prop_lut3_I0_O)        0.329     8.315 r  dispDriver/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     8.315    dispDriver/TMDS_shift_green[6]_i_1_n_0
    SLICE_X41Y98         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.567     8.962    dispDriver/clk_TMDS
    SLICE_X41Y98         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.106     9.068    
                         clock uncertainty           -0.214     8.853    
    SLICE_X41Y98         FDRE (Setup_fdre_C_D)        0.075     8.928    dispDriver/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.580ns (20.459%)  route 2.255ns (79.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.741     5.413    dispDriver/encode_B/CLK
    SLICE_X39Y93         FDRE                                         r  dispDriver/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           2.255     8.124    dispDriver/encode_B_n_4
    SLICE_X40Y93         LUT3 (Prop_lut3_I0_O)        0.124     8.248 r  dispDriver/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     8.248    dispDriver/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X40Y93         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566     8.961    dispDriver/clk_TMDS
    SLICE_X40Y93         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.106     9.067    
                         clock uncertainty           -0.214     8.852    
    SLICE_X40Y93         FDRE (Setup_fdre_C_D)        0.031     8.883    dispDriver/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          8.883    
                         arrival time                          -8.248    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.608ns (21.576%)  route 2.210ns (78.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 8.959 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.741     5.413    dispDriver/encode_B/CLK
    SLICE_X39Y93         FDRE                                         r  dispDriver/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           2.210     8.079    dispDriver/encode_B_n_4
    SLICE_X39Y92         LUT3 (Prop_lut3_I0_O)        0.152     8.231 r  dispDriver/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     8.231    dispDriver/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X39Y92         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     8.959    dispDriver/clk_TMDS
    SLICE_X39Y92         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.106     9.065    
                         clock uncertainty           -0.214     8.850    
    SLICE_X39Y92         FDRE (Setup_fdre_C_D)        0.075     8.925    dispDriver/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          8.925    
                         arrival time                          -8.231    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 0.576ns (24.182%)  route 1.806ns (75.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 8.959 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.741     5.413    dispDriver/encode_B/CLK
    SLICE_X39Y93         FDRE                                         r  dispDriver/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.806     7.675    dispDriver/encode_B_n_4
    SLICE_X39Y92         LUT3 (Prop_lut3_I0_O)        0.120     7.795 r  dispDriver/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     7.795    dispDriver/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X39Y92         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     8.959    dispDriver/clk_TMDS
    SLICE_X39Y92         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.106     9.065    
                         clock uncertainty           -0.214     8.850    
    SLICE_X39Y92         FDRE (Setup_fdre_C_D)        0.075     8.925    dispDriver/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          8.925    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.580ns (25.049%)  route 1.735ns (74.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 8.959 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.741     5.413    dispDriver/encode_B/CLK
    SLICE_X39Y93         FDRE                                         r  dispDriver/encode_B/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/encode_B/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.735     7.604    dispDriver/encode_B_n_3
    SLICE_X39Y92         LUT3 (Prop_lut3_I0_O)        0.124     7.728 r  dispDriver/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     7.728    dispDriver/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X39Y92         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     8.959    dispDriver/clk_TMDS
    SLICE_X39Y92         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.106     9.065    
                         clock uncertainty           -0.214     8.850    
    SLICE_X39Y92         FDRE (Setup_fdre_C_D)        0.031     8.881    dispDriver/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          8.881    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.580ns (25.429%)  route 1.701ns (74.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 8.962 - 4.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.744     5.416    dispDriver/encode_G/CLK
    SLICE_X40Y98         FDRE                                         r  dispDriver/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  dispDriver/encode_G/TMDS_reg[0]/Q
                         net (fo=2, routed)           1.701     7.573    dispDriver/encode_G_n_5
    SLICE_X41Y98         LUT3 (Prop_lut3_I0_O)        0.124     7.697 r  dispDriver/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     7.697    dispDriver/TMDS_shift_green[0]_i_1_n_0
    SLICE_X41Y98         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.567     8.962    dispDriver/clk_TMDS
    SLICE_X41Y98         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.106     9.068    
                         clock uncertainty           -0.214     8.853    
    SLICE_X41Y98         FDRE (Setup_fdre_C_D)        0.029     8.882    dispDriver/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          8.882    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.718ns (31.427%)  route 1.567ns (68.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.741     5.413    dispDriver/encode_R/CLK
    SLICE_X39Y95         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.419     5.832 r  dispDriver/encode_R/TMDS_reg[5]/Q
                         net (fo=2, routed)           1.567     7.398    dispDriver/TMDS[5]
    SLICE_X40Y96         LUT3 (Prop_lut3_I0_O)        0.299     7.697 r  dispDriver/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     7.697    dispDriver/TMDS_shift_red[7]_i_1_n_0
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566     8.961    dispDriver/clk_TMDS
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.106     9.067    
                         clock uncertainty           -0.214     8.852    
    SLICE_X40Y96         FDRE (Setup_fdre_C_D)        0.031     8.883    dispDriver/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          8.883    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.580ns (25.548%)  route 1.690ns (74.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 8.962 - 4.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.744     5.416    dispDriver/encode_G/CLK
    SLICE_X40Y98         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  dispDriver/encode_G/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.690     7.562    dispDriver/encode_G_n_4
    SLICE_X41Y98         LUT3 (Prop_lut3_I0_O)        0.124     7.686 r  dispDriver/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     7.686    dispDriver/TMDS_shift_green[2]_i_1_n_0
    SLICE_X41Y98         FDRE                                         r  dispDriver/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.567     8.962    dispDriver/clk_TMDS
    SLICE_X41Y98         FDRE                                         r  dispDriver/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.106     9.068    
                         clock uncertainty           -0.214     8.853    
    SLICE_X41Y98         FDRE (Setup_fdre_C_D)        0.031     8.884    dispDriver/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          8.884    
                         arrival time                          -7.686    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.580ns (25.578%)  route 1.688ns (74.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.741     5.413    dispDriver/encode_R/CLK
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/encode_R/TMDS_reg[2]/Q
                         net (fo=2, routed)           1.688     7.556    dispDriver/TMDS[2]
    SLICE_X41Y96         LUT3 (Prop_lut3_I0_O)        0.124     7.680 r  dispDriver/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     7.680    dispDriver/TMDS_shift_red[2]_i_1_n_0
    SLICE_X41Y96         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566     8.961    dispDriver/clk_TMDS
    SLICE_X41Y96         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.106     9.067    
                         clock uncertainty           -0.214     8.852    
    SLICE_X41Y96         FDRE (Setup_fdre_C_D)        0.031     8.883    dispDriver/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          8.883    
                         arrival time                          -7.680    
  -------------------------------------------------------------------
                         slack                                  1.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.183ns (23.685%)  route 0.590ns (76.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.591     1.505    dispDriver/encode_G/CLK
    SLICE_X40Y98         FDRE                                         r  dispDriver/encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/encode_G/TMDS_reg[3]/Q
                         net (fo=2, routed)           0.590     2.236    dispDriver/encode_G_n_3
    SLICE_X41Y98         LUT3 (Prop_lut3_I0_O)        0.042     2.278 r  dispDriver/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     2.278    dispDriver/TMDS_shift_green[7]_i_1_n_0
    SLICE_X41Y98         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X41Y98         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
                         clock pessimism             -0.198     1.825    
                         clock uncertainty            0.214     2.039    
    SLICE_X41Y98         FDRE (Hold_fdre_C_D)         0.107     2.146    dispDriver/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.226ns (28.590%)  route 0.564ns (71.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.588     1.502    dispDriver/encode_R/CLK
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  dispDriver/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.564     2.195    dispDriver/TMDS[9]
    SLICE_X40Y96         LUT2 (Prop_lut2_I1_O)        0.098     2.293 r  dispDriver/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     2.293    dispDriver/TMDS_shift_red[9]_i_1_n_0
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/C
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.214     2.038    
    SLICE_X40Y96         FDRE (Hold_fdre_C_D)         0.107     2.145    dispDriver/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.186ns (23.029%)  route 0.622ns (76.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.591     1.505    dispDriver/encode_G/CLK
    SLICE_X40Y98         FDRE                                         r  dispDriver/encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/encode_G/TMDS_reg[3]/Q
                         net (fo=2, routed)           0.622     2.268    dispDriver/encode_G_n_3
    SLICE_X41Y98         LUT3 (Prop_lut3_I0_O)        0.045     2.313 r  dispDriver/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     2.313    dispDriver/TMDS_shift_green[3]_i_1_n_0
    SLICE_X41Y98         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X41Y98         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/C
                         clock pessimism             -0.198     1.825    
                         clock uncertainty            0.214     2.039    
    SLICE_X41Y98         FDRE (Hold_fdre_C_D)         0.107     2.146    dispDriver/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.226ns (27.554%)  route 0.594ns (72.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.588     1.502    dispDriver/encode_B/CLK
    SLICE_X39Y93         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  dispDriver/encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.594     2.225    dispDriver/encode_B_n_1
    SLICE_X40Y93         LUT3 (Prop_lut3_I0_O)        0.098     2.323 r  dispDriver/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     2.323    dispDriver/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X40Y93         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X40Y93         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/C
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.214     2.038    
    SLICE_X40Y93         FDRE (Hold_fdre_C_D)         0.107     2.145    dispDriver/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.183ns (22.308%)  route 0.637ns (77.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.588     1.502    dispDriver/encode_R/CLK
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/encode_R/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.637     2.281    dispDriver/TMDS[3]
    SLICE_X40Y96         LUT3 (Prop_lut3_I0_O)        0.042     2.323 r  dispDriver/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     2.323    dispDriver/TMDS_shift_red[3]_i_1_n_0
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/C
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.214     2.038    
    SLICE_X40Y96         FDRE (Hold_fdre_C_D)         0.107     2.145    dispDriver/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.226ns (28.017%)  route 0.581ns (71.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.588     1.502    dispDriver/encode_R/CLK
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  dispDriver/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.581     2.211    dispDriver/TMDS[4]
    SLICE_X40Y96         LUT3 (Prop_lut3_I0_O)        0.098     2.309 r  dispDriver/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     2.309    dispDriver/TMDS_shift_red[4]_i_1_n_0
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_red_reg[4]/C
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.214     2.038    
    SLICE_X40Y96         FDRE (Hold_fdre_C_D)         0.092     2.130    dispDriver/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.227ns (27.454%)  route 0.600ns (72.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.588     1.502    dispDriver/encode_R/CLK
    SLICE_X39Y95         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  dispDriver/encode_R/TMDS_reg[5]/Q
                         net (fo=2, routed)           0.600     2.230    dispDriver/TMDS[5]
    SLICE_X40Y96         LUT3 (Prop_lut3_I0_O)        0.099     2.329 r  dispDriver/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     2.329    dispDriver/TMDS_shift_red[5]_i_1_n_0
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/C
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.214     2.038    
    SLICE_X40Y96         FDRE (Hold_fdre_C_D)         0.107     2.145    dispDriver/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.185ns (21.758%)  route 0.665ns (78.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.591     1.505    dispDriver/encode_R/CLK
    SLICE_X41Y97         FDRE                                         r  dispDriver/encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/encode_R/TMDS_reg[8]/Q
                         net (fo=2, routed)           0.665     2.312    dispDriver/TMDS[8]
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.044     2.356 r  dispDriver/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     2.356    dispDriver/TMDS_shift_red[8]_i_1_n_0
    SLICE_X40Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X40Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/C
                         clock pessimism             -0.198     1.825    
                         clock uncertainty            0.214     2.039    
    SLICE_X40Y97         FDRE (Hold_fdre_C_D)         0.107     2.146    dispDriver/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.185ns (21.664%)  route 0.669ns (78.336%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.588     1.502    dispDriver/encode_R/CLK
    SLICE_X39Y95         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/encode_R/TMDS_reg[0]/Q
                         net (fo=2, routed)           0.669     2.312    dispDriver/TMDS[0]
    SLICE_X41Y96         LUT3 (Prop_lut3_I0_O)        0.044     2.356 r  dispDriver/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     2.356    dispDriver/TMDS_shift_red[1]_i_1_n_0
    SLICE_X41Y96         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X41Y96         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/C
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.214     2.038    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.107     2.145    dispDriver/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.183ns (21.310%)  route 0.676ns (78.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.588     1.502    dispDriver/encode_B/CLK
    SLICE_X39Y93         FDRE                                         r  dispDriver/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/encode_B/TMDS_reg[0]/Q
                         net (fo=2, routed)           0.676     2.319    dispDriver/encode_B_n_6
    SLICE_X39Y92         LUT3 (Prop_lut3_I0_O)        0.042     2.361 r  dispDriver/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     2.361    dispDriver/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X39Y92         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.857     2.018    dispDriver/clk_TMDS
    SLICE_X39Y92         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/C
                         clock pessimism             -0.198     1.821    
                         clock uncertainty            0.214     2.035    
    SLICE_X39Y92         FDRE (Hold_fdre_C_D)         0.107     2.142    dispDriver/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.219    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack        2.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.612ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.895ns  (required time - arrival time)
  Source:                 screen_mem/memory_reg_2368_2431_18_20/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_G/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        4.761ns  (logic 2.205ns (46.316%)  route 2.556ns (53.684%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 44.962 - 40.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 37.407 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.738    37.407    screen_mem/memory_reg_2368_2431_18_20/WCLK
    SLICE_X38Y96         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_18_20/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    38.724 f  screen_mem/memory_reg_2368_2431_18_20/RAMB/O
                         net (fo=1, routed)           0.633    39.357    screen_mem/memory_reg_2368_2431_18_20_n_1
    SLICE_X39Y97         LUT4 (Prop_lut4_I0_O)        0.124    39.481 f  screen_mem/balance_acc[0]_i_30/O
                         net (fo=1, routed)           0.000    39.481    screen_mem/displayData0[19]
    SLICE_X39Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    39.698 f  screen_mem/balance_acc_reg[0]_i_13/O
                         net (fo=1, routed)           0.599    40.297    screen_mem/balance_acc_reg[0]_i_13_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.299    40.596 f  screen_mem/balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.570    41.165    screen_mem/balance_acc[0]_i_4_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124    41.289 r  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.754    42.044    dispDriver/encode_G/TMDS_reg[5]_0
    SLICE_X40Y98         LUT3 (Prop_lut3_I1_O)        0.124    42.168 r  dispDriver/encode_G/TMDS[2]_i_1/O
                         net (fo=1, routed)           0.000    42.168    dispDriver/encode_G/TMDS[2]_i_1_n_0
    SLICE_X40Y98         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.567    44.962    dispDriver/encode_G/CLK
    SLICE_X40Y98         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/C
                         clock pessimism              0.277    45.238    
                         clock uncertainty           -0.207    45.032    
    SLICE_X40Y98         FDRE (Setup_fdre_C_D)        0.031    45.063    dispDriver/encode_G/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         45.063    
                         arrival time                         -42.168    
  -------------------------------------------------------------------
                         slack                                  2.895    

Slack (MET) :             2.944ns  (required time - arrival time)
  Source:                 screen_mem/memory_reg_2368_2431_18_20/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        4.756ns  (logic 2.200ns (46.259%)  route 2.556ns (53.741%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 44.962 - 40.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 37.407 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.738    37.407    screen_mem/memory_reg_2368_2431_18_20/WCLK
    SLICE_X38Y96         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_18_20/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    38.724 f  screen_mem/memory_reg_2368_2431_18_20/RAMB/O
                         net (fo=1, routed)           0.633    39.357    screen_mem/memory_reg_2368_2431_18_20_n_1
    SLICE_X39Y97         LUT4 (Prop_lut4_I0_O)        0.124    39.481 f  screen_mem/balance_acc[0]_i_30/O
                         net (fo=1, routed)           0.000    39.481    screen_mem/displayData0[19]
    SLICE_X39Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    39.698 f  screen_mem/balance_acc_reg[0]_i_13/O
                         net (fo=1, routed)           0.599    40.297    screen_mem/balance_acc_reg[0]_i_13_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.299    40.596 f  screen_mem/balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.570    41.165    screen_mem/balance_acc[0]_i_4_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124    41.289 r  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.754    42.044    dispDriver/encode_G/TMDS_reg[5]_0
    SLICE_X40Y98         LUT3 (Prop_lut3_I1_O)        0.119    42.163 r  dispDriver/encode_G/TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    42.163    dispDriver/encode_G/TMDS[5]_i_1_n_0
    SLICE_X40Y98         FDRE                                         r  dispDriver/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.567    44.962    dispDriver/encode_G/CLK
    SLICE_X40Y98         FDRE                                         r  dispDriver/encode_G/TMDS_reg[5]/C
                         clock pessimism              0.277    45.238    
                         clock uncertainty           -0.207    45.032    
    SLICE_X40Y98         FDRE (Setup_fdre_C_D)        0.075    45.107    dispDriver/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         45.107    
                         arrival time                         -42.163    
  -------------------------------------------------------------------
                         slack                                  2.944    

Slack (MET) :             3.016ns  (required time - arrival time)
  Source:                 screen_mem/memory_reg_2368_2431_18_20/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        4.636ns  (logic 2.205ns (47.562%)  route 2.431ns (52.438%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 44.960 - 40.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 37.407 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.738    37.407    screen_mem/memory_reg_2368_2431_18_20/WCLK
    SLICE_X38Y96         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_18_20/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    38.724 f  screen_mem/memory_reg_2368_2431_18_20/RAMB/O
                         net (fo=1, routed)           0.633    39.357    screen_mem/memory_reg_2368_2431_18_20_n_1
    SLICE_X39Y97         LUT4 (Prop_lut4_I0_O)        0.124    39.481 f  screen_mem/balance_acc[0]_i_30/O
                         net (fo=1, routed)           0.000    39.481    screen_mem/displayData0[19]
    SLICE_X39Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    39.698 f  screen_mem/balance_acc_reg[0]_i_13/O
                         net (fo=1, routed)           0.599    40.297    screen_mem/balance_acc_reg[0]_i_13_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.299    40.596 f  screen_mem/balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.570    41.165    screen_mem/balance_acc[0]_i_4_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124    41.289 r  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.629    41.919    dispDriver/encode_B/TMDS_reg[7]_0
    SLICE_X39Y93         LUT3 (Prop_lut3_I0_O)        0.124    42.043 r  dispDriver/encode_B/TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    42.043    dispDriver/encode_B/TMDS[1]_i_1_n_0
    SLICE_X39Y93         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.565    44.960    dispDriver/encode_B/CLK
    SLICE_X39Y93         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/C
                         clock pessimism              0.277    45.236    
                         clock uncertainty           -0.207    45.030    
    SLICE_X39Y93         FDRE (Setup_fdre_C_D)        0.029    45.059    dispDriver/encode_B/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         45.059    
                         arrival time                         -42.043    
  -------------------------------------------------------------------
                         slack                                  3.016    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 screen_mem/memory_reg_2368_2431_18_20/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        4.594ns  (logic 2.205ns (47.993%)  route 2.389ns (52.007%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 44.960 - 40.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 37.407 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.738    37.407    screen_mem/memory_reg_2368_2431_18_20/WCLK
    SLICE_X38Y96         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_18_20/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    38.724 r  screen_mem/memory_reg_2368_2431_18_20/RAMB/O
                         net (fo=1, routed)           0.633    39.357    screen_mem/memory_reg_2368_2431_18_20_n_1
    SLICE_X39Y97         LUT4 (Prop_lut4_I0_O)        0.124    39.481 r  screen_mem/balance_acc[0]_i_30/O
                         net (fo=1, routed)           0.000    39.481    screen_mem/displayData0[19]
    SLICE_X39Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    39.698 r  screen_mem/balance_acc_reg[0]_i_13/O
                         net (fo=1, routed)           0.599    40.297    screen_mem/balance_acc_reg[0]_i_13_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.299    40.596 r  screen_mem/balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.570    41.165    screen_mem/balance_acc[0]_i_4_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124    41.289 f  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.588    41.877    dispDriver/encode_R/TMDS_reg[0]_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I3_O)        0.124    42.001 r  dispDriver/encode_R/TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000    42.001    dispDriver/encode_R/TMDS0[2]
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.565    44.960    dispDriver/encode_R/CLK
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/C
                         clock pessimism              0.277    45.236    
                         clock uncertainty           -0.207    45.030    
    SLICE_X39Y96         FDRE (Setup_fdre_C_D)        0.031    45.061    dispDriver/encode_R/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         45.061    
                         arrival time                         -42.001    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.062ns  (required time - arrival time)
  Source:                 screen_mem/memory_reg_2368_2431_18_20/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        4.593ns  (logic 2.205ns (48.003%)  route 2.388ns (51.997%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 44.960 - 40.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 37.407 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.738    37.407    screen_mem/memory_reg_2368_2431_18_20/WCLK
    SLICE_X38Y96         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_18_20/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    38.724 f  screen_mem/memory_reg_2368_2431_18_20/RAMB/O
                         net (fo=1, routed)           0.633    39.357    screen_mem/memory_reg_2368_2431_18_20_n_1
    SLICE_X39Y97         LUT4 (Prop_lut4_I0_O)        0.124    39.481 f  screen_mem/balance_acc[0]_i_30/O
                         net (fo=1, routed)           0.000    39.481    screen_mem/displayData0[19]
    SLICE_X39Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    39.698 f  screen_mem/balance_acc_reg[0]_i_13/O
                         net (fo=1, routed)           0.599    40.297    screen_mem/balance_acc_reg[0]_i_13_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.299    40.596 f  screen_mem/balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.570    41.165    screen_mem/balance_acc[0]_i_4_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124    41.289 r  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.587    41.876    dispDriver/encode_R/TMDS_reg[0]_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I4_O)        0.124    42.000 r  dispDriver/encode_R/TMDS[3]_i_1/O
                         net (fo=1, routed)           0.000    42.000    dispDriver/encode_R/TMDS0[3]
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.565    44.960    dispDriver/encode_R/CLK
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/C
                         clock pessimism              0.277    45.236    
                         clock uncertainty           -0.207    45.030    
    SLICE_X39Y96         FDRE (Setup_fdre_C_D)        0.032    45.062    dispDriver/encode_R/TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         45.062    
                         arrival time                         -42.000    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.068ns  (required time - arrival time)
  Source:                 screen_mem/memory_reg_2368_2431_18_20/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        4.630ns  (logic 2.199ns (47.494%)  route 2.431ns (52.506%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 44.960 - 40.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 37.407 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.738    37.407    screen_mem/memory_reg_2368_2431_18_20/WCLK
    SLICE_X38Y96         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_18_20/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    38.724 r  screen_mem/memory_reg_2368_2431_18_20/RAMB/O
                         net (fo=1, routed)           0.633    39.357    screen_mem/memory_reg_2368_2431_18_20_n_1
    SLICE_X39Y97         LUT4 (Prop_lut4_I0_O)        0.124    39.481 r  screen_mem/balance_acc[0]_i_30/O
                         net (fo=1, routed)           0.000    39.481    screen_mem/displayData0[19]
    SLICE_X39Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    39.698 r  screen_mem/balance_acc_reg[0]_i_13/O
                         net (fo=1, routed)           0.599    40.297    screen_mem/balance_acc_reg[0]_i_13_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.299    40.596 r  screen_mem/balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.570    41.165    screen_mem/balance_acc[0]_i_4_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124    41.289 f  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.629    41.919    dispDriver/encode_B/TMDS_reg[7]_0
    SLICE_X39Y93         LUT3 (Prop_lut3_I1_O)        0.118    42.037 r  dispDriver/encode_B/TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000    42.037    dispDriver/encode_B/TMDS[7]_i_1_n_0
    SLICE_X39Y93         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.565    44.960    dispDriver/encode_B/CLK
    SLICE_X39Y93         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/C
                         clock pessimism              0.277    45.236    
                         clock uncertainty           -0.207    45.030    
    SLICE_X39Y93         FDRE (Setup_fdre_C_D)        0.075    45.105    dispDriver/encode_B/TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         45.105    
                         arrival time                         -42.037    
  -------------------------------------------------------------------
                         slack                                  3.068    

Slack (MET) :             3.108ns  (required time - arrival time)
  Source:                 screen_mem/memory_reg_2368_2431_18_20/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        4.590ns  (logic 2.201ns (47.947%)  route 2.389ns (52.053%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 44.960 - 40.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 37.407 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.738    37.407    screen_mem/memory_reg_2368_2431_18_20/WCLK
    SLICE_X38Y96         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_18_20/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    38.724 f  screen_mem/memory_reg_2368_2431_18_20/RAMB/O
                         net (fo=1, routed)           0.633    39.357    screen_mem/memory_reg_2368_2431_18_20_n_1
    SLICE_X39Y97         LUT4 (Prop_lut4_I0_O)        0.124    39.481 f  screen_mem/balance_acc[0]_i_30/O
                         net (fo=1, routed)           0.000    39.481    screen_mem/displayData0[19]
    SLICE_X39Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    39.698 f  screen_mem/balance_acc_reg[0]_i_13/O
                         net (fo=1, routed)           0.599    40.297    screen_mem/balance_acc_reg[0]_i_13_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.299    40.596 f  screen_mem/balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.570    41.165    screen_mem/balance_acc[0]_i_4_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124    41.289 r  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.588    41.877    dispDriver/encode_R/TMDS_reg[0]_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I4_O)        0.120    41.997 r  dispDriver/encode_R/TMDS[4]_i_1/O
                         net (fo=1, routed)           0.000    41.997    dispDriver/encode_R/TMDS0[4]
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.565    44.960    dispDriver/encode_R/CLK
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/C
                         clock pessimism              0.277    45.236    
                         clock uncertainty           -0.207    45.030    
    SLICE_X39Y96         FDRE (Setup_fdre_C_D)        0.075    45.105    dispDriver/encode_R/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                         45.105    
                         arrival time                         -41.997    
  -------------------------------------------------------------------
                         slack                                  3.108    

Slack (MET) :             3.112ns  (required time - arrival time)
  Source:                 screen_mem/memory_reg_2368_2431_18_20/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        4.586ns  (logic 2.198ns (47.924%)  route 2.388ns (52.076%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 44.960 - 40.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 37.407 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.738    37.407    screen_mem/memory_reg_2368_2431_18_20/WCLK
    SLICE_X38Y96         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_18_20/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    38.724 r  screen_mem/memory_reg_2368_2431_18_20/RAMB/O
                         net (fo=1, routed)           0.633    39.357    screen_mem/memory_reg_2368_2431_18_20_n_1
    SLICE_X39Y97         LUT4 (Prop_lut4_I0_O)        0.124    39.481 r  screen_mem/balance_acc[0]_i_30/O
                         net (fo=1, routed)           0.000    39.481    screen_mem/displayData0[19]
    SLICE_X39Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    39.698 r  screen_mem/balance_acc_reg[0]_i_13/O
                         net (fo=1, routed)           0.599    40.297    screen_mem/balance_acc_reg[0]_i_13_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.299    40.596 r  screen_mem/balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.570    41.165    screen_mem/balance_acc[0]_i_4_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124    41.289 f  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.587    41.876    dispDriver/encode_R/TMDS_reg[0]_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I0_O)        0.117    41.993 r  dispDriver/encode_R/TMDS[9]_i_1/O
                         net (fo=1, routed)           0.000    41.993    dispDriver/encode_R/TMDS0[9]
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.565    44.960    dispDriver/encode_R/CLK
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/C
                         clock pessimism              0.277    45.236    
                         clock uncertainty           -0.207    45.030    
    SLICE_X39Y96         FDRE (Setup_fdre_C_D)        0.075    45.105    dispDriver/encode_R/TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         45.105    
                         arrival time                         -41.993    
  -------------------------------------------------------------------
                         slack                                  3.112    

Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 screen_mem/memory_reg_2368_2431_18_20/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        4.476ns  (logic 2.205ns (49.268%)  route 2.271ns (50.732%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 44.960 - 40.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 37.407 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.738    37.407    screen_mem/memory_reg_2368_2431_18_20/WCLK
    SLICE_X38Y96         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_18_20/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    38.724 f  screen_mem/memory_reg_2368_2431_18_20/RAMB/O
                         net (fo=1, routed)           0.633    39.357    screen_mem/memory_reg_2368_2431_18_20_n_1
    SLICE_X39Y97         LUT4 (Prop_lut4_I0_O)        0.124    39.481 f  screen_mem/balance_acc[0]_i_30/O
                         net (fo=1, routed)           0.000    39.481    screen_mem/displayData0[19]
    SLICE_X39Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    39.698 f  screen_mem/balance_acc_reg[0]_i_13/O
                         net (fo=1, routed)           0.599    40.297    screen_mem/balance_acc_reg[0]_i_13_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.299    40.596 f  screen_mem/balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.570    41.165    screen_mem/balance_acc[0]_i_4_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124    41.289 r  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.469    41.758    dispDriver/encode_R/TMDS_reg[0]_0
    SLICE_X39Y95         LUT5 (Prop_lut5_I1_O)        0.124    41.882 r  dispDriver/encode_R/TMDS[0]_i_1/O
                         net (fo=1, routed)           0.000    41.882    dispDriver/encode_R/TMDS0[0]
    SLICE_X39Y95         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.565    44.960    dispDriver/encode_R/CLK
    SLICE_X39Y95         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/C
                         clock pessimism              0.277    45.236    
                         clock uncertainty           -0.207    45.030    
    SLICE_X39Y95         FDRE (Setup_fdre_C_D)        0.029    45.059    dispDriver/encode_R/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         45.059    
                         arrival time                         -41.882    
  -------------------------------------------------------------------
                         slack                                  3.177    

Slack (MET) :             3.179ns  (required time - arrival time)
  Source:                 screen_mem/memory_reg_2368_2431_18_20/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        4.474ns  (logic 2.205ns (49.288%)  route 2.269ns (50.711%))
  Logic Levels:           5  (LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 44.961 - 40.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 37.407 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.738    37.407    screen_mem/memory_reg_2368_2431_18_20/WCLK
    SLICE_X38Y96         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_18_20/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    38.724 r  screen_mem/memory_reg_2368_2431_18_20/RAMB/O
                         net (fo=1, routed)           0.633    39.357    screen_mem/memory_reg_2368_2431_18_20_n_1
    SLICE_X39Y97         LUT4 (Prop_lut4_I0_O)        0.124    39.481 r  screen_mem/balance_acc[0]_i_30/O
                         net (fo=1, routed)           0.000    39.481    screen_mem/displayData0[19]
    SLICE_X39Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    39.698 r  screen_mem/balance_acc_reg[0]_i_13/O
                         net (fo=1, routed)           0.599    40.297    screen_mem/balance_acc_reg[0]_i_13_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.299    40.596 r  screen_mem/balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.570    41.165    screen_mem/balance_acc[0]_i_4_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124    41.289 f  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.467    41.756    dispDriver/encode_R/TMDS_reg[0]_0
    SLICE_X40Y95         LUT4 (Prop_lut4_I2_O)        0.124    41.880 r  dispDriver/encode_R/balance_acc[0]_i_1/O
                         net (fo=1, routed)           0.000    41.880    dispDriver/encode_R/balance_acc[0]_i_1_n_0
    SLICE_X40Y95         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.566    44.961    dispDriver/encode_R/CLK
    SLICE_X40Y95         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[0]/C
                         clock pessimism              0.277    45.237    
                         clock uncertainty           -0.207    45.031    
    SLICE_X40Y95         FDRE (Setup_fdre_C_D)        0.029    45.060    dispDriver/encode_R/balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         45.060    
                         arrival time                         -41.880    
  -------------------------------------------------------------------
                         slack                                  3.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 screen_mem/memory_reg_2368_2431_27_29/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.569ns (47.405%)  route 0.631ns (52.595%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.498    screen_mem/memory_reg_2368_2431_27_29/WCLK
    SLICE_X38Y94         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_27_29/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.886 r  screen_mem/memory_reg_2368_2431_27_29/RAMB/O
                         net (fo=1, routed)           0.189     2.075    screen_mem/memory_reg_2368_2431_27_29_n_1
    SLICE_X39Y94         LUT4 (Prop_lut4_I3_O)        0.045     2.120 r  screen_mem/balance_acc[0]_i_9/O
                         net (fo=1, routed)           0.082     2.202    screen_mem/balance_acc[0]_i_9_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I2_O)        0.045     2.247 f  screen_mem/balance_acc[0]_i_3/O
                         net (fo=1, routed)           0.189     2.437    screen_mem/balance_acc[0]_i_3_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.045     2.482 f  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.171     2.653    dispDriver/encode_R/TMDS_reg[0]_0
    SLICE_X39Y95         LUT5 (Prop_lut5_I0_O)        0.046     2.699 r  dispDriver/encode_R/TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.699    dispDriver/encode_R/TMDS[5]_i_1__0_n_0
    SLICE_X39Y95         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.858     2.019    dispDriver/encode_R/CLK
    SLICE_X39Y95         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/C
                         clock pessimism             -0.247     1.773    
                         clock uncertainty            0.207     1.979    
    SLICE_X39Y95         FDRE (Hold_fdre_C_D)         0.107     2.086    dispDriver/encode_R/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 screen_mem/memory_reg_2368_2431_27_29/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.568ns (47.361%)  route 0.631ns (52.639%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.498    screen_mem/memory_reg_2368_2431_27_29/WCLK
    SLICE_X38Y94         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_27_29/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.886 f  screen_mem/memory_reg_2368_2431_27_29/RAMB/O
                         net (fo=1, routed)           0.189     2.075    screen_mem/memory_reg_2368_2431_27_29_n_1
    SLICE_X39Y94         LUT4 (Prop_lut4_I3_O)        0.045     2.120 f  screen_mem/balance_acc[0]_i_9/O
                         net (fo=1, routed)           0.082     2.202    screen_mem/balance_acc[0]_i_9_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I2_O)        0.045     2.247 r  screen_mem/balance_acc[0]_i_3/O
                         net (fo=1, routed)           0.189     2.437    screen_mem/balance_acc[0]_i_3_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.045     2.482 r  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.171     2.653    dispDriver/encode_R/TMDS_reg[0]_0
    SLICE_X39Y95         LUT5 (Prop_lut5_I1_O)        0.045     2.698 r  dispDriver/encode_R/TMDS[0]_i_1/O
                         net (fo=1, routed)           0.000     2.698    dispDriver/encode_R/TMDS0[0]
    SLICE_X39Y95         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.858     2.019    dispDriver/encode_R/CLK
    SLICE_X39Y95         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/C
                         clock pessimism             -0.247     1.773    
                         clock uncertainty            0.207     1.979    
    SLICE_X39Y95         FDRE (Hold_fdre_C_D)         0.091     2.070    dispDriver/encode_R/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 screen_mem/memory_reg_2368_2431_27_29/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.568ns (46.274%)  route 0.659ns (53.726%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.498    screen_mem/memory_reg_2368_2431_27_29/WCLK
    SLICE_X38Y94         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_27_29/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.886 r  screen_mem/memory_reg_2368_2431_27_29/RAMB/O
                         net (fo=1, routed)           0.189     2.075    screen_mem/memory_reg_2368_2431_27_29_n_1
    SLICE_X39Y94         LUT4 (Prop_lut4_I3_O)        0.045     2.120 r  screen_mem/balance_acc[0]_i_9/O
                         net (fo=1, routed)           0.082     2.202    screen_mem/balance_acc[0]_i_9_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I2_O)        0.045     2.247 f  screen_mem/balance_acc[0]_i_3/O
                         net (fo=1, routed)           0.189     2.437    screen_mem/balance_acc[0]_i_3_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.045     2.482 f  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.199     2.681    dispDriver/encode_R/TMDS_reg[0]_0
    SLICE_X40Y95         LUT4 (Prop_lut4_I2_O)        0.045     2.726 r  dispDriver/encode_R/balance_acc[0]_i_1/O
                         net (fo=1, routed)           0.000     2.726    dispDriver/encode_R/balance_acc[0]_i_1_n_0
    SLICE_X40Y95         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.860     2.021    dispDriver/encode_R/CLK
    SLICE_X40Y95         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[0]/C
                         clock pessimism             -0.247     1.775    
                         clock uncertainty            0.207     1.981    
    SLICE_X40Y95         FDRE (Hold_fdre_C_D)         0.091     2.072    dispDriver/encode_R/balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 screen_mem/memory_reg_2368_2431_27_29/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.572ns (45.173%)  route 0.694ns (54.827%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.498    screen_mem/memory_reg_2368_2431_27_29/WCLK
    SLICE_X38Y94         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_27_29/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.886 r  screen_mem/memory_reg_2368_2431_27_29/RAMB/O
                         net (fo=1, routed)           0.189     2.075    screen_mem/memory_reg_2368_2431_27_29_n_1
    SLICE_X39Y94         LUT4 (Prop_lut4_I3_O)        0.045     2.120 r  screen_mem/balance_acc[0]_i_9/O
                         net (fo=1, routed)           0.082     2.202    screen_mem/balance_acc[0]_i_9_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I2_O)        0.045     2.247 f  screen_mem/balance_acc[0]_i_3/O
                         net (fo=1, routed)           0.189     2.437    screen_mem/balance_acc[0]_i_3_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.045     2.482 f  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.234     2.716    dispDriver/encode_R/TMDS_reg[0]_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I0_O)        0.049     2.765 r  dispDriver/encode_R/TMDS[9]_i_1/O
                         net (fo=1, routed)           0.000     2.765    dispDriver/encode_R/TMDS0[9]
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.858     2.019    dispDriver/encode_R/CLK
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/C
                         clock pessimism             -0.247     1.773    
                         clock uncertainty            0.207     1.979    
    SLICE_X39Y96         FDRE (Hold_fdre_C_D)         0.107     2.086    dispDriver/encode_R/TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.765    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 screen_mem/memory_reg_2368_2431_27_29/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.574ns (45.259%)  route 0.694ns (54.741%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.498    screen_mem/memory_reg_2368_2431_27_29/WCLK
    SLICE_X38Y94         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_27_29/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.886 f  screen_mem/memory_reg_2368_2431_27_29/RAMB/O
                         net (fo=1, routed)           0.189     2.075    screen_mem/memory_reg_2368_2431_27_29_n_1
    SLICE_X39Y94         LUT4 (Prop_lut4_I3_O)        0.045     2.120 f  screen_mem/balance_acc[0]_i_9/O
                         net (fo=1, routed)           0.082     2.202    screen_mem/balance_acc[0]_i_9_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I2_O)        0.045     2.247 r  screen_mem/balance_acc[0]_i_3/O
                         net (fo=1, routed)           0.189     2.437    screen_mem/balance_acc[0]_i_3_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.045     2.482 r  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.234     2.716    dispDriver/encode_R/TMDS_reg[0]_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I4_O)        0.051     2.767 r  dispDriver/encode_R/TMDS[4]_i_1/O
                         net (fo=1, routed)           0.000     2.767    dispDriver/encode_R/TMDS0[4]
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.858     2.019    dispDriver/encode_R/CLK
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/C
                         clock pessimism             -0.247     1.773    
                         clock uncertainty            0.207     1.979    
    SLICE_X39Y96         FDRE (Hold_fdre_C_D)         0.107     2.086    dispDriver/encode_R/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 screen_mem/memory_reg_2368_2431_27_29/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.571ns (45.002%)  route 0.698ns (54.998%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.498    screen_mem/memory_reg_2368_2431_27_29/WCLK
    SLICE_X38Y94         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_27_29/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.886 r  screen_mem/memory_reg_2368_2431_27_29/RAMB/O
                         net (fo=1, routed)           0.189     2.075    screen_mem/memory_reg_2368_2431_27_29_n_1
    SLICE_X39Y94         LUT4 (Prop_lut4_I3_O)        0.045     2.120 r  screen_mem/balance_acc[0]_i_9/O
                         net (fo=1, routed)           0.082     2.202    screen_mem/balance_acc[0]_i_9_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I2_O)        0.045     2.247 f  screen_mem/balance_acc[0]_i_3/O
                         net (fo=1, routed)           0.189     2.437    screen_mem/balance_acc[0]_i_3_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.045     2.482 f  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.237     2.719    dispDriver/encode_B/TMDS_reg[7]_0
    SLICE_X39Y93         LUT3 (Prop_lut3_I1_O)        0.048     2.767 r  dispDriver/encode_B/TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000     2.767    dispDriver/encode_B/TMDS[7]_i_1_n_0
    SLICE_X39Y93         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.858     2.019    dispDriver/encode_B/CLK
    SLICE_X39Y93         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/C
                         clock pessimism             -0.247     1.773    
                         clock uncertainty            0.207     1.979    
    SLICE_X39Y93         FDRE (Hold_fdre_C_D)         0.107     2.086    dispDriver/encode_B/TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 screen_mem/memory_reg_2368_2431_27_29/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.568ns (44.999%)  route 0.694ns (55.001%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.498    screen_mem/memory_reg_2368_2431_27_29/WCLK
    SLICE_X38Y94         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_27_29/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.886 r  screen_mem/memory_reg_2368_2431_27_29/RAMB/O
                         net (fo=1, routed)           0.189     2.075    screen_mem/memory_reg_2368_2431_27_29_n_1
    SLICE_X39Y94         LUT4 (Prop_lut4_I3_O)        0.045     2.120 r  screen_mem/balance_acc[0]_i_9/O
                         net (fo=1, routed)           0.082     2.202    screen_mem/balance_acc[0]_i_9_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I2_O)        0.045     2.247 f  screen_mem/balance_acc[0]_i_3/O
                         net (fo=1, routed)           0.189     2.437    screen_mem/balance_acc[0]_i_3_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.045     2.482 f  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.234     2.716    dispDriver/encode_R/TMDS_reg[0]_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I3_O)        0.045     2.761 r  dispDriver/encode_R/TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.761    dispDriver/encode_R/TMDS0[2]
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.858     2.019    dispDriver/encode_R/CLK
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/C
                         clock pessimism             -0.247     1.773    
                         clock uncertainty            0.207     1.979    
    SLICE_X39Y96         FDRE (Hold_fdre_C_D)         0.092     2.071    dispDriver/encode_R/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.761    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 screen_mem/memory_reg_2368_2431_27_29/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.568ns (44.999%)  route 0.694ns (55.001%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.498    screen_mem/memory_reg_2368_2431_27_29/WCLK
    SLICE_X38Y94         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_27_29/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.886 f  screen_mem/memory_reg_2368_2431_27_29/RAMB/O
                         net (fo=1, routed)           0.189     2.075    screen_mem/memory_reg_2368_2431_27_29_n_1
    SLICE_X39Y94         LUT4 (Prop_lut4_I3_O)        0.045     2.120 f  screen_mem/balance_acc[0]_i_9/O
                         net (fo=1, routed)           0.082     2.202    screen_mem/balance_acc[0]_i_9_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I2_O)        0.045     2.247 r  screen_mem/balance_acc[0]_i_3/O
                         net (fo=1, routed)           0.189     2.437    screen_mem/balance_acc[0]_i_3_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.045     2.482 r  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.234     2.716    dispDriver/encode_R/TMDS_reg[0]_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I4_O)        0.045     2.761 r  dispDriver/encode_R/TMDS[3]_i_1/O
                         net (fo=1, routed)           0.000     2.761    dispDriver/encode_R/TMDS0[3]
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.858     2.019    dispDriver/encode_R/CLK
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/C
                         clock pessimism             -0.247     1.773    
                         clock uncertainty            0.207     1.979    
    SLICE_X39Y96         FDRE (Hold_fdre_C_D)         0.092     2.071    dispDriver/encode_R/TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.761    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 screen_mem/memory_reg_2368_2431_27_29/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.568ns (44.872%)  route 0.698ns (55.128%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.498    screen_mem/memory_reg_2368_2431_27_29/WCLK
    SLICE_X38Y94         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_27_29/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.886 f  screen_mem/memory_reg_2368_2431_27_29/RAMB/O
                         net (fo=1, routed)           0.189     2.075    screen_mem/memory_reg_2368_2431_27_29_n_1
    SLICE_X39Y94         LUT4 (Prop_lut4_I3_O)        0.045     2.120 f  screen_mem/balance_acc[0]_i_9/O
                         net (fo=1, routed)           0.082     2.202    screen_mem/balance_acc[0]_i_9_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I2_O)        0.045     2.247 r  screen_mem/balance_acc[0]_i_3/O
                         net (fo=1, routed)           0.189     2.437    screen_mem/balance_acc[0]_i_3_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.045     2.482 r  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.237     2.719    dispDriver/encode_B/TMDS_reg[7]_0
    SLICE_X39Y93         LUT3 (Prop_lut3_I0_O)        0.045     2.764 r  dispDriver/encode_B/TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000     2.764    dispDriver/encode_B/TMDS[1]_i_1_n_0
    SLICE_X39Y93         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.858     2.019    dispDriver/encode_B/CLK
    SLICE_X39Y93         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/C
                         clock pessimism             -0.247     1.773    
                         clock uncertainty            0.207     1.979    
    SLICE_X39Y93         FDRE (Hold_fdre_C_D)         0.091     2.070    dispDriver/encode_B/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 screen_mem/memory_reg_2368_2431_27_29/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.572ns (42.446%)  route 0.776ns (57.554%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.498    screen_mem/memory_reg_2368_2431_27_29/WCLK
    SLICE_X38Y94         RAMD64E                                      r  screen_mem/memory_reg_2368_2431_27_29/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.886 f  screen_mem/memory_reg_2368_2431_27_29/RAMB/O
                         net (fo=1, routed)           0.189     2.075    screen_mem/memory_reg_2368_2431_27_29_n_1
    SLICE_X39Y94         LUT4 (Prop_lut4_I3_O)        0.045     2.120 f  screen_mem/balance_acc[0]_i_9/O
                         net (fo=1, routed)           0.082     2.202    screen_mem/balance_acc[0]_i_9_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I2_O)        0.045     2.247 r  screen_mem/balance_acc[0]_i_3/O
                         net (fo=1, routed)           0.189     2.437    screen_mem/balance_acc[0]_i_3_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.045     2.482 r  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.315     2.797    dispDriver/encode_G/TMDS_reg[5]_0
    SLICE_X40Y98         LUT3 (Prop_lut3_I1_O)        0.049     2.846 r  dispDriver/encode_G/TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000     2.846    dispDriver/encode_G/TMDS[5]_i_1_n_0
    SLICE_X40Y98         FDRE                                         r  dispDriver/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.861     2.022    dispDriver/encode_G/CLK
    SLICE_X40Y98         FDRE                                         r  dispDriver/encode_G/TMDS_reg[5]/C
                         clock pessimism             -0.247     1.776    
                         clock uncertainty            0.207     1.982    
    SLICE_X40Y98         FDRE (Hold_fdre_C_D)         0.107     2.089    dispDriver/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.757    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  DCM_TMDS_CLKFX
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.000ns  (logic 2.317ns (57.922%)  route 1.683ns (42.078%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.740     5.412    dispDriver/clk_TMDS
    SLICE_X39Y92         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           1.683     7.551    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    1.861     9.412 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000     9.412    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.999ns  (logic 2.316ns (57.911%)  route 1.683ns (42.089%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.740     5.412    dispDriver/clk_TMDS
    SLICE_X39Y92         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           1.683     7.551    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     1.860     9.411 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000     9.411    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.980ns  (logic 2.320ns (58.294%)  route 1.660ns (41.706%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.743     5.415    dispDriver/clk_TMDS
    SLICE_X41Y96         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           1.660     7.531    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    1.864     9.394 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000     9.394    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.979ns  (logic 2.319ns (58.284%)  route 1.660ns (41.716%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.743     5.415    dispDriver/clk_TMDS
    SLICE_X41Y96         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           1.660     7.531    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     1.863     9.393 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000     9.393    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.975ns  (logic 2.315ns (58.243%)  route 1.660ns (41.757%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.744     5.416    dispDriver/clk_TMDS
    SLICE_X41Y98         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           1.660     7.532    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    1.859     9.391 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000     9.391    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.974ns  (logic 2.314ns (58.232%)  route 1.660ns (41.768%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.744     5.416    dispDriver/clk_TMDS
    SLICE_X41Y98         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           1.660     7.532    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     1.858     9.390 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000     9.390    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.275ns  (logic 0.948ns (74.366%)  route 0.327ns (25.634%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.591     1.505    dispDriver/clk_TMDS
    SLICE_X41Y98         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           0.327     1.973    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     0.807     2.780 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000     2.780    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.276ns  (logic 0.949ns (74.386%)  route 0.327ns (25.614%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.591     1.505    dispDriver/clk_TMDS
    SLICE_X41Y98         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           0.327     1.973    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    0.808     2.781 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000     2.781    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.281ns  (logic 0.950ns (74.147%)  route 0.331ns (25.853%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.587     1.501    dispDriver/clk_TMDS
    SLICE_X39Y92         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           0.331     1.973    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     0.809     2.782 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000     2.782    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.282ns  (logic 0.951ns (74.167%)  route 0.331ns (25.833%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.587     1.501    dispDriver/clk_TMDS
    SLICE_X39Y92         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           0.331     1.973    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    0.810     2.783 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000     2.783    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.280ns  (logic 0.953ns (74.463%)  route 0.327ns (25.537%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X41Y96         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           0.327     1.972    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     0.812     2.784 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000     2.784    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.281ns  (logic 0.954ns (74.483%)  route 0.327ns (25.517%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X41Y96         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           0.327     1.972    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    0.813     2.785 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000     2.785    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MMCM_pix_clock
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.728ns  (logic 1.942ns (28.866%)  route 4.786ns (71.134%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    23.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680    25.349    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    21.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    23.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          3.026    26.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    1.841    28.539 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000    28.539    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.727ns  (logic 1.941ns (28.855%)  route 4.786ns (71.145%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    23.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680    25.349    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    21.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    23.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          3.026    26.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     1.840    28.538 f  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000    28.538    TMDSp_clock
    H16                                                               f  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 0.815ns (40.182%)  route 1.213ns (59.818%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     0.789     2.435 r  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000     2.435    TMDSp_clock
    H16                                                               r  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 0.816ns (40.212%)  route 1.213ns (59.788%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    0.790     2.436 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000     2.436    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb_in
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.680     9.349    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     5.811 f  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           1.760     7.571    dispDriver/clkfb_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.672 f  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           1.677     9.349    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           0.482     0.889    dispDriver/clkfb_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           0.546     1.460    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





