--RA: 240259 Luccas Pereira Bastos
--RA:250559 Vin√≠cius Garcia Balbino

LIBRARY ieee;
USE ieee.std_logic_1164.all;
use ieee.numeric_std.all;

ENTITY Proj_5 IS
	PORT(KEY :IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		LEDR: OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		SW: IN STD_LOGIC_VECTOR(17 DOWNTO 0);
		HEX0: OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
		HEX1: OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
		HEX2: OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
		CLOCK_50: IN STD_LOGIC);
END Proj_5;

ARCHITECTURE Behavior OF Proj_5 IS

	component counter is
			generic (
				n : natural := 4
			);
			port (
				clock : in STD_LOGIC;
				reset_n : IN STD_LOGIC;
				ValMax : in unsigned(n-1 DOWNTO 0);
				enable: in STD_LOGIC;
				rollover: out STD_LOGIC;
				Q : out STD_LOGIC_VECTOR(n-1 DOWNTO 0)
			);
	end component counter;

	signal q0 : STD_LOGIC_VECTOR(24 DOWNTO 0);
	signal vmax : unsigned(7 DOWNTO 0);
	signal CLOCK_1, reset_n, r1: STD_LOGIC;
	signal temp : STD_LOGIC := '0';
	
	
BEGIN
	Clk1: counter
		generic map(25)
		port map (CLOCK_50,'1',"1011111010111100001000000",'1',r1, q0);
	temp <= NOT temp when (r1 = '1') else temp;
		
	LEDR(1) <= temp;
	

END Behavior;