#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Nov 01 17:12:43 2017
# Process ID: 1716
# Current directory: C:/Projects/srio_test/srio_test/srio_test.runs/synth_3
# Command line: vivado.exe -log srio_example_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source srio_example_test.tcl
# Log file: C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/srio_example_test.vds
# Journal file: C:/Projects/srio_test/srio_test/srio_test.runs/synth_3\vivado.jou
#-----------------------------------------------------------
source srio_example_test.tcl -notrace
Command: synth_design -top srio_example_test -part xc7k325tffg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3376 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 393.895 ; gain = 183.914
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'srio_example_test' [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_example_test.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_example_test.v:130]
INFO: [Synth 8-638] synthesizing module 'vio_0' [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-1716-vldmr-PC/realtime/vio_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'vio_0' (1#1) [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-1716-vldmr-PC/realtime/vio_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'srio_response' [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/imports/new/srio_response.v:23]
	Parameter NREAD bound to: 4'b0010 
	Parameter NWRITE bound to: 4'b0101 
	Parameter SWRITE bound to: 4'b0110 
	Parameter DOORB bound to: 4'b1010 
	Parameter MESSG bound to: 4'b1011 
	Parameter RESP bound to: 4'b1101 
	Parameter TNWR bound to: 4'b0100 
	Parameter TNWR_R bound to: 4'b0101 
	Parameter TNRD bound to: 4'b0100 
	Parameter TNDATA bound to: 4'b0000 
	Parameter MSGRSP bound to: 4'b0001 
	Parameter TWDATA bound to: 4'b1000 
	Parameter RESERVE bound to: 1'b0 
	Parameter ERROR bound to: 1'b1 
	Parameter IDLE_S bound to: 3'b000 
	Parameter WAIT_REQ_S bound to: 3'b001 
	Parameter SEND_HD_S bound to: 3'b010 
	Parameter SEND_DT_S bound to: 3'b100 
WARNING: [Synth 8-567] referenced signal 'response_ftype' should be on the sensitivity list [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/imports/new/srio_response.v:345]
WARNING: [Synth 8-567] referenced signal 'count_req' should be on the sensitivity list [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/imports/new/srio_response.v:345]
WARNING: [Synth 8-567] referenced signal 'response_ftype' should be on the sensitivity list [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/imports/new/srio_response.v:382]
WARNING: [Synth 8-567] referenced signal 'axis_iotx_tready' should be on the sensitivity list [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/imports/new/srio_response.v:382]
WARNING: [Synth 8-567] referenced signal 'response_tid' should be on the sensitivity list [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/imports/new/srio_response.v:382]
WARNING: [Synth 8-567] referenced signal 'response_prio' should be on the sensitivity list [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/imports/new/srio_response.v:382]
WARNING: [Synth 8-567] referenced signal 'array_tid' should be on the sensitivity list [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/imports/new/srio_response.v:382]
WARNING: [Synth 8-567] referenced signal 'iter_output' should be on the sensitivity list [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/imports/new/srio_response.v:382]
WARNING: [Synth 8-567] referenced signal 'en_rd' should be on the sensitivity list [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/imports/new/srio_response.v:382]
WARNING: [Synth 8-567] referenced signal 'dout_fifo' should be on the sensitivity list [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/imports/new/srio_response.v:382]
WARNING: [Synth 8-567] referenced signal 'fifo_EMPTY' should be on the sensitivity list [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/imports/new/srio_response.v:382]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/imports/new/srio_response.v:429]
INFO: [Synth 8-638] synthesizing module 'dbg_ila' [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-1716-vldmr-PC/realtime/dbg_ila_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dbg_ila' (2#1) [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-1716-vldmr-PC/realtime/dbg_ila_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_rx_inst' [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-1716-vldmr-PC/realtime/fifo_generator_rx_inst_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_rx_inst' (3#1) [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-1716-vldmr-PC/realtime/fifo_generator_rx_inst_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'srio_response' (4#1) [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/imports/new/srio_response.v:23]
INFO: [Synth 8-638] synthesizing module 'srio_gen2_0' [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-1716-vldmr-PC/realtime/srio_gen2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'srio_gen2_0' (5#1) [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-1716-vldmr-PC/realtime/srio_gen2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'srio_example_test' (6#1) [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_example_test.v:23]
WARNING: [Synth 8-3331] design srio_response has unconnected port id_override
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tkeep[7]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tkeep[6]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tkeep[5]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tkeep[4]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tkeep[3]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tkeep[2]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tkeep[1]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tkeep[0]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tuser[15]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tuser[14]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tuser[13]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tuser[12]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tuser[11]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tuser[10]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tuser[9]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tuser[8]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tuser[7]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tuser[6]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tuser[5]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tuser[4]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tuser[3]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tuser[2]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tuser[1]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tuser[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 432.332 ; gain = 222.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 432.332 ; gain = 222.352
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'dbg_ila' instantiated as 'srio_rx/ila_ip' [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/imports/new/srio_response.v:429]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fifo_generator_rx_inst' instantiated as 'srio_rx/fifo_rx_ip' [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/imports/new/srio_response.v:472]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'srio_gen2_0' instantiated as 'srio_ip' [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_example_test.v:184]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'vio_0' instantiated as 'vio_ip' [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_example_test.v:130]
INFO: [Device 21-403] Loading part xc7k325tffg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-1716-vldmr-PC/dcp/vio_0_in_context.xdc] for cell 'vio_ip'
Finished Parsing XDC File [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-1716-vldmr-PC/dcp/vio_0_in_context.xdc] for cell 'vio_ip'
Parsing XDC File [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-1716-vldmr-PC/dcp_2/fifo_generator_rx_inst_in_context.xdc] for cell 'srio_rx/fifo_rx_ip'
Finished Parsing XDC File [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-1716-vldmr-PC/dcp_2/fifo_generator_rx_inst_in_context.xdc] for cell 'srio_rx/fifo_rx_ip'
Parsing XDC File [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-1716-vldmr-PC/dcp_3/dbg_ila_in_context.xdc] for cell 'srio_rx/ila_ip'
Finished Parsing XDC File [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-1716-vldmr-PC/dcp_3/dbg_ila_in_context.xdc] for cell 'srio_rx/ila_ip'
Parsing XDC File [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-1716-vldmr-PC/dcp_4/srio_gen2_0_in_context.xdc] for cell 'srio_ip'
Finished Parsing XDC File [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-1716-vldmr-PC/dcp_4/srio_gen2_0_in_context.xdc] for cell 'srio_ip'
Parsing XDC File [C:/Projects/srio_test/srio_test/top.xdc]
Finished Parsing XDC File [C:/Projects/srio_test/srio_test/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Projects/srio_test/srio_test/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/srio_example_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/srio_example_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/dont_touch.xdc]
Finished Parsing XDC File [C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 782.797 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 782.797 ; gain = 572.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 782.797 ; gain = 572.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clkn. (constraint file  C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-1716-vldmr-PC/dcp_4/srio_gen2_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clkn. (constraint file  C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-1716-vldmr-PC/dcp_4/srio_gen2_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clkp. (constraint file  C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-1716-vldmr-PC/dcp_4/srio_gen2_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clkp. (constraint file  C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/.Xil/Vivado-1716-vldmr-PC/dcp_4/srio_gen2_0_in_context.xdc, line 10).
Applied set_property DONT_TOUCH = true for srio_ip. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for srio_rx/ila_ip. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 782.797 ; gain = 572.816
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "array_tid_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_tid_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_tid_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_tid_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_tid_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_tid_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_tid_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_tid_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_tid_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_tid_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_tid_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_tid_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_tid_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_tid_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_tid_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_tid_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'response_tlast_reg' [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/imports/new/srio_response.v:148]
WARNING: [Synth 8-327] inferring latch for variable 'axis_iotx_tdata_reg' [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/imports/new/srio_response.v:385]
WARNING: [Synth 8-327] inferring latch for variable 'rd_fifo_reg' [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/imports/new/srio_response.v:386]
WARNING: [Synth 8-327] inferring latch for variable 'only_header_sent_reg' [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/imports/new/srio_response.v:391]
WARNING: [Synth 8-327] inferring latch for variable 'delay_start_reg' [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/imports/new/srio_response.v:393]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 782.797 ; gain = 572.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 20    
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 25    
	   5 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module srio_response 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 20    
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 25    
	   5 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design srio_response has unconnected port id_override
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tkeep[7]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tkeep[6]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tkeep[5]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tkeep[4]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tkeep[3]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tkeep[2]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tkeep[1]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tkeep[0]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tuser[15]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tuser[14]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tuser[13]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tuser[12]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tuser[11]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tuser[10]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tuser[9]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tuser[8]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tuser[7]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tuser[6]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tuser[5]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tuser[4]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tuser[3]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tuser[2]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tuser[1]
WARNING: [Synth 8-3331] design srio_response has unconnected port axis_iorx_tuser[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 782.797 ; gain = 572.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'srio_ip/refclk_out' to pin 'srio_ip/bbstub_refclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'srio_ip/drpclk_out' to pin 'srio_ip/bbstub_drpclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'srio_ip/gt_clk_out' to pin 'srio_ip/bbstub_gt_clk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'srio_ip/gt_pcs_clk_out' to pin 'srio_ip/bbstub_gt_pcs_clk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'srio_ip/log_clk_out' to pin 'srio_ip/bbstub_log_clk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'srio_ip/phy_clk_out' to pin 'srio_ip/bbstub_phy_clk_out/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 782.797 ; gain = 572.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 782.797 ; gain = 572.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 782.797 ; gain = 572.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 782.797 ; gain = 572.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 782.797 ; gain = 572.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 782.797 ; gain = 572.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 782.797 ; gain = 572.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 782.797 ; gain = 572.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 782.797 ; gain = 572.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |vio_0                  |         1|
|2     |dbg_ila                |         1|
|3     |fifo_generator_rx_inst |         1|
|4     |srio_gen2_0            |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |dbg_ila                |     1|
|2     |fifo_generator_rx_inst |     1|
|3     |srio_gen2_0            |     1|
|4     |vio_0                  |     1|
|5     |BUFG                   |     1|
|6     |CARRY4                 |     5|
|7     |LUT1                   |     3|
|8     |LUT2                   |    17|
|9     |LUT3                   |    24|
|10    |LUT4                   |    92|
|11    |LUT5                   |    37|
|12    |LUT6                   |    65|
|13    |MUXF7                  |    16|
|14    |FDCE                   |   190|
|15    |FDPE                   |     3|
|16    |LD                     |    67|
|17    |LDCP                   |     1|
|18    |IBUF                   |     4|
|19    |OBUF                   |     4|
+------+-----------------------+------+

Report Instance Areas: 
+------+----------+--------------+------+
|      |Instance  |Module        |Cells |
+------+----------+--------------+------+
|1     |top       |              |  1066|
|2     |  srio_rx |srio_response |   587|
+------+----------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 782.797 ; gain = 572.816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 782.797 ; gain = 105.844
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 782.797 ; gain = 572.816
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 68 instances were transformed.
  LD => LDCE: 67 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 782.797 ; gain = 468.609
INFO: [Common 17-1381] The checkpoint 'C:/Projects/srio_test/srio_test/srio_test.runs/synth_3/srio_example_test.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 782.797 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 01 17:13:20 2017...
