// Seed: 3630454179
module module_0 #(
    parameter id_4 = 32'd33
) (
    input wand id_0,
    input tri0 id_1
);
  wire id_3;
  wire _id_4;
  logic [7:0][""] id_5[-1 : id_4];
  ;
  assign module_1.id_11 = 0;
  assign id_5 = id_5;
endmodule
module module_1 #(
    parameter id_0  = 32'd28,
    parameter id_2  = 32'd88,
    parameter id_21 = 32'd69,
    parameter id_28 = 32'd17
) (
    input supply1 _id_0,
    output tri0 id_1,
    input supply0 _id_2,
    input wire id_3[id_28 : 1],
    input tri1 id_4,
    output tri1 id_5,
    output supply1 id_6,
    output tri1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply0 id_11,
    output uwire id_12,
    input uwire id_13,
    output tri id_14
    , id_37,
    input wand id_15,
    input uwire id_16,
    output wor id_17,
    input tri0 id_18,
    input tri1 id_19,
    input wand id_20,
    output tri0 _id_21,
    output tri0 id_22,
    input tri0 id_23,
    input wor id_24,
    input tri id_25,
    input tri0 id_26,
    input tri id_27,
    input supply1 _id_28,
    output uwire id_29,
    output tri0 id_30,
    input wor id_31[id_0 : id_2  !==  1],
    input tri1 id_32,
    output tri0 id_33,
    output wire id_34[id_21 : -1 'b0],
    output tri0 id_35
);
  assign id_29 = id_16;
  assign id_33 = 1'b0;
  module_0 modCall_1 (
      id_4,
      id_25
  );
endmodule
