

================================================================
== Vivado HLS Report for 'subconv_1x1_16p_p'
================================================================
* Date:           Sat Dec 15 03:40:11 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  4191841|  4191841|  4191841|  4191841|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  4191840|  4191840|     87330|          -|          -|    48|    no    |
        | + Loop 1.1          |    87328|    87328|      5458|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1      |     5456|     5456|       341|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1  |      336|      336|         7|          -|          -|    48|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond3)
	3  / (exitcond3)
5 --> 
	6  / (!exitcond)
	12  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	5  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_15 (5)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:246
:0  br label %.loopexit


 <State 2>: 3.88ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_11, %.loopexit.loopexit ]

ST_2: exitcond1 (8)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:246
.loopexit:1  %exitcond1 = icmp eq i6 %co, -16

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_2: co_11 (10)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:246
.loopexit:3  %co_11 = add i6 %co, 1

ST_2: StgValue_20 (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:246
.loopexit:4  br i1 %exitcond1, label %3, label %.preheader61.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
.preheader61.preheader:0  %tmp = zext i6 %co to i64

ST_2: tmp_s (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:246
.preheader61.preheader:1  %tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %co, i6 0)

ST_2: p_shl2_cast (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:246
.preheader61.preheader:2  %p_shl2_cast = zext i12 %tmp_s to i13

ST_2: tmp_200 (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:246
.preheader61.preheader:3  %tmp_200 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %co, i4 0)

ST_2: p_shl3_cast1 (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
.preheader61.preheader:4  %p_shl3_cast1 = zext i10 %tmp_200 to i11

ST_2: p_shl3_cast (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
.preheader61.preheader:5  %p_shl3_cast = zext i10 %tmp_200 to i13

ST_2: tmp_201 (19)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:251
.preheader61.preheader:6  %tmp_201 = sub i13 %p_shl2_cast, %p_shl3_cast

ST_2: tmp_202 (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:246
.preheader61.preheader:7  %tmp_202 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co, i1 false)

ST_2: p_shl1_cast (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:254
.preheader61.preheader:8  %p_shl1_cast = zext i7 %tmp_202 to i11

ST_2: tmp_203 (22)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:254
.preheader61.preheader:9  %tmp_203 = add i11 %p_shl1_cast, %p_shl3_cast1

ST_2: bias_V_addr (23)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:253
.preheader61.preheader:10  %bias_V_addr = getelementptr [48 x i8]* %bias_V, i64 0, i64 %tmp

ST_2: StgValue_32 (24)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:247
.preheader61.preheader:11  br label %.preheader61

ST_2: StgValue_33 (144)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:258
:0  ret void


 <State 3>: 4.68ns
ST_3: h (26)  [1/1] 0.00ns
.preheader61:0  %h = phi i5 [ %h_11, %2 ], [ 1, %.preheader61.preheader ]

ST_3: exitcond2 (27)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:247
.preheader61:1  %exitcond2 = icmp eq i5 %h, -15

ST_3: empty_64 (28)  [1/1] 0.00ns
.preheader61:2  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: StgValue_37 (29)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:247
.preheader61:3  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader

ST_3: tmp_cast (31)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:254
.preheader.preheader:0  %tmp_cast = zext i5 %h to i11

ST_3: tmp_204 (32)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:254
.preheader.preheader:1  %tmp_204 = add i11 %tmp_cast, %tmp_203

ST_3: p_shl4_cast (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:254
.preheader.preheader:2  %p_shl4_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_204, i4 0)

ST_3: tmp_205 (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:254
.preheader.preheader:3  %tmp_205 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_204, i1 false)

ST_3: p_shl5_cast (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:254
.preheader.preheader:4  %p_shl5_cast = zext i12 %tmp_205 to i15

ST_3: tmp_206 (36)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:254
.preheader.preheader:5  %tmp_206 = add i15 %p_shl4_cast, %p_shl5_cast

ST_3: StgValue_44 (37)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:248
.preheader.preheader:6  br label %.preheader

ST_3: StgValue_45 (142)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.31ns
ST_4: w (39)  [1/1] 0.00ns
.preheader:0  %w = phi i5 [ %w_11, %_ifconv1 ], [ 1, %.preheader.preheader ]

ST_4: exitcond3 (40)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:248
.preheader:1  %exitcond3 = icmp eq i5 %w, -15

ST_4: empty_65 (41)  [1/1] 0.00ns
.preheader:2  %empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: StgValue_49 (42)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:248
.preheader:3  br i1 %exitcond3, label %2, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78

ST_4: tmp_152_cast (44)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:254
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:0  %tmp_152_cast = zext i5 %w to i15

ST_4: tmp_207 (45)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:254
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:1  %tmp_207 = add i15 %tmp_206, %tmp_152_cast

ST_4: tmp_232_cast (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:254
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:2  %tmp_232_cast = zext i15 %tmp_207 to i64

ST_4: ShuffleConvs_1_Downs (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:254
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:3  %ShuffleConvs_1_Downs = getelementptr [15552 x i8]* @ShuffleConvs_1_Downs, i64 0, i64 %tmp_232_cast

ST_4: StgValue_54 (48)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:250
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:4  br label %1

ST_4: h_11 (139)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:247
:0  %h_11 = add i5 %h, 1

ST_4: StgValue_56 (140)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:247
:1  br label %.preheader61


 <State 5>: 7.63ns
ST_5: p_Val2_s (50)  [1/1] 0.00ns
:0  %p_Val2_s = phi i8 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78 ], [ %sum_V, %_ifconv ]

ST_5: ci (51)  [1/1] 0.00ns
:1  %ci = phi i6 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78 ], [ %ci_5, %_ifconv ]

ST_5: exitcond (52)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:250
:2  %exitcond = icmp eq i6 %ci, -16

ST_5: empty_66 (53)  [1/1] 0.00ns
:3  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_5: ci_5 (54)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:250
:4  %ci_5 = add i6 %ci, 1

ST_5: StgValue_62 (55)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:250
:5  br i1 %exitcond, label %_ifconv1, label %_ifconv

ST_5: tmp_157_cast (57)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:0  %tmp_157_cast = zext i6 %ci to i13

ST_5: tmp_208 (58)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:1  %tmp_208 = add i13 %tmp_157_cast, %tmp_201

ST_5: tmp_233_cast (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:2  %tmp_233_cast = sext i13 %tmp_208 to i64

ST_5: weight_V_addr (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:3  %weight_V_addr = getelementptr [2304 x i8]* %weight_V, i64 0, i64 %tmp_233_cast

ST_5: tmp_209 (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:250
_ifconv:4  %tmp_209 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %ci, i4 0)

ST_5: p_shl8_cast (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:250
_ifconv:5  %p_shl8_cast = zext i10 %tmp_209 to i11

ST_5: tmp_211 (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:250
_ifconv:6  %tmp_211 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %ci, i1 false)

ST_5: p_shl9_cast (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:7  %p_shl9_cast = zext i7 %tmp_211 to i11

ST_5: tmp_212 (65)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:8  %tmp_212 = add i11 %p_shl8_cast, %p_shl9_cast

ST_5: tmp_213 (66)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:9  %tmp_213 = add i11 %tmp_cast, %tmp_212

ST_5: p_shl6_cast (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:10  %p_shl6_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_213, i4 0)

ST_5: tmp_214 (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:11  %tmp_214 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_213, i1 false)

ST_5: p_shl7_cast (69)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:12  %p_shl7_cast = zext i12 %tmp_214 to i15

ST_5: tmp_215 (70)  [1/1] 1.94ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:13  %tmp_215 = add i15 %p_shl6_cast, %p_shl7_cast

ST_5: tmp_216 (71)  [1/1] 1.94ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:14  %tmp_216 = add i15 %tmp_152_cast, %tmp_215

ST_5: weight_V_load (74)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:17  %weight_V_load = load i8* %weight_V_addr, align 1

ST_5: p_Val2_72 (117)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:253
_ifconv1:1  %p_Val2_72 = load i8* %bias_V_addr, align 1

ST_5: w_11 (136)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:248
_ifconv1:20  %w_11 = add i5 1, %w


 <State 6>: 3.25ns
ST_6: tmp_241_cast (72)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:15  %tmp_241_cast = zext i15 %tmp_216 to i64

ST_6: shuffleunit0_2_outpu (73)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:16  %shuffleunit0_2_outpu = getelementptr [15552 x i8]* @shuffleunit0_2_outpu, i64 0, i64 %tmp_241_cast

ST_6: weight_V_load (74)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:17  %weight_V_load = load i8* %weight_V_addr, align 1

ST_6: shuffleunit0_2_outpu_1 (76)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:19  %shuffleunit0_2_outpu_1 = load i8* %shuffleunit0_2_outpu, align 1


 <State 7>: 3.25ns
ST_7: shuffleunit0_2_outpu_1 (76)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:19  %shuffleunit0_2_outpu_1 = load i8* %shuffleunit0_2_outpu, align 1


 <State 8>: 6.43ns
ST_8: OP1_V (75)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:18  %OP1_V = sext i8 %weight_V_load to i16

ST_8: OP2_V (77)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:20  %OP2_V = sext i8 %shuffleunit0_2_outpu_1 to i16

ST_8: p_Val2_75 (78)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:21  %p_Val2_75 = mul i16 %OP1_V, %OP2_V

ST_8: tmp_218 (84)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:27  %tmp_218 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_75, i32 5)


 <State 9>: 6.78ns
ST_9: tmp_158 (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:22  %tmp_158 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_s, i6 0)

ST_9: tmp_208_cast (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:23  %tmp_208_cast = sext i14 %tmp_158 to i16

ST_9: p_Val2_76 (81)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:24  %p_Val2_76 = add i16 %tmp_208_cast, %p_Val2_75

ST_9: signbit (82)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:25  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_76, i32 15)

ST_9: p_Val2_77 (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:26  %p_Val2_77 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_76, i32 6, i32 13)

ST_9: tmp_159 (85)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:28  %tmp_159 = zext i1 %tmp_218 to i8

ST_9: tmp_219 (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251 (grouped into LUT with out node carry)
_ifconv:29  %tmp_219 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_76, i32 13)

ST_9: p_Val2_78 (87)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:30  %p_Val2_78 = add i8 %p_Val2_77, %tmp_159

ST_9: newsignbit (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:31  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_78, i32 7)

ST_9: tmp_160 (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251 (grouped into LUT with out node carry)
_ifconv:32  %tmp_160 = xor i1 %newsignbit, true

ST_9: carry (90)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:251 (out node of the LUT)
_ifconv:33  %carry = and i1 %tmp_219, %tmp_160

ST_9: tmp_162 (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:35  %tmp_162 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_76, i32 14, i32 15)


 <State 10>: 8.28ns
ST_10: tmp_221 (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:34  %tmp_221 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_76, i32 14)

ST_10: Range1_all_ones (93)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:36  %Range1_all_ones = icmp eq i2 %tmp_162, -1

ST_10: Range1_all_zeros (94)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:37  %Range1_all_zeros = icmp eq i2 %tmp_162, 0

ST_10: deleted_zeros (95)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:38  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_10: tmp_161 (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:39  %tmp_161 = xor i1 %tmp_221, true

ST_10: p_41_i_i (97)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:40  %p_41_i_i = and i1 %signbit, %tmp_161

ST_10: deleted_ones (98)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:41  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_10: p_38_i_i (99)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:42  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_10: p_not_i_i (100)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:43  %p_not_i_i = xor i1 %deleted_zeros, true

ST_10: brmerge_i_i2 (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:44  %brmerge_i_i2 = or i1 %newsignbit, %p_not_i_i

ST_10: tmp_163 (102)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:251
_ifconv:45  %tmp_163 = xor i1 %signbit, true

ST_10: overflow (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:46  %overflow = and i1 %brmerge_i_i2, %tmp_163

ST_10: brmerge40_demorgan_i (104)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:251 (out node of the LUT)
_ifconv:47  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_10: tmp2_demorgan (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251 (grouped into LUT with out node underflow)
_ifconv:48  %tmp2_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_10: tmp2 (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251 (grouped into LUT with out node underflow)
_ifconv:49  %tmp2 = xor i1 %tmp2_demorgan, true

ST_10: underflow (107)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:251 (out node of the LUT)
_ifconv:50  %underflow = and i1 %signbit, %tmp2

ST_10: brmerge_i_i_i (108)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:251 (out node of the LUT)
_ifconv:51  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 11>: 4.14ns
ST_11: tmp3 (109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251 (grouped into LUT with out node sum_V)
_ifconv:52  %tmp3 = or i1 %brmerge40_demorgan_i, %tmp_163

ST_11: underflow_not (110)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251 (grouped into LUT with out node sum_V)
_ifconv:53  %underflow_not = or i1 %tmp3, %p_38_i_i

ST_11: p_Val2_83_mux (111)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:251 (out node of the LUT)
_ifconv:54  %p_Val2_83_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_78

ST_11: p_Val2_s_67 (112)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:251 (grouped into LUT with out node sum_V)
_ifconv:55  %p_Val2_s_67 = select i1 %underflow, i8 -128, i8 %p_Val2_78

ST_11: sum_V (113)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:251 (out node of the LUT)
_ifconv:56  %sum_V = select i1 %underflow_not, i8 %p_Val2_83_mux, i8 %p_Val2_s_67

ST_11: StgValue_124 (114)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:250
_ifconv:57  br label %1


 <State 12>: 4.64ns
ST_12: tmp_153 (116)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:253
_ifconv1:0  %tmp_153 = sext i8 %p_Val2_s to i9

ST_12: p_Val2_72 (117)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:253
_ifconv1:1  %p_Val2_72 = load i8* %bias_V_addr, align 1

ST_12: tmp_154 (118)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:253
_ifconv1:2  %tmp_154 = sext i8 %p_Val2_72 to i9

ST_12: p_Val2_73 (119)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:253
_ifconv1:3  %p_Val2_73 = add i9 %tmp_154, %tmp_153

ST_12: isneg (120)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:253
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_73, i32 8)

ST_12: result_V (121)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:253
_ifconv1:5  %result_V = add i8 %p_Val2_72, %p_Val2_s

ST_12: newsignbit_11 (122)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:253
_ifconv1:6  %newsignbit_11 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 13>: 7.05ns
ST_13: tmp_155 (123)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:253 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_155 = xor i1 %newsignbit_11, true

ST_13: underflow_11 (124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:253 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_11 = and i1 %isneg, %tmp_155

ST_13: brmerge_i_i (125)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:253 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_11

ST_13: isneg_not (126)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:253 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_13: brmerge9 (127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:253 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_11, %isneg_not

ST_13: result_V_mux (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:253 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_13: p_result_V (129)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:253 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_11, i8 -128, i8 %result_V

ST_13: result_1 (130)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:253 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_13: tmp_210 (131)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:254
_ifconv1:15  %tmp_210 = trunc i8 %result_1 to i7

ST_13: tmp_156 (132)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:254
_ifconv1:16  %tmp_156 = icmp sgt i8 %result_1, 0


 <State 14>: 5.32ns
ST_14: p_s (133)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:254
_ifconv1:17  %p_s = select i1 %tmp_156, i7 %tmp_210, i7 0

ST_14: p_cast (134)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:254
_ifconv1:18  %p_cast = zext i7 %p_s to i8

ST_14: StgValue_144 (135)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:254
_ifconv1:19  store i8 %p_cast, i8* %ShuffleConvs_1_Downs, align 1

ST_14: StgValue_145 (137)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:248
_ifconv1:21  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:246) [7]  (1.59 ns)

 <State 2>: 3.88ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:246) [7]  (0 ns)
	'icmp' operation ('exitcond1', acceleartor_hls_padding/components.cpp:246) [8]  (3.88 ns)

 <State 3>: 4.68ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:247) [26]  (0 ns)
	'add' operation ('tmp_204', acceleartor_hls_padding/components.cpp:254) [32]  (2.33 ns)
	'add' operation ('tmp_206', acceleartor_hls_padding/components.cpp:254) [36]  (2.35 ns)

 <State 4>: 3.31ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:248) [39]  (0 ns)
	'icmp' operation ('exitcond3', acceleartor_hls_padding/components.cpp:248) [40]  (3.31 ns)

 <State 5>: 7.63ns
The critical path consists of the following:
	'phi' operation ('ci') with incoming values : ('ci', acceleartor_hls_padding/components.cpp:250) [51]  (0 ns)
	'add' operation ('tmp_212', acceleartor_hls_padding/components.cpp:251) [65]  (1.88 ns)
	'add' operation ('tmp_213', acceleartor_hls_padding/components.cpp:251) [66]  (1.88 ns)
	'add' operation ('tmp_215', acceleartor_hls_padding/components.cpp:251) [70]  (1.94 ns)
	'add' operation ('tmp_216', acceleartor_hls_padding/components.cpp:251) [71]  (1.94 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('shuffleunit0_2_outpu', acceleartor_hls_padding/components.cpp:251) [73]  (0 ns)
	'load' operation ('shuffleunit0_2_outpu_1', acceleartor_hls_padding/components.cpp:251) on array 'shuffleunit0_2_outpu' [76]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('shuffleunit0_2_outpu_1', acceleartor_hls_padding/components.cpp:251) on array 'shuffleunit0_2_outpu' [76]  (3.25 ns)

 <State 8>: 6.43ns
The critical path consists of the following:
	'mul' operation ('__Val2__', acceleartor_hls_padding/components.cpp:251) [78]  (6.43 ns)

 <State 9>: 6.78ns
The critical path consists of the following:
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:251) [81]  (2.39 ns)
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:251) [87]  (2.32 ns)
	'xor' operation ('tmp_160', acceleartor_hls_padding/components.cpp:251) [89]  (0 ns)
	'and' operation ('carry', acceleartor_hls_padding/components.cpp:251) [90]  (2.07 ns)

 <State 10>: 8.28ns
The critical path consists of the following:
	'icmp' operation ('Range1_all_ones', acceleartor_hls_padding/components.cpp:251) [93]  (2.07 ns)
	'and' operation ('p_38_i_i', acceleartor_hls_padding/components.cpp:251) [99]  (2.07 ns)
	'or' operation ('tmp2_demorgan', acceleartor_hls_padding/components.cpp:251) [105]  (0 ns)
	'xor' operation ('tmp2', acceleartor_hls_padding/components.cpp:251) [106]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_padding/components.cpp:251) [107]  (2.07 ns)
	'or' operation ('brmerge_i_i_i', acceleartor_hls_padding/components.cpp:251) [108]  (2.07 ns)

 <State 11>: 4.14ns
The critical path consists of the following:
	'select' operation ('p_Val2_83_mux', acceleartor_hls_padding/components.cpp:251) [111]  (2.07 ns)
	'select' operation ('sum.V', acceleartor_hls_padding/components.cpp:251) [113]  (2.07 ns)

 <State 12>: 4.64ns
The critical path consists of the following:
	'load' operation ('__Val2__', acceleartor_hls_padding/components.cpp:253) on array 'bias_V' [117]  (2.32 ns)
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:253) [119]  (2.32 ns)

 <State 13>: 7.05ns
The critical path consists of the following:
	'xor' operation ('tmp_155', acceleartor_hls_padding/components.cpp:253) [123]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_padding/components.cpp:253) [124]  (0 ns)
	'select' operation ('p_result_V', acceleartor_hls_padding/components.cpp:253) [129]  (2.07 ns)
	'select' operation ('result_1', acceleartor_hls_padding/components.cpp:253) [130]  (2.07 ns)
	'icmp' operation ('tmp_156', acceleartor_hls_padding/components.cpp:254) [132]  (2.91 ns)

 <State 14>: 5.32ns
The critical path consists of the following:
	'select' operation ('p_s', acceleartor_hls_padding/components.cpp:254) [133]  (2.07 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:254) of variable 'p_cast', acceleartor_hls_padding/components.cpp:254 on array 'ShuffleConvs_1_Downs' [135]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
