strict digraph "compose( ,  )" {
	node [label="\N"];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd64c875e10>",
		fillcolor=turquoise,
		label="14:BL
q <= 4'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd64c556810>]",
		style=filled,
		typ=Block];
	"Leaf_13:AL"	[def_var="['q']",
		label="Leaf_13:AL"];
	"14:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd64c5a4110>",
		fillcolor=turquoise,
		label="17:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"18:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd64c5a43d0>",
		fillcolor=springgreen,
		label="18:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:BL" -> "18:IF"	[cond="[]",
		lineno=None];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd64c54e4d0>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd64c54e290>",
		fillcolor=turquoise,
		label="19:BL
q <= 4'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd64c5b2150>]",
		style=filled,
		typ=Block];
	"19:IF" -> "19:BL"	[cond="['q']",
		label="(q == 9)",
		lineno=19];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd64c5b2450>",
		fillcolor=turquoise,
		label="22:BL
q <= q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd64c5bd4d0>]",
		style=filled,
		typ=Block];
	"19:IF" -> "22:BL"	[cond="['q']",
		label="!((q == 9))",
		lineno=19];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd64c5a4e10>",
		fillcolor=turquoise,
		label="18:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"18:BL" -> "19:IF"	[cond="[]",
		lineno=None];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fd64c543fd0>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q', 'slowena']"];
	"Leaf_13:AL" -> "13:AL";
	"19:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd64c875690>",
		fillcolor=turquoise,
		label="13:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"13:AL" -> "13:BL"	[cond="[]",
		lineno=None];
	"18:IF" -> "18:BL"	[cond="['slowena']",
		label=slowena,
		lineno=18];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd64c556bd0>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:BL" -> "14:IF"	[cond="[]",
		lineno=None];
	"14:IF" -> "14:BL"	[cond="['reset']",
		label=reset,
		lineno=14];
	"14:IF" -> "17:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=14];
	"22:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
}
