#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Oct 22 15:42:04 2021
# Process ID: 26724
# Current directory: /home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.runs/design_1_RX_Block_STA_v2_0_0_synth_1
# Command line: vivado -log design_1_RX_Block_STA_v2_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_RX_Block_STA_v2_0_0.tcl
# Log file: /home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.runs/design_1_RX_Block_STA_v2_0_0_synth_1/design_1_RX_Block_STA_v2_0_0.vds
# Journal file: /home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.runs/design_1_RX_Block_STA_v2_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_RX_Block_STA_v2_0_0.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/srcs/ip/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rafael/Documents/MIMORPH/MIMORPH/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_RX_Block_STA_v2_0_0 -part xczu28dr-ffvg1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2020.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28017 
load diablo GTM unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 2399.914 ; gain = 150.715 ; free physical = 13444 ; free virtual = 64287
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function sign_ga does not always return a value [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:69]
WARNING: [Synth 8-2048] function sign_gb does not always return a value [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:78]
WARNING: [Synth 8-2048] function weight_assign does not always return a value [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'design_1_RX_Block_STA_v2_0_0' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/synth/design_1_RX_Block_STA_v2_0_0.vhd:130]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S01_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S01_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S01_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'RX_block_STA_v1_0' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/RX_block_STA_v1_0.vhd:5' bound to instance 'U0' of component 'RX_block_STA_v1_0' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/synth/design_1_RX_Block_STA_v2_0_0.vhd:299]
INFO: [Synth 8-638] synthesizing module 'RX_block_STA_v1_0' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/RX_block_STA_v1_0.vhd:119]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S01_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S01_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S01_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'RX_Block_STA_v1_0_S00_AXI' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/RX_block_STA_v1_0_S00_AXI.vhd:5' bound to instance 'RX_block_STA_v1_0_S00_AXI_inst' of component 'RX_Block_STA_v1_0_S00_AXI' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/RX_block_STA_v1_0.vhd:314]
INFO: [Synth 8-638] synthesizing module 'RX_Block_STA_v1_0_S00_AXI' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/RX_block_STA_v1_0_S00_AXI.vhd:99]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/RX_block_STA_v1_0_S00_AXI.vhd:238]
INFO: [Synth 8-226] default block is never used [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/RX_block_STA_v1_0_S00_AXI.vhd:372]
WARNING: [Synth 8-614] signal 'OUT_rd_data_1' is read in the process but is not in the sensitivity list [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/RX_block_STA_v1_0_S00_AXI.vhd:367]
WARNING: [Synth 8-614] signal 'OUT_rd_data_2' is read in the process but is not in the sensitivity list [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/RX_block_STA_v1_0_S00_AXI.vhd:367]
WARNING: [Synth 8-614] signal 'OUT_rd_data_3' is read in the process but is not in the sensitivity list [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/RX_block_STA_v1_0_S00_AXI.vhd:367]
WARNING: [Synth 8-614] signal 'OUT_rd_data_4' is read in the process but is not in the sensitivity list [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/RX_block_STA_v1_0_S00_AXI.vhd:367]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/RX_block_STA_v1_0_S00_AXI.vhd:183]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/RX_block_STA_v1_0_S00_AXI.vhd:231]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/RX_block_STA_v1_0_S00_AXI.vhd:232]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/RX_block_STA_v1_0_S00_AXI.vhd:233]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/RX_block_STA_v1_0_S00_AXI.vhd:234]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/RX_block_STA_v1_0_S00_AXI.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'RX_Block_STA_v1_0_S00_AXI' (1#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/RX_block_STA_v1_0_S00_AXI.vhd:99]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'RX_Block_STA_v1_0_S01_AXI' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/RX_block_STA_v1_0_S01_AXI.vhd:5' bound to instance 'RX_block_STA_v1_0_S01_AXI_inst' of component 'RX_Block_STA_v1_0_S01_AXI' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/RX_block_STA_v1_0.vhd:360]
INFO: [Synth 8-638] synthesizing module 'RX_Block_STA_v1_0_S01_AXI' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/RX_block_STA_v1_0_S01_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/RX_block_STA_v1_0_S01_AXI.vhd:224]
INFO: [Synth 8-226] default block is never used [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/RX_block_STA_v1_0_S01_AXI.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/RX_block_STA_v1_0_S01_AXI.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'RX_Block_STA_v1_0_S01_AXI' (2#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/RX_block_STA_v1_0_S01_AXI.vhd:86]
INFO: [Synth 8-3491] module 'STA_RX_BLOCK_TOP' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/STA_RX_BLOCK_TOP.vhd:29' bound to instance 'STA_RX_BLOCK_TOP_inst' of component 'STA_RX_BLOCK_TOP' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/RX_block_STA_v1_0.vhd:391]
INFO: [Synth 8-638] synthesizing module 'STA_RX_BLOCK_TOP' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/STA_RX_BLOCK_TOP.vhd:86]
	Parameter I_BITS bound to: 16 - type: integer 
	Parameter SSR bound to: 8 - type: integer 
	Parameter NSPS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Boundary_Detector_v1' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:27' bound to instance 'uutBD' of component 'Boundary_Detector_v1' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/STA_RX_BLOCK_TOP.vhd:228]
INFO: [Synth 8-638] synthesizing module 'Boundary_Detector_v1' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:67]
	Parameter I_BITS bound to: 16 - type: integer 
	Parameter SSR bound to: 8 - type: integer 
	Parameter NSPS bound to: 2 - type: integer 
	Parameter N bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'ifr1max6i' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/ifr1max6i.vhd:6' bound to instance 'MAX_FIND' of component 'ifr1max6i' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:457]
INFO: [Synth 8-638] synthesizing module 'ifr1max6i' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/ifr1max6i.vhd:16]
	Parameter N bound to: 26 - type: integer 
	Parameter N bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'ifr1max_r2i' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/ifr1max_r2i.vhd:11' bound to instance 'R2I' of component 'ifr1max_r2i' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/ifr1max6i.vhd:68]
INFO: [Synth 8-638] synthesizing module 'ifr1max_r2i' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/ifr1max_r2i.vhd:19]
	Parameter N bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ifr1max_r2i' (3#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/ifr1max_r2i.vhd:19]
	Parameter N bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'ifr1max_r2i' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/ifr1max_r2i.vhd:11' bound to instance 'R2I' of component 'ifr1max_r2i' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/ifr1max6i.vhd:68]
	Parameter N bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'ifr1max_r2i' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/ifr1max_r2i.vhd:11' bound to instance 'R2I' of component 'ifr1max_r2i' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/ifr1max6i.vhd:68]
	Parameter N bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'ifr1max_r2i' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/ifr1max_r2i.vhd:11' bound to instance 'R2I' of component 'ifr1max_r2i' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/ifr1max6i.vhd:87]
	Parameter N bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'ifr1max_r2i' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/ifr1max_r2i.vhd:11' bound to instance 'ST2R' of component 'ifr1max_r2i' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/ifr1max6i.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'ifr1max6i' (4#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/ifr1max6i.vhd:16]
INFO: [Synth 8-226] default block is never used [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:502]
WARNING: [Synth 8-6014] Unused sequential element b1_data_TLAST_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element b1_data_TLAST_r_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:255]
WARNING: [Synth 8-6014] Unused sequential element b1_data_TLAST_rr_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:256]
WARNING: [Synth 8-6014] Unused sequential element b1_data_TLAST_rrr_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:257]
WARNING: [Synth 8-6014] Unused sequential element b2_data_TLAST_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:298]
WARNING: [Synth 8-6014] Unused sequential element FG_4_SSR8.b3_data_TLAST_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:410]
WARNING: [Synth 8-6014] Unused sequential element FG_4_SSR8.b3_data_TLAST_r_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:411]
WARNING: [Synth 8-6014] Unused sequential element FG_4_SSR8.b3_data_TLAST_rr_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:412]
WARNING: [Synth 8-6014] Unused sequential element b4_SR_reg[12] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:431]
WARNING: [Synth 8-6014] Unused sequential element b4_SR_reg[13] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:431]
WARNING: [Synth 8-6014] Unused sequential element b4_SR_reg[14] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:431]
WARNING: [Synth 8-6014] Unused sequential element b4_SR_reg[15] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:431]
WARNING: [Synth 8-6014] Unused sequential element b4_SR_reg[16] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:431]
WARNING: [Synth 8-6014] Unused sequential element b4_SR_reg[17] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:431]
WARNING: [Synth 8-6014] Unused sequential element b4_SR_reg[18] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:431]
WARNING: [Synth 8-6014] Unused sequential element b4_SR_reg[19] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:431]
WARNING: [Synth 8-6014] Unused sequential element b4_SR_reg[20] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:431]
WARNING: [Synth 8-6014] Unused sequential element b4_SR_reg[21] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:431]
WARNING: [Synth 8-6014] Unused sequential element b4_SR_reg[22] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:431]
WARNING: [Synth 8-6014] Unused sequential element b4_SR_reg[23] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:431]
WARNING: [Synth 8-6014] Unused sequential element SIGN_SR_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:435]
WARNING: [Synth 8-6014] Unused sequential element b4_data_TLAST_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:447]
WARNING: [Synth 8-6014] Unused sequential element b5_data_TLAST_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:469]
WARNING: [Synth 8-6014] Unused sequential element b5_data_TLAST_r_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:471]
WARNING: [Synth 8-6014] Unused sequential element b5_data_TLAST_rr_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:473]
INFO: [Synth 8-256] done synthesizing module 'Boundary_Detector_v1' (5#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:67]
INFO: [Synth 8-3491] module 'FIFO_BD_CIR_TOP_v3' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/FIFO_BD_CIR_TOP_v3.vhd:28' bound to instance 'uutFIFO' of component 'FIFO_BD_CIR_TOP_v3' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/STA_RX_BLOCK_TOP.vhd:266]
INFO: [Synth 8-638] synthesizing module 'FIFO_BD_CIR_TOP_v3' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/FIFO_BD_CIR_TOP_v3.vhd:68]
	Parameter IS_RFSOC bound to: 1'b1 
INFO: [Synth 8-3491] module 'FIFO_BD_CIR_v3' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/FIFO_BD_CIR_v3/synth/FIFO_BD_CIR_v3.vhd:59' bound to instance 'FIFO_IP' of component 'FIFO_BD_CIR_v3' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/FIFO_BD_CIR_TOP_v3.vhd:118]
INFO: [Synth 8-638] synthesizing module 'FIFO_BD_CIR_v3' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/FIFO_BD_CIR_v3/synth/FIFO_BD_CIR_v3.vhd:76]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 129 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 258 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 6 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 2 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_4' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38586' bound to instance 'U0' of component 'fifo_generator_v13_2_4' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/FIFO_BD_CIR_v3/synth/FIFO_BD_CIR_v3.vhd:546]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1111]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (6#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (7#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (19#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (19#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-256] done synthesizing module 'FIFO_BD_CIR_v3' (35#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/FIFO_BD_CIR_v3/synth/FIFO_BD_CIR_v3.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'FIFO_BD_CIR_TOP_v3' (36#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/FIFO_BD_CIR_TOP_v3.vhd:68]
	Parameter STREAM bound to: 0 - type: integer 
	Parameter ILA bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'CIR_BLOCK' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:29' bound to instance 'uutCIR1' of component 'CIR_BLOCK' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/STA_RX_BLOCK_TOP.vhd:303]
INFO: [Synth 8-638] synthesizing module 'CIR_BLOCK' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:59]
	Parameter STREAM bound to: 0 - type: integer 
	Parameter ILA bound to: 0 - type: integer 
	Parameter STREAM bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GOLAY_CORR_v1' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:26' bound to instance 'CORR_Real' of component 'GOLAY_CORR_v1' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:376]
INFO: [Synth 8-638] synthesizing module 'GOLAY_CORR_v1' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:52]
	Parameter STREAM bound to: 0 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b1_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:187]
INFO: [Synth 8-638] synthesizing module 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'GOLAY_CU' (37#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b1_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:187]
INFO: [Synth 8-638] synthesizing module 'GOLAY_CU__parameterized1' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'GOLAY_CU__parameterized1' (37#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b1_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:187]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b1_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:187]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b1_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:187]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b1_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:187]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b1_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:187]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b1_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:187]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b2_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:217]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b2_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:217]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b2_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:217]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b2_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:217]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b2_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:217]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b2_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:217]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b2_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:217]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b2_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:217]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b3_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:247]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b3_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:247]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b3_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:247]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b3_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:247]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b3_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:247]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b3_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:247]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b3_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:247]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b3_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:247]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b4_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:277]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b4_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:277]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b4_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:277]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b4_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:277]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b4_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:277]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b4_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:277]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b4_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:277]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b4_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:277]
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b5_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:307]
INFO: [Synth 8-638] synthesizing module 'GOLAY_CU__parameterized4' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'GOLAY_CU__parameterized4' (37#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b5_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:307]
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b5_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:307]
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b5_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:307]
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b5_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:307]
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b5_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:307]
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b5_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:307]
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b5_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:307]
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b6_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:337]
INFO: [Synth 8-638] synthesizing module 'GOLAY_CU__parameterized6' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'GOLAY_CU__parameterized6' (37#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b6_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:337]
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b6_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:337]
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b6_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:337]
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b6_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:337]
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b6_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:337]
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b6_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:337]
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b6_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:337]
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b7_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:369]
INFO: [Synth 8-638] synthesizing module 'GOLAY_CU__parameterized8' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'GOLAY_CU__parameterized8' (37#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b7_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:369]
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b7_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:369]
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b7_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:369]
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b7_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:369]
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b7_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:369]
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b7_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:369]
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b7_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:369]
WARNING: [Synth 8-6014] Unused sequential element b7_valid_r_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:415]
INFO: [Synth 8-256] done synthesizing module 'GOLAY_CORR_v1' (38#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:52]
	Parameter STREAM bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GOLAY_CORR_v1' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:26' bound to instance 'CORR_Imag' of component 'GOLAY_CORR_v1' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:404]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/synth/fifo_generator_0.vhd:59' bound to instance 'OUT_FIFO' of component 'fifo_generator_0' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:670]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/synth/fifo_generator_0.vhd:74]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 32 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 63 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 62 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 64 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 64 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 12 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 11 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 12 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 12 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 11 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 11 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_4' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38586' bound to instance 'U0' of component 'fifo_generator_v13_2_4' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/synth/fifo_generator_0.vhd:544]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1226]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (39#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized2' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized2' (39#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized3' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized3' (40#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (42#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/synth/fifo_generator_0.vhd:74]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_0' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:689]
INFO: [Synth 8-638] synthesizing module 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/vt_single_sync.vhd:26]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "NO" *) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/vt_single_sync.vhd:27]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/vt_single_sync.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'vt_single_sync' (43#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/vt_single_sync.vhd:26]
WARNING: [Synth 8-5858] RAM b3_Ra_SR_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM b3_Rb_SR_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM b6_RaRb_SR_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element N_TRN_s_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:333]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[0][0,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[0][0,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[0][1,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[0][1,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[0][2,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[0][2,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[0][3,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[0][3,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[0][4,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[0][4,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[0][5,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[0][5,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[0][6,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[0][6,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[0][7,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[0][7,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[1][0,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[1][0,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[1][1,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[1][1,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[1][2,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[1][2,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[1][3,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[1][3,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[1][4,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[1][4,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[1][5,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[1][5,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[1][6,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[1][6,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[1][7,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[1][7,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[2][0,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[2][0,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[2][1,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[2][1,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[2][2,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[2][2,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[2][3,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[2][3,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[2][4,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[2][4,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[2][5,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[2][5,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[2][6,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[2][6,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[2][7,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[2][7,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[3][0,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[3][0,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[3][1,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[3][1,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[3][2,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[3][2,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[3][3,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[3][3,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[3][4,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[3][4,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[3][5,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[3][5,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[3][6,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[3][6,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[3][7,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[3][7,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[4][0,0] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[4][0,1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:449]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'CIR_BLOCK' (44#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:59]
	Parameter STREAM bound to: 1 - type: integer 
	Parameter ILA bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'CIR_BLOCK' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:29' bound to instance 'uutCIR2' of component 'CIR_BLOCK' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/STA_RX_BLOCK_TOP.vhd:331]
INFO: [Synth 8-638] synthesizing module 'CIR_BLOCK__parameterized1' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:59]
	Parameter STREAM bound to: 1 - type: integer 
	Parameter ILA bound to: 0 - type: integer 
	Parameter STREAM bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'GOLAY_CORR_v1' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:26' bound to instance 'CORR_Real' of component 'GOLAY_CORR_v1' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:376]
INFO: [Synth 8-638] synthesizing module 'GOLAY_CORR_v1__parameterized2' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:52]
	Parameter STREAM bound to: 1 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b1_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:187]
INFO: [Synth 8-638] synthesizing module 'GOLAY_CU__parameterized10' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'GOLAY_CU__parameterized10' (44#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b1_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:187]
INFO: [Synth 8-638] synthesizing module 'GOLAY_CU__parameterized12' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'GOLAY_CU__parameterized12' (44#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b1_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:187]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b1_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:187]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b1_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:187]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b1_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:187]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b1_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:187]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b1_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:187]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b2_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:217]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b2_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:217]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b2_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:217]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b2_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:217]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b2_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:217]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b2_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:217]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b2_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:217]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b2_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:217]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b3_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:247]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b3_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:247]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b3_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:247]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b3_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:247]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b3_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:247]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:26' bound to instance 'b3_1' of component 'GOLAY_CU' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:247]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'GOLAY_CU__parameterized14' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'GOLAY_CU__parameterized14' (44#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b1 
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b1 
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b1 
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b1 
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b1 
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b1 
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'GOLAY_CORR_v1__parameterized2' (44#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:52]
	Parameter STREAM bound to: 1 - type: integer 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
WARNING: [Synth 8-5858] RAM b3_Ra_SR_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM b3_Rb_SR_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM b6_RaRb_SR_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'CIR_BLOCK__parameterized1' (44#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:59]
	Parameter STREAM bound to: 2 - type: integer 
	Parameter ILA bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'CIR_BLOCK__parameterized3' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:59]
	Parameter STREAM bound to: 2 - type: integer 
	Parameter ILA bound to: 0 - type: integer 
	Parameter STREAM bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GOLAY_CORR_v1__parameterized4' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:52]
	Parameter STREAM bound to: 2 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'GOLAY_CU__parameterized16' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'GOLAY_CU__parameterized16' (44#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'GOLAY_CU__parameterized18' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'GOLAY_CU__parameterized18' (44#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b1 
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b1 
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b1 
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b1 
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b1 
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b1 
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'GOLAY_CORR_v1__parameterized4' (44#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:52]
	Parameter STREAM bound to: 2 - type: integer 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
WARNING: [Synth 8-5858] RAM b3_Ra_SR_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM b3_Rb_SR_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM b6_RaRb_SR_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'CIR_BLOCK__parameterized3' (44#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:59]
	Parameter STREAM bound to: 3 - type: integer 
	Parameter ILA bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'CIR_BLOCK__parameterized5' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:59]
	Parameter STREAM bound to: 3 - type: integer 
	Parameter ILA bound to: 0 - type: integer 
	Parameter STREAM bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GOLAY_CORR_v1__parameterized6' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:52]
	Parameter STREAM bound to: 3 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'GOLAY_CU__parameterized20' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'GOLAY_CU__parameterized20' (44#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'GOLAY_CORR_v1__parameterized6' (44#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/GOLAY_CORR_v1.vhd:52]
	Parameter STREAM bound to: 3 - type: integer 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
WARNING: [Synth 8-5858] RAM b3_Ra_SR_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM b3_Rb_SR_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM b6_RaRb_SR_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'CIR_BLOCK__parameterized5' (44#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/CIR_BLOCK.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'STA_RX_BLOCK_TOP' (45#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/STA_RX_BLOCK_TOP.vhd:86]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'vt_single_sync__parameterized2' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/vt_single_sync.vhd:26]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'vt_single_sync__parameterized2' (45#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/vt_single_sync.vhd:26]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'RX_block_STA_v1_0' (46#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/RX_block_STA_v1_0.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'design_1_RX_Block_STA_v2_0_0' (47#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/synth/design_1_RX_Block_STA_v2_0_0.vhd:130]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_status_flags_as__parameterized0 has unconnected port WR_RST
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_status_flags_as__parameterized0 has unconnected port SRST
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_status_flags_as__parameterized0 has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_status_flags_as__parameterized0 has unconnected port WR_PNTR_PLUS3[5]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_status_flags_as__parameterized0 has unconnected port WR_PNTR_PLUS3[4]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_status_flags_as__parameterized0 has unconnected port WR_PNTR_PLUS3[3]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_status_flags_as__parameterized0 has unconnected port WR_PNTR_PLUS3[2]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_status_flags_as__parameterized0 has unconnected port WR_PNTR_PLUS3[1]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_status_flags_as__parameterized0 has unconnected port WR_PNTR_PLUS3[0]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_bin_cntr__parameterized0 has unconnected port SRST
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_logic__parameterized0 has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_logic__parameterized0 has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_logic__parameterized0 has unconnected port RD_EN
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_logic__parameterized0 has unconnected port SRST_FULL_FF
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_logic__parameterized0 has unconnected port WR_RST_BUSY
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_logic__parameterized0 has unconnected port EMPTY
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_logic__parameterized0 has unconnected port RAM_RD_EN
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_logic__parameterized0 has unconnected port ALMOST_EMPTY
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[5]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[4]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[5]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[4]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[5]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[4]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_fwft__parameterized0 has unconnected port SRST
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_fwft__parameterized0 has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_fwft__parameterized0 has unconnected port RAM_ALMOST_EMPTY
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_dc_as has unconnected port SRST
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_status_flags_as__parameterized0 has unconnected port SRST
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_status_flags_as__parameterized0 has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_status_flags_as__parameterized0 has unconnected port RD_PNTR_PLUS2[5]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_status_flags_as__parameterized0 has unconnected port RD_PNTR_PLUS2[4]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_status_flags_as__parameterized0 has unconnected port RD_PNTR_PLUS2[3]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_status_flags_as__parameterized0 has unconnected port RD_PNTR_PLUS2[2]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_status_flags_as__parameterized0 has unconnected port RD_PNTR_PLUS2[1]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_status_flags_as__parameterized0 has unconnected port RD_PNTR_PLUS2[0]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_bin_cntr__parameterized0 has unconnected port SRST
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_logic__parameterized0 has unconnected port RD_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_logic__parameterized0 has unconnected port RD_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_logic__parameterized0 has unconnected port RD_RST_BUSY
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_logic__parameterized0 has unconnected port RAM_WR_EN
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_logic__parameterized0 has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_logic__parameterized0 has unconnected port ALMOST_FULL_FB
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_logic__parameterized0 has unconnected port FULL
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_logic__parameterized0 has unconnected port WR_PNTR_PLUS1_RD[5]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_logic__parameterized0 has unconnected port WR_PNTR_PLUS1_RD[4]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_logic__parameterized0 has unconnected port WR_PNTR_PLUS1_RD[3]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_logic__parameterized0 has unconnected port WR_PNTR_PLUS1_RD[2]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_logic__parameterized0 has unconnected port WR_PNTR_PLUS1_RD[1]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_logic__parameterized0 has unconnected port WR_PNTR_PLUS1_RD[0]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH[5]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH[4]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH[3]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH[2]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH[1]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH[0]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH_ASSERT[5]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH_ASSERT[4]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH_NEGATE[5]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH_NEGATE[4]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_clk_x_pntrs__parameterized0 has unconnected port WR_RST
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_clk_x_pntrs__parameterized0 has unconnected port RD_RST
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_dmem has unconnected port SRST
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_memory__parameterized0 has unconnected port FAB_REGOUT_EN
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_memory__parameterized0 has unconnected port SFT_RST
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_memory__parameterized0 has unconnected port SRST
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_memory__parameterized0 has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_memory__parameterized0 has unconnected port SLEEP
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_memory__parameterized0 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_memory__parameterized0 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_output_blk__parameterized0 has unconnected port ALMOST_FULL_I
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_output_blk__parameterized0 has unconnected port PROG_FULL_I
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_output_blk__parameterized0 has unconnected port ALMOST_EMPTY_I
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_output_blk__parameterized0 has unconnected port PROG_EMPTY_I
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_output_blk__parameterized0 has unconnected port WR_ACK_I
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_output_blk__parameterized0 has unconnected port VALID_I
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_output_blk__parameterized0 has unconnected port OVERFLOW_I
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_output_blk__parameterized0 has unconnected port UNDERFLOW_I
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_output_blk__parameterized0 has unconnected port DATA_COUNT_I[6]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_4_output_blk__parameterized0 has unconnected port DATA_COUNT_I[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:27 ; elapsed = 00:02:02 . Memory (MB): peak = 2894.547 ; gain = 645.348 ; free physical = 16133 ; free virtual = 67052
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:29 ; elapsed = 00:02:04 . Memory (MB): peak = 2894.547 ; gain = 645.348 ; free physical = 16098 ; free virtual = 67022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:29 ; elapsed = 00:02:04 . Memory (MB): peak = 2894.547 ; gain = 645.348 ; free physical = 16098 ; free virtual = 67022
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file /home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.runs/design_1_RX_Block_STA_v2_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.runs/design_1_RX_Block_STA_v2_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.runs/design_1_RX_Block_STA_v2_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_RX_Block_STA_v2_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_RX_Block_STA_v2_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Parsing XDC File [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_RX_Block_STA_v2_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_RX_Block_STA_v2_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_RX_Block_STA_v2_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_RX_Block_STA_v2_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_RX_Block_STA_v2_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_RX_Block_STA_v2_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_RX_Block_STA_v2_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_RX_Block_STA_v2_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3042.328 ; gain = 0.000 ; free physical = 16993 ; free virtual = 67919
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3061.141 ; gain = 18.812 ; free physical = 16991 ; free virtual = 67917
load diablo GTM unisim library
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:52 ; elapsed = 00:02:26 . Memory (MB): peak = 3061.141 ; gain = 811.941 ; free physical = 17102 ; free virtual = 68032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:52 ; elapsed = 00:02:26 . Memory (MB): peak = 3061.141 ; gain = 811.941 ; free physical = 17102 ; free virtual = 68031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0. (constraint file  /home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.runs/design_1_RX_Block_STA_v2_0_0_synth_1/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0. (constraint file  /home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.runs/design_1_RX_Block_STA_v2_0_0_synth_1/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0. (constraint file  /home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.runs/design_1_RX_Block_STA_v2_0_0_synth_1/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0. (constraint file  /home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.runs/design_1_RX_Block_STA_v2_0_0_synth_1/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0. (constraint file  /home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.runs/design_1_RX_Block_STA_v2_0_0_synth_1/dont_touch.xdc, line 28).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:53 ; elapsed = 00:02:27 . Memory (MB): peak = 3061.141 ; gain = 811.941 ; free physical = 17089 ; free virtual = 68019
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CIR_BLOCK'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CIR_BLOCK__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CIR_BLOCK__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CIR_BLOCK__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st1_idle |                              001 |                               00
            st2_wait_trn |                              010 |                               01
         st3_process_trn |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CIR_BLOCK'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st1_idle |                              001 |                               00
            st2_wait_trn |                              010 |                               01
         st3_process_trn |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CIR_BLOCK__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st1_idle |                              001 |                               00
            st2_wait_trn |                              010 |                               01
         st3_process_trn |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CIR_BLOCK__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st1_idle |                              001 |                               00
            st2_wait_trn |                              010 |                               01
         st3_process_trn |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CIR_BLOCK__parameterized5'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:04 ; elapsed = 00:02:39 . Memory (MB): peak = 3061.141 ; gain = 811.941 ; free physical = 18010 ; free virtual = 68944
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |GOLAY_CORR_v1                   |           2|     10745|
|2     |CIR_BLOCK__GCB0                 |           1|     18212|
|3     |CIR_BLOCK__GCB1                 |           1|     16895|
|4     |CIR_BLOCK__GCB2                 |           1|     10547|
|5     |GOLAY_CORR_v1__parameterized2   |           2|     11217|
|6     |CIR_BLOCK__parameterized1__GCB0 |           1|     17715|
|7     |CIR_BLOCK__parameterized1__GCB1 |           1|     16921|
|8     |CIR_BLOCK__parameterized1__GCB2 |           1|     11018|
|9     |GOLAY_CORR_v1__parameterized4   |           2|     11217|
|10    |CIR_BLOCK__parameterized3__GCB0 |           1|     18120|
|11    |CIR_BLOCK__parameterized3__GCB1 |           1|     17410|
|12    |CIR_BLOCK__parameterized3__GCB2 |           1|     10128|
|13    |GOLAY_CORR_v1__parameterized6   |           2|     10745|
|14    |CIR_BLOCK__parameterized5__GCB0 |           1|     17807|
|15    |CIR_BLOCK__parameterized5__GCB1 |           1|     17148|
|16    |CIR_BLOCK__parameterized5__GCB2 |           1|     10703|
|17    |STA_RX_BLOCK_TOP__GC0           |           1|     15004|
|18    |RX_block_STA_v1_0__GC0          |           1|      1186|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 10    
	   2 Input     31 Bit       Adders := 4     
	   4 Input     30 Bit       Adders := 8     
	   3 Input     17 Bit       Adders := 480   
	   2 Input     17 Bit       Adders := 480   
	   2 Input     16 Bit       Adders := 128   
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 9     
	   3 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---XORs : 
	   2 Input      6 Bit         XORs := 8     
	   2 Input      5 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 169   
+---Registers : 
	              256 Bit    Registers := 32    
	              160 Bit    Registers := 4     
	              128 Bit    Registers := 8     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 28    
	               31 Bit    Registers := 4     
	               30 Bit    Registers := 8     
	               26 Bit    Registers := 90    
	               19 Bit    Registers := 1024  
	               16 Bit    Registers := 4231  
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 57    
	                5 Bit    Registers := 20    
	                4 Bit    Registers := 22    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 64    
	                1 Bit    Registers := 346   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   3 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 6     
	   2 Input     26 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 128   
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 22    
	   5 Input      2 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 37    
	   6 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 62    
	   4 Input      1 Bit        Muxes := 17    
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module GOLAY_CU__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__parameterized1__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__parameterized1__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized4__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized4__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized4__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized4__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized4__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized4__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized6__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized6__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized6__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized6__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized6__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized6__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized6__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized8__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized8__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized8__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized8__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized8__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized8__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized8__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CORR_v1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 120   
	                1 Bit    Registers := 7     
Module vt_single_sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module fifo_generator_v13_2_4_reset_blk_ramfifo__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module fifo_generator_v13_2_4_dmem__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module fifo_generator_v13_2_4_memory__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized3__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__parameterized3__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module fifo_generator_v13_2_4_rd_bin_cntr__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module fifo_generator_v13_2_4_compare__parameterized1__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module fifo_generator_v13_2_4_compare__parameterized1__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module fifo_generator_v13_2_4_rd_status_flags_as__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module fifo_generator_v13_2_4_rd_dc_as__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_generator_v13_2_4_rd_fwft__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module fifo_generator_v13_2_4_wr_bin_cntr__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
Module fifo_generator_v13_2_4_compare__parameterized1__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module fifo_generator_v13_2_4_compare__parameterized1__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module fifo_generator_v13_2_4_wr_status_flags_as__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module CIR_BLOCK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 16    
	   2 Input     16 Bit       Adders := 32    
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              160 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               19 Bit    Registers := 256   
	               16 Bit    Registers := 560   
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 32    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module GOLAY_CU__parameterized10__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__parameterized12__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized12__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized12__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized12__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized12__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized12__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized12__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
Module GOLAY_CU__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__parameterized1__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__parameterized1__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized4__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized4__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized4__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized4__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized4__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized4__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized4__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized6__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized6__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized6__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized6__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized6__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized6__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized6__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized6__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized14__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized14__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized14__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized14__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized14__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized14__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized14__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CORR_v1__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 120   
	                1 Bit    Registers := 7     
Module xpm_cdc_async_rst__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module fifo_generator_v13_2_4_reset_blk_ramfifo__parameterized0__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module fifo_generator_v13_2_4_dmem__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module fifo_generator_v13_2_4_memory__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized3__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__parameterized3__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module fifo_generator_v13_2_4_rd_bin_cntr__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module fifo_generator_v13_2_4_compare__parameterized1__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module fifo_generator_v13_2_4_compare__parameterized1__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module fifo_generator_v13_2_4_rd_status_flags_as__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module fifo_generator_v13_2_4_rd_dc_as__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_generator_v13_2_4_rd_fwft__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module fifo_generator_v13_2_4_wr_bin_cntr__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
Module fifo_generator_v13_2_4_compare__parameterized1__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module fifo_generator_v13_2_4_compare__parameterized1__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module fifo_generator_v13_2_4_wr_status_flags_as__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module vt_single_sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module CIR_BLOCK__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 16    
	   2 Input     16 Bit       Adders := 32    
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              160 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               19 Bit    Registers := 256   
	               16 Bit    Registers := 560   
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 32    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 32    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 8     
Module GOLAY_CU__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__parameterized1__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__33 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__34 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__33 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__34 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__35 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__36 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__37 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__38 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__39 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__40 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__parameterized1__35 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__36 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__37 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__38 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__39 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__40 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized10__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__parameterized10__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__parameterized10__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__parameterized10__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__parameterized12__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized12__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized12__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized12__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized16__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized16__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized16__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized16__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized16__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized16__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized16__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized16__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized6__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized6__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized6__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized6__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized6__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized6__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized6__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized6__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized18__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized18__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized18__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized18__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized18__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized18__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized18__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CORR_v1__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 120   
	                1 Bit    Registers := 7     
Module vt_single_sync__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module fifo_generator_v13_2_4_reset_blk_ramfifo__parameterized0__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module fifo_generator_v13_2_4_dmem__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module fifo_generator_v13_2_4_memory__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized3__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__parameterized3__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module fifo_generator_v13_2_4_rd_bin_cntr__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module fifo_generator_v13_2_4_compare__parameterized1__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module fifo_generator_v13_2_4_compare__parameterized1__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module fifo_generator_v13_2_4_rd_status_flags_as__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module fifo_generator_v13_2_4_rd_dc_as__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_generator_v13_2_4_rd_fwft__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module fifo_generator_v13_2_4_wr_bin_cntr__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
Module fifo_generator_v13_2_4_compare__parameterized1__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module fifo_generator_v13_2_4_compare__parameterized1__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module fifo_generator_v13_2_4_wr_status_flags_as__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module CIR_BLOCK__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 16    
	   2 Input     16 Bit       Adders := 32    
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              160 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               19 Bit    Registers := 256   
	               16 Bit    Registers := 560   
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 32    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module GOLAY_CU__parameterized10__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__parameterized12__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized12__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized12__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized12__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized12__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized12__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized12__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
Module GOLAY_CU__41 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__42 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__43 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__44 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__45 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__46 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__47 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__48 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__49 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__parameterized1__41 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__42 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__43 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__44 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__45 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized10__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__parameterized10__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__parameterized10__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__parameterized12__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized12__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized12__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized16__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized16__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized16__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized16__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized16__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized16__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized16__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized6__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized6__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized6__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized6__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized6__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized6__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized6__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized20__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized20__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized20__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized20__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized20__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized20__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized20__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CORR_v1__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 120   
	                1 Bit    Registers := 7     
Module xpm_cdc_async_rst__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module fifo_generator_v13_2_4_reset_blk_ramfifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module fifo_generator_v13_2_4_dmem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module fifo_generator_v13_2_4_memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized3__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module fifo_generator_v13_2_4_rd_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module fifo_generator_v13_2_4_compare__parameterized1__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module fifo_generator_v13_2_4_compare__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module fifo_generator_v13_2_4_rd_status_flags_as__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module fifo_generator_v13_2_4_rd_dc_as 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_generator_v13_2_4_rd_fwft__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module fifo_generator_v13_2_4_wr_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
Module fifo_generator_v13_2_4_compare__parameterized1__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module fifo_generator_v13_2_4_compare__parameterized1__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module fifo_generator_v13_2_4_wr_status_flags_as__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module vt_single_sync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module CIR_BLOCK__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 16    
	   2 Input     16 Bit       Adders := 32    
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              160 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               19 Bit    Registers := 256   
	               16 Bit    Registers := 560   
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 32    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 32    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 8     
Module ifr1max_r2i__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module ifr1max_r2i__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module ifr1max_r2i__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module ifr1max_r2i__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module ifr1max_r2i 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module ifr1max6i 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Boundary_Detector_v1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 4     
	   4 Input     30 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 32    
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 4     
	               30 Bit    Registers := 8     
	               26 Bit    Registers := 84    
	               16 Bit    Registers := 15    
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module xpm_cdc_sync_rst__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module fifo_generator_v13_2_4_reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_v8_4_3_blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_3_blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_3_blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_3_blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 4     
Module xpm_cdc_gray__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 4     
Module fifo_generator_v13_2_4_rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module fifo_generator_v13_2_4_compare__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module fifo_generator_v13_2_4_compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module fifo_generator_v13_2_4_rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fifo_generator_v13_2_4_rd_pe_as 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fifo_generator_v13_2_4_rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module fifo_generator_v13_2_4_wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
Module fifo_generator_v13_2_4_compare__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module fifo_generator_v13_2_4_compare__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module fifo_generator_v13_2_4_wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RX_Block_STA_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 4     
Module RX_Block_STA_v1_0_S01_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module vt_single_sync__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__parameterized2__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__parameterized2__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__parameterized2__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__parameterized2__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__parameterized2__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__parameterized2__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__parameterized2__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__parameterized2__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__parameterized2__27 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__parameterized2__28 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__parameterized2__29 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__parameterized2__30 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__parameterized2__31 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0i_13/RX_block_STA_v1_0_S01_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0i_13/RX_block_STA_v1_0_S01_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0i_13/\RX_block_STA_v1_0_S01_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0i_13/RX_block_STA_v1_0_S01_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0i_13/RX_block_STA_v1_0_S01_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0i_13/\RX_block_STA_v1_0_S01_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0i_13/RX_block_STA_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0i_13/RX_block_STA_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0i_13/\RX_block_STA_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0i_13/RX_block_STA_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0i_13/RX_block_STA_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0i_13/\RX_block_STA_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port S00_AXIS_0_tready driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M00_AXIS_0_tlast driven by constant 0
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M00_AXIS_0_tkeep[15] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M00_AXIS_0_tkeep[14] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M00_AXIS_0_tkeep[13] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M00_AXIS_0_tkeep[12] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M00_AXIS_0_tkeep[11] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M00_AXIS_0_tkeep[10] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M00_AXIS_0_tkeep[9] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M00_AXIS_0_tkeep[8] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M00_AXIS_0_tkeep[7] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M00_AXIS_0_tkeep[6] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M00_AXIS_0_tkeep[5] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M00_AXIS_0_tkeep[4] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M00_AXIS_0_tkeep[3] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M00_AXIS_0_tkeep[2] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M00_AXIS_0_tkeep[1] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M00_AXIS_0_tkeep[0] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M00_AXIS_0_tvalid driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M01_AXIS_0_tlast driven by constant 0
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M01_AXIS_0_tkeep[15] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M01_AXIS_0_tkeep[14] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M01_AXIS_0_tkeep[13] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M01_AXIS_0_tkeep[12] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M01_AXIS_0_tkeep[11] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M01_AXIS_0_tkeep[10] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M01_AXIS_0_tkeep[9] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M01_AXIS_0_tkeep[8] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M01_AXIS_0_tkeep[7] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M01_AXIS_0_tkeep[6] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M01_AXIS_0_tkeep[5] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M01_AXIS_0_tkeep[4] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M01_AXIS_0_tkeep[3] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M01_AXIS_0_tkeep[2] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M01_AXIS_0_tkeep[1] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M01_AXIS_0_tkeep[0] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1 has port M01_AXIS_0_tvalid driven by constant 1
DSP Report: Generating DSP real_sq_reg, operation Mode is: (A*B)'.
DSP Report: register real_sq_reg is absorbed into DSP real_sq_reg.
DSP Report: operator real_sq0 is absorbed into DSP real_sq_reg.
DSP Report: Generating DSP b8_RaRb_ABS_ind_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register b8_RaRb_ABS_ind_reg is absorbed into DSP b8_RaRb_ABS_ind_reg.
DSP Report: register imag_sq_reg is absorbed into DSP b8_RaRb_ABS_ind_reg.
DSP Report: operator b8_RaRb_ABS_ind0 is absorbed into DSP b8_RaRb_ABS_ind_reg.
DSP Report: operator imag_sq0 is absorbed into DSP b8_RaRb_ABS_ind_reg.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SM_sign_Ra_reg)
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port S00_AXIS_0_tready driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M00_AXIS_0_tlast driven by constant 0
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M00_AXIS_0_tkeep[15] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M00_AXIS_0_tkeep[14] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M00_AXIS_0_tkeep[13] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M00_AXIS_0_tkeep[12] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M00_AXIS_0_tkeep[11] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M00_AXIS_0_tkeep[10] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M00_AXIS_0_tkeep[9] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M00_AXIS_0_tkeep[8] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M00_AXIS_0_tkeep[7] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M00_AXIS_0_tkeep[6] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M00_AXIS_0_tkeep[5] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M00_AXIS_0_tkeep[4] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M00_AXIS_0_tkeep[3] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M00_AXIS_0_tkeep[2] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M00_AXIS_0_tkeep[1] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M00_AXIS_0_tkeep[0] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M00_AXIS_0_tvalid driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M01_AXIS_0_tlast driven by constant 0
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M01_AXIS_0_tkeep[15] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M01_AXIS_0_tkeep[14] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M01_AXIS_0_tkeep[13] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M01_AXIS_0_tkeep[12] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M01_AXIS_0_tkeep[11] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M01_AXIS_0_tkeep[10] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M01_AXIS_0_tkeep[9] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M01_AXIS_0_tkeep[8] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M01_AXIS_0_tkeep[7] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M01_AXIS_0_tkeep[6] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M01_AXIS_0_tkeep[5] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M01_AXIS_0_tkeep[4] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M01_AXIS_0_tkeep[3] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M01_AXIS_0_tkeep[2] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M01_AXIS_0_tkeep[1] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M01_AXIS_0_tkeep[0] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized2 has port M01_AXIS_0_tvalid driven by constant 1
DSP Report: Generating DSP real_sq_reg, operation Mode is: (A*B)'.
DSP Report: register real_sq_reg is absorbed into DSP real_sq_reg.
DSP Report: operator real_sq0 is absorbed into DSP real_sq_reg.
DSP Report: Generating DSP b8_RaRb_ABS_ind_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register b8_RaRb_ABS_ind_reg is absorbed into DSP b8_RaRb_ABS_ind_reg.
DSP Report: register imag_sq_reg is absorbed into DSP b8_RaRb_ABS_ind_reg.
DSP Report: operator b8_RaRb_ABS_ind0 is absorbed into DSP b8_RaRb_ABS_ind_reg.
DSP Report: operator imag_sq0 is absorbed into DSP b8_RaRb_ABS_ind_reg.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SM_sign_Ra_reg)
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized4 has port S00_AXIS_0_tready driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized4 has port M00_AXIS_0_tlast driven by constant 0
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized4 has port M00_AXIS_0_tkeep[15] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized4 has port M00_AXIS_0_tkeep[14] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized4 has port M00_AXIS_0_tkeep[13] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized4 has port M00_AXIS_0_tkeep[12] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized4 has port M00_AXIS_0_tkeep[11] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized4 has port M00_AXIS_0_tkeep[10] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized4 has port M00_AXIS_0_tkeep[9] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized4 has port M00_AXIS_0_tkeep[8] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized4 has port M00_AXIS_0_tkeep[7] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized4 has port M00_AXIS_0_tkeep[6] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized4 has port M00_AXIS_0_tkeep[5] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized4 has port M00_AXIS_0_tkeep[4] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized4 has port M00_AXIS_0_tkeep[3] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized4 has port M00_AXIS_0_tkeep[2] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized4 has port M00_AXIS_0_tkeep[1] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized4 has port M00_AXIS_0_tkeep[0] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized4 has port M00_AXIS_0_tvalid driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized4 has port M01_AXIS_0_tlast driven by constant 0
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized4 has port M01_AXIS_0_tkeep[15] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized4 has port M01_AXIS_0_tkeep[14] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized4 has port M01_AXIS_0_tkeep[13] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized4 has port M01_AXIS_0_tkeep[12] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized4 has port M01_AXIS_0_tkeep[11] driven by constant 1
WARNING: [Synth 8-3917] design GOLAY_CORR_v1__parameterized4 has port M01_AXIS_0_tkeep[10] driven by constant 1
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP real_sq_reg, operation Mode is: (A*B)'.
DSP Report: register real_sq_reg is absorbed into DSP real_sq_reg.
DSP Report: operator real_sq0 is absorbed into DSP real_sq_reg.
DSP Report: Generating DSP b8_RaRb_ABS_ind_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register b8_RaRb_ABS_ind_reg is absorbed into DSP b8_RaRb_ABS_ind_reg.
DSP Report: register imag_sq_reg is absorbed into DSP b8_RaRb_ABS_ind_reg.
DSP Report: operator b8_RaRb_ABS_ind0 is absorbed into DSP b8_RaRb_ABS_ind_reg.
DSP Report: operator imag_sq0 is absorbed into DSP b8_RaRb_ABS_ind_reg.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP real_sq_reg, operation Mode is: (A*B)'.
DSP Report: register real_sq_reg is absorbed into DSP real_sq_reg.
DSP Report: operator real_sq0 is absorbed into DSP real_sq_reg.
DSP Report: Generating DSP b8_RaRb_ABS_ind_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register b8_RaRb_ABS_ind_reg is absorbed into DSP b8_RaRb_ABS_ind_reg.
DSP Report: register imag_sq_reg is absorbed into DSP b8_RaRb_ABS_ind_reg.
DSP Report: operator b8_RaRb_ABS_ind0 is absorbed into DSP b8_RaRb_ABS_ind_reg.
DSP Report: operator imag_sq0 is absorbed into DSP b8_RaRb_ABS_ind_reg.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'b0_INPUT_SR_reg[16][255:0]' into 'b0_INPUT_SR_reg[16][255:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:193]
INFO: [Synth 8-4471] merging register 'b0_INPUT_SR_reg[0][255:0]' into 'b0_INPUT_SR_reg[0][255:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:193]
WARNING: [Synth 8-3936] Found unconnected internal register 'b0_INPUT_SR_reg[32]' and it is trimmed from '256' to '16' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:193]
WARNING: [Synth 8-3936] Found unconnected internal register 'b0_INPUT_SR_reg[31]' and it is trimmed from '256' to '16' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f73f/src/Boundary_Detector_v1.vhd:193]
DSP Report: Generating DSP FG_1[7].b1_mult1_out_reg, operation Mode is: ((D'+A'')*B'')'.
DSP Report: register FG_1[7].b1_mult1_out_reg is absorbed into DSP FG_1[7].b1_mult1_out_reg.
DSP Report: register FG_1[7].b1_mult1_out_reg is absorbed into DSP FG_1[7].b1_mult1_out_reg.
DSP Report: register FG_1[7].b1_r_i_r_reg is absorbed into DSP FG_1[7].b1_mult1_out_reg.
DSP Report: register FG_1[7].b1_mult1_out_reg is absorbed into DSP FG_1[7].b1_mult1_out_reg.
DSP Report: register FG_1[7].b1_mult1_out_reg is absorbed into DSP FG_1[7].b1_mult1_out_reg.
DSP Report: register FG_1[7].b1_mult1_out_reg is absorbed into DSP FG_1[7].b1_mult1_out_reg.
DSP Report: register FG_1[7].b1_R64pR128_reg is absorbed into DSP FG_1[7].b1_mult1_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[7].b1_mult1_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[7].b1_mult1_out_reg.
DSP Report: Generating DSP FG_1[7].b1_add_out_reg, operation Mode is: (PCIN+((D'+A'')*B'')')'.
DSP Report: register FG_1[7].b1_add_out_reg is absorbed into DSP FG_1[7].b1_add_out_reg.
DSP Report: register FG_1[7].b1_add_out_reg is absorbed into DSP FG_1[7].b1_add_out_reg.
DSP Report: register FG_1[7].b1_r_q_r_reg is absorbed into DSP FG_1[7].b1_add_out_reg.
DSP Report: register FG_1[7].b1_add_out_reg is absorbed into DSP FG_1[7].b1_add_out_reg.
DSP Report: register FG_1[7].b1_add_out_reg is absorbed into DSP FG_1[7].b1_add_out_reg.
DSP Report: register FG_1[7].b1_add_out_reg is absorbed into DSP FG_1[7].b1_add_out_reg.
DSP Report: register FG_1[7].b1_mult2_out_reg is absorbed into DSP FG_1[7].b1_add_out_reg.
DSP Report: register FG_1[7].b1_I64pI128_reg is absorbed into DSP FG_1[7].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[7].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[7].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[7].b1_add_out_reg.
DSP Report: Generating DSP FG_1[6].b1_mult1_out_reg, operation Mode is: ((D'+A'')*B'')'.
DSP Report: register FG_1[6].b1_mult1_out_reg is absorbed into DSP FG_1[6].b1_mult1_out_reg.
DSP Report: register FG_1[6].b1_mult1_out_reg is absorbed into DSP FG_1[6].b1_mult1_out_reg.
DSP Report: register FG_1[6].b1_r_i_r_reg is absorbed into DSP FG_1[6].b1_mult1_out_reg.
DSP Report: register FG_1[6].b1_mult1_out_reg is absorbed into DSP FG_1[6].b1_mult1_out_reg.
DSP Report: register FG_1[6].b1_mult1_out_reg is absorbed into DSP FG_1[6].b1_mult1_out_reg.
DSP Report: register FG_1[6].b1_mult1_out_reg is absorbed into DSP FG_1[6].b1_mult1_out_reg.
DSP Report: register FG_1[6].b1_R64pR128_reg is absorbed into DSP FG_1[6].b1_mult1_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[6].b1_mult1_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[6].b1_mult1_out_reg.
DSP Report: Generating DSP FG_1[6].b1_add_out_reg, operation Mode is: (PCIN+((D'+A'')*B'')')'.
DSP Report: register FG_1[6].b1_add_out_reg is absorbed into DSP FG_1[6].b1_add_out_reg.
DSP Report: register FG_1[6].b1_add_out_reg is absorbed into DSP FG_1[6].b1_add_out_reg.
DSP Report: register FG_1[6].b1_r_q_r_reg is absorbed into DSP FG_1[6].b1_add_out_reg.
DSP Report: register FG_1[6].b1_add_out_reg is absorbed into DSP FG_1[6].b1_add_out_reg.
DSP Report: register FG_1[6].b1_add_out_reg is absorbed into DSP FG_1[6].b1_add_out_reg.
DSP Report: register FG_1[6].b1_add_out_reg is absorbed into DSP FG_1[6].b1_add_out_reg.
DSP Report: register FG_1[6].b1_mult2_out_reg is absorbed into DSP FG_1[6].b1_add_out_reg.
DSP Report: register FG_1[6].b1_I64pI128_reg is absorbed into DSP FG_1[6].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[6].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[6].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[6].b1_add_out_reg.
DSP Report: Generating DSP FG_1[5].b1_mult1_out_reg, operation Mode is: ((D'+A'')*B'')'.
DSP Report: register FG_1[5].b1_mult1_out_reg is absorbed into DSP FG_1[5].b1_mult1_out_reg.
DSP Report: register FG_1[5].b1_mult1_out_reg is absorbed into DSP FG_1[5].b1_mult1_out_reg.
DSP Report: register FG_1[5].b1_r_i_r_reg is absorbed into DSP FG_1[5].b1_mult1_out_reg.
DSP Report: register FG_1[5].b1_mult1_out_reg is absorbed into DSP FG_1[5].b1_mult1_out_reg.
DSP Report: register FG_1[5].b1_mult1_out_reg is absorbed into DSP FG_1[5].b1_mult1_out_reg.
DSP Report: register FG_1[5].b1_mult1_out_reg is absorbed into DSP FG_1[5].b1_mult1_out_reg.
DSP Report: register FG_1[5].b1_R64pR128_reg is absorbed into DSP FG_1[5].b1_mult1_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[5].b1_mult1_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[5].b1_mult1_out_reg.
DSP Report: Generating DSP FG_1[5].b1_add_out_reg, operation Mode is: (PCIN+((D'+A'')*B'')')'.
DSP Report: register FG_1[5].b1_add_out_reg is absorbed into DSP FG_1[5].b1_add_out_reg.
DSP Report: register FG_1[5].b1_add_out_reg is absorbed into DSP FG_1[5].b1_add_out_reg.
DSP Report: register FG_1[5].b1_r_q_r_reg is absorbed into DSP FG_1[5].b1_add_out_reg.
DSP Report: register FG_1[5].b1_add_out_reg is absorbed into DSP FG_1[5].b1_add_out_reg.
DSP Report: register FG_1[5].b1_add_out_reg is absorbed into DSP FG_1[5].b1_add_out_reg.
DSP Report: register FG_1[5].b1_add_out_reg is absorbed into DSP FG_1[5].b1_add_out_reg.
DSP Report: register FG_1[5].b1_mult2_out_reg is absorbed into DSP FG_1[5].b1_add_out_reg.
DSP Report: register FG_1[5].b1_I64pI128_reg is absorbed into DSP FG_1[5].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[5].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[5].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[5].b1_add_out_reg.
DSP Report: Generating DSP FG_1[4].b1_mult1_out_reg, operation Mode is: ((D'+A'')*B'')'.
DSP Report: register FG_1[4].b1_mult1_out_reg is absorbed into DSP FG_1[4].b1_mult1_out_reg.
DSP Report: register FG_1[4].b1_mult1_out_reg is absorbed into DSP FG_1[4].b1_mult1_out_reg.
DSP Report: register FG_1[4].b1_r_i_r_reg is absorbed into DSP FG_1[4].b1_mult1_out_reg.
DSP Report: register FG_1[4].b1_mult1_out_reg is absorbed into DSP FG_1[4].b1_mult1_out_reg.
DSP Report: register FG_1[4].b1_mult1_out_reg is absorbed into DSP FG_1[4].b1_mult1_out_reg.
DSP Report: register FG_1[4].b1_mult1_out_reg is absorbed into DSP FG_1[4].b1_mult1_out_reg.
DSP Report: register FG_1[4].b1_R64pR128_reg is absorbed into DSP FG_1[4].b1_mult1_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[4].b1_mult1_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[4].b1_mult1_out_reg.
DSP Report: Generating DSP FG_1[4].b1_add_out_reg, operation Mode is: (PCIN+((D'+A'')*B'')')'.
DSP Report: register FG_1[4].b1_add_out_reg is absorbed into DSP FG_1[4].b1_add_out_reg.
DSP Report: register FG_1[4].b1_add_out_reg is absorbed into DSP FG_1[4].b1_add_out_reg.
DSP Report: register FG_1[4].b1_r_q_r_reg is absorbed into DSP FG_1[4].b1_add_out_reg.
DSP Report: register FG_1[4].b1_add_out_reg is absorbed into DSP FG_1[4].b1_add_out_reg.
DSP Report: register FG_1[4].b1_add_out_reg is absorbed into DSP FG_1[4].b1_add_out_reg.
DSP Report: register FG_1[4].b1_add_out_reg is absorbed into DSP FG_1[4].b1_add_out_reg.
DSP Report: register FG_1[4].b1_mult2_out_reg is absorbed into DSP FG_1[4].b1_add_out_reg.
DSP Report: register FG_1[4].b1_I64pI128_reg is absorbed into DSP FG_1[4].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[4].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[4].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[4].b1_add_out_reg.
DSP Report: Generating DSP FG_1[3].b1_mult1_out_reg, operation Mode is: ((D'+A'')*B'')'.
DSP Report: register FG_1[3].b1_mult1_out_reg is absorbed into DSP FG_1[3].b1_mult1_out_reg.
DSP Report: register FG_1[3].b1_mult1_out_reg is absorbed into DSP FG_1[3].b1_mult1_out_reg.
DSP Report: register FG_1[3].b1_r_i_r_reg is absorbed into DSP FG_1[3].b1_mult1_out_reg.
DSP Report: register FG_1[3].b1_mult1_out_reg is absorbed into DSP FG_1[3].b1_mult1_out_reg.
DSP Report: register FG_1[3].b1_mult1_out_reg is absorbed into DSP FG_1[3].b1_mult1_out_reg.
DSP Report: register FG_1[3].b1_mult1_out_reg is absorbed into DSP FG_1[3].b1_mult1_out_reg.
DSP Report: register FG_1[3].b1_R64pR128_reg is absorbed into DSP FG_1[3].b1_mult1_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[3].b1_mult1_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[3].b1_mult1_out_reg.
DSP Report: Generating DSP FG_1[3].b1_add_out_reg, operation Mode is: (PCIN+((D'+A'')*B'')')'.
DSP Report: register FG_1[3].b1_add_out_reg is absorbed into DSP FG_1[3].b1_add_out_reg.
DSP Report: register FG_1[3].b1_add_out_reg is absorbed into DSP FG_1[3].b1_add_out_reg.
DSP Report: register FG_1[3].b1_r_q_r_reg is absorbed into DSP FG_1[3].b1_add_out_reg.
DSP Report: register FG_1[3].b1_add_out_reg is absorbed into DSP FG_1[3].b1_add_out_reg.
DSP Report: register FG_1[3].b1_add_out_reg is absorbed into DSP FG_1[3].b1_add_out_reg.
DSP Report: register FG_1[3].b1_add_out_reg is absorbed into DSP FG_1[3].b1_add_out_reg.
DSP Report: register FG_1[3].b1_mult2_out_reg is absorbed into DSP FG_1[3].b1_add_out_reg.
DSP Report: register FG_1[3].b1_I64pI128_reg is absorbed into DSP FG_1[3].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[3].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[3].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[3].b1_add_out_reg.
DSP Report: Generating DSP FG_1[2].b1_mult1_out_reg, operation Mode is: ((D'+A'')*B'')'.
DSP Report: register FG_1[2].b1_mult1_out_reg is absorbed into DSP FG_1[2].b1_mult1_out_reg.
DSP Report: register FG_1[2].b1_mult1_out_reg is absorbed into DSP FG_1[2].b1_mult1_out_reg.
DSP Report: register FG_1[2].b1_r_i_r_reg is absorbed into DSP FG_1[2].b1_mult1_out_reg.
DSP Report: register FG_1[2].b1_mult1_out_reg is absorbed into DSP FG_1[2].b1_mult1_out_reg.
DSP Report: register FG_1[2].b1_mult1_out_reg is absorbed into DSP FG_1[2].b1_mult1_out_reg.
DSP Report: register FG_1[2].b1_mult1_out_reg is absorbed into DSP FG_1[2].b1_mult1_out_reg.
DSP Report: register FG_1[2].b1_R64pR128_reg is absorbed into DSP FG_1[2].b1_mult1_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[2].b1_mult1_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[2].b1_mult1_out_reg.
DSP Report: Generating DSP FG_1[2].b1_add_out_reg, operation Mode is: (PCIN+((D'+A'')*B'')')'.
DSP Report: register FG_1[2].b1_add_out_reg is absorbed into DSP FG_1[2].b1_add_out_reg.
DSP Report: register FG_1[2].b1_add_out_reg is absorbed into DSP FG_1[2].b1_add_out_reg.
DSP Report: register FG_1[2].b1_r_q_r_reg is absorbed into DSP FG_1[2].b1_add_out_reg.
DSP Report: register FG_1[2].b1_add_out_reg is absorbed into DSP FG_1[2].b1_add_out_reg.
DSP Report: register FG_1[2].b1_add_out_reg is absorbed into DSP FG_1[2].b1_add_out_reg.
DSP Report: register FG_1[2].b1_add_out_reg is absorbed into DSP FG_1[2].b1_add_out_reg.
DSP Report: register FG_1[2].b1_mult2_out_reg is absorbed into DSP FG_1[2].b1_add_out_reg.
DSP Report: register FG_1[2].b1_I64pI128_reg is absorbed into DSP FG_1[2].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[2].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[2].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[2].b1_add_out_reg.
DSP Report: Generating DSP FG_1[1].b1_mult1_out_reg, operation Mode is: ((D'+A'')*B'')'.
DSP Report: register FG_1[1].b1_mult1_out_reg is absorbed into DSP FG_1[1].b1_mult1_out_reg.
DSP Report: register FG_1[1].b1_mult1_out_reg is absorbed into DSP FG_1[1].b1_mult1_out_reg.
DSP Report: register FG_1[1].b1_r_i_r_reg is absorbed into DSP FG_1[1].b1_mult1_out_reg.
DSP Report: register FG_1[1].b1_mult1_out_reg is absorbed into DSP FG_1[1].b1_mult1_out_reg.
DSP Report: register FG_1[1].b1_mult1_out_reg is absorbed into DSP FG_1[1].b1_mult1_out_reg.
DSP Report: register FG_1[1].b1_mult1_out_reg is absorbed into DSP FG_1[1].b1_mult1_out_reg.
DSP Report: register FG_1[1].b1_R64pR128_reg is absorbed into DSP FG_1[1].b1_mult1_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[1].b1_mult1_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[1].b1_mult1_out_reg.
DSP Report: Generating DSP FG_1[1].b1_add_out_reg, operation Mode is: (PCIN+((D'+A'')*B'')')'.
DSP Report: register FG_1[1].b1_add_out_reg is absorbed into DSP FG_1[1].b1_add_out_reg.
DSP Report: register FG_1[1].b1_add_out_reg is absorbed into DSP FG_1[1].b1_add_out_reg.
DSP Report: register FG_1[1].b1_r_q_r_reg is absorbed into DSP FG_1[1].b1_add_out_reg.
DSP Report: register FG_1[1].b1_add_out_reg is absorbed into DSP FG_1[1].b1_add_out_reg.
DSP Report: register FG_1[1].b1_add_out_reg is absorbed into DSP FG_1[1].b1_add_out_reg.
DSP Report: register FG_1[1].b1_add_out_reg is absorbed into DSP FG_1[1].b1_add_out_reg.
DSP Report: register FG_1[1].b1_mult2_out_reg is absorbed into DSP FG_1[1].b1_add_out_reg.
DSP Report: register FG_1[1].b1_I64pI128_reg is absorbed into DSP FG_1[1].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[1].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[1].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[1].b1_add_out_reg.
DSP Report: Generating DSP FG_1[0].b1_mult1_out_reg, operation Mode is: ((D'+A'')*B'')'.
DSP Report: register b0_INPUT_SR_reg[16] is absorbed into DSP FG_1[0].b1_mult1_out_reg.
DSP Report: register b0_INPUT_SR_reg[0] is absorbed into DSP FG_1[0].b1_mult1_out_reg.
DSP Report: register FG_1[0].b1_r_i_r_reg is absorbed into DSP FG_1[0].b1_mult1_out_reg.
DSP Report: register b0_INPUT_SR_reg[31] is absorbed into DSP FG_1[0].b1_mult1_out_reg.
DSP Report: register b0_INPUT_SR_reg[32] is absorbed into DSP FG_1[0].b1_mult1_out_reg.
DSP Report: register FG_1[0].b1_mult1_out_reg is absorbed into DSP FG_1[0].b1_mult1_out_reg.
DSP Report: register FG_1[0].b1_R64pR128_reg is absorbed into DSP FG_1[0].b1_mult1_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[0].b1_mult1_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[0].b1_mult1_out_reg.
DSP Report: Generating DSP FG_1[0].b1_add_out_reg, operation Mode is: (PCIN+((D'+A'')*B'')')'.
DSP Report: register FG_1[0].b1_add_out_reg is absorbed into DSP FG_1[0].b1_add_out_reg.
DSP Report: register FG_1[0].b1_add_out_reg is absorbed into DSP FG_1[0].b1_add_out_reg.
DSP Report: register FG_1[0].b1_r_q_r_reg is absorbed into DSP FG_1[0].b1_add_out_reg.
DSP Report: register FG_1[0].b1_add_out_reg is absorbed into DSP FG_1[0].b1_add_out_reg.
DSP Report: register FG_1[0].b1_add_out_reg is absorbed into DSP FG_1[0].b1_add_out_reg.
DSP Report: register FG_1[0].b1_add_out_reg is absorbed into DSP FG_1[0].b1_add_out_reg.
DSP Report: register FG_1[0].b1_mult2_out_reg is absorbed into DSP FG_1[0].b1_add_out_reg.
DSP Report: register FG_1[0].b1_I64pI128_reg is absorbed into DSP FG_1[0].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[0].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[0].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[0].b1_add_out_reg.
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_reg'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_reg' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.POR_A_reg'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_B_reg'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_B_reg' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.POR_B_reg'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_WITH_REG.ENB_dly_reg_reg' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_WITH_REG.ENB_dly_reg_reg'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_WITH_REG.ENB_dly_reg_reg' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENB_WITH_REG.ENB_dly_reg_reg'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENB_WITH_REG.ENB_dly_reg_reg' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.ENB_WITH_REG.ENB_dly_reg_reg'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_WITH_REG.ENB_dly_reg_D_reg' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENB_WITH_REG.ENB_dly_reg_D_reg'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_WITH_REG.ENB_dly_reg_D_reg' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENB_WITH_REG.ENB_dly_reg_D_reg'
INFO: [Synth 8-3886] merging instance 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENB_WITH_REG.ENB_dly_reg_D_reg' (FD) to 'uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.ENB_WITH_REG.ENB_dly_reg_D_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:23 ; elapsed = 00:03:34 . Memory (MB): peak = 3061.141 ; gain = 811.941 ; free physical = 24169 ; free virtual = 75178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+
|Module Name | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives    | 
+------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+
|OUT_FIFO/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 64 x 32              | RAM64M8 x 5   | 
|OUT_FIFO/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 64 x 32              | RAM64M8 x 5   | 
|OUT_FIFO/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 64 x 32              | RAM64M8 x 5   | 
|OUT_FIFO/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 64 x 32              | RAM64M8 x 5   | 
+------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+---------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|CIR_BLOCK            | (A*B)'                  | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CIR_BLOCK            | (PCIN+(A*B)')'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|CIR_BLOCK            | (A*B)'                  | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CIR_BLOCK            | (PCIN+(A*B)')'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|CIR_BLOCK            | (A*B)'                  | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CIR_BLOCK            | (PCIN+(A*B)')'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|CIR_BLOCK            | (A*B)'                  | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CIR_BLOCK            | (PCIN+(A*B)')'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Boundary_Detector_v1 | ((D'+A'')*B'')'         | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 0    | 
|Boundary_Detector_v1 | (PCIN+((D'+A'')*B'')')' | 16     | 16     | -      | 16     | 34     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|Boundary_Detector_v1 | ((D'+A'')*B'')'         | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 0    | 
|Boundary_Detector_v1 | (PCIN+((D'+A'')*B'')')' | 16     | 16     | -      | 16     | 34     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|Boundary_Detector_v1 | ((D'+A'')*B'')'         | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 0    | 
|Boundary_Detector_v1 | (PCIN+((D'+A'')*B'')')' | 16     | 16     | -      | 16     | 34     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|Boundary_Detector_v1 | ((D'+A'')*B'')'         | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 0    | 
|Boundary_Detector_v1 | (PCIN+((D'+A'')*B'')')' | 16     | 16     | -      | 16     | 34     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|Boundary_Detector_v1 | ((D'+A'')*B'')'         | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 0    | 
|Boundary_Detector_v1 | (PCIN+((D'+A'')*B'')')' | 16     | 16     | -      | 16     | 34     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|Boundary_Detector_v1 | ((D'+A'')*B'')'         | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 0    | 
|Boundary_Detector_v1 | (PCIN+((D'+A'')*B'')')' | 16     | 16     | -      | 16     | 34     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|Boundary_Detector_v1 | ((D'+A'')*B'')'         | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 0    | 
|Boundary_Detector_v1 | (PCIN+((D'+A'')*B'')')' | 16     | 16     | -      | 16     | 34     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|Boundary_Detector_v1 | ((D'+A'')*B'')'         | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 0    | 
|Boundary_Detector_v1 | (PCIN+((D'+A'')*B'')')' | 16     | 16     | -      | 16     | 34     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
+---------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |GOLAY_CORR_v1                   |           2|      7033|
|2     |CIR_BLOCK__GCB0                 |           1|     11837|
|3     |CIR_BLOCK__GCB1                 |           1|     11371|
|4     |CIR_BLOCK__GCB2                 |           1|      7486|
|5     |GOLAY_CORR_v1__parameterized2   |           2|      7377|
|6     |CIR_BLOCK__parameterized1__GCB0 |           1|     12122|
|7     |CIR_BLOCK__parameterized1__GCB1 |           1|     11672|
|8     |CIR_BLOCK__parameterized1__GCB2 |           1|      6607|
|9     |GOLAY_CORR_v1__parameterized4   |           2|      7377|
|10    |CIR_BLOCK__parameterized3__GCB0 |           1|     11638|
|11    |CIR_BLOCK__parameterized3__GCB1 |           1|     12171|
|12    |CIR_BLOCK__parameterized3__GCB2 |           1|      7025|
|13    |GOLAY_CORR_v1__parameterized6   |           2|      7033|
|14    |CIR_BLOCK__parameterized5__GCB0 |           1|     12497|
|15    |CIR_BLOCK__parameterized5__GCB1 |           1|     11589|
|16    |CIR_BLOCK__parameterized5__GCB2 |           1|      6800|
|17    |STA_RX_BLOCK_TOP__GC0           |           1|     13123|
|18    |RX_block_STA_v1_0__GC0          |           1|       828|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:45 ; elapsed = 00:04:08 . Memory (MB): peak = 3149.320 ; gain = 900.121 ; free physical = 25617 ; free virtual = 76665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (uutCIR3i_8/b3_valid_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (uutCIR3i_8/b4_valid_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (uutCIR3i_8/b5_valid_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (uutCIR4i_11/b3_valid_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (uutCIR4i_11/b4_valid_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (uutCIR4i_11/b5_valid_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (uutCIR4i_11/b6_valid_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (uutCIR2i_5/b3_valid_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (uutCIR2i_5/b4_valid_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (uutCIR2i_5/b5_valid_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (uutCIR2i_5/b6_valid_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (uutCIR2i_5/b7_valid_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (uutCIR4i_9/b7_valid_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (uutCIR3i_6/b6_valid_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (uutCIR1i_0/b3_valid_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (uutCIR1i_0/b4_valid_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (uutCIR1i_0/b5_valid_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (uutCIR1i_0/b6_valid_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (uutCIR1i_0/b7_valid_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (uutCIR3i_7/b7_valid_reg)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:00 ; elapsed = 00:04:24 . Memory (MB): peak = 3206.320 ; gain = 957.121 ; free physical = 25558 ; free virtual = 76607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+
|Module Name | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives    | 
+------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+
|OUT_FIFO/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 64 x 32              | RAM64M8 x 5   | 
|OUT_FIFO/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 64 x 32              | RAM64M8 x 5   | 
|OUT_FIFO/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 64 x 32              | RAM64M8 x 5   | 
|OUT_FIFO/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 64 x 32              | RAM64M8 x 5   | 
+------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |GOLAY_CORR_v1                   |           2|      7033|
|2     |CIR_BLOCK__GCB0                 |           1|     11841|
|3     |CIR_BLOCK__GCB1                 |           1|     11371|
|4     |CIR_BLOCK__GCB2                 |           1|      7474|
|5     |GOLAY_CORR_v1__parameterized2   |           2|      7377|
|6     |CIR_BLOCK__parameterized1__GCB0 |           1|     12135|
|7     |CIR_BLOCK__parameterized1__GCB1 |           1|     11672|
|8     |CIR_BLOCK__parameterized1__GCB2 |           1|      6594|
|9     |GOLAY_CORR_v1__parameterized4   |           2|      7377|
|10    |CIR_BLOCK__parameterized3__GCB0 |           1|     11634|
|11    |CIR_BLOCK__parameterized3__GCB1 |           1|     12181|
|12    |CIR_BLOCK__parameterized3__GCB2 |           1|      7019|
|13    |GOLAY_CORR_v1__parameterized6   |           2|      7033|
|14    |CIR_BLOCK__parameterized5__GCB0 |           1|     12507|
|15    |CIR_BLOCK__parameterized5__GCB1 |           1|     11589|
|16    |CIR_BLOCK__parameterized5__GCB2 |           1|      6790|
|17    |STA_RX_BLOCK_TOP__GC0           |           1|     13234|
|18    |RX_block_STA_v1_0__GC0          |           1|       828|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:18 ; elapsed = 00:05:08 . Memory (MB): peak = 3253.137 ; gain = 1003.938 ; free physical = 23412 ; free virtual = 74466
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |GOLAY_CORR_v1                    |           1|      6144|
|2     |CIR_BLOCK__GCB0                  |           1|     10270|
|3     |CIR_BLOCK__GCB1                  |           1|     10200|
|4     |CIR_BLOCK__GCB2                  |           1|      6943|
|5     |GOLAY_CORR_v1__parameterized2    |           1|      6264|
|6     |CIR_BLOCK__parameterized1__GCB0  |           1|     10761|
|7     |CIR_BLOCK__parameterized1__GCB1  |           1|     10420|
|8     |CIR_BLOCK__parameterized1__GCB2  |           1|      6197|
|9     |GOLAY_CORR_v1__parameterized4    |           1|      6264|
|10    |CIR_BLOCK__parameterized3__GCB0  |           1|     10446|
|11    |CIR_BLOCK__parameterized3__GCB1  |           1|     10677|
|12    |CIR_BLOCK__parameterized3__GCB2  |           1|      6558|
|13    |GOLAY_CORR_v1__parameterized6    |           1|      6144|
|14    |CIR_BLOCK__parameterized5__GCB0  |           1|     10962|
|15    |CIR_BLOCK__parameterized5__GCB1  |           1|     10418|
|16    |CIR_BLOCK__parameterized5__GCB2  |           1|      6309|
|17    |STA_RX_BLOCK_TOP__GC0            |           1|     11194|
|18    |RX_block_STA_v1_0__GC0           |           1|       376|
|19    |GOLAY_CORR_v1__1                 |           1|      6144|
|20    |GOLAY_CORR_v1__parameterized2__1 |           1|      6264|
|21    |GOLAY_CORR_v1__parameterized4__1 |           1|      6264|
|22    |GOLAY_CORR_v1__parameterized6__1 |           1|      6144|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[15]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b0_derot_real_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b0_derot_real_reg[63]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[63]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b0_derot_real_reg[47]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[47]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b0_derot_real_reg[31]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b0_derot_real_reg[15]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b0_derot_real_reg[127]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[127]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b0_derot_real_reg[111]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[111]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b0_derot_real_reg[95]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[95]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b0_derot_real_reg[79]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[79]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[48]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[48]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[49]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[49]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[50]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[50]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[51]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[52]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[52]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[53]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[53]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[54]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[54]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[55]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[55]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[56]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[56]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[57]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[57]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[58]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[58]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[59]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[59]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[60]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[60]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[61]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[61]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[62]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[62]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[79]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[79]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[32]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[33]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[34]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[34]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[35]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[36]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[36]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[37]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[37]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[38]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[39]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[39]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[40]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[40]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[41]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[41]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[42]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[42]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[43]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[43]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[44]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[44]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[45]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[45]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[46]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[46]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[63]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[63]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[16]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b0_derot_real_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[17]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b0_derot_real_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[18]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b0_derot_real_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[19]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b0_derot_real_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[20]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b0_derot_real_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[21]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b0_derot_real_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b0_derot_real_reg[22]' (FD) to 'U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b0_derot_real_reg[22]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:39 ; elapsed = 00:05:29 . Memory (MB): peak = 3390.566 ; gain = 1141.367 ; free physical = 23352 ; free virtual = 74465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:39 ; elapsed = 00:05:30 . Memory (MB): peak = 3390.566 ; gain = 1141.367 ; free physical = 23352 ; free virtual = 74465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:50 ; elapsed = 00:05:40 . Memory (MB): peak = 3390.566 ; gain = 1141.367 ; free physical = 23328 ; free virtual = 74441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:50 ; elapsed = 00:05:41 . Memory (MB): peak = 3390.566 ; gain = 1141.367 ; free physical = 23328 ; free virtual = 74441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:51 ; elapsed = 00:05:42 . Memory (MB): peak = 3390.566 ; gain = 1141.367 ; free physical = 23317 ; free virtual = 74431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:52 ; elapsed = 00:05:43 . Memory (MB): peak = 3390.566 ; gain = 1141.367 ; free physical = 23318 ; free virtual = 74431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                  | RTL Name                                                                                                                                                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fifo_generator_v13_2_4       | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fifo_generator_v13_2_4       | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]     | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutCIR1/SM_abs_comp_rrrrr_reg                                                                                                                                                     | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutCIR1/SM_load_acc_rrrrr_reg                                                                                                                                                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b4_Ra_reg[3,1][15]                                                                                                                                                        | 18     | 256   | NO           | YES                | YES               | 256    | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_rd_valid_220_reg                                                                                                                                                      | 161    | 1     | NO           | NO                 | YES               | 0      | 5       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_rd_valid_220_reg                                                                                                                                                      | 161    | 1     | NO           | NO                 | YES               | 0      | 5       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b4_Ra_reg[2,1][15]                                                                                                                                                        | 18     | 256   | NO           | YES                | YES               | 256    | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutCIR2/SM_abs_comp_rrrrr_reg                                                                                                                                                     | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutCIR2/SM_load_acc_rrrrr_reg                                                                                                                                                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutCIR3/SM_load_acc_rrrrr_reg                                                                                                                                                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutCIR3/SM_abs_comp_rrrrr_reg                                                                                                                                                     | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_rd_valid_220_reg                                                                                                                                                      | 161    | 1     | NO           | NO                 | YES               | 0      | 5       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b3_Ra_SR_reg[15][4,1][15]                                                                                                                                                 | 17     | 256   | NO           | YES                | YES               | 256    | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_rd_valid_220_reg                                                                                                                                                      | 161    | 1     | NO           | NO                 | YES               | 0      | 5       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b3_Ra_SR_reg[15][3,1][15]                                                                                                                                                 | 17     | 256   | NO           | YES                | YES               | 256    | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_acc_rrrrr_reg                                                                                                                                                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_abs_comp_rrrrr_reg                                                                                                                                                     | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutBD/b1_data_TVALID_rrr_reg                                                                                                                                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_4_SSR8.b3_data_TVALID_rr_reg                                                                                                                                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutBD/b5_data_TVALID_rr_reg                                                                                                                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutBD/b5_PD_FLAG_rr_reg                                                                                                                                                           | 13     | 1     | NO           | YES                | YES               | 1      | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutBD/b5_sign_rr_reg                                                                                                                                                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutBD/b0_INPUT_SR_reg[15][255]                                                                                                                                                    | 16     | 128   | NO           | NO                 | YES               | 128    | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutBD/b0_INPUT_SR_reg[15][239]                                                                                                                                                    | 15     | 384   | NO           | NO                 | YES               | 384    | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutCIR1/CORR_Real/b6_fg[0].b6_1/GEN_DELAY_g1.b0_SR_reg[3][15]                                                                                                                     | 4      | 128   | YES          | NO                 | YES               | 128    | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutCIR2/CORR_Real/b6_fg[0].b6_1/GEN_DELAY_g1.b0_SR_reg[3][15]                                                                                                                     | 4      | 128   | YES          | NO                 | YES               | 128    | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutCIR4/CORR_Real/b6_fg[0].b6_1/GEN_DELAY_g1.b0_SR_reg[3][15]                                                                                                                     | 4      | 128   | YES          | NO                 | YES               | 128    | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutCIR1/CORR_Real/SIGN_GEN_0.b7_fg[0].b7_1/GEN_DELAY_g1.b0_SR_reg[7][15]                                                                                                          | 8      | 128   | YES          | NO                 | YES               | 128    | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutCIR1/CORR_Imag/b6_fg[0].b6_1/GEN_DELAY_g1.b0_SR_reg[3][15]                                                                                                                     | 4      | 128   | YES          | NO                 | YES               | 128    | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutCIR3/CORR_Real/b6_fg[0].b6_1/GEN_DELAY_g1.b0_SR_reg[3][15]                                                                                                                     | 4      | 128   | YES          | NO                 | YES               | 128    | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutCIR1/CORR_Imag/SIGN_GEN_0.b7_fg[0].b7_1/GEN_DELAY_g1.b0_SR_reg[7][15]                                                                                                          | 8      | 128   | YES          | NO                 | YES               | 128    | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutCIR2/CORR_Real/SIGN_GEN_1.b7_fg[0].b7_1/GEN_DELAY_g1.b0_SR_reg[7][15]                                                                                                          | 8      | 128   | YES          | NO                 | YES               | 128    | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutCIR2/CORR_Imag/b6_fg[0].b6_1/GEN_DELAY_g1.b0_SR_reg[3][15]                                                                                                                     | 4      | 128   | YES          | NO                 | YES               | 128    | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutCIR2/CORR_Imag/SIGN_GEN_1.b7_fg[0].b7_1/GEN_DELAY_g1.b0_SR_reg[7][15]                                                                                                          | 8      | 128   | YES          | NO                 | YES               | 128    | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutCIR3/CORR_Real/SIGN_GEN_1.b7_fg[0].b7_1/GEN_DELAY_g1.b0_SR_reg[7][15]                                                                                                          | 8      | 128   | YES          | NO                 | YES               | 128    | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutCIR3/CORR_Imag/b6_fg[0].b6_1/GEN_DELAY_g1.b0_SR_reg[3][15]                                                                                                                     | 4      | 128   | YES          | NO                 | YES               | 128    | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutCIR3/CORR_Imag/SIGN_GEN_1.b7_fg[0].b7_1/GEN_DELAY_g1.b0_SR_reg[7][15]                                                                                                          | 8      | 128   | YES          | NO                 | YES               | 128    | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutCIR4/CORR_Real/SIGN_GEN_0.b7_fg[0].b7_1/GEN_DELAY_g1.b0_SR_reg[7][15]                                                                                                          | 8      | 128   | YES          | NO                 | YES               | 128    | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutCIR4/CORR_Imag/b6_fg[0].b6_1/GEN_DELAY_g1.b0_SR_reg[3][15]                                                                                                                     | 4      | 128   | YES          | NO                 | YES               | 128    | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutCIR4/CORR_Imag/SIGN_GEN_0.b7_fg[0].b7_1/GEN_DELAY_g1.b0_SR_reg[7][15]                                                                                                          | 8      | 128   | YES          | NO                 | YES               | 128    | 0       | 
|design_1_RX_Block_STA_v2_0_0 | U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_3[7].b2_acc1_reg_reg[7][25]                                                                                                                                              | 8      | 208   | YES          | NO                 | YES               | 208    | 0       | 
+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |CARRY8            |  6321|
|2     |DSP_ALU           |    12|
|3     |DSP_ALU_1         |    12|
|4     |DSP_A_B_DATA      |     8|
|5     |DSP_A_B_DATA_1    |    16|
|6     |DSP_C_DATA        |    12|
|7     |DSP_C_DATA_1      |    12|
|8     |DSP_MULTIPLIER    |     8|
|9     |DSP_MULTIPLIER_1  |    16|
|10    |DSP_M_DATA        |    12|
|11    |DSP_M_DATA_1      |    12|
|12    |DSP_OUTPUT_1      |    24|
|13    |DSP_PREADD        |    24|
|14    |DSP_PREADD_DATA   |     8|
|15    |DSP_PREADD_DATA_1 |    16|
|16    |LUT1              |   603|
|17    |LUT2              | 39488|
|18    |LUT3              |   421|
|19    |LUT4              |  1039|
|20    |LUT5              |    99|
|21    |LUT6              |  4739|
|22    |MUXF7             |  2176|
|23    |MUXF8             |  1024|
|24    |RAM64M8           |    20|
|25    |RAMB36E2          |     4|
|26    |SRL16E            |  3808|
|27    |SRLC32E           |    20|
|28    |FDCE              |   424|
|29    |FDPE              |    88|
|30    |FDRE              | 81806|
|31    |FDSE              |   131|
+------+------------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
|      |Instance                                                                                     |Module                                                                   |Cells  |
+------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
|1     |top                                                                                          |                                                                         | 142403|
|2     |  U0                                                                                         |RX_block_STA_v1_0                                                        | 142403|
|3     |    RX_block_STA_v1_0_S00_AXI_inst                                                           |RX_Block_STA_v1_0_S00_AXI                                                |     85|
|4     |    RX_block_STA_v1_0_S01_AXI_inst                                                           |RX_Block_STA_v1_0_S01_AXI                                                |    227|
|5     |    STA_RX_BLOCK_TOP_inst                                                                    |STA_RX_BLOCK_TOP                                                         | 142027|
|6     |      uutBD                                                                                  |Boundary_Detector_v1                                                     |   3578|
|7     |        \FG_1[7].b1_mult1_out_reg                                                            |\U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_1[3].b1_mult1_out_reg_funnel__3       |      8|
|8     |        \FG_1[7].b1_add_out_reg                                                              |\U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_1[5].b1_add_out_reg_funnel__1         |      8|
|9     |        \FG_1[6].b1_mult1_out_reg                                                            |\U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_1[3].b1_mult1_out_reg_funnel__4       |      8|
|10    |        \FG_1[6].b1_add_out_reg                                                              |\U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_1[5].b1_add_out_reg_funnel__2         |      8|
|11    |        \FG_1[5].b1_mult1_out_reg                                                            |\U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_1[3].b1_mult1_out_reg_funnel__2       |      8|
|12    |        \FG_1[5].b1_add_out_reg                                                              |\U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_1[5].b1_add_out_reg_funnel            |      8|
|13    |        \FG_1[4].b1_mult1_out_reg                                                            |\U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_1[3].b1_mult1_out_reg_funnel__1       |      8|
|14    |        \FG_1[4].b1_add_out_reg                                                              |\U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_1[5].b1_add_out_reg_funnel__7         |      8|
|15    |        \FG_1[3].b1_mult1_out_reg                                                            |\U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_1[3].b1_mult1_out_reg_funnel          |      8|
|16    |        \FG_1[3].b1_add_out_reg                                                              |\U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_1[5].b1_add_out_reg_funnel__6         |      8|
|17    |        \FG_1[2].b1_mult1_out_reg                                                            |\U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_1[3].b1_mult1_out_reg_funnel__6       |      8|
|18    |        \FG_1[2].b1_add_out_reg                                                              |\U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_1[5].b1_add_out_reg_funnel__4         |      8|
|19    |        \FG_1[1].b1_mult1_out_reg                                                            |\U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_1[3].b1_mult1_out_reg_funnel__7       |      8|
|20    |        \FG_1[1].b1_add_out_reg                                                              |\U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_1[5].b1_add_out_reg_funnel__5         |      8|
|21    |        \FG_1[0].b1_mult1_out_reg                                                            |\U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_1[3].b1_mult1_out_reg_funnel__5       |      8|
|22    |        \FG_1[0].b1_add_out_reg                                                              |\U0/STA_RX_BLOCK_TOP_inst/uutBD/FG_1[5].b1_add_out_reg_funnel__3         |      8|
|23    |      uutCIR1                                                                                |CIR_BLOCK                                                                |  36086|
|24    |        real_sq_reg                                                                          |\U0/STA_RX_BLOCK_TOP_inst/uutCIR1/real_sq_reg_funnel                     |      8|
|25    |        b8_RaRb_ABS_ind_reg                                                                  |\U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_RaRb_ABS_ind_reg_funnel             |      8|
|26    |        OUT_FIFO                                                                             |fifo_generator_0__xdcDup__1                                              |    255|
|27    |          U0                                                                                 |fifo_generator_v13_2_4__parameterized1__xdcDup__1                        |    255|
|28    |            inst_fifo_gen                                                                    |fifo_generator_v13_2_4_synth__parameterized0__xdcDup__1                  |    255|
|29    |              \gconvfifo.rf                                                                  |fifo_generator_v13_2_4_fifo_generator_top__parameterized0__xdcDup__1     |    255|
|30    |                \grf.rf                                                                      |fifo_generator_v13_2_4_fifo_generator_ramfifo__parameterized0__xdcDup__1 |    255|
|31    |                  \gntv_or_sync_fifo.gcx.clkx                                                |fifo_generator_v13_2_4_clk_x_pntrs__parameterized0__xdcDup__1            |     81|
|32    |                    wr_pntr_cdc_inst                                                         |xpm_cdc_gray__parameterized3__8                                          |     34|
|33    |                    rd_pntr_cdc_inst                                                         |xpm_cdc_gray__parameterized3__9                                          |     34|
|34    |                  \gntv_or_sync_fifo.gl0.rd                                                  |fifo_generator_v13_2_4_rd_logic__parameterized0_495                      |     50|
|35    |                    \gr1.gr1_int.rfwft                                                       |fifo_generator_v13_2_4_rd_fwft__parameterized0_501                       |     16|
|36    |                    \gras.grdc1.rdc                                                          |fifo_generator_v13_2_4_rd_dc_as_502                                      |      7|
|37    |                    \gras.rsts                                                               |fifo_generator_v13_2_4_rd_status_flags_as__parameterized0_503            |      2|
|38    |                    rpntr                                                                    |fifo_generator_v13_2_4_rd_bin_cntr__parameterized0_504                   |     25|
|39    |                  \gntv_or_sync_fifo.gl0.wr                                                  |fifo_generator_v13_2_4_wr_logic__parameterized0_496                      |     27|
|40    |                    \gwas.wsts                                                               |fifo_generator_v13_2_4_wr_status_flags_as__parameterized0_499            |      3|
|41    |                    wpntr                                                                    |fifo_generator_v13_2_4_wr_bin_cntr__parameterized0_500                   |     24|
|42    |                  \gntv_or_sync_fifo.mem                                                     |fifo_generator_v13_2_4_memory__parameterized0_497                        |     69|
|43    |                    \gdm.dm_gen.dm                                                           |fifo_generator_v13_2_4_dmem_498                                          |     37|
|44    |                  rstblk                                                                     |fifo_generator_v13_2_4_reset_blk_ramfifo__parameterized0__xdcDup__1      |     28|
|45    |                    \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__4                                                     |      2|
|46    |                    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__5                                                     |      2|
|47    |                    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized2__8                                        |      4|
|48    |                    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized2__9                                        |      4|
|49    |        CORR_Imag                                                                            |GOLAY_CORR_v1                                                            |   6536|
|50    |          \b2_fg[0].b2_1                                                                     |GOLAY_CU_455                                                             |     37|
|51    |          \b2_fg[1].b2_1                                                                     |GOLAY_CU_456                                                             |     37|
|52    |          \b2_fg[2].b2_1                                                                     |GOLAY_CU_457                                                             |     37|
|53    |          \b2_fg[3].b2_1                                                                     |GOLAY_CU_458                                                             |     37|
|54    |          \b2_fg[4].b2_1                                                                     |GOLAY_CU_459                                                             |     37|
|55    |          \b2_fg[5].b2_1                                                                     |GOLAY_CU_460                                                             |     37|
|56    |          \b2_fg[6].b2_1                                                                     |GOLAY_CU_461                                                             |     37|
|57    |          \b2_fg[7].b2_1                                                                     |GOLAY_CU_462                                                             |     37|
|58    |          \b3_fg[0].b3_1                                                                     |GOLAY_CU_463                                                             |     37|
|59    |          \b3_fg[1].b3_1                                                                     |GOLAY_CU_464                                                             |     37|
|60    |          \b4_fg[0].b4_1                                                                     |GOLAY_CU_471                                                             |     37|
|61    |          \b4_fg[1].b4_1                                                                     |GOLAY_CU_472                                                             |     37|
|62    |          \b4_fg[2].b4_1                                                                     |GOLAY_CU_473                                                             |     37|
|63    |          \b4_fg[3].b4_1                                                                     |GOLAY_CU_474                                                             |     37|
|64    |          \b5_fg[0].b5_1                                                                     |GOLAY_CU__parameterized4_479                                             |     53|
|65    |          \b5_fg[1].b5_1                                                                     |GOLAY_CU__parameterized4_480                                             |     53|
|66    |          \b5_fg[2].b5_1                                                                     |GOLAY_CU__parameterized4_481                                             |     53|
|67    |          \b5_fg[3].b5_1                                                                     |GOLAY_CU__parameterized4_482                                             |     53|
|68    |          \b5_fg[4].b5_1                                                                     |GOLAY_CU__parameterized4_483                                             |     53|
|69    |          \b5_fg[5].b5_1                                                                     |GOLAY_CU__parameterized4_484                                             |     53|
|70    |          \b5_fg[6].b5_1                                                                     |GOLAY_CU__parameterized4_485                                             |     53|
|71    |          \b5_fg[7].b5_1                                                                     |GOLAY_CU__parameterized4_486                                             |     53|
|72    |          \b3_fg[2].b3_1                                                                     |GOLAY_CU__parameterized1_465                                             |      6|
|73    |          \b3_fg[3].b3_1                                                                     |GOLAY_CU__parameterized1_466                                             |      6|
|74    |          \b3_fg[4].b3_1                                                                     |GOLAY_CU__parameterized1_467                                             |      6|
|75    |          \b3_fg[5].b3_1                                                                     |GOLAY_CU__parameterized1_468                                             |      6|
|76    |          \b3_fg[6].b3_1                                                                     |GOLAY_CU__parameterized1_469                                             |      6|
|77    |          \b3_fg[7].b3_1                                                                     |GOLAY_CU__parameterized1_470                                             |      6|
|78    |          \b4_fg[4].b4_1                                                                     |GOLAY_CU__parameterized1_475                                             |      6|
|79    |          \b4_fg[5].b4_1                                                                     |GOLAY_CU__parameterized1_476                                             |      6|
|80    |          \b4_fg[6].b4_1                                                                     |GOLAY_CU__parameterized1_477                                             |      6|
|81    |          \b4_fg[7].b4_1                                                                     |GOLAY_CU__parameterized1_478                                             |      6|
|82    |          \SIGN_GEN_0.b7_fg[0].b7_1                                                          |GOLAY_CU__parameterized8_439                                             |     54|
|83    |          \SIGN_GEN_0.b7_fg[1].b7_1                                                          |GOLAY_CU__parameterized8_440                                             |     54|
|84    |          \SIGN_GEN_0.b7_fg[2].b7_1                                                          |GOLAY_CU__parameterized8_441                                             |     54|
|85    |          \SIGN_GEN_0.b7_fg[3].b7_1                                                          |GOLAY_CU__parameterized8_442                                             |     54|
|86    |          \SIGN_GEN_0.b7_fg[4].b7_1                                                          |GOLAY_CU__parameterized8_443                                             |     54|
|87    |          \SIGN_GEN_0.b7_fg[5].b7_1                                                          |GOLAY_CU__parameterized8_444                                             |     54|
|88    |          \SIGN_GEN_0.b7_fg[6].b7_1                                                          |GOLAY_CU__parameterized8_445                                             |     54|
|89    |          \SIGN_GEN_0.b7_fg[7].b7_1                                                          |GOLAY_CU__parameterized8_446                                             |     54|
|90    |          \b1_fg[0].b1_1                                                                     |GOLAY_CU_447                                                             |     82|
|91    |          \b1_fg[1].b1_1                                                                     |GOLAY_CU__parameterized1_448                                             |      6|
|92    |          \b1_fg[2].b1_1                                                                     |GOLAY_CU__parameterized1_449                                             |      6|
|93    |          \b1_fg[3].b1_1                                                                     |GOLAY_CU__parameterized1_450                                             |      6|
|94    |          \b1_fg[4].b1_1                                                                     |GOLAY_CU__parameterized1_451                                             |      6|
|95    |          \b1_fg[5].b1_1                                                                     |GOLAY_CU__parameterized1_452                                             |      6|
|96    |          \b1_fg[6].b1_1                                                                     |GOLAY_CU__parameterized1_453                                             |      6|
|97    |          \b1_fg[7].b1_1                                                                     |GOLAY_CU__parameterized1_454                                             |      6|
|98    |          \b6_fg[0].b6_1                                                                     |GOLAY_CU__parameterized6_487                                             |     54|
|99    |          \b6_fg[1].b6_1                                                                     |GOLAY_CU__parameterized6_488                                             |     54|
|100   |          \b6_fg[2].b6_1                                                                     |GOLAY_CU__parameterized6_489                                             |     54|
|101   |          \b6_fg[3].b6_1                                                                     |GOLAY_CU__parameterized6_490                                             |     54|
|102   |          \b6_fg[4].b6_1                                                                     |GOLAY_CU__parameterized6_491                                             |     54|
|103   |          \b6_fg[5].b6_1                                                                     |GOLAY_CU__parameterized6_492                                             |     54|
|104   |          \b6_fg[6].b6_1                                                                     |GOLAY_CU__parameterized6_493                                             |     54|
|105   |          \b6_fg[7].b6_1                                                                     |GOLAY_CU__parameterized6_494                                             |     54|
|106   |        CORR_Real                                                                            |GOLAY_CORR_v1_382                                                        |   6534|
|107   |          \b2_fg[0].b2_1                                                                     |GOLAY_CU_399                                                             |     37|
|108   |          \b2_fg[1].b2_1                                                                     |GOLAY_CU_400                                                             |     37|
|109   |          \b2_fg[2].b2_1                                                                     |GOLAY_CU_401                                                             |     37|
|110   |          \b2_fg[3].b2_1                                                                     |GOLAY_CU_402                                                             |     37|
|111   |          \b2_fg[4].b2_1                                                                     |GOLAY_CU_403                                                             |     37|
|112   |          \b2_fg[5].b2_1                                                                     |GOLAY_CU_404                                                             |     37|
|113   |          \b2_fg[6].b2_1                                                                     |GOLAY_CU_405                                                             |     37|
|114   |          \b2_fg[7].b2_1                                                                     |GOLAY_CU_406                                                             |     37|
|115   |          \b3_fg[0].b3_1                                                                     |GOLAY_CU_407                                                             |     37|
|116   |          \b3_fg[1].b3_1                                                                     |GOLAY_CU_408                                                             |     37|
|117   |          \b4_fg[0].b4_1                                                                     |GOLAY_CU_415                                                             |     37|
|118   |          \b4_fg[1].b4_1                                                                     |GOLAY_CU_416                                                             |     37|
|119   |          \b4_fg[2].b4_1                                                                     |GOLAY_CU_417                                                             |     37|
|120   |          \b4_fg[3].b4_1                                                                     |GOLAY_CU_418                                                             |     37|
|121   |          \b5_fg[0].b5_1                                                                     |GOLAY_CU__parameterized4_423                                             |     53|
|122   |          \b5_fg[1].b5_1                                                                     |GOLAY_CU__parameterized4_424                                             |     53|
|123   |          \b5_fg[2].b5_1                                                                     |GOLAY_CU__parameterized4_425                                             |     53|
|124   |          \b5_fg[3].b5_1                                                                     |GOLAY_CU__parameterized4_426                                             |     53|
|125   |          \b5_fg[4].b5_1                                                                     |GOLAY_CU__parameterized4_427                                             |     53|
|126   |          \b5_fg[5].b5_1                                                                     |GOLAY_CU__parameterized4_428                                             |     53|
|127   |          \b5_fg[6].b5_1                                                                     |GOLAY_CU__parameterized4_429                                             |     53|
|128   |          \b5_fg[7].b5_1                                                                     |GOLAY_CU__parameterized4_430                                             |     53|
|129   |          \b3_fg[2].b3_1                                                                     |GOLAY_CU__parameterized1_409                                             |      6|
|130   |          \b3_fg[3].b3_1                                                                     |GOLAY_CU__parameterized1_410                                             |      6|
|131   |          \b3_fg[4].b3_1                                                                     |GOLAY_CU__parameterized1_411                                             |      6|
|132   |          \b3_fg[5].b3_1                                                                     |GOLAY_CU__parameterized1_412                                             |      6|
|133   |          \b3_fg[6].b3_1                                                                     |GOLAY_CU__parameterized1_413                                             |      6|
|134   |          \b3_fg[7].b3_1                                                                     |GOLAY_CU__parameterized1_414                                             |      6|
|135   |          \b4_fg[4].b4_1                                                                     |GOLAY_CU__parameterized1_419                                             |      6|
|136   |          \b4_fg[5].b4_1                                                                     |GOLAY_CU__parameterized1_420                                             |      6|
|137   |          \b4_fg[6].b4_1                                                                     |GOLAY_CU__parameterized1_421                                             |      6|
|138   |          \b4_fg[7].b4_1                                                                     |GOLAY_CU__parameterized1_422                                             |      6|
|139   |          \SIGN_GEN_0.b7_fg[0].b7_1                                                          |GOLAY_CU__parameterized8                                                 |     69|
|140   |          \SIGN_GEN_0.b7_fg[1].b7_1                                                          |GOLAY_CU__parameterized8_384                                             |     54|
|141   |          \SIGN_GEN_0.b7_fg[2].b7_1                                                          |GOLAY_CU__parameterized8_385                                             |     54|
|142   |          \SIGN_GEN_0.b7_fg[3].b7_1                                                          |GOLAY_CU__parameterized8_386                                             |     54|
|143   |          \SIGN_GEN_0.b7_fg[4].b7_1                                                          |GOLAY_CU__parameterized8_387                                             |     54|
|144   |          \SIGN_GEN_0.b7_fg[5].b7_1                                                          |GOLAY_CU__parameterized8_388                                             |     54|
|145   |          \SIGN_GEN_0.b7_fg[6].b7_1                                                          |GOLAY_CU__parameterized8_389                                             |     54|
|146   |          \SIGN_GEN_0.b7_fg[7].b7_1                                                          |GOLAY_CU__parameterized8_390                                             |     54|
|147   |          \b1_fg[0].b1_1                                                                     |GOLAY_CU_391                                                             |     82|
|148   |          \b1_fg[1].b1_1                                                                     |GOLAY_CU__parameterized1_392                                             |      6|
|149   |          \b1_fg[2].b1_1                                                                     |GOLAY_CU__parameterized1_393                                             |      6|
|150   |          \b1_fg[3].b1_1                                                                     |GOLAY_CU__parameterized1_394                                             |      6|
|151   |          \b1_fg[4].b1_1                                                                     |GOLAY_CU__parameterized1_395                                             |      6|
|152   |          \b1_fg[5].b1_1                                                                     |GOLAY_CU__parameterized1_396                                             |      6|
|153   |          \b1_fg[6].b1_1                                                                     |GOLAY_CU__parameterized1_397                                             |      6|
|154   |          \b1_fg[7].b1_1                                                                     |GOLAY_CU__parameterized1_398                                             |      6|
|155   |          \b6_fg[0].b6_1                                                                     |GOLAY_CU__parameterized6_431                                             |     54|
|156   |          \b6_fg[1].b6_1                                                                     |GOLAY_CU__parameterized6_432                                             |     54|
|157   |          \b6_fg[2].b6_1                                                                     |GOLAY_CU__parameterized6_433                                             |     54|
|158   |          \b6_fg[3].b6_1                                                                     |GOLAY_CU__parameterized6_434                                             |     54|
|159   |          \b6_fg[4].b6_1                                                                     |GOLAY_CU__parameterized6_435                                             |     54|
|160   |          \b6_fg[5].b6_1                                                                     |GOLAY_CU__parameterized6_436                                             |     54|
|161   |          \b6_fg[6].b6_1                                                                     |GOLAY_CU__parameterized6_437                                             |     54|
|162   |          \b6_fg[7].b6_1                                                                     |GOLAY_CU__parameterized6_438                                             |     54|
|163   |        vt_single_sync_inst_0                                                                |vt_single_sync_383                                                       |      3|
|164   |      uutCIR2                                                                                |CIR_BLOCK__parameterized1                                                |  33720|
|165   |        OUT_FIFO                                                                             |fifo_generator_0__xdcDup__2                                              |    255|
|166   |          U0                                                                                 |fifo_generator_v13_2_4__parameterized1__xdcDup__2                        |    255|
|167   |            inst_fifo_gen                                                                    |fifo_generator_v13_2_4_synth__parameterized0__xdcDup__2                  |    255|
|168   |              \gconvfifo.rf                                                                  |fifo_generator_v13_2_4_fifo_generator_top__parameterized0__xdcDup__2     |    255|
|169   |                \grf.rf                                                                      |fifo_generator_v13_2_4_fifo_generator_ramfifo__parameterized0__xdcDup__2 |    255|
|170   |                  \gntv_or_sync_fifo.gcx.clkx                                                |fifo_generator_v13_2_4_clk_x_pntrs__parameterized0__xdcDup__2            |     81|
|171   |                    wr_pntr_cdc_inst                                                         |xpm_cdc_gray__parameterized3__10                                         |     34|
|172   |                    rd_pntr_cdc_inst                                                         |xpm_cdc_gray__parameterized3__11                                         |     34|
|173   |                  \gntv_or_sync_fifo.gl0.rd                                                  |fifo_generator_v13_2_4_rd_logic__parameterized0_372                      |     50|
|174   |                    \gr1.gr1_int.rfwft                                                       |fifo_generator_v13_2_4_rd_fwft__parameterized0_378                       |     16|
|175   |                    \gras.grdc1.rdc                                                          |fifo_generator_v13_2_4_rd_dc_as_379                                      |      7|
|176   |                    \gras.rsts                                                               |fifo_generator_v13_2_4_rd_status_flags_as__parameterized0_380            |      2|
|177   |                    rpntr                                                                    |fifo_generator_v13_2_4_rd_bin_cntr__parameterized0_381                   |     25|
|178   |                  \gntv_or_sync_fifo.gl0.wr                                                  |fifo_generator_v13_2_4_wr_logic__parameterized0_373                      |     27|
|179   |                    \gwas.wsts                                                               |fifo_generator_v13_2_4_wr_status_flags_as__parameterized0_376            |      3|
|180   |                    wpntr                                                                    |fifo_generator_v13_2_4_wr_bin_cntr__parameterized0_377                   |     24|
|181   |                  \gntv_or_sync_fifo.mem                                                     |fifo_generator_v13_2_4_memory__parameterized0_374                        |     69|
|182   |                    \gdm.dm_gen.dm                                                           |fifo_generator_v13_2_4_dmem_375                                          |     37|
|183   |                  rstblk                                                                     |fifo_generator_v13_2_4_reset_blk_ramfifo__parameterized0__xdcDup__2      |     28|
|184   |                    \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__6                                                     |      2|
|185   |                    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__7                                                     |      2|
|186   |                    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized2__10                                       |      4|
|187   |                    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized2__11                                       |      4|
|188   |        real_sq_reg                                                                          |\U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg_funnel                     |      8|
|189   |        b8_RaRb_ABS_ind_reg                                                                  |\U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_RaRb_ABS_ind_reg_funnel             |      8|
|190   |        CORR_Imag                                                                            |GOLAY_CORR_v1__parameterized2                                            |   5489|
|191   |          \b1_fg[0].b1_1                                                                     |GOLAY_CU__parameterized10_324                                            |      6|
|192   |          \b1_fg[1].b1_1                                                                     |GOLAY_CU__parameterized12_325                                            |      6|
|193   |          \b1_fg[2].b1_1                                                                     |GOLAY_CU__parameterized12_326                                            |      6|
|194   |          \b1_fg[3].b1_1                                                                     |GOLAY_CU__parameterized12_327                                            |      6|
|195   |          \b1_fg[4].b1_1                                                                     |GOLAY_CU__parameterized12_328                                            |      6|
|196   |          \b1_fg[5].b1_1                                                                     |GOLAY_CU__parameterized12_329                                            |      6|
|197   |          \b1_fg[6].b1_1                                                                     |GOLAY_CU__parameterized12_330                                            |      6|
|198   |          \b1_fg[7].b1_1                                                                     |GOLAY_CU__parameterized12_331                                            |      6|
|199   |          \b2_fg[0].b2_1                                                                     |GOLAY_CU_332                                                             |     37|
|200   |          \b2_fg[1].b2_1                                                                     |GOLAY_CU_333                                                             |     37|
|201   |          \b2_fg[2].b2_1                                                                     |GOLAY_CU_334                                                             |     37|
|202   |          \b2_fg[3].b2_1                                                                     |GOLAY_CU_335                                                             |     37|
|203   |          \b2_fg[4].b2_1                                                                     |GOLAY_CU_336                                                             |     37|
|204   |          \b2_fg[5].b2_1                                                                     |GOLAY_CU_337                                                             |     37|
|205   |          \b2_fg[6].b2_1                                                                     |GOLAY_CU_338                                                             |     37|
|206   |          \b2_fg[7].b2_1                                                                     |GOLAY_CU_339                                                             |     37|
|207   |          \b3_fg[0].b3_1                                                                     |GOLAY_CU_340                                                             |     37|
|208   |          \b3_fg[1].b3_1                                                                     |GOLAY_CU_341                                                             |     37|
|209   |          \b4_fg[0].b4_1                                                                     |GOLAY_CU_348                                                             |     37|
|210   |          \b4_fg[1].b4_1                                                                     |GOLAY_CU_349                                                             |     37|
|211   |          \b4_fg[2].b4_1                                                                     |GOLAY_CU_350                                                             |     37|
|212   |          \b4_fg[3].b4_1                                                                     |GOLAY_CU_351                                                             |     37|
|213   |          \b5_fg[0].b5_1                                                                     |GOLAY_CU__parameterized4_356                                             |     53|
|214   |          \b5_fg[1].b5_1                                                                     |GOLAY_CU__parameterized4_357                                             |     53|
|215   |          \b5_fg[2].b5_1                                                                     |GOLAY_CU__parameterized4_358                                             |     53|
|216   |          \b5_fg[3].b5_1                                                                     |GOLAY_CU__parameterized4_359                                             |     53|
|217   |          \b5_fg[4].b5_1                                                                     |GOLAY_CU__parameterized4_360                                             |     53|
|218   |          \b5_fg[5].b5_1                                                                     |GOLAY_CU__parameterized4_361                                             |     53|
|219   |          \b5_fg[6].b5_1                                                                     |GOLAY_CU__parameterized4_362                                             |     53|
|220   |          \b5_fg[7].b5_1                                                                     |GOLAY_CU__parameterized4_363                                             |     53|
|221   |          \b3_fg[2].b3_1                                                                     |GOLAY_CU__parameterized1_342                                             |      6|
|222   |          \b3_fg[3].b3_1                                                                     |GOLAY_CU__parameterized1_343                                             |      6|
|223   |          \b3_fg[4].b3_1                                                                     |GOLAY_CU__parameterized1_344                                             |      6|
|224   |          \b3_fg[5].b3_1                                                                     |GOLAY_CU__parameterized1_345                                             |      6|
|225   |          \b3_fg[6].b3_1                                                                     |GOLAY_CU__parameterized1_346                                             |      6|
|226   |          \b3_fg[7].b3_1                                                                     |GOLAY_CU__parameterized1_347                                             |      6|
|227   |          \b4_fg[4].b4_1                                                                     |GOLAY_CU__parameterized1_352                                             |      6|
|228   |          \b4_fg[5].b4_1                                                                     |GOLAY_CU__parameterized1_353                                             |      6|
|229   |          \b4_fg[6].b4_1                                                                     |GOLAY_CU__parameterized1_354                                             |      6|
|230   |          \b4_fg[7].b4_1                                                                     |GOLAY_CU__parameterized1_355                                             |      6|
|231   |          \SIGN_GEN_1.b7_fg[0].b7_1                                                          |GOLAY_CU__parameterized14_316                                            |     55|
|232   |          \SIGN_GEN_1.b7_fg[1].b7_1                                                          |GOLAY_CU__parameterized14_317                                            |     55|
|233   |          \SIGN_GEN_1.b7_fg[2].b7_1                                                          |GOLAY_CU__parameterized14_318                                            |     55|
|234   |          \SIGN_GEN_1.b7_fg[3].b7_1                                                          |GOLAY_CU__parameterized14_319                                            |     55|
|235   |          \SIGN_GEN_1.b7_fg[4].b7_1                                                          |GOLAY_CU__parameterized14_320                                            |     55|
|236   |          \SIGN_GEN_1.b7_fg[5].b7_1                                                          |GOLAY_CU__parameterized14_321                                            |     55|
|237   |          \SIGN_GEN_1.b7_fg[6].b7_1                                                          |GOLAY_CU__parameterized14_322                                            |     55|
|238   |          \SIGN_GEN_1.b7_fg[7].b7_1                                                          |GOLAY_CU__parameterized14_323                                            |     55|
|239   |          \b6_fg[0].b6_1                                                                     |GOLAY_CU__parameterized6_364                                             |     54|
|240   |          \b6_fg[1].b6_1                                                                     |GOLAY_CU__parameterized6_365                                             |     54|
|241   |          \b6_fg[2].b6_1                                                                     |GOLAY_CU__parameterized6_366                                             |     54|
|242   |          \b6_fg[3].b6_1                                                                     |GOLAY_CU__parameterized6_367                                             |     54|
|243   |          \b6_fg[4].b6_1                                                                     |GOLAY_CU__parameterized6_368                                             |     54|
|244   |          \b6_fg[5].b6_1                                                                     |GOLAY_CU__parameterized6_369                                             |     54|
|245   |          \b6_fg[6].b6_1                                                                     |GOLAY_CU__parameterized6_370                                             |     54|
|246   |          \b6_fg[7].b6_1                                                                     |GOLAY_CU__parameterized6_371                                             |     54|
|247   |        CORR_Real                                                                            |GOLAY_CORR_v1__parameterized2_260                                        |   5484|
|248   |          \b1_fg[0].b1_1                                                                     |GOLAY_CU__parameterized10_269                                            |      6|
|249   |          \b1_fg[1].b1_1                                                                     |GOLAY_CU__parameterized12_270                                            |      6|
|250   |          \b1_fg[2].b1_1                                                                     |GOLAY_CU__parameterized12_271                                            |      6|
|251   |          \b1_fg[3].b1_1                                                                     |GOLAY_CU__parameterized12_272                                            |      6|
|252   |          \b1_fg[4].b1_1                                                                     |GOLAY_CU__parameterized12_273                                            |      6|
|253   |          \b1_fg[5].b1_1                                                                     |GOLAY_CU__parameterized12_274                                            |      6|
|254   |          \b1_fg[6].b1_1                                                                     |GOLAY_CU__parameterized12_275                                            |      6|
|255   |          \b1_fg[7].b1_1                                                                     |GOLAY_CU__parameterized12_276                                            |      6|
|256   |          \b2_fg[0].b2_1                                                                     |GOLAY_CU_277                                                             |     37|
|257   |          \b2_fg[1].b2_1                                                                     |GOLAY_CU_278                                                             |     37|
|258   |          \b2_fg[2].b2_1                                                                     |GOLAY_CU_279                                                             |     37|
|259   |          \b2_fg[3].b2_1                                                                     |GOLAY_CU_280                                                             |     37|
|260   |          \b2_fg[4].b2_1                                                                     |GOLAY_CU_281                                                             |     37|
|261   |          \b2_fg[5].b2_1                                                                     |GOLAY_CU_282                                                             |     37|
|262   |          \b2_fg[6].b2_1                                                                     |GOLAY_CU_283                                                             |     37|
|263   |          \b2_fg[7].b2_1                                                                     |GOLAY_CU_284                                                             |     37|
|264   |          \b3_fg[0].b3_1                                                                     |GOLAY_CU_285                                                             |     37|
|265   |          \b3_fg[1].b3_1                                                                     |GOLAY_CU_286                                                             |     37|
|266   |          \b4_fg[0].b4_1                                                                     |GOLAY_CU_293                                                             |     37|
|267   |          \b4_fg[1].b4_1                                                                     |GOLAY_CU_294                                                             |     37|
|268   |          \b4_fg[2].b4_1                                                                     |GOLAY_CU_295                                                             |     37|
|269   |          \b4_fg[3].b4_1                                                                     |GOLAY_CU_296                                                             |     37|
|270   |          \b5_fg[0].b5_1                                                                     |GOLAY_CU__parameterized4                                                 |     53|
|271   |          \b5_fg[1].b5_1                                                                     |GOLAY_CU__parameterized4_301                                             |     53|
|272   |          \b5_fg[2].b5_1                                                                     |GOLAY_CU__parameterized4_302                                             |     53|
|273   |          \b5_fg[3].b5_1                                                                     |GOLAY_CU__parameterized4_303                                             |     53|
|274   |          \b5_fg[4].b5_1                                                                     |GOLAY_CU__parameterized4_304                                             |     53|
|275   |          \b5_fg[5].b5_1                                                                     |GOLAY_CU__parameterized4_305                                             |     53|
|276   |          \b5_fg[6].b5_1                                                                     |GOLAY_CU__parameterized4_306                                             |     53|
|277   |          \b5_fg[7].b5_1                                                                     |GOLAY_CU__parameterized4_307                                             |     53|
|278   |          \b3_fg[2].b3_1                                                                     |GOLAY_CU__parameterized1_287                                             |      6|
|279   |          \b3_fg[3].b3_1                                                                     |GOLAY_CU__parameterized1_288                                             |      6|
|280   |          \b3_fg[4].b3_1                                                                     |GOLAY_CU__parameterized1_289                                             |      6|
|281   |          \b3_fg[5].b3_1                                                                     |GOLAY_CU__parameterized1_290                                             |      6|
|282   |          \b3_fg[6].b3_1                                                                     |GOLAY_CU__parameterized1_291                                             |      6|
|283   |          \b3_fg[7].b3_1                                                                     |GOLAY_CU__parameterized1_292                                             |      6|
|284   |          \b4_fg[4].b4_1                                                                     |GOLAY_CU__parameterized1_297                                             |      6|
|285   |          \b4_fg[5].b4_1                                                                     |GOLAY_CU__parameterized1_298                                             |      6|
|286   |          \b4_fg[6].b4_1                                                                     |GOLAY_CU__parameterized1_299                                             |      6|
|287   |          \b4_fg[7].b4_1                                                                     |GOLAY_CU__parameterized1_300                                             |      6|
|288   |          \SIGN_GEN_1.b7_fg[0].b7_1                                                          |GOLAY_CU__parameterized14                                                |     55|
|289   |          \SIGN_GEN_1.b7_fg[1].b7_1                                                          |GOLAY_CU__parameterized14_262                                            |     55|
|290   |          \SIGN_GEN_1.b7_fg[2].b7_1                                                          |GOLAY_CU__parameterized14_263                                            |     55|
|291   |          \SIGN_GEN_1.b7_fg[3].b7_1                                                          |GOLAY_CU__parameterized14_264                                            |     55|
|292   |          \SIGN_GEN_1.b7_fg[4].b7_1                                                          |GOLAY_CU__parameterized14_265                                            |     55|
|293   |          \SIGN_GEN_1.b7_fg[5].b7_1                                                          |GOLAY_CU__parameterized14_266                                            |     55|
|294   |          \SIGN_GEN_1.b7_fg[6].b7_1                                                          |GOLAY_CU__parameterized14_267                                            |     55|
|295   |          \SIGN_GEN_1.b7_fg[7].b7_1                                                          |GOLAY_CU__parameterized14_268                                            |     55|
|296   |          \b6_fg[0].b6_1                                                                     |GOLAY_CU__parameterized6_308                                             |     54|
|297   |          \b6_fg[1].b6_1                                                                     |GOLAY_CU__parameterized6_309                                             |     54|
|298   |          \b6_fg[2].b6_1                                                                     |GOLAY_CU__parameterized6_310                                             |     54|
|299   |          \b6_fg[3].b6_1                                                                     |GOLAY_CU__parameterized6_311                                             |     54|
|300   |          \b6_fg[4].b6_1                                                                     |GOLAY_CU__parameterized6_312                                             |     54|
|301   |          \b6_fg[5].b6_1                                                                     |GOLAY_CU__parameterized6_313                                             |     54|
|302   |          \b6_fg[6].b6_1                                                                     |GOLAY_CU__parameterized6_314                                             |     54|
|303   |          \b6_fg[7].b6_1                                                                     |GOLAY_CU__parameterized6_315                                             |     54|
|304   |        vt_single_sync_inst_0                                                                |vt_single_sync_261                                                       |      2|
|305   |      uutCIR3                                                                                |CIR_BLOCK__parameterized3                                                |  34243|
|306   |        OUT_FIFO                                                                             |fifo_generator_0__xdcDup__3                                              |    255|
|307   |          U0                                                                                 |fifo_generator_v13_2_4__parameterized1__xdcDup__3                        |    255|
|308   |            inst_fifo_gen                                                                    |fifo_generator_v13_2_4_synth__parameterized0__xdcDup__3                  |    255|
|309   |              \gconvfifo.rf                                                                  |fifo_generator_v13_2_4_fifo_generator_top__parameterized0__xdcDup__3     |    255|
|310   |                \grf.rf                                                                      |fifo_generator_v13_2_4_fifo_generator_ramfifo__parameterized0__xdcDup__3 |    255|
|311   |                  \gntv_or_sync_fifo.gcx.clkx                                                |fifo_generator_v13_2_4_clk_x_pntrs__parameterized0__xdcDup__3            |     81|
|312   |                    wr_pntr_cdc_inst                                                         |xpm_cdc_gray__parameterized3__12                                         |     34|
|313   |                    rd_pntr_cdc_inst                                                         |xpm_cdc_gray__parameterized3__13                                         |     34|
|314   |                  \gntv_or_sync_fifo.gl0.rd                                                  |fifo_generator_v13_2_4_rd_logic__parameterized0_250                      |     50|
|315   |                    \gr1.gr1_int.rfwft                                                       |fifo_generator_v13_2_4_rd_fwft__parameterized0_256                       |     16|
|316   |                    \gras.grdc1.rdc                                                          |fifo_generator_v13_2_4_rd_dc_as_257                                      |      7|
|317   |                    \gras.rsts                                                               |fifo_generator_v13_2_4_rd_status_flags_as__parameterized0_258            |      2|
|318   |                    rpntr                                                                    |fifo_generator_v13_2_4_rd_bin_cntr__parameterized0_259                   |     25|
|319   |                  \gntv_or_sync_fifo.gl0.wr                                                  |fifo_generator_v13_2_4_wr_logic__parameterized0_251                      |     27|
|320   |                    \gwas.wsts                                                               |fifo_generator_v13_2_4_wr_status_flags_as__parameterized0_254            |      3|
|321   |                    wpntr                                                                    |fifo_generator_v13_2_4_wr_bin_cntr__parameterized0_255                   |     24|
|322   |                  \gntv_or_sync_fifo.mem                                                     |fifo_generator_v13_2_4_memory__parameterized0_252                        |     69|
|323   |                    \gdm.dm_gen.dm                                                           |fifo_generator_v13_2_4_dmem_253                                          |     37|
|324   |                  rstblk                                                                     |fifo_generator_v13_2_4_reset_blk_ramfifo__parameterized0__xdcDup__3      |     28|
|325   |                    \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__8                                                     |      2|
|326   |                    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__9                                                     |      2|
|327   |                    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized2__12                                       |      4|
|328   |                    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized2__13                                       |      4|
|329   |        real_sq_reg                                                                          |\U0/STA_RX_BLOCK_TOP_inst/uutCIR3/real_sq_reg_funnel                     |      8|
|330   |        b8_RaRb_ABS_ind_reg                                                                  |\U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_RaRb_ABS_ind_reg_funnel             |      8|
|331   |        CORR_Imag                                                                            |GOLAY_CORR_v1__parameterized4                                            |   5488|
|332   |          \b1_fg[0].b1_1                                                                     |GOLAY_CU_202                                                             |      6|
|333   |          \b1_fg[1].b1_1                                                                     |GOLAY_CU__parameterized1_203                                             |      6|
|334   |          \b1_fg[2].b1_1                                                                     |GOLAY_CU__parameterized1_204                                             |      6|
|335   |          \b1_fg[3].b1_1                                                                     |GOLAY_CU__parameterized1_205                                             |      6|
|336   |          \b1_fg[4].b1_1                                                                     |GOLAY_CU__parameterized1_206                                             |      6|
|337   |          \b1_fg[5].b1_1                                                                     |GOLAY_CU__parameterized1_207                                             |      6|
|338   |          \b1_fg[6].b1_1                                                                     |GOLAY_CU__parameterized1_208                                             |      6|
|339   |          \b1_fg[7].b1_1                                                                     |GOLAY_CU__parameterized1_209                                             |      6|
|340   |          \b2_fg[0].b2_1                                                                     |GOLAY_CU_210                                                             |     37|
|341   |          \b2_fg[1].b2_1                                                                     |GOLAY_CU_211                                                             |     37|
|342   |          \b2_fg[2].b2_1                                                                     |GOLAY_CU_212                                                             |     37|
|343   |          \b2_fg[3].b2_1                                                                     |GOLAY_CU_213                                                             |     37|
|344   |          \b2_fg[4].b2_1                                                                     |GOLAY_CU_214                                                             |     37|
|345   |          \b2_fg[5].b2_1                                                                     |GOLAY_CU_215                                                             |     37|
|346   |          \b2_fg[6].b2_1                                                                     |GOLAY_CU_216                                                             |     37|
|347   |          \b2_fg[7].b2_1                                                                     |GOLAY_CU_217                                                             |     37|
|348   |          \b3_fg[0].b3_1                                                                     |GOLAY_CU_218                                                             |     37|
|349   |          \b3_fg[1].b3_1                                                                     |GOLAY_CU_219                                                             |     37|
|350   |          \b4_fg[0].b4_1                                                                     |GOLAY_CU__parameterized10_226                                            |     37|
|351   |          \b4_fg[1].b4_1                                                                     |GOLAY_CU__parameterized10_227                                            |     37|
|352   |          \b4_fg[2].b4_1                                                                     |GOLAY_CU__parameterized10_228                                            |     37|
|353   |          \b4_fg[3].b4_1                                                                     |GOLAY_CU__parameterized10_229                                            |     37|
|354   |          \b5_fg[0].b5_1                                                                     |GOLAY_CU__parameterized16_234                                            |     53|
|355   |          \b5_fg[1].b5_1                                                                     |GOLAY_CU__parameterized16_235                                            |     53|
|356   |          \b5_fg[2].b5_1                                                                     |GOLAY_CU__parameterized16_236                                            |     53|
|357   |          \b5_fg[3].b5_1                                                                     |GOLAY_CU__parameterized16_237                                            |     53|
|358   |          \b5_fg[4].b5_1                                                                     |GOLAY_CU__parameterized16_238                                            |     53|
|359   |          \b5_fg[5].b5_1                                                                     |GOLAY_CU__parameterized16_239                                            |     53|
|360   |          \b5_fg[6].b5_1                                                                     |GOLAY_CU__parameterized16_240                                            |     53|
|361   |          \b5_fg[7].b5_1                                                                     |GOLAY_CU__parameterized16_241                                            |     53|
|362   |          \b3_fg[2].b3_1                                                                     |GOLAY_CU__parameterized1_220                                             |      6|
|363   |          \b3_fg[3].b3_1                                                                     |GOLAY_CU__parameterized1_221                                             |      6|
|364   |          \b3_fg[4].b3_1                                                                     |GOLAY_CU__parameterized1_222                                             |      6|
|365   |          \b3_fg[5].b3_1                                                                     |GOLAY_CU__parameterized1_223                                             |      6|
|366   |          \b3_fg[6].b3_1                                                                     |GOLAY_CU__parameterized1_224                                             |      6|
|367   |          \b3_fg[7].b3_1                                                                     |GOLAY_CU__parameterized1_225                                             |      6|
|368   |          \b4_fg[4].b4_1                                                                     |GOLAY_CU__parameterized12_230                                            |      6|
|369   |          \b4_fg[5].b4_1                                                                     |GOLAY_CU__parameterized12_231                                            |      6|
|370   |          \b4_fg[6].b4_1                                                                     |GOLAY_CU__parameterized12_232                                            |      6|
|371   |          \b4_fg[7].b4_1                                                                     |GOLAY_CU__parameterized12_233                                            |      6|
|372   |          \SIGN_GEN_1.b7_fg[0].b7_1                                                          |GOLAY_CU__parameterized18_194                                            |     56|
|373   |          \SIGN_GEN_1.b7_fg[1].b7_1                                                          |GOLAY_CU__parameterized18_195                                            |     56|
|374   |          \SIGN_GEN_1.b7_fg[2].b7_1                                                          |GOLAY_CU__parameterized18_196                                            |     56|
|375   |          \SIGN_GEN_1.b7_fg[3].b7_1                                                          |GOLAY_CU__parameterized18_197                                            |     56|
|376   |          \SIGN_GEN_1.b7_fg[4].b7_1                                                          |GOLAY_CU__parameterized18_198                                            |     56|
|377   |          \SIGN_GEN_1.b7_fg[5].b7_1                                                          |GOLAY_CU__parameterized18_199                                            |     56|
|378   |          \SIGN_GEN_1.b7_fg[6].b7_1                                                          |GOLAY_CU__parameterized18_200                                            |     56|
|379   |          \SIGN_GEN_1.b7_fg[7].b7_1                                                          |GOLAY_CU__parameterized18_201                                            |     56|
|380   |          \b6_fg[0].b6_1                                                                     |GOLAY_CU__parameterized6_242                                             |     54|
|381   |          \b6_fg[1].b6_1                                                                     |GOLAY_CU__parameterized6_243                                             |     54|
|382   |          \b6_fg[2].b6_1                                                                     |GOLAY_CU__parameterized6_244                                             |     54|
|383   |          \b6_fg[3].b6_1                                                                     |GOLAY_CU__parameterized6_245                                             |     54|
|384   |          \b6_fg[4].b6_1                                                                     |GOLAY_CU__parameterized6_246                                             |     54|
|385   |          \b6_fg[5].b6_1                                                                     |GOLAY_CU__parameterized6_247                                             |     54|
|386   |          \b6_fg[6].b6_1                                                                     |GOLAY_CU__parameterized6_248                                             |     54|
|387   |          \b6_fg[7].b6_1                                                                     |GOLAY_CU__parameterized6_249                                             |     54|
|388   |        CORR_Real                                                                            |GOLAY_CORR_v1__parameterized4_137                                        |   5480|
|389   |          \b1_fg[0].b1_1                                                                     |GOLAY_CU_146                                                             |      6|
|390   |          \b1_fg[1].b1_1                                                                     |GOLAY_CU__parameterized1_147                                             |      6|
|391   |          \b1_fg[2].b1_1                                                                     |GOLAY_CU__parameterized1_148                                             |      6|
|392   |          \b1_fg[3].b1_1                                                                     |GOLAY_CU__parameterized1_149                                             |      6|
|393   |          \b1_fg[4].b1_1                                                                     |GOLAY_CU__parameterized1_150                                             |      6|
|394   |          \b1_fg[5].b1_1                                                                     |GOLAY_CU__parameterized1_151                                             |      6|
|395   |          \b1_fg[6].b1_1                                                                     |GOLAY_CU__parameterized1_152                                             |      6|
|396   |          \b1_fg[7].b1_1                                                                     |GOLAY_CU__parameterized1_153                                             |      6|
|397   |          \b2_fg[0].b2_1                                                                     |GOLAY_CU_154                                                             |     37|
|398   |          \b2_fg[1].b2_1                                                                     |GOLAY_CU_155                                                             |     37|
|399   |          \b2_fg[2].b2_1                                                                     |GOLAY_CU_156                                                             |     37|
|400   |          \b2_fg[3].b2_1                                                                     |GOLAY_CU_157                                                             |     37|
|401   |          \b2_fg[4].b2_1                                                                     |GOLAY_CU_158                                                             |     37|
|402   |          \b2_fg[5].b2_1                                                                     |GOLAY_CU_159                                                             |     37|
|403   |          \b2_fg[6].b2_1                                                                     |GOLAY_CU_160                                                             |     37|
|404   |          \b2_fg[7].b2_1                                                                     |GOLAY_CU_161                                                             |     37|
|405   |          \b3_fg[0].b3_1                                                                     |GOLAY_CU_162                                                             |     37|
|406   |          \b3_fg[1].b3_1                                                                     |GOLAY_CU_163                                                             |     37|
|407   |          \b4_fg[0].b4_1                                                                     |GOLAY_CU__parameterized10_170                                            |     37|
|408   |          \b4_fg[1].b4_1                                                                     |GOLAY_CU__parameterized10_171                                            |     37|
|409   |          \b4_fg[2].b4_1                                                                     |GOLAY_CU__parameterized10_172                                            |     37|
|410   |          \b4_fg[3].b4_1                                                                     |GOLAY_CU__parameterized10_173                                            |     37|
|411   |          \b5_fg[0].b5_1                                                                     |GOLAY_CU__parameterized16_178                                            |     53|
|412   |          \b5_fg[1].b5_1                                                                     |GOLAY_CU__parameterized16_179                                            |     53|
|413   |          \b5_fg[2].b5_1                                                                     |GOLAY_CU__parameterized16_180                                            |     53|
|414   |          \b5_fg[3].b5_1                                                                     |GOLAY_CU__parameterized16_181                                            |     53|
|415   |          \b5_fg[4].b5_1                                                                     |GOLAY_CU__parameterized16_182                                            |     53|
|416   |          \b5_fg[5].b5_1                                                                     |GOLAY_CU__parameterized16_183                                            |     53|
|417   |          \b5_fg[6].b5_1                                                                     |GOLAY_CU__parameterized16_184                                            |     53|
|418   |          \b5_fg[7].b5_1                                                                     |GOLAY_CU__parameterized16_185                                            |     53|
|419   |          \b3_fg[2].b3_1                                                                     |GOLAY_CU__parameterized1_164                                             |      6|
|420   |          \b3_fg[3].b3_1                                                                     |GOLAY_CU__parameterized1_165                                             |      6|
|421   |          \b3_fg[4].b3_1                                                                     |GOLAY_CU__parameterized1_166                                             |      6|
|422   |          \b3_fg[5].b3_1                                                                     |GOLAY_CU__parameterized1_167                                             |      6|
|423   |          \b3_fg[6].b3_1                                                                     |GOLAY_CU__parameterized1_168                                             |      6|
|424   |          \b3_fg[7].b3_1                                                                     |GOLAY_CU__parameterized1_169                                             |      6|
|425   |          \b4_fg[4].b4_1                                                                     |GOLAY_CU__parameterized12_174                                            |      6|
|426   |          \b4_fg[5].b4_1                                                                     |GOLAY_CU__parameterized12_175                                            |      6|
|427   |          \b4_fg[6].b4_1                                                                     |GOLAY_CU__parameterized12_176                                            |      6|
|428   |          \b4_fg[7].b4_1                                                                     |GOLAY_CU__parameterized12_177                                            |      6|
|429   |          \SIGN_GEN_1.b7_fg[0].b7_1                                                          |GOLAY_CU__parameterized18                                                |     56|
|430   |          \SIGN_GEN_1.b7_fg[1].b7_1                                                          |GOLAY_CU__parameterized18_139                                            |     56|
|431   |          \SIGN_GEN_1.b7_fg[2].b7_1                                                          |GOLAY_CU__parameterized18_140                                            |     56|
|432   |          \SIGN_GEN_1.b7_fg[3].b7_1                                                          |GOLAY_CU__parameterized18_141                                            |     56|
|433   |          \SIGN_GEN_1.b7_fg[4].b7_1                                                          |GOLAY_CU__parameterized18_142                                            |     56|
|434   |          \SIGN_GEN_1.b7_fg[5].b7_1                                                          |GOLAY_CU__parameterized18_143                                            |     56|
|435   |          \SIGN_GEN_1.b7_fg[6].b7_1                                                          |GOLAY_CU__parameterized18_144                                            |     56|
|436   |          \SIGN_GEN_1.b7_fg[7].b7_1                                                          |GOLAY_CU__parameterized18_145                                            |     56|
|437   |          \b6_fg[0].b6_1                                                                     |GOLAY_CU__parameterized6_186                                             |     54|
|438   |          \b6_fg[1].b6_1                                                                     |GOLAY_CU__parameterized6_187                                             |     54|
|439   |          \b6_fg[2].b6_1                                                                     |GOLAY_CU__parameterized6_188                                             |     54|
|440   |          \b6_fg[3].b6_1                                                                     |GOLAY_CU__parameterized6_189                                             |     54|
|441   |          \b6_fg[4].b6_1                                                                     |GOLAY_CU__parameterized6_190                                             |     54|
|442   |          \b6_fg[5].b6_1                                                                     |GOLAY_CU__parameterized6_191                                             |     54|
|443   |          \b6_fg[6].b6_1                                                                     |GOLAY_CU__parameterized6_192                                             |     54|
|444   |          \b6_fg[7].b6_1                                                                     |GOLAY_CU__parameterized6_193                                             |     54|
|445   |        vt_single_sync_inst_0                                                                |vt_single_sync_138                                                       |      2|
|446   |      uutCIR4                                                                                |CIR_BLOCK__parameterized5                                                |  34078|
|447   |        OUT_FIFO                                                                             |fifo_generator_0                                                         |    255|
|448   |          U0                                                                                 |fifo_generator_v13_2_4__parameterized1                                   |    255|
|449   |            inst_fifo_gen                                                                    |fifo_generator_v13_2_4_synth__parameterized0                             |    255|
|450   |              \gconvfifo.rf                                                                  |fifo_generator_v13_2_4_fifo_generator_top__parameterized0                |    255|
|451   |                \grf.rf                                                                      |fifo_generator_v13_2_4_fifo_generator_ramfifo__parameterized0            |    255|
|452   |                  \gntv_or_sync_fifo.gcx.clkx                                                |fifo_generator_v13_2_4_clk_x_pntrs__parameterized0                       |     81|
|453   |                    wr_pntr_cdc_inst                                                         |xpm_cdc_gray__parameterized3__14                                         |     34|
|454   |                    rd_pntr_cdc_inst                                                         |xpm_cdc_gray__parameterized3                                             |     34|
|455   |                  \gntv_or_sync_fifo.gl0.rd                                                  |fifo_generator_v13_2_4_rd_logic__parameterized0                          |     50|
|456   |                    \gr1.gr1_int.rfwft                                                       |fifo_generator_v13_2_4_rd_fwft__parameterized0                           |     16|
|457   |                    \gras.grdc1.rdc                                                          |fifo_generator_v13_2_4_rd_dc_as                                          |      7|
|458   |                    \gras.rsts                                                               |fifo_generator_v13_2_4_rd_status_flags_as__parameterized0                |      2|
|459   |                    rpntr                                                                    |fifo_generator_v13_2_4_rd_bin_cntr__parameterized0                       |     25|
|460   |                  \gntv_or_sync_fifo.gl0.wr                                                  |fifo_generator_v13_2_4_wr_logic__parameterized0                          |     27|
|461   |                    \gwas.wsts                                                               |fifo_generator_v13_2_4_wr_status_flags_as__parameterized0                |      3|
|462   |                    wpntr                                                                    |fifo_generator_v13_2_4_wr_bin_cntr__parameterized0                       |     24|
|463   |                  \gntv_or_sync_fifo.mem                                                     |fifo_generator_v13_2_4_memory__parameterized0                            |     69|
|464   |                    \gdm.dm_gen.dm                                                           |fifo_generator_v13_2_4_dmem                                              |     37|
|465   |                  rstblk                                                                     |fifo_generator_v13_2_4_reset_blk_ramfifo__parameterized0                 |     28|
|466   |                    \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__10                                                    |      2|
|467   |                    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst                                                        |      2|
|468   |                    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized2__14                                       |      4|
|469   |                    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized2                                           |      4|
|470   |        real_sq_reg                                                                          |\U0/STA_RX_BLOCK_TOP_inst/uutCIR4/real_sq_reg_funnel                     |      8|
|471   |        b8_RaRb_ABS_ind_reg                                                                  |\U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_RaRb_ABS_ind_reg_funnel             |      8|
|472   |        CORR_Imag                                                                            |GOLAY_CORR_v1__parameterized6                                            |   5399|
|473   |          \b1_fg[0].b1_1                                                                     |GOLAY_CU__parameterized10_89                                             |      6|
|474   |          \b1_fg[1].b1_1                                                                     |GOLAY_CU__parameterized12_90                                             |      6|
|475   |          \b1_fg[2].b1_1                                                                     |GOLAY_CU__parameterized12_91                                             |      6|
|476   |          \b1_fg[3].b1_1                                                                     |GOLAY_CU__parameterized12_92                                             |      6|
|477   |          \b1_fg[4].b1_1                                                                     |GOLAY_CU__parameterized12_93                                             |      6|
|478   |          \b1_fg[5].b1_1                                                                     |GOLAY_CU__parameterized12_94                                             |      6|
|479   |          \b1_fg[6].b1_1                                                                     |GOLAY_CU__parameterized12_95                                             |      6|
|480   |          \b1_fg[7].b1_1                                                                     |GOLAY_CU__parameterized12_96                                             |      6|
|481   |          \b2_fg[0].b2_1                                                                     |GOLAY_CU_97                                                              |     37|
|482   |          \b2_fg[1].b2_1                                                                     |GOLAY_CU_98                                                              |     37|
|483   |          \b2_fg[2].b2_1                                                                     |GOLAY_CU_99                                                              |     37|
|484   |          \b2_fg[3].b2_1                                                                     |GOLAY_CU_100                                                             |     37|
|485   |          \b2_fg[4].b2_1                                                                     |GOLAY_CU_101                                                             |     37|
|486   |          \b2_fg[5].b2_1                                                                     |GOLAY_CU_102                                                             |     37|
|487   |          \b2_fg[6].b2_1                                                                     |GOLAY_CU_103                                                             |     37|
|488   |          \b2_fg[7].b2_1                                                                     |GOLAY_CU_104                                                             |     37|
|489   |          \b3_fg[0].b3_1                                                                     |GOLAY_CU_105                                                             |     37|
|490   |          \b3_fg[1].b3_1                                                                     |GOLAY_CU_106                                                             |     37|
|491   |          \b4_fg[0].b4_1                                                                     |GOLAY_CU__parameterized10_113                                            |     37|
|492   |          \b4_fg[1].b4_1                                                                     |GOLAY_CU__parameterized10_114                                            |     37|
|493   |          \b4_fg[2].b4_1                                                                     |GOLAY_CU__parameterized10_115                                            |     37|
|494   |          \b4_fg[3].b4_1                                                                     |GOLAY_CU__parameterized10_116                                            |     37|
|495   |          \b5_fg[0].b5_1                                                                     |GOLAY_CU__parameterized16_121                                            |     53|
|496   |          \b5_fg[1].b5_1                                                                     |GOLAY_CU__parameterized16_122                                            |     53|
|497   |          \b5_fg[2].b5_1                                                                     |GOLAY_CU__parameterized16_123                                            |     53|
|498   |          \b5_fg[3].b5_1                                                                     |GOLAY_CU__parameterized16_124                                            |     53|
|499   |          \b5_fg[4].b5_1                                                                     |GOLAY_CU__parameterized16_125                                            |     53|
|500   |          \b5_fg[5].b5_1                                                                     |GOLAY_CU__parameterized16_126                                            |     53|
|501   |          \b5_fg[6].b5_1                                                                     |GOLAY_CU__parameterized16_127                                            |     53|
|502   |          \b5_fg[7].b5_1                                                                     |GOLAY_CU__parameterized16_128                                            |     53|
|503   |          \b3_fg[2].b3_1                                                                     |GOLAY_CU__parameterized1_107                                             |      6|
|504   |          \b3_fg[3].b3_1                                                                     |GOLAY_CU__parameterized1_108                                             |      6|
|505   |          \b3_fg[4].b3_1                                                                     |GOLAY_CU__parameterized1_109                                             |      6|
|506   |          \b3_fg[5].b3_1                                                                     |GOLAY_CU__parameterized1_110                                             |      6|
|507   |          \b3_fg[6].b3_1                                                                     |GOLAY_CU__parameterized1_111                                             |      6|
|508   |          \b3_fg[7].b3_1                                                                     |GOLAY_CU__parameterized1_112                                             |      6|
|509   |          \b4_fg[4].b4_1                                                                     |GOLAY_CU__parameterized12_117                                            |      6|
|510   |          \b4_fg[5].b4_1                                                                     |GOLAY_CU__parameterized12_118                                            |      6|
|511   |          \b4_fg[6].b4_1                                                                     |GOLAY_CU__parameterized12_119                                            |      6|
|512   |          \b4_fg[7].b4_1                                                                     |GOLAY_CU__parameterized12_120                                            |      6|
|513   |          \SIGN_GEN_0.b7_fg[0].b7_1                                                          |GOLAY_CU__parameterized20_81                                             |     54|
|514   |          \SIGN_GEN_0.b7_fg[1].b7_1                                                          |GOLAY_CU__parameterized20_82                                             |     54|
|515   |          \SIGN_GEN_0.b7_fg[2].b7_1                                                          |GOLAY_CU__parameterized20_83                                             |     54|
|516   |          \SIGN_GEN_0.b7_fg[3].b7_1                                                          |GOLAY_CU__parameterized20_84                                             |     54|
|517   |          \SIGN_GEN_0.b7_fg[4].b7_1                                                          |GOLAY_CU__parameterized20_85                                             |     54|
|518   |          \SIGN_GEN_0.b7_fg[5].b7_1                                                          |GOLAY_CU__parameterized20_86                                             |     54|
|519   |          \SIGN_GEN_0.b7_fg[6].b7_1                                                          |GOLAY_CU__parameterized20_87                                             |     54|
|520   |          \SIGN_GEN_0.b7_fg[7].b7_1                                                          |GOLAY_CU__parameterized20_88                                             |     54|
|521   |          \b6_fg[0].b6_1                                                                     |GOLAY_CU__parameterized6_129                                             |     54|
|522   |          \b6_fg[1].b6_1                                                                     |GOLAY_CU__parameterized6_130                                             |     54|
|523   |          \b6_fg[2].b6_1                                                                     |GOLAY_CU__parameterized6_131                                             |     54|
|524   |          \b6_fg[3].b6_1                                                                     |GOLAY_CU__parameterized6_132                                             |     54|
|525   |          \b6_fg[4].b6_1                                                                     |GOLAY_CU__parameterized6_133                                             |     54|
|526   |          \b6_fg[5].b6_1                                                                     |GOLAY_CU__parameterized6_134                                             |     54|
|527   |          \b6_fg[6].b6_1                                                                     |GOLAY_CU__parameterized6_135                                             |     54|
|528   |          \b6_fg[7].b6_1                                                                     |GOLAY_CU__parameterized6_136                                             |     54|
|529   |        CORR_Real                                                                            |GOLAY_CORR_v1__parameterized6_31                                         |   5392|
|530   |          \b1_fg[0].b1_1                                                                     |GOLAY_CU__parameterized10                                                |      6|
|531   |          \b1_fg[1].b1_1                                                                     |GOLAY_CU__parameterized12                                                |      6|
|532   |          \b1_fg[2].b1_1                                                                     |GOLAY_CU__parameterized12_39                                             |      6|
|533   |          \b1_fg[3].b1_1                                                                     |GOLAY_CU__parameterized12_40                                             |      6|
|534   |          \b1_fg[4].b1_1                                                                     |GOLAY_CU__parameterized12_41                                             |      6|
|535   |          \b1_fg[5].b1_1                                                                     |GOLAY_CU__parameterized12_42                                             |      6|
|536   |          \b1_fg[6].b1_1                                                                     |GOLAY_CU__parameterized12_43                                             |      6|
|537   |          \b1_fg[7].b1_1                                                                     |GOLAY_CU__parameterized12_44                                             |      6|
|538   |          \b2_fg[0].b2_1                                                                     |GOLAY_CU                                                                 |     37|
|539   |          \b2_fg[1].b2_1                                                                     |GOLAY_CU_45                                                              |     37|
|540   |          \b2_fg[2].b2_1                                                                     |GOLAY_CU_46                                                              |     37|
|541   |          \b2_fg[3].b2_1                                                                     |GOLAY_CU_47                                                              |     37|
|542   |          \b2_fg[4].b2_1                                                                     |GOLAY_CU_48                                                              |     37|
|543   |          \b2_fg[5].b2_1                                                                     |GOLAY_CU_49                                                              |     37|
|544   |          \b2_fg[6].b2_1                                                                     |GOLAY_CU_50                                                              |     37|
|545   |          \b2_fg[7].b2_1                                                                     |GOLAY_CU_51                                                              |     37|
|546   |          \b3_fg[0].b3_1                                                                     |GOLAY_CU_52                                                              |     37|
|547   |          \b3_fg[1].b3_1                                                                     |GOLAY_CU_53                                                              |     37|
|548   |          \b4_fg[0].b4_1                                                                     |GOLAY_CU__parameterized10_59                                             |     37|
|549   |          \b4_fg[1].b4_1                                                                     |GOLAY_CU__parameterized10_60                                             |     37|
|550   |          \b4_fg[2].b4_1                                                                     |GOLAY_CU__parameterized10_61                                             |     37|
|551   |          \b4_fg[3].b4_1                                                                     |GOLAY_CU__parameterized10_62                                             |     37|
|552   |          \b5_fg[0].b5_1                                                                     |GOLAY_CU__parameterized16                                                |     53|
|553   |          \b5_fg[1].b5_1                                                                     |GOLAY_CU__parameterized16_67                                             |     53|
|554   |          \b5_fg[2].b5_1                                                                     |GOLAY_CU__parameterized16_68                                             |     53|
|555   |          \b5_fg[3].b5_1                                                                     |GOLAY_CU__parameterized16_69                                             |     53|
|556   |          \b5_fg[4].b5_1                                                                     |GOLAY_CU__parameterized16_70                                             |     53|
|557   |          \b5_fg[5].b5_1                                                                     |GOLAY_CU__parameterized16_71                                             |     53|
|558   |          \b5_fg[6].b5_1                                                                     |GOLAY_CU__parameterized16_72                                             |     53|
|559   |          \b5_fg[7].b5_1                                                                     |GOLAY_CU__parameterized16_73                                             |     53|
|560   |          \b3_fg[2].b3_1                                                                     |GOLAY_CU__parameterized1                                                 |      6|
|561   |          \b3_fg[3].b3_1                                                                     |GOLAY_CU__parameterized1_54                                              |      6|
|562   |          \b3_fg[4].b3_1                                                                     |GOLAY_CU__parameterized1_55                                              |      6|
|563   |          \b3_fg[5].b3_1                                                                     |GOLAY_CU__parameterized1_56                                              |      6|
|564   |          \b3_fg[6].b3_1                                                                     |GOLAY_CU__parameterized1_57                                              |      6|
|565   |          \b3_fg[7].b3_1                                                                     |GOLAY_CU__parameterized1_58                                              |      6|
|566   |          \b4_fg[4].b4_1                                                                     |GOLAY_CU__parameterized12_63                                             |      6|
|567   |          \b4_fg[5].b4_1                                                                     |GOLAY_CU__parameterized12_64                                             |      6|
|568   |          \b4_fg[6].b4_1                                                                     |GOLAY_CU__parameterized12_65                                             |      6|
|569   |          \b4_fg[7].b4_1                                                                     |GOLAY_CU__parameterized12_66                                             |      6|
|570   |          \SIGN_GEN_0.b7_fg[0].b7_1                                                          |GOLAY_CU__parameterized20                                                |     54|
|571   |          \SIGN_GEN_0.b7_fg[1].b7_1                                                          |GOLAY_CU__parameterized20_32                                             |     54|
|572   |          \SIGN_GEN_0.b7_fg[2].b7_1                                                          |GOLAY_CU__parameterized20_33                                             |     54|
|573   |          \SIGN_GEN_0.b7_fg[3].b7_1                                                          |GOLAY_CU__parameterized20_34                                             |     54|
|574   |          \SIGN_GEN_0.b7_fg[4].b7_1                                                          |GOLAY_CU__parameterized20_35                                             |     54|
|575   |          \SIGN_GEN_0.b7_fg[5].b7_1                                                          |GOLAY_CU__parameterized20_36                                             |     54|
|576   |          \SIGN_GEN_0.b7_fg[6].b7_1                                                          |GOLAY_CU__parameterized20_37                                             |     54|
|577   |          \SIGN_GEN_0.b7_fg[7].b7_1                                                          |GOLAY_CU__parameterized20_38                                             |     54|
|578   |          \b6_fg[0].b6_1                                                                     |GOLAY_CU__parameterized6                                                 |     54|
|579   |          \b6_fg[1].b6_1                                                                     |GOLAY_CU__parameterized6_74                                              |     54|
|580   |          \b6_fg[2].b6_1                                                                     |GOLAY_CU__parameterized6_75                                              |     54|
|581   |          \b6_fg[3].b6_1                                                                     |GOLAY_CU__parameterized6_76                                              |     54|
|582   |          \b6_fg[4].b6_1                                                                     |GOLAY_CU__parameterized6_77                                              |     54|
|583   |          \b6_fg[5].b6_1                                                                     |GOLAY_CU__parameterized6_78                                              |     54|
|584   |          \b6_fg[6].b6_1                                                                     |GOLAY_CU__parameterized6_79                                              |     54|
|585   |          \b6_fg[7].b6_1                                                                     |GOLAY_CU__parameterized6_80                                              |     54|
|586   |        vt_single_sync_inst_0                                                                |vt_single_sync                                                           |      2|
|587   |      uutFIFO                                                                                |FIFO_BD_CIR_TOP_v3                                                       |    322|
|588   |        FIFO_IP                                                                              |FIFO_BD_CIR_v3                                                           |    182|
|589   |          U0                                                                                 |fifo_generator_v13_2_4                                                   |    182|
|590   |            inst_fifo_gen                                                                    |fifo_generator_v13_2_4_synth                                             |    182|
|591   |              \gconvfifo.rf                                                                  |fifo_generator_v13_2_4_fifo_generator_top                                |    182|
|592   |                \grf.rf                                                                      |fifo_generator_v13_2_4_fifo_generator_ramfifo                            |    182|
|593   |                  \gntv_or_sync_fifo.gcx.clkx                                                |fifo_generator_v13_2_4_clk_x_pntrs                                       |     52|
|594   |                    wr_pntr_cdc_inst                                                         |xpm_cdc_gray                                                             |     28|
|595   |                    rd_pntr_cdc_inst                                                         |xpm_cdc_gray__parameterized1                                             |     22|
|596   |                  \gntv_or_sync_fifo.gl0.rd                                                  |fifo_generator_v13_2_4_rd_logic                                          |     47|
|597   |                    \gr1.gr1_int.rfwft                                                       |fifo_generator_v13_2_4_rd_fwft                                           |     18|
|598   |                    \gras.gpe.rdpe                                                           |fifo_generator_v13_2_4_rd_pe_as                                          |      7|
|599   |                    \gras.rsts                                                               |fifo_generator_v13_2_4_rd_status_flags_as                                |      2|
|600   |                    rpntr                                                                    |fifo_generator_v13_2_4_rd_bin_cntr                                       |     20|
|601   |                  \gntv_or_sync_fifo.gl0.wr                                                  |fifo_generator_v13_2_4_wr_logic                                          |     29|
|602   |                    \gwas.wsts                                                               |fifo_generator_v13_2_4_wr_status_flags_as                                |      5|
|603   |                    wpntr                                                                    |fifo_generator_v13_2_4_wr_bin_cntr                                       |     24|
|604   |                  \gntv_or_sync_fifo.mem                                                     |fifo_generator_v13_2_4_memory                                            |     17|
|605   |                    \gbm.gbmg.gbmgb.ngecc.bmg                                                |blk_mem_gen_v8_4_3                                                       |     17|
|606   |                      inst_blk_mem_gen                                                       |blk_mem_gen_v8_4_3_synth                                                 |     17|
|607   |                        \gnbram.gnativebmg.native_blk_mem_gen                                |blk_mem_gen_v8_4_3_blk_mem_gen_top                                       |     17|
|608   |                          \valid.cstr                                                        |blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr                              |     17|
|609   |                            \ramloop[0].ram.r                                                |blk_mem_gen_v8_4_3_blk_mem_gen_prim_width                                |      1|
|610   |                              \prim_noinit.ram                                               |blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper                              |      1|
|611   |                            \ramloop[1].ram.r                                                |blk_mem_gen_v8_4_3_blk_mem_gen_prim_width__parameterized0                |      1|
|612   |                              \prim_noinit.ram                                               |blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0              |      1|
|613   |                            \ramloop[2].ram.r                                                |blk_mem_gen_v8_4_3_blk_mem_gen_prim_width__parameterized1                |      1|
|614   |                              \prim_noinit.ram                                               |blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1              |      1|
|615   |                            \ramloop[3].ram.r                                                |blk_mem_gen_v8_4_3_blk_mem_gen_prim_width__parameterized2                |     14|
|616   |                              \prim_noinit.ram                                               |blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2              |      1|
|617   |                  rstblk                                                                     |fifo_generator_v13_2_4_reset_blk_ramfifo                                 |     37|
|618   |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst            |xpm_cdc_sync_rst__2                                                      |      5|
|619   |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst    |xpm_cdc_sync_rst                                                         |      5|
|620   |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd   |xpm_cdc_single__2                                                        |      5|
|621   |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr   |xpm_cdc_single                                                           |      5|
|622   |    \SYNC_100_TO_220_BLOCK[0].vt_single_sync_inst_X                                          |vt_single_sync__parameterized2                                           |      2|
|623   |    \SYNC_100_TO_220_BLOCK[10].vt_single_sync_inst_X                                         |vt_single_sync__parameterized2_0                                         |      2|
|624   |    \SYNC_100_TO_220_BLOCK[11].vt_single_sync_inst_X                                         |vt_single_sync__parameterized2_1                                         |      2|
|625   |    \SYNC_100_TO_220_BLOCK[12].vt_single_sync_inst_X                                         |vt_single_sync__parameterized2_2                                         |      2|
|626   |    \SYNC_100_TO_220_BLOCK[13].vt_single_sync_inst_X                                         |vt_single_sync__parameterized2_3                                         |      2|
|627   |    \SYNC_100_TO_220_BLOCK[14].vt_single_sync_inst_X                                         |vt_single_sync__parameterized2_4                                         |      2|
|628   |    \SYNC_100_TO_220_BLOCK[15].vt_single_sync_inst_X                                         |vt_single_sync__parameterized2_5                                         |      2|
|629   |    \SYNC_100_TO_220_BLOCK[16].vt_single_sync_inst_X                                         |vt_single_sync__parameterized2_6                                         |      2|
|630   |    \SYNC_100_TO_220_BLOCK[17].vt_single_sync_inst_X                                         |vt_single_sync__parameterized2_7                                         |      2|
|631   |    \SYNC_100_TO_220_BLOCK[18].vt_single_sync_inst_X                                         |vt_single_sync__parameterized2_8                                         |      2|
|632   |    \SYNC_100_TO_220_BLOCK[19].vt_single_sync_inst_X                                         |vt_single_sync__parameterized2_9                                         |      2|
|633   |    \SYNC_100_TO_220_BLOCK[1].vt_single_sync_inst_X                                          |vt_single_sync__parameterized2_10                                        |      2|
|634   |    \SYNC_100_TO_220_BLOCK[20].vt_single_sync_inst_X                                         |vt_single_sync__parameterized2_11                                        |      2|
|635   |    \SYNC_100_TO_220_BLOCK[21].vt_single_sync_inst_X                                         |vt_single_sync__parameterized2_12                                        |      2|
|636   |    \SYNC_100_TO_220_BLOCK[22].vt_single_sync_inst_X                                         |vt_single_sync__parameterized2_13                                        |      2|
|637   |    \SYNC_100_TO_220_BLOCK[23].vt_single_sync_inst_X                                         |vt_single_sync__parameterized2_14                                        |      2|
|638   |    \SYNC_100_TO_220_BLOCK[24].vt_single_sync_inst_X                                         |vt_single_sync__parameterized2_15                                        |      2|
|639   |    \SYNC_100_TO_220_BLOCK[25].vt_single_sync_inst_X                                         |vt_single_sync__parameterized2_16                                        |      2|
|640   |    \SYNC_100_TO_220_BLOCK[26].vt_single_sync_inst_X                                         |vt_single_sync__parameterized2_17                                        |      2|
|641   |    \SYNC_100_TO_220_BLOCK[27].vt_single_sync_inst_X                                         |vt_single_sync__parameterized2_18                                        |      2|
|642   |    \SYNC_100_TO_220_BLOCK[28].vt_single_sync_inst_X                                         |vt_single_sync__parameterized2_19                                        |      2|
|643   |    \SYNC_100_TO_220_BLOCK[29].vt_single_sync_inst_X                                         |vt_single_sync__parameterized2_20                                        |      2|
|644   |    \SYNC_100_TO_220_BLOCK[2].vt_single_sync_inst_X                                          |vt_single_sync__parameterized2_21                                        |      2|
|645   |    \SYNC_100_TO_220_BLOCK[30].vt_single_sync_inst_X                                         |vt_single_sync__parameterized2_22                                        |      2|
|646   |    \SYNC_100_TO_220_BLOCK[31].vt_single_sync_inst_X                                         |vt_single_sync__parameterized2_23                                        |      2|
|647   |    \SYNC_100_TO_220_BLOCK[3].vt_single_sync_inst_X                                          |vt_single_sync__parameterized2_24                                        |      2|
|648   |    \SYNC_100_TO_220_BLOCK[4].vt_single_sync_inst_X                                          |vt_single_sync__parameterized2_25                                        |      2|
|649   |    \SYNC_100_TO_220_BLOCK[5].vt_single_sync_inst_X                                          |vt_single_sync__parameterized2_26                                        |      2|
|650   |    \SYNC_100_TO_220_BLOCK[6].vt_single_sync_inst_X                                          |vt_single_sync__parameterized2_27                                        |      2|
|651   |    \SYNC_100_TO_220_BLOCK[7].vt_single_sync_inst_X                                          |vt_single_sync__parameterized2_28                                        |      2|
|652   |    \SYNC_100_TO_220_BLOCK[8].vt_single_sync_inst_X                                          |vt_single_sync__parameterized2_29                                        |      2|
|653   |    \SYNC_100_TO_220_BLOCK[9].vt_single_sync_inst_X                                          |vt_single_sync__parameterized2_30                                        |      2|
+------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:52 ; elapsed = 00:05:43 . Memory (MB): peak = 3390.566 ; gain = 1141.367 ; free physical = 23317 ; free virtual = 74431
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 586 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:34 ; elapsed = 00:05:29 . Memory (MB): peak = 3394.477 ; gain = 978.684 ; free physical = 30482 ; free virtual = 81596
Synthesis Optimization Complete : Time (s): cpu = 00:03:53 ; elapsed = 00:05:47 . Memory (MB): peak = 3394.477 ; gain = 1145.277 ; free physical = 30493 ; free virtual = 81596
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9565 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3501.965 ; gain = 0.000 ; free physical = 30310 ; free virtual = 81413
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 24 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 20 instances

INFO: [Common 17-83] Releasing license: Synthesis
357 Infos, 341 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:22 ; elapsed = 00:06:27 . Memory (MB): peak = 3501.965 ; gain = 2052.430 ; free physical = 30530 ; free virtual = 81633
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3501.965 ; gain = 0.000 ; free physical = 30530 ; free virtual = 81633
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.runs/design_1_RX_Block_STA_v2_0_0_synth_1/design_1_RX_Block_STA_v2_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3525.977 ; gain = 24.012 ; free physical = 30511 ; free virtual = 81637
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_RX_Block_STA_v2_0_0, cache-ID = a77a318f932d2853
INFO: [Coretcl 2-1174] Renamed 628 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3525.977 ; gain = 0.000 ; free physical = 30404 ; free virtual = 81637
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.runs/design_1_RX_Block_STA_v2_0_0_synth_1/design_1_RX_Block_STA_v2_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3525.977 ; gain = 0.000 ; free physical = 30398 ; free virtual = 81631
INFO: [runtcl-4] Executing : report_utilization -file design_1_RX_Block_STA_v2_0_0_utilization_synth.rpt -pb design_1_RX_Block_STA_v2_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 22 15:49:40 2021...
