{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1578668372273 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1578668372273 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tse_tutorial EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"tse_tutorial\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1578668372417 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578668372491 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578668372491 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/my_pll_altpll.v" "" { Text "/home/tk-student/tse_tutorial/db/my_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 11869 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1578668372700 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/my_pll_altpll.v" "" { Text "/home/tk-student/tse_tutorial/db/my_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 11870 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1578668372700 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/my_pll_altpll.v" "" { Text "/home/tk-student/tse_tutorial/db/my_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 11871 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1578668372700 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 1 25 0 0 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/my_pll_altpll.v" "" { Text "/home/tk-student/tse_tutorial/db/my_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 11872 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1578668372700 ""}  } { { "db/my_pll_altpll.v" "" { Text "/home/tk-student/tse_tutorial/db/my_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 11869 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1578668372700 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1578668373694 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578668375568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578668375568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578668375568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578668375568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578668375568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578668375568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578668375568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578668375568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578668375568 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1578668375568 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57443 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1578668375651 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57445 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1578668375651 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57447 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1578668375651 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57449 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1578668375651 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57451 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1578668375651 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1578668375651 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1578668375663 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1578668382462 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578668387278 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578668387278 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578668387278 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578668387278 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578668387278 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578668387278 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578668387278 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578668387278 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578668387278 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578668387278 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578668387278 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578668387278 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578668387278 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578668387278 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578668387278 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578668387278 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578668387278 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578668387278 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578668387278 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578668387278 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578668387278 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578668387278 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578668387278 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578668387278 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578668387278 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578668387278 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1578668387278 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578668387278 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1578668387278 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578668387278 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578668387278 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1578668387278 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1578668387278 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1578668387697 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/altera_eth_tse_mac.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/altera_eth_tse_mac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1578668387780 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/nios_system_nios2.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/nios_system_nios2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1578668388659 ""}
{ "Info" "ISTA_SDC_FOUND" "tse_tutorial.sdc " "Reading SDC File: 'tse_tutorial.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1578668388804 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1578668388829 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1578668388829 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1578668388829 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1578668388829 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1578668388829 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1578668388830 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ENET1_RX_CLK " "Node: ENET1_RX_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|ram_block1a39~porta_we_reg ENET1_RX_CLK " "Register nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|ram_block1a39~porta_we_reg is being clocked by ENET1_RX_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578668388906 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1578668388906 "|tse_tutorial|ENET1_RX_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ENET0_RX_CLK " "Node: ENET0_RX_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|ram_block1a39~porta_we_reg ENET0_RX_CLK " "Register nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|ram_block1a39~porta_we_reg is being clocked by ENET0_RX_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578668388906 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1578668388906 "|tse_tutorial|ENET0_RX_CLK"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1578668389413 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1578668389437 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578668389437 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578668389437 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578668389437 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578668389437 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578668389437 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   8.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578668389437 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  40.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578668389437 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " " 500.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578668389437 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1578668389437 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578668393262 ""}  } { { "db/my_pll_altpll.v" "" { Text "/home/tk-student/tse_tutorial/db/my_pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 11869 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578668393262 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578668393262 ""}  } { { "db/my_pll_altpll.v" "" { Text "/home/tk-student/tse_tutorial/db/my_pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 11869 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578668393262 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578668393262 ""}  } { { "db/my_pll_altpll.v" "" { Text "/home/tk-student/tse_tutorial/db/my_pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 11869 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578668393262 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1) " "Automatically promoted node my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578668393262 ""}  } { { "db/my_pll_altpll.v" "" { Text "/home/tk-student/tse_tutorial/db/my_pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 11869 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578668393262 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tx_clk  " "Automatically promoted node tx_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578668393262 ""}  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 11891 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578668393262 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tx_clk1  " "Automatically promoted node tx_clk1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578668393262 ""}  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 11892 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578668393262 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ENET0_RX_CLK~input (placed in PIN A15 (CLK8, DIFFCLK_5n)) " "Automatically promoted node ENET0_RX_CLK~input (placed in PIN A15 (CLK8, DIFFCLK_5n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578668393262 ""}  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57417 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578668393262 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ENET1_RX_CLK~input (placed in PIN B15 (CLK9, DIFFCLK_5p)) " "Automatically promoted node ENET1_RX_CLK~input (placed in PIN B15 (CLK9, DIFFCLK_5p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578668393262 ""}  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57418 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578668393262 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578668393262 ""}  } { { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 56953 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578668393262 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:system_inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node nios_system:system_inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578668393262 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:system_inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node nios_system:system_inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 23465 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578668393262 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_debug:the_nios_system_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_debug:the_nios_system_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_debug:the_nios_system_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 9209 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578668393262 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578668393262 ""}  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 2675 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578668393262 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\|altera_tse_reset_synchronizer_chain_out  " "Automatically promoted node nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\|altera_tse_reset_synchronizer_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578668393263 ""}  } { { "nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 6934 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578668393263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\|altera_tse_reset_synchronizer_chain_out  " "Automatically promoted node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\|altera_tse_reset_synchronizer_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578668393263 ""}  } { { "nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 17606 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578668393263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out  " "Automatically promoted node nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578668393263 ""}  } { { "nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 19194 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578668393263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out  " "Automatically promoted node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578668393263 ""}  } { { "nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 17590 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578668393263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out  " "Automatically promoted node nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578668393263 ""}  } { { "nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 19206 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578668393263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out  " "Automatically promoted node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578668393263 ""}  } { { "nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 17602 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578668393263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|reset_n  " "Automatically promoted node nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578668393263 ""}  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2142 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 7847 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578668393263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|reset_n  " "Automatically promoted node nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578668393263 ""}  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2142 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 20478 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578668393263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|reset_n  " "Automatically promoted node nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578668393263 ""}  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2095 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 8877 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578668393263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|reset_n  " "Automatically promoted node nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578668393263 ""}  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2095 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 21922 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578668393263 ""}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_cell_h\[0\] LAB_X81_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X81_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_u2e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_u2e.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5407 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_cell_l\[0\] LAB_X81_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X81_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_u2e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_u2e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5408 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_latch_l\[0\] LAB_X81_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X81_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_u2e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_u2e.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5409 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DV~input IOIBUF_X81_Y73_N1 " "Node \"ENET0_RX_DV~input\" is constrained to location IOIBUF_X81_Y73_N1 to improve DDIO timing" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57419 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DV PIN C17 " "Node \"ENET0_RX_DV\" is constrained to location PIN C17 to improve DDIO timing" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET0_RX_DV } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1995 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_h\[2\] LAB_X81_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_h\[2\]\" is constrained to location LAB_X81_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5414 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[2\] LAB_X81_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[2\]\" is constrained to location LAB_X81_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5418 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_latch_l\[2\] LAB_X81_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_latch_l\[2\]\" is constrained to location LAB_X81_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5422 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DATA\[2\]~input IOIBUF_X81_Y73_N8 " "Node \"ENET0_RX_DATA\[2\]~input\" is constrained to location IOIBUF_X81_Y73_N8 to improve DDIO timing" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57420 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DATA\[2\] PIN D17 " "Node \"ENET0_RX_DATA\[2\]\" is constrained to location PIN D17 to improve DDIO timing" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET0_RX_DATA[2] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1974 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_h\[1\] LAB_X62_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_h\[1\]\" is constrained to location LAB_X62_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5415 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[1\] LAB_X62_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[1\]\" is constrained to location LAB_X62_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5419 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_latch_l\[1\] LAB_X62_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_latch_l\[1\]\" is constrained to location LAB_X62_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5423 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DATA\[1\]~input IOIBUF_X62_Y73_N22 " "Node \"ENET0_RX_DATA\[1\]~input\" is constrained to location IOIBUF_X62_Y73_N22 to improve DDIO timing" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57421 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DATA\[1\] PIN D16 " "Node \"ENET0_RX_DATA\[1\]\" is constrained to location PIN D16 to improve DDIO timing" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET0_RX_DATA[1] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1973 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_h\[3\] LAB_X58_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_h\[3\]\" is constrained to location LAB_X58_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5413 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[3\] LAB_X58_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[3\]\" is constrained to location LAB_X58_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5417 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_latch_l\[3\] LAB_X58_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_latch_l\[3\]\" is constrained to location LAB_X58_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5421 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DATA\[3\]~input IOIBUF_X58_Y73_N15 " "Node \"ENET0_RX_DATA\[3\]~input\" is constrained to location IOIBUF_X58_Y73_N15 to improve DDIO timing" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57422 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DATA\[3\] PIN C15 " "Node \"ENET0_RX_DATA\[3\]\" is constrained to location PIN C15 to improve DDIO timing" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET0_RX_DATA[3] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1975 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_h\[0\] LAB_X62_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X62_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5416 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[0\] LAB_X62_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X62_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5420 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_latch_l\[0\] LAB_X62_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X62_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5424 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DATA\[0\]~input IOIBUF_X62_Y73_N15 " "Node \"ENET0_RX_DATA\[0\]~input\" is constrained to location IOIBUF_X62_Y73_N15 to improve DDIO timing" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57423 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DATA\[0\] PIN C16 " "Node \"ENET0_RX_DATA\[0\]\" is constrained to location PIN C16 to improve DDIO timing" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET0_RX_DATA[0] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1972 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_cell_h\[0\] LAB_X89_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X89_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_u2e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_u2e.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15418 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_cell_l\[0\] LAB_X89_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X89_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_u2e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_u2e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15420 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_latch_l\[0\] LAB_X89_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X89_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_u2e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_u2e.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15422 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DV~input IOIBUF_X89_Y73_N8 " "Node \"ENET1_RX_DV~input\" is constrained to location IOIBUF_X89_Y73_N8 to improve DDIO timing" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57424 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DV PIN A22 " "Node \"ENET1_RX_DV\" is constrained to location PIN A22 to improve DDIO timing" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_RX_DV } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 2001 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_h\[2\] LAB_X102_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_h\[2\]\" is constrained to location LAB_X102_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15429 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[2\] LAB_X102_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[2\]\" is constrained to location LAB_X102_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15432 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_latch_l\[2\] LAB_X102_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_latch_l\[2\]\" is constrained to location LAB_X102_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15435 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DATA\[2\]~input IOIBUF_X102_Y73_N1 " "Node \"ENET1_RX_DATA\[2\]~input\" is constrained to location IOIBUF_X102_Y73_N1 to improve DDIO timing" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57425 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DATA\[2\] PIN A23 " "Node \"ENET1_RX_DATA\[2\]\" is constrained to location PIN A23 to improve DDIO timing" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_RX_DATA[2] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1982 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_h\[1\] LAB_X91_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_h\[1\]\" is constrained to location LAB_X91_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15430 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[1\] LAB_X91_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[1\]\" is constrained to location LAB_X91_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15433 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_latch_l\[1\] LAB_X91_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_latch_l\[1\]\" is constrained to location LAB_X91_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15436 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DATA\[1\]~input IOIBUF_X91_Y73_N15 " "Node \"ENET1_RX_DATA\[1\]~input\" is constrained to location IOIBUF_X91_Y73_N15 to improve DDIO timing" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57426 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DATA\[1\] PIN C21 " "Node \"ENET1_RX_DATA\[1\]\" is constrained to location PIN C21 to improve DDIO timing" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_RX_DATA[1] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1981 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_h\[3\] LAB_X96_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_h\[3\]\" is constrained to location LAB_X96_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15424 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[3\] LAB_X96_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[3\]\" is constrained to location LAB_X96_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15426 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_latch_l\[3\] LAB_X96_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_latch_l\[3\]\" is constrained to location LAB_X96_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15428 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DATA\[3\]~input IOIBUF_X96_Y73_N22 " "Node \"ENET1_RX_DATA\[3\]~input\" is constrained to location IOIBUF_X96_Y73_N22 to improve DDIO timing" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57427 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DATA\[3\] PIN D21 " "Node \"ENET1_RX_DATA\[3\]\" is constrained to location PIN D21 to improve DDIO timing" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_RX_DATA[3] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1983 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_h\[0\] LAB_X102_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X102_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15431 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[0\] LAB_X102_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X102_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15434 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_latch_l\[0\] LAB_X102_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X102_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15437 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DATA\[0\]~input IOIBUF_X102_Y73_N8 " "Node \"ENET1_RX_DATA\[0\]~input\" is constrained to location IOIBUF_X102_Y73_N8 to improve DDIO timing" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57428 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DATA\[0\] PIN B23 " "Node \"ENET1_RX_DATA\[0\]\" is constrained to location PIN B23 to improve DDIO timing" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_RX_DATA[0] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1980 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578668393772 ""}  } {  } 0 176466 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "Fitter" 0 -1 1578668393772 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1578668397994 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1578668398053 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1578668398056 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1578668398133 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_LOCATION_CONSTRAINT_VIOLATION_INFO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] ENET1_MDIO " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] and I/O node ENET1_MDIO -- nodes have conflicting location assignments" { { "Info" "IFSAC_ATOM_LOCATION_NO_CONSTRAINT" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\]\" has no location constraint." {  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15522 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 11217 "Node \"%1!s!\" has no location constraint." 0 0 "Design Software" 0 -1 1578668398314 ""} { "Info" "IFSAC_ATOM_LOCATION_CONSTRAINT_AND_SOURCES" "ENET1_MDIO PIN D25 User Location Constraints and IO standards pin placement " "Node \"ENET1_MDIO\" assigned to PIN D25 due to User Location Constraints and IO standards pin placement" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDIO } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1988 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176253 "Node \"%1!s!\" assigned to %2!s! due to %3!s!" 0 0 "Design Software" 0 -1 1578668398314 ""} { "Extra Info" "IFITCC_CLOCK_REGION_CANT_ADD_THIS_MANY_SIGNALS" "1 6 6 " "Can't globally route 1 more signal(s) into a region -- 6 global signals have been allocated to the region but the hardware only allows 6 global signals" { { "Extra Info" "IFITCC_CLOCK_REGION_CANT_ADD_SIGNAL" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out~clkctrl " "Can't globally route signal \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out~clkctrl\" into a region -- total global routing resources requested would exceed hardware limits" {  } {  } 1 171055 "Can't globally route signal \"%1!s!\" into a region -- total global routing resources requested would exceed hardware limits" 0 0 "Design Software" 0 -1 1578668398314 ""} { "Extra Info" "IFITCC_CLOCK_REGION_HAS_GLOBAL_SIGNALS" "58 73 114 73 6 6 " "Region with lower-left corner at 58, 73 and upper-right corner at 114, 73 has been allocated 6 globally routed signals and can contain up to 6 globally routed signals" { { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_ALIAS_SIGNAL" "my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 58 73 114 73 " "Signal \"my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\" shares global routing with signal \"my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" and is globally routed to 1 nodes in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" { { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] 58 73 114 73 " "Signal \"my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5508 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398314 ""}  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5508 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171058 "Signal \"%1!s!\" shares global routing with signal \"%2!s!\" and is globally routed to %3!d! nodes in the region with lower-left corner at %4!d!, %5!d! and upper-right corner at %6!d!, %7!d!" 0 0 "Design Software" 0 -1 1578668398314 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_ALIAS_SIGNAL" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out 5 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" shares global routing with signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out\" and is globally routed to 5 nodes in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" { { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5382 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398314 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[3\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[3\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5391 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398314 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[2\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[2\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5390 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398314 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[1\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[1\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5389 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398314 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5388 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398314 ""}  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5382 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5391 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5390 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5389 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5388 14176 15139 0 0 "" 0 "" "" }  }  } } { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } }  } 1 171058 "Signal \"%1!s!\" shares global routing with signal \"%2!s!\" and is globally routed to %3!d! nodes in the region with lower-left corner at %4!d!, %5!d! and upper-right corner at %6!d!, %7!d!" 0 0 "Design Software" 0 -1 1578668398314 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_ALIAS_SIGNAL" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out 1 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out~clkctrl\" shares global routing with signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out\" and is globally routed to 1 nodes in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" { { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5508 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398314 ""}  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5508 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171058 "Signal \"%1!s!\" shares global routing with signal \"%2!s!\" and is globally routed to %3!d! nodes in the region with lower-left corner at %4!d!, %5!d! and upper-right corner at %6!d!, %7!d!" 0 0 "Design Software" 0 -1 1578668398314 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_ALIAS_SIGNAL" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out 5 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" shares global routing with signal \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out\" and is globally routed to 5 nodes in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" { { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15390 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398314 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[3\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[3\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15408 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398314 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[2\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[2\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15407 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398314 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[1\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[1\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15406 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398314 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15405 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398314 ""}  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15390 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15408 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15407 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15406 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15405 14176 15139 0 0 "" 0 "" "" }  }  } } { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } }  } 1 171058 "Signal \"%1!s!\" shares global routing with signal \"%2!s!\" and is globally routed to %3!d! nodes in the region with lower-left corner at %4!d!, %5!d! and upper-right corner at %6!d!, %7!d!" 0 0 "Design Software" 0 -1 1578668398314 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_ALIAS_SIGNAL" "tx_clk1~clkctrl tx_clk1 6 58 73 114 73 " "Signal \"tx_clk1~clkctrl\" shares global routing with signal \"tx_clk1\" and is globally routed to 6 nodes in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" { { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk1~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"tx_clk1~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15390 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398314 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk1~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[3\] 58 73 114 73 " "Signal \"tx_clk1~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[3\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15408 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398314 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk1~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[2\] 58 73 114 73 " "Signal \"tx_clk1~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[2\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15407 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398314 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk1~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[1\] 58 73 114 73 " "Signal \"tx_clk1~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[1\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15406 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398314 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk1~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"tx_clk1~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15405 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398314 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk1~clkctrl my_ddio_out:ddio_out_inst1\|altddio_out:ALTDDIO_OUT_component\|ddio_out_0aj:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"tx_clk1~clkctrl\" is globally routed to node \"my_ddio_out:ddio_out_inst1\|altddio_out:ALTDDIO_OUT_component\|ddio_out_0aj:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_0aj.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_0aj.tdf" 36 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 22118 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398314 ""}  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15390 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15408 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15407 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15406 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15405 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 22118 14176 15139 0 0 "" 0 "" "" }  }  } } { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "db/ddio_out_0aj.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_0aj.tdf" 36 11 0 } }  } 1 171058 "Signal \"%1!s!\" shares global routing with signal \"%2!s!\" and is globally routed to %3!d! nodes in the region with lower-left corner at %4!d!, %5!d! and upper-right corner at %6!d!, %7!d!" 0 0 "Design Software" 0 -1 1578668398314 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_ALIAS_SIGNAL" "tx_clk~clkctrl tx_clk 6 58 73 114 73 " "Signal \"tx_clk~clkctrl\" shares global routing with signal \"tx_clk\" and is globally routed to 6 nodes in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" { { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"tx_clk~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5382 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398314 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[3\] 58 73 114 73 " "Signal \"tx_clk~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[3\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5391 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398314 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[2\] 58 73 114 73 " "Signal \"tx_clk~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[2\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5390 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398314 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[1\] 58 73 114 73 " "Signal \"tx_clk~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[1\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5389 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398314 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"tx_clk~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5388 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398314 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk~clkctrl my_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_0aj:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"tx_clk~clkctrl\" is globally routed to node \"my_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_0aj:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_0aj.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_0aj.tdf" 36 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 11864 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398314 ""}  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5382 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5391 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5390 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5389 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5388 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11864 14176 15139 0 0 "" 0 "" "" }  }  } } { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "db/ddio_out_0aj.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_0aj.tdf" 36 11 0 } }  } 1 171058 "Signal \"%1!s!\" shares global routing with signal \"%2!s!\" and is globally routed to %3!d! nodes in the region with lower-left corner at %4!d!, %5!d! and upper-right corner at %6!d!, %7!d!" 0 0 "Design Software" 0 -1 1578668398314 ""}  } {  } 1 171052 "Region with lower-left corner at %1!d!, %2!d! and upper-right corner at %3!d!, %4!d! has been allocated %5!d! globally routed signals and can contain up to %6!d! globally routed signals" 0 0 "Design Software" 0 -1 1578668398314 ""}  } {  } 1 171053 "Can't globally route %1!d! more signal(s) into a region -- %2!d! global signals have been allocated to the region but the hardware only allows %3!d! global signals" 0 0 "Design Software" 0 -1 1578668398314 ""}  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15522 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1988 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDIO } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 22 0 0 } }  } 0 176229 "Can't pack node %1!s! and I/O node %2!s! -- nodes have conflicting location assignments" 0 0 "Design Software" 0 -1 1578668398314 ""}  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15522 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578668398314 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_LOCATION_CONSTRAINT_VIOLATION_INFO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] ENET1_MDIO " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] and I/O node ENET1_MDIO -- nodes have conflicting location assignments" { { "Info" "IFSAC_ATOM_LOCATION_NO_CONSTRAINT" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\]\" has no location constraint." {  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15522 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 11217 "Node \"%1!s!\" has no location constraint." 0 0 "Design Software" 0 -1 1578668398317 ""} { "Info" "IFSAC_ATOM_LOCATION_CONSTRAINT_AND_SOURCES" "ENET1_MDIO PIN D25 User Location Constraints and IO standards pin placement " "Node \"ENET1_MDIO\" assigned to PIN D25 due to User Location Constraints and IO standards pin placement" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDIO } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1988 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176253 "Node \"%1!s!\" assigned to %2!s! due to %3!s!" 0 0 "Design Software" 0 -1 1578668398317 ""} { "Extra Info" "IFITCC_CLOCK_REGION_CANT_ADD_THIS_MANY_SIGNALS_AVOIDING_REPETITION" "" "Previous top-level message of the same type contains full explanation of why no more global signal can be routed in this region" {  } {  } 1 171054 "Previous top-level message of the same type contains full explanation of why no more global signal can be routed in this region" 0 0 "Design Software" 0 -1 1578668398317 ""}  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15522 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1988 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDIO } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 22 0 0 } }  } 0 176229 "Can't pack node %1!s! and I/O node %2!s! -- nodes have conflicting location assignments" 0 0 "Design Software" 0 -1 1578668398317 ""}  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15522 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578668398317 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_LOCATION_CONSTRAINT_VIOLATION_INFO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] ENET1_MDIO " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] and I/O node ENET1_MDIO -- nodes have conflicting location assignments" { { "Info" "IFSAC_ATOM_LOCATION_NO_CONSTRAINT" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\]\" has no location constraint." {  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15522 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 11217 "Node \"%1!s!\" has no location constraint." 0 0 "Design Software" 0 -1 1578668398317 ""} { "Info" "IFSAC_ATOM_LOCATION_CONSTRAINT_AND_SOURCES" "ENET1_MDIO PIN D25 User Location Constraints and IO standards pin placement " "Node \"ENET1_MDIO\" assigned to PIN D25 due to User Location Constraints and IO standards pin placement" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDIO } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1988 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176253 "Node \"%1!s!\" assigned to %2!s! due to %3!s!" 0 0 "Design Software" 0 -1 1578668398317 ""} { "Extra Info" "IFITCC_CLOCK_REGION_CANT_ADD_THIS_MANY_SIGNALS_AVOIDING_REPETITION" "" "Previous top-level message of the same type contains full explanation of why no more global signal can be routed in this region" {  } {  } 1 171054 "Previous top-level message of the same type contains full explanation of why no more global signal can be routed in this region" 0 0 "Design Software" 0 -1 1578668398317 ""}  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15522 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1988 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDIO } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 22 0 0 } }  } 0 176229 "Can't pack node %1!s! and I/O node %2!s! -- nodes have conflicting location assignments" 0 0 "Design Software" 0 -1 1578668398317 ""}  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15522 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578668398317 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_cell_l\[0\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_cell_l\[0\] to I/O pin" {  } { { "db/ddio_in_u2e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_u2e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5408 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578668398317 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_cell_l\[0\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_cell_l\[0\] to I/O pin" {  } { { "db/ddio_in_u2e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_u2e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5408 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578668398317 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[2\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[2\] to I/O pin" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5418 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578668398317 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[2\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[2\] to I/O pin" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5418 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578668398318 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[1\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[1\] to I/O pin" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5419 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578668398318 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[1\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[1\] to I/O pin" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5419 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578668398318 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[3\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[3\] to I/O pin" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5417 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578668398318 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[3\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[3\] to I/O pin" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5417 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578668398318 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[0\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[0\] to I/O pin" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5420 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578668398318 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[0\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[0\] to I/O pin" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5420 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578668398318 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_cell_l\[0\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_cell_l\[0\] to I/O pin" {  } { { "db/ddio_in_u2e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_u2e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15420 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578668398318 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_cell_l\[0\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_cell_l\[0\] to I/O pin" {  } { { "db/ddio_in_u2e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_u2e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15420 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578668398318 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[2\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[2\] to I/O pin" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15432 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578668398318 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[2\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[2\] to I/O pin" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15432 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578668398318 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[1\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[1\] to I/O pin" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15433 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578668398318 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[1\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[1\] to I/O pin" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15433 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578668398318 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[3\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[3\] to I/O pin" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15426 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578668398319 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[3\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[3\] to I/O pin" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15426 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578668398319 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[0\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[0\] to I/O pin" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15434 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578668398319 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[0\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[0\] to I/O pin" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15434 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578668398319 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_LOCATION_CONSTRAINT_VIOLATION_INFO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out ENET1_MDIO " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out and I/O node ENET1_MDIO -- nodes have conflicting location assignments" { { "Info" "IFSAC_ATOM_LOCATION_NO_CONSTRAINT" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out\" has no location constraint." {  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15636 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 11217 "Node \"%1!s!\" has no location constraint." 0 0 "Design Software" 0 -1 1578668398320 ""} { "Info" "IFSAC_ATOM_LOCATION_CONSTRAINT_AND_SOURCES" "ENET1_MDIO PIN D25 User Location Constraints and IO standards pin placement " "Node \"ENET1_MDIO\" assigned to PIN D25 due to User Location Constraints and IO standards pin placement" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDIO } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1988 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176253 "Node \"%1!s!\" assigned to %2!s! due to %3!s!" 0 0 "Design Software" 0 -1 1578668398320 ""} { "Extra Info" "IFITCC_CLOCK_REGION_CANT_ADD_THIS_MANY_SIGNALS" "1 6 6 " "Can't globally route 1 more signal(s) into a region -- 6 global signals have been allocated to the region but the hardware only allows 6 global signals" { { "Extra Info" "IFITCC_CLOCK_REGION_CANT_ADD_SIGNAL" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out~clkctrl " "Can't globally route signal \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out~clkctrl\" into a region -- total global routing resources requested would exceed hardware limits" {  } {  } 1 171055 "Can't globally route signal \"%1!s!\" into a region -- total global routing resources requested would exceed hardware limits" 0 0 "Design Software" 0 -1 1578668398320 ""} { "Extra Info" "IFITCC_CLOCK_REGION_HAS_GLOBAL_SIGNALS" "58 73 114 73 6 6 " "Region with lower-left corner at 58, 73 and upper-right corner at 114, 73 has been allocated 6 globally routed signals and can contain up to 6 globally routed signals" { { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_ALIAS_SIGNAL" "my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 58 73 114 73 " "Signal \"my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\" shares global routing with signal \"my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" and is globally routed to 2 nodes in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" { { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out 58 73 114 73 " "Signal \"my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5655 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398320 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] 58 73 114 73 " "Signal \"my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5508 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398320 ""}  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5655 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5508 14176 15139 0 0 "" 0 "" "" }  }  } } { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } }  } 1 171058 "Signal \"%1!s!\" shares global routing with signal \"%2!s!\" and is globally routed to %3!d! nodes in the region with lower-left corner at %4!d!, %5!d! and upper-right corner at %6!d!, %7!d!" 0 0 "Design Software" 0 -1 1578668398320 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_ALIAS_SIGNAL" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out 5 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" shares global routing with signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out\" and is globally routed to 5 nodes in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" { { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5382 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398320 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[3\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[3\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5391 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398320 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[2\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[2\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5390 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398320 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[1\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[1\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5389 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398320 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5388 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398320 ""}  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5382 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5391 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5390 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5389 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5388 14176 15139 0 0 "" 0 "" "" }  }  } } { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } }  } 1 171058 "Signal \"%1!s!\" shares global routing with signal \"%2!s!\" and is globally routed to %3!d! nodes in the region with lower-left corner at %4!d!, %5!d! and upper-right corner at %6!d!, %7!d!" 0 0 "Design Software" 0 -1 1578668398320 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_ALIAS_SIGNAL" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out 2 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out~clkctrl\" shares global routing with signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out\" and is globally routed to 2 nodes in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" { { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5655 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398320 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5508 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398320 ""}  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5655 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5508 14176 15139 0 0 "" 0 "" "" }  }  } } { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } }  } 1 171058 "Signal \"%1!s!\" shares global routing with signal \"%2!s!\" and is globally routed to %3!d! nodes in the region with lower-left corner at %4!d!, %5!d! and upper-right corner at %6!d!, %7!d!" 0 0 "Design Software" 0 -1 1578668398320 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_ALIAS_SIGNAL" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out 5 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" shares global routing with signal \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out\" and is globally routed to 5 nodes in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" { { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15390 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398320 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[3\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[3\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15408 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398320 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[2\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[2\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15407 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398320 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[1\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[1\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15406 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398320 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15405 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398320 ""}  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15390 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15408 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15407 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15406 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15405 14176 15139 0 0 "" 0 "" "" }  }  } } { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } }  } 1 171058 "Signal \"%1!s!\" shares global routing with signal \"%2!s!\" and is globally routed to %3!d! nodes in the region with lower-left corner at %4!d!, %5!d! and upper-right corner at %6!d!, %7!d!" 0 0 "Design Software" 0 -1 1578668398320 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_ALIAS_SIGNAL" "tx_clk1~clkctrl tx_clk1 6 58 73 114 73 " "Signal \"tx_clk1~clkctrl\" shares global routing with signal \"tx_clk1\" and is globally routed to 6 nodes in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" { { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk1~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"tx_clk1~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15390 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398320 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk1~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[3\] 58 73 114 73 " "Signal \"tx_clk1~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[3\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15408 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398320 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk1~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[2\] 58 73 114 73 " "Signal \"tx_clk1~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[2\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15407 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398320 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk1~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[1\] 58 73 114 73 " "Signal \"tx_clk1~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[1\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15406 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398320 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk1~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"tx_clk1~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15405 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398320 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk1~clkctrl my_ddio_out:ddio_out_inst1\|altddio_out:ALTDDIO_OUT_component\|ddio_out_0aj:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"tx_clk1~clkctrl\" is globally routed to node \"my_ddio_out:ddio_out_inst1\|altddio_out:ALTDDIO_OUT_component\|ddio_out_0aj:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_0aj.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_0aj.tdf" 36 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 22118 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398320 ""}  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15390 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15408 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15407 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15406 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15405 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 22118 14176 15139 0 0 "" 0 "" "" }  }  } } { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "db/ddio_out_0aj.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_0aj.tdf" 36 11 0 } }  } 1 171058 "Signal \"%1!s!\" shares global routing with signal \"%2!s!\" and is globally routed to %3!d! nodes in the region with lower-left corner at %4!d!, %5!d! and upper-right corner at %6!d!, %7!d!" 0 0 "Design Software" 0 -1 1578668398320 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_ALIAS_SIGNAL" "tx_clk~clkctrl tx_clk 6 58 73 114 73 " "Signal \"tx_clk~clkctrl\" shares global routing with signal \"tx_clk\" and is globally routed to 6 nodes in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" { { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"tx_clk~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5382 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398320 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[3\] 58 73 114 73 " "Signal \"tx_clk~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[3\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5391 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398320 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[2\] 58 73 114 73 " "Signal \"tx_clk~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[2\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5390 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398320 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[1\] 58 73 114 73 " "Signal \"tx_clk~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[1\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5389 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398320 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"tx_clk~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5388 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398320 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk~clkctrl my_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_0aj:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"tx_clk~clkctrl\" is globally routed to node \"my_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_0aj:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_0aj.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_0aj.tdf" 36 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 11864 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578668398320 ""}  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5382 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5391 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5390 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5389 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5388 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11864 14176 15139 0 0 "" 0 "" "" }  }  } } { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "db/ddio_out_0aj.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_0aj.tdf" 36 11 0 } }  } 1 171058 "Signal \"%1!s!\" shares global routing with signal \"%2!s!\" and is globally routed to %3!d! nodes in the region with lower-left corner at %4!d!, %5!d! and upper-right corner at %6!d!, %7!d!" 0 0 "Design Software" 0 -1 1578668398320 ""}  } {  } 1 171052 "Region with lower-left corner at %1!d!, %2!d! and upper-right corner at %3!d!, %4!d! has been allocated %5!d! globally routed signals and can contain up to %6!d! globally routed signals" 0 0 "Design Software" 0 -1 1578668398320 ""}  } {  } 1 171053 "Can't globally route %1!d! more signal(s) into a region -- %2!d! global signals have been allocated to the region but the hardware only allows %3!d! global signals" 0 0 "Design Software" 0 -1 1578668398320 ""}  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15636 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1988 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDIO } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 22 0 0 } }  } 0 176229 "Can't pack node %1!s! and I/O node %2!s! -- nodes have conflicting location assignments" 0 0 "Design Software" 0 -1 1578668398320 ""}  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15636 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578668398320 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_LOCATION_CONSTRAINT_VIOLATION_INFO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk ENET1_MDC " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk and I/O node ENET1_MDC -- nodes have conflicting location assignments" { { "Info" "IFSAC_ATOM_LOCATION_NO_CONSTRAINT" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk\" has no location constraint." {  } { { "nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15633 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 11217 "Node \"%1!s!\" has no location constraint." 0 0 "Design Software" 0 -1 1578668398323 ""} { "Info" "IFSAC_ATOM_LOCATION_CONSTRAINT_AND_SOURCES" "ENET1_MDC PIN D23 User Location Constraints and IO standards pin placement " "Node \"ENET1_MDC\" assigned to PIN D23 due to User Location Constraints and IO standards pin placement" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDC } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1998 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176253 "Node \"%1!s!\" assigned to %2!s! due to %3!s!" 0 0 "Design Software" 0 -1 1578668398323 ""} { "Extra Info" "IFITCC_CLOCK_REGION_CANT_ADD_THIS_MANY_SIGNALS_AVOIDING_REPETITION" "" "Previous top-level message of the same type contains full explanation of why no more global signal can be routed in this region" {  } {  } 1 171054 "Previous top-level message of the same type contains full explanation of why no more global signal can be routed in this region" 0 0 "Design Software" 0 -1 1578668398323 ""}  } { { "nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15633 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1998 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDC } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 21 0 0 } }  } 0 176229 "Can't pack node %1!s! and I/O node %2!s! -- nodes have conflicting location assignments" 0 0 "Design Software" 0 -1 1578668398323 ""}  } { { "nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15633 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578668398323 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_LOCATION_CONSTRAINT_VIOLATION_INFO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out ENET1_MDIO " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out and I/O node ENET1_MDIO -- nodes have conflicting location assignments" { { "Info" "IFSAC_ATOM_LOCATION_NO_CONSTRAINT" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out\" has no location constraint." {  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15636 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 11217 "Node \"%1!s!\" has no location constraint." 0 0 "Design Software" 0 -1 1578668398324 ""} { "Info" "IFSAC_ATOM_LOCATION_CONSTRAINT_AND_SOURCES" "ENET1_MDIO PIN D25 User Location Constraints and IO standards pin placement " "Node \"ENET1_MDIO\" assigned to PIN D25 due to User Location Constraints and IO standards pin placement" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDIO } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1988 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176253 "Node \"%1!s!\" assigned to %2!s! due to %3!s!" 0 0 "Design Software" 0 -1 1578668398324 ""} { "Extra Info" "IFITCC_CLOCK_REGION_CANT_ADD_THIS_MANY_SIGNALS_AVOIDING_REPETITION" "" "Previous top-level message of the same type contains full explanation of why no more global signal can be routed in this region" {  } {  } 1 171054 "Previous top-level message of the same type contains full explanation of why no more global signal can be routed in this region" 0 0 "Design Software" 0 -1 1578668398324 ""}  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15636 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1988 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDIO } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 22 0 0 } }  } 0 176229 "Can't pack node %1!s! and I/O node %2!s! -- nodes have conflicting location assignments" 0 0 "Design Software" 0 -1 1578668398324 ""}  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15636 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578668398324 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_LOCATION_CONSTRAINT_VIOLATION_INFO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk ENET1_MDC " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk and I/O node ENET1_MDC -- nodes have conflicting location assignments" { { "Info" "IFSAC_ATOM_LOCATION_NO_CONSTRAINT" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk\" has no location constraint." {  } { { "nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15633 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 11217 "Node \"%1!s!\" has no location constraint." 0 0 "Design Software" 0 -1 1578668398324 ""} { "Info" "IFSAC_ATOM_LOCATION_CONSTRAINT_AND_SOURCES" "ENET1_MDC PIN D23 User Location Constraints and IO standards pin placement " "Node \"ENET1_MDC\" assigned to PIN D23 due to User Location Constraints and IO standards pin placement" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDC } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1998 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176253 "Node \"%1!s!\" assigned to %2!s! due to %3!s!" 0 0 "Design Software" 0 -1 1578668398324 ""} { "Extra Info" "IFITCC_CLOCK_REGION_CANT_ADD_THIS_MANY_SIGNALS_AVOIDING_REPETITION" "" "Previous top-level message of the same type contains full explanation of why no more global signal can be routed in this region" {  } {  } 1 171054 "Previous top-level message of the same type contains full explanation of why no more global signal can be routed in this region" 0 0 "Design Software" 0 -1 1578668398324 ""}  } { { "nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15633 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1998 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDC } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 21 0 0 } }  } 0 176229 "Can't pack node %1!s! and I/O node %2!s! -- nodes have conflicting location assignments" 0 0 "Design Software" 0 -1 1578668398324 ""}  } { { "nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15633 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578668398324 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_LOCATION_CONSTRAINT_VIOLATION_INFO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk ENET1_MDC " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk and I/O node ENET1_MDC -- nodes have conflicting location assignments" { { "Info" "IFSAC_ATOM_LOCATION_NO_CONSTRAINT" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk\" has no location constraint." {  } { { "nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15633 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 11217 "Node \"%1!s!\" has no location constraint." 0 0 "Design Software" 0 -1 1578668398324 ""} { "Info" "IFSAC_ATOM_LOCATION_CONSTRAINT_AND_SOURCES" "ENET1_MDC PIN D23 User Location Constraints and IO standards pin placement " "Node \"ENET1_MDC\" assigned to PIN D23 due to User Location Constraints and IO standards pin placement" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDC } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1998 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176253 "Node \"%1!s!\" assigned to %2!s! due to %3!s!" 0 0 "Design Software" 0 -1 1578668398324 ""} { "Extra Info" "IFITCC_CLOCK_REGION_CANT_ADD_THIS_MANY_SIGNALS_AVOIDING_REPETITION" "" "Previous top-level message of the same type contains full explanation of why no more global signal can be routed in this region" {  } {  } 1 171054 "Previous top-level message of the same type contains full explanation of why no more global signal can be routed in this region" 0 0 "Design Software" 0 -1 1578668398324 ""}  } { { "nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15633 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1998 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDC } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 21 0 0 } }  } 0 176229 "Can't pack node %1!s! and I/O node %2!s! -- nodes have conflicting location assignments" 0 0 "Design Software" 0 -1 1578668398324 ""}  } { { "nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15633 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578668398324 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_LOCATION_CONSTRAINT_VIOLATION_INFO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out ENET1_MDIO " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out and I/O node ENET1_MDIO -- nodes have conflicting location assignments" { { "Info" "IFSAC_ATOM_LOCATION_NO_CONSTRAINT" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out\" has no location constraint." {  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15636 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 11217 "Node \"%1!s!\" has no location constraint." 0 0 "Design Software" 0 -1 1578668398325 ""} { "Info" "IFSAC_ATOM_LOCATION_CONSTRAINT_AND_SOURCES" "ENET1_MDIO PIN D25 User Location Constraints and IO standards pin placement " "Node \"ENET1_MDIO\" assigned to PIN D25 due to User Location Constraints and IO standards pin placement" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDIO } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1988 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176253 "Node \"%1!s!\" assigned to %2!s! due to %3!s!" 0 0 "Design Software" 0 -1 1578668398325 ""} { "Extra Info" "IFITCC_CLOCK_REGION_CANT_ADD_THIS_MANY_SIGNALS_AVOIDING_REPETITION" "" "Previous top-level message of the same type contains full explanation of why no more global signal can be routed in this region" {  } {  } 1 171054 "Previous top-level message of the same type contains full explanation of why no more global signal can be routed in this region" 0 0 "Design Software" 0 -1 1578668398325 ""}  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15636 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1988 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDIO } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 22 0 0 } }  } 0 176229 "Can't pack node %1!s! and I/O node %2!s! -- nodes have conflicting location assignments" 0 0 "Design Software" 0 -1 1578668398325 ""}  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15636 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578668398325 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578668398328 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578668398328 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1578668398328 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1578668398328 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1578668398443 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1578668404000 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "12 Block RAM " "Packed 12 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1578668404061 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier block " "Packed 16 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1578668404061 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier output " "Packed 48 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1578668404061 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1 I/O Input Buffer " "Packed 1 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1578668404061 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 I/O Output Buffer " "Packed 2 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1578668404061 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1578668404061 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1578668404061 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[0\] " "Node \"EXT_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[1\] " "Node \"EXT_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[2\] " "Node \"EXT_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[3\] " "Node \"EXT_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[4\] " "Node \"EXT_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[5\] " "Node \"EXT_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[6\] " "Node \"EXT_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RESET_N " "Node \"FL_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_OE_N " "Node \"OTG_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WE_N " "Node \"OTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578668411881 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1578668411881 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:37 " "Fitter preparation operations ending: elapsed time is 00:00:37" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578668411893 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1578668412035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1578668418130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578668424687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1578668424980 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1578668466815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:42 " "Fitter placement operations ending: elapsed time is 00:00:42" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578668466815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1578668472350 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "0.05 " "Router is attempting to preserve 0.05 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1578668477049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "43 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 1 { 0 "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1578668494153 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1578668494153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1578668522001 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1578668522001 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1578668522001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:45 " "Fitter routing operations ending: elapsed time is 00:00:45" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578668522006 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 31.38 " "Total time spent on timing analysis during the Fitter is 31.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1578668523036 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1578668523356 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1578668525296 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1578668525309 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1578668527173 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578668533758 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1578668542019 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1990 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578668542141 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1578668542141 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tk-student/tse_tutorial/output_files/tse_tutorial.fit.smsg " "Generated suppressed messages file /home/tk-student/tse_tutorial/output_files/tse_tutorial.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1578668544148 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 539 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 539 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1765 " "Peak virtual memory: 1765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578668548493 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 10 16:02:28 2020 " "Processing ended: Fri Jan 10 16:02:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578668548493 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:59 " "Elapsed time: 00:02:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578668548493 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:25 " "Total CPU time (on all processors): 00:04:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578668548493 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1578668548493 ""}
