name: DBG
description: DBG address block description
groupName: DBG
baseAddress: 1073829888
registers:
- name: DBG_IDCODE
  displayName: DBG_IDCODE
  description: DBG device ID code register
  addressOffset: 0
  size: 32
  access: read-only
  resetValue: 0
  resetMask: 0
  fields:
  - name: DEV_ID
    description: "Device identifier\nThis field indicates the device ID. Refer to\
      \ Table 152."
    bitOffset: 0
    bitWidth: 12
    access: read-only
  - name: REV_ID
    description: "Revision identifier\nThis field indicates the revision of the device.\
      \ Refer to Table 152."
    bitOffset: 16
    bitWidth: 16
    access: read-only
- name: DBG_CR
  displayName: DBG_CR
  description: DBG configuration register
  addressOffset: 4
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DBG_STOP
    description: "Debug Stop mode\nDebug options in Stop mode.\nUpon Stop mode exit,\
      \ the software must re-establish the desired clock configuration."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: All clocks disabled, including FCLK and HCLK. Upon Stop mode exit,
        the CPU is clocked by the HSI internal RC oscillator.
      value: 0
    - name: B_0x1
      description: FCLK and HCLK running, derived from the internal RC oscillator
        remaining active. If Systick is enabled, it may generate periodic interrupt
        and wake up events.
      value: 1
  - name: DBG_STANDBY
    description: "Debug Standby and Shutdown modes\nDebug options in Standby or Shutdown\
      \ mode."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Digital part powered. From software point of view, exiting Standby
        and Shutdown modes is identical as fetching reset vector (except for status
        bits indicating that the MCU exits Standby)
      value: 0
    - name: B_0x1
      description: Digital part powered and FCLK and HCLK running, derived from the
        internal RC oscillator remaining active. The MCU generates a system reset
        so that exiting Standby and Shutdown has the same effect as starting from
        reset.
      value: 1
- name: DBG_APB_FZ1
  displayName: DBG_APB_FZ1
  description: DBG APB freeze register 1
  addressOffset: 8
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DBG_TIM2_STOP
    description: "Clocking of TIM2 counter when the core is halted\nThis bit enables/disables\
      \ the clock to the counter of TIM2 when the core is halted:\nThis bit is only\
      \ available on STM32C071xx. On the other devices, it is reserved."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Enable
      value: 0
    - name: B_0x1
      description: Disable
      value: 1
  - name: DBG_TIM3_STOP
    description: "Clocking of TIM3 counter when the core is halted\nThis bit enables/disables\
      \ the clock to the counter of TIM3 when the core is halted:"
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Enable
      value: 0
    - name: B_0x1
      description: Disable
      value: 1
  - name: DBG_RTC_STOP
    description: "Clocking of RTC counter when the core is halted\nThis bit enables/disables\
      \ the clock to the counter of RTC when the core is halted:"
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Enable
      value: 0
    - name: B_0x1
      description: Disable
      value: 1
  - name: DBG_WWDG_STOP
    description: "Clocking of WWDG counter when the core is halted\nThis bit enables/disables\
      \ the clock to the counter of WWDG when the core is halted:"
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Enable
      value: 0
    - name: B_0x1
      description: Disable
      value: 1
  - name: DBG_IWDG_STOP
    description: "Clocking of IWDG counter when the core is halted\nThis bit enables/disables\
      \ the clock to the counter of IWDG when the core is halted:"
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Enable
      value: 0
    - name: B_0x1
      description: Disable
      value: 1
  - name: DBG_I2C1_SMBUS_TIMEOUT
    description: SMBUS timeout when core is halted
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Same behavior as in normal mode
      value: 0
    - name: B_0x1
      description: The SMBUS timeout is frozen
      value: 1
- name: DBG_APB_FZ2
  displayName: DBG_APB_FZ2
  description: DBG APB freeze register 2
  addressOffset: 12
  size: 32
  access: read-write
  fields:
  - name: DBG_TIM1_STOP
    description: "Clocking of TIM1 counter when the core is halted\nThis bit enables/disables\
      \ the clock to the counter of TIM1 when the core is halted:"
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Enable
      value: 0
    - name: B_0x1
      description: Disable
      value: 1
  - name: DBG_TIM14_STOP
    description: "Clocking of TIM14 counter when the core is halted\nThis bit enables/disables\
      \ the clock to the counter of TIM14 when the core is halted:"
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Enable
      value: 0
    - name: B_0x1
      description: Disable
      value: 1
  - name: DBG_TIM16_STOP
    description: "Clocking of TIM16 counter when the core is halted\nThis bit enables/disables\
      \ the clock to the counter of TIM16 when the core is halted:"
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Enable
      value: 0
    - name: B_0x1
      description: Disable
      value: 1
  - name: DBG_TIM17_STOP
    description: "Clocking of TIM17 counter when the core is halted\nThis bit enables/disables\
      \ the clock to the counter of TIM17 when the core is halted:"
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Enable
      value: 0
    - name: B_0x1
      description: Disable
      value: 1
addressBlocks:
- offset: 0
  size: 16
  usage: registers
