if {![file exists "D:/RTL_FPGA/VERILOG/aula25_ex_ula/sim_exula_8bits/sim_exula_8bits.mpf"]} { 
	project new "D:/RTL_FPGA/VERILOG/aula25_ex_ula/sim_exula_8bits" sim_exula_8bits
	project addfile "D:/RTL_FPGA/VERILOG/aula25_ex_ula/impl1/source/carry_lah_4bits_behav.vhd"
	project addfile "D:/RTL_FPGA/VERILOG/aula25_ex_ula/exula1.v"
	project addfile "D:/RTL_FPGA/VERILOG/aula25_ex_ula/exula_8bits.v"
	project addfile "D:/RTL_FPGA/VERILOG/aula25_ex_ula/aula25_ex_ula_tf.v"
	vlib  work
	vdel -lib work -all 
	vlib work
	vcom -work work "D:/RTL_FPGA/VERILOG/aula25_ex_ula/impl1/source/carry_lah_4bits_behav.vhd"
	vlog  +incdir+D:/RTL_FPGA/VERILOG/aula25_ex_ula  -work work  "D:/RTL_FPGA/VERILOG/aula25_ex_ula/exula1.v"
	vlog  +incdir+D:/RTL_FPGA/VERILOG/aula25_ex_ula  -work work  "D:/RTL_FPGA/VERILOG/aula25_ex_ula/exula_8bits.v"
	vlog  +incdir+D:/RTL_FPGA/VERILOG/aula25_ex_ula  -work work  "D:/RTL_FPGA/VERILOG/aula25_ex_ula/aula25_ex_ula_tf.v"
} else {
	project open "D:/RTL_FPGA/VERILOG/aula25_ex_ula/sim_exula_8bits/sim_exula_8bits"
	project compileoutofdate
}
vsim -voptargs=+acc -L work -L pmi_work -L ovi_ecp5u  exula_8bits_tf
view wave
add wave /*
run 1000ns
