// megafunction wizard: %RAM: 2-PORT%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: altsyncram 

// ============================================================
// File Name: ram_2port.v
// Megafunction Name(s):
// 			altsyncram
//
// Simulation Library Files(s):
// 			altera_mf
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 20.1.1 Build 720 11/11/2020 SJ Lite Edition
// ************************************************************


//Copyright (C) 2020  Intel Corporation. All rights reserved.
//Your use of Intel Corporation's design tools, logic functions 
//and other software and tools, and any partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Intel Program License 
//Subscription Agreement, the Intel Quartus Prime License Agreement,
//the Intel FPGA IP License Agreement, or other applicable license
//agreement, including, without limitation, that your use is for
//the sole purpose of programming logic devices manufactured by
//Intel and sold by Intel or its authorized distributors.  Please
//refer to the applicable agreement for further details, at
//https://fpgasoftware.intel.com/eula.


//altsyncram ADDRESS_ACLR_B="NONE" ADDRESS_REG_B="CLOCK1" CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_INPUT_B="BYPASS" CLOCK_ENABLE_OUTPUT_B="BYPASS" DEVICE_FAMILY="Cyclone V" NUMWORDS_A=307200 NUMWORDS_B=307200 OPERATION_MODE="DUAL_PORT" OUTDATA_ACLR_B="NONE" OUTDATA_REG_B="CLOCK1" POWER_UP_UNINITIALIZED="FALSE" RAM_BLOCK_TYPE="M10K" WIDTH_A=8 WIDTH_B=8 WIDTH_BYTEENA_A=1 WIDTHAD_A=19 WIDTHAD_B=19 address_a address_b clock0 clock1 data_a q_b wren_a
//VERSION_BEGIN 20.1 cbx_altera_syncram_nd_impl 2020:11:11:17:06:45:SJ cbx_altsyncram 2020:11:11:17:06:45:SJ cbx_cycloneii 2020:11:11:17:06:45:SJ cbx_lpm_add_sub 2020:11:11:17:06:45:SJ cbx_lpm_compare 2020:11:11:17:06:45:SJ cbx_lpm_decode 2020:11:11:17:06:45:SJ cbx_lpm_mux 2020:11:11:17:06:45:SJ cbx_mgl 2020:11:11:17:08:38:SJ cbx_nadder 2020:11:11:17:06:46:SJ cbx_stratix 2020:11:11:17:06:46:SJ cbx_stratixii 2020:11:11:17:06:46:SJ cbx_stratixiii 2020:11:11:17:06:46:SJ cbx_stratixv 2020:11:11:17:06:46:SJ cbx_util_mgl 2020:11:11:17:06:46:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



//lpm_decode DEVICE_FAMILY="Cyclone V" LPM_DECODES=38 LPM_WIDTH=6 data enable eq
//VERSION_BEGIN 20.1 cbx_cycloneii 2020:11:11:17:06:45:SJ cbx_lpm_add_sub 2020:11:11:17:06:45:SJ cbx_lpm_compare 2020:11:11:17:06:45:SJ cbx_lpm_decode 2020:11:11:17:06:45:SJ cbx_mgl 2020:11:11:17:08:38:SJ cbx_nadder 2020:11:11:17:06:46:SJ cbx_stratix 2020:11:11:17:06:46:SJ cbx_stratixii 2020:11:11:17:06:46:SJ  VERSION_END

//synthesis_resources = lut 72 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  ram_2port_decode
	( 
	data,
	enable,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [5:0]  data;
	input   enable;
	output   [37:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [5:0]  data;
	tri1   enable;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [5:0]  data_wire;
	wire  enable_wire;
	wire  [37:0]  eq_node;
	wire  [63:0]  eq_wire;
	wire  [3:0]  w_anode2568w;
	wire  [3:0]  w_anode2585w;
	wire  [3:0]  w_anode2602w;
	wire  [3:0]  w_anode2612w;
	wire  [3:0]  w_anode2622w;
	wire  [3:0]  w_anode2632w;
	wire  [3:0]  w_anode2642w;
	wire  [3:0]  w_anode2652w;
	wire  [3:0]  w_anode2662w;
	wire  [3:0]  w_anode2674w;
	wire  [3:0]  w_anode2685w;
	wire  [3:0]  w_anode2696w;
	wire  [3:0]  w_anode2706w;
	wire  [3:0]  w_anode2716w;
	wire  [3:0]  w_anode2726w;
	wire  [3:0]  w_anode2736w;
	wire  [3:0]  w_anode2746w;
	wire  [3:0]  w_anode2756w;
	wire  [3:0]  w_anode2767w;
	wire  [3:0]  w_anode2778w;
	wire  [3:0]  w_anode2789w;
	wire  [3:0]  w_anode2799w;
	wire  [3:0]  w_anode2809w;
	wire  [3:0]  w_anode2819w;
	wire  [3:0]  w_anode2829w;
	wire  [3:0]  w_anode2839w;
	wire  [3:0]  w_anode2849w;
	wire  [3:0]  w_anode2860w;
	wire  [3:0]  w_anode2871w;
	wire  [3:0]  w_anode2882w;
	wire  [3:0]  w_anode2892w;
	wire  [3:0]  w_anode2902w;
	wire  [3:0]  w_anode2912w;
	wire  [3:0]  w_anode2922w;
	wire  [3:0]  w_anode2932w;
	wire  [3:0]  w_anode2942w;
	wire  [3:0]  w_anode2953w;
	wire  [3:0]  w_anode2964w;
	wire  [3:0]  w_anode2975w;
	wire  [3:0]  w_anode2985w;
	wire  [3:0]  w_anode2995w;
	wire  [3:0]  w_anode3005w;
	wire  [3:0]  w_anode3015w;
	wire  [3:0]  w_anode3025w;
	wire  [3:0]  w_anode3035w;
	wire  [3:0]  w_anode3046w;
	wire  [3:0]  w_anode3057w;
	wire  [3:0]  w_anode3068w;
	wire  [3:0]  w_anode3078w;
	wire  [3:0]  w_anode3088w;
	wire  [3:0]  w_anode3098w;
	wire  [3:0]  w_anode3108w;
	wire  [3:0]  w_anode3118w;
	wire  [3:0]  w_anode3128w;
	wire  [3:0]  w_anode3139w;
	wire  [3:0]  w_anode3150w;
	wire  [3:0]  w_anode3161w;
	wire  [3:0]  w_anode3171w;
	wire  [3:0]  w_anode3181w;
	wire  [3:0]  w_anode3191w;
	wire  [3:0]  w_anode3201w;
	wire  [3:0]  w_anode3211w;
	wire  [3:0]  w_anode3221w;
	wire  [3:0]  w_anode3232w;
	wire  [3:0]  w_anode3243w;
	wire  [3:0]  w_anode3254w;
	wire  [3:0]  w_anode3264w;
	wire  [3:0]  w_anode3274w;
	wire  [3:0]  w_anode3284w;
	wire  [3:0]  w_anode3294w;
	wire  [3:0]  w_anode3304w;
	wire  [3:0]  w_anode3314w;
	wire  [2:0]  w_data2566w;

	assign
		data_wire = data,
		enable_wire = enable,
		eq = eq_node,
		eq_node = eq_wire[37:0],
		eq_wire = {{w_anode3314w[3], w_anode3304w[3], w_anode3294w[3], w_anode3284w[3], w_anode3274w[3], w_anode3264w[3], w_anode3254w[3], w_anode3243w[3]}, {w_anode3221w[3], w_anode3211w[3], w_anode3201w[3], w_anode3191w[3], w_anode3181w[3], w_anode3171w[3], w_anode3161w[3], w_anode3150w[3]}, {w_anode3128w[3], w_anode3118w[3], w_anode3108w[3], w_anode3098w[3], w_anode3088w[3], w_anode3078w[3], w_anode3068w[3], w_anode3057w[3]}, {w_anode3035w[3], w_anode3025w[3], w_anode3015w[3], w_anode3005w[3], w_anode2995w[3], w_anode2985w[3], w_anode2975w[3], w_anode2964w[3]}, {w_anode2942w[3], w_anode2932w[3], w_anode2922w[3], w_anode2912w[3], w_anode2902w[3], w_anode2892w[3], w_anode2882w[3], w_anode2871w[3]}, {w_anode2849w[3], w_anode2839w[3], w_anode2829w[3], w_anode2819w[3], w_anode2809w[3], w_anode2799w[3], w_anode2789w[3], w_anode2778w[3]}, {w_anode2756w[3], w_anode2746w[3], w_anode2736w[3], w_anode2726w[3], w_anode2716w[3], w_anode2706w[3], w_anode2696w[3], w_anode2685w[3]}, {w_anode2662w[3], w_anode2652w[3], w_anode2642w[3], w_anode2632w[3], w_anode2622w[3], w_anode2612w[3], w_anode2602w[3], w_anode2585w[3]}},
		w_anode2568w = {(w_anode2568w[2] & (~ data_wire[5])), (w_anode2568w[1] & (~ data_wire[4])), (w_anode2568w[0] & (~ data_wire[3])), enable_wire},
		w_anode2585w = {(w_anode2585w[2] & (~ w_data2566w[2])), (w_anode2585w[1] & (~ w_data2566w[1])), (w_anode2585w[0] & (~ w_data2566w[0])), w_anode2568w[3]},
		w_anode2602w = {(w_anode2602w[2] & (~ w_data2566w[2])), (w_anode2602w[1] & (~ w_data2566w[1])), (w_anode2602w[0] & w_data2566w[0]), w_anode2568w[3]},
		w_anode2612w = {(w_anode2612w[2] & (~ w_data2566w[2])), (w_anode2612w[1] & w_data2566w[1]), (w_anode2612w[0] & (~ w_data2566w[0])), w_anode2568w[3]},
		w_anode2622w = {(w_anode2622w[2] & (~ w_data2566w[2])), (w_anode2622w[1] & w_data2566w[1]), (w_anode2622w[0] & w_data2566w[0]), w_anode2568w[3]},
		w_anode2632w = {(w_anode2632w[2] & w_data2566w[2]), (w_anode2632w[1] & (~ w_data2566w[1])), (w_anode2632w[0] & (~ w_data2566w[0])), w_anode2568w[3]},
		w_anode2642w = {(w_anode2642w[2] & w_data2566w[2]), (w_anode2642w[1] & (~ w_data2566w[1])), (w_anode2642w[0] & w_data2566w[0]), w_anode2568w[3]},
		w_anode2652w = {(w_anode2652w[2] & w_data2566w[2]), (w_anode2652w[1] & w_data2566w[1]), (w_anode2652w[0] & (~ w_data2566w[0])), w_anode2568w[3]},
		w_anode2662w = {(w_anode2662w[2] & w_data2566w[2]), (w_anode2662w[1] & w_data2566w[1]), (w_anode2662w[0] & w_data2566w[0]), w_anode2568w[3]},
		w_anode2674w = {(w_anode2674w[2] & (~ data_wire[5])), (w_anode2674w[1] & (~ data_wire[4])), (w_anode2674w[0] & data_wire[3]), enable_wire},
		w_anode2685w = {(w_anode2685w[2] & (~ w_data2566w[2])), (w_anode2685w[1] & (~ w_data2566w[1])), (w_anode2685w[0] & (~ w_data2566w[0])), w_anode2674w[3]},
		w_anode2696w = {(w_anode2696w[2] & (~ w_data2566w[2])), (w_anode2696w[1] & (~ w_data2566w[1])), (w_anode2696w[0] & w_data2566w[0]), w_anode2674w[3]},
		w_anode2706w = {(w_anode2706w[2] & (~ w_data2566w[2])), (w_anode2706w[1] & w_data2566w[1]), (w_anode2706w[0] & (~ w_data2566w[0])), w_anode2674w[3]},
		w_anode2716w = {(w_anode2716w[2] & (~ w_data2566w[2])), (w_anode2716w[1] & w_data2566w[1]), (w_anode2716w[0] & w_data2566w[0]), w_anode2674w[3]},
		w_anode2726w = {(w_anode2726w[2] & w_data2566w[2]), (w_anode2726w[1] & (~ w_data2566w[1])), (w_anode2726w[0] & (~ w_data2566w[0])), w_anode2674w[3]},
		w_anode2736w = {(w_anode2736w[2] & w_data2566w[2]), (w_anode2736w[1] & (~ w_data2566w[1])), (w_anode2736w[0] & w_data2566w[0]), w_anode2674w[3]},
		w_anode2746w = {(w_anode2746w[2] & w_data2566w[2]), (w_anode2746w[1] & w_data2566w[1]), (w_anode2746w[0] & (~ w_data2566w[0])), w_anode2674w[3]},
		w_anode2756w = {(w_anode2756w[2] & w_data2566w[2]), (w_anode2756w[1] & w_data2566w[1]), (w_anode2756w[0] & w_data2566w[0]), w_anode2674w[3]},
		w_anode2767w = {(w_anode2767w[2] & (~ data_wire[5])), (w_anode2767w[1] & data_wire[4]), (w_anode2767w[0] & (~ data_wire[3])), enable_wire},
		w_anode2778w = {(w_anode2778w[2] & (~ w_data2566w[2])), (w_anode2778w[1] & (~ w_data2566w[1])), (w_anode2778w[0] & (~ w_data2566w[0])), w_anode2767w[3]},
		w_anode2789w = {(w_anode2789w[2] & (~ w_data2566w[2])), (w_anode2789w[1] & (~ w_data2566w[1])), (w_anode2789w[0] & w_data2566w[0]), w_anode2767w[3]},
		w_anode2799w = {(w_anode2799w[2] & (~ w_data2566w[2])), (w_anode2799w[1] & w_data2566w[1]), (w_anode2799w[0] & (~ w_data2566w[0])), w_anode2767w[3]},
		w_anode2809w = {(w_anode2809w[2] & (~ w_data2566w[2])), (w_anode2809w[1] & w_data2566w[1]), (w_anode2809w[0] & w_data2566w[0]), w_anode2767w[3]},
		w_anode2819w = {(w_anode2819w[2] & w_data2566w[2]), (w_anode2819w[1] & (~ w_data2566w[1])), (w_anode2819w[0] & (~ w_data2566w[0])), w_anode2767w[3]},
		w_anode2829w = {(w_anode2829w[2] & w_data2566w[2]), (w_anode2829w[1] & (~ w_data2566w[1])), (w_anode2829w[0] & w_data2566w[0]), w_anode2767w[3]},
		w_anode2839w = {(w_anode2839w[2] & w_data2566w[2]), (w_anode2839w[1] & w_data2566w[1]), (w_anode2839w[0] & (~ w_data2566w[0])), w_anode2767w[3]},
		w_anode2849w = {(w_anode2849w[2] & w_data2566w[2]), (w_anode2849w[1] & w_data2566w[1]), (w_anode2849w[0] & w_data2566w[0]), w_anode2767w[3]},
		w_anode2860w = {(w_anode2860w[2] & (~ data_wire[5])), (w_anode2860w[1] & data_wire[4]), (w_anode2860w[0] & data_wire[3]), enable_wire},
		w_anode2871w = {(w_anode2871w[2] & (~ w_data2566w[2])), (w_anode2871w[1] & (~ w_data2566w[1])), (w_anode2871w[0] & (~ w_data2566w[0])), w_anode2860w[3]},
		w_anode2882w = {(w_anode2882w[2] & (~ w_data2566w[2])), (w_anode2882w[1] & (~ w_data2566w[1])), (w_anode2882w[0] & w_data2566w[0]), w_anode2860w[3]},
		w_anode2892w = {(w_anode2892w[2] & (~ w_data2566w[2])), (w_anode2892w[1] & w_data2566w[1]), (w_anode2892w[0] & (~ w_data2566w[0])), w_anode2860w[3]},
		w_anode2902w = {(w_anode2902w[2] & (~ w_data2566w[2])), (w_anode2902w[1] & w_data2566w[1]), (w_anode2902w[0] & w_data2566w[0]), w_anode2860w[3]},
		w_anode2912w = {(w_anode2912w[2] & w_data2566w[2]), (w_anode2912w[1] & (~ w_data2566w[1])), (w_anode2912w[0] & (~ w_data2566w[0])), w_anode2860w[3]},
		w_anode2922w = {(w_anode2922w[2] & w_data2566w[2]), (w_anode2922w[1] & (~ w_data2566w[1])), (w_anode2922w[0] & w_data2566w[0]), w_anode2860w[3]},
		w_anode2932w = {(w_anode2932w[2] & w_data2566w[2]), (w_anode2932w[1] & w_data2566w[1]), (w_anode2932w[0] & (~ w_data2566w[0])), w_anode2860w[3]},
		w_anode2942w = {(w_anode2942w[2] & w_data2566w[2]), (w_anode2942w[1] & w_data2566w[1]), (w_anode2942w[0] & w_data2566w[0]), w_anode2860w[3]},
		w_anode2953w = {(w_anode2953w[2] & data_wire[5]), (w_anode2953w[1] & (~ data_wire[4])), (w_anode2953w[0] & (~ data_wire[3])), enable_wire},
		w_anode2964w = {(w_anode2964w[2] & (~ w_data2566w[2])), (w_anode2964w[1] & (~ w_data2566w[1])), (w_anode2964w[0] & (~ w_data2566w[0])), w_anode2953w[3]},
		w_anode2975w = {(w_anode2975w[2] & (~ w_data2566w[2])), (w_anode2975w[1] & (~ w_data2566w[1])), (w_anode2975w[0] & w_data2566w[0]), w_anode2953w[3]},
		w_anode2985w = {(w_anode2985w[2] & (~ w_data2566w[2])), (w_anode2985w[1] & w_data2566w[1]), (w_anode2985w[0] & (~ w_data2566w[0])), w_anode2953w[3]},
		w_anode2995w = {(w_anode2995w[2] & (~ w_data2566w[2])), (w_anode2995w[1] & w_data2566w[1]), (w_anode2995w[0] & w_data2566w[0]), w_anode2953w[3]},
		w_anode3005w = {(w_anode3005w[2] & w_data2566w[2]), (w_anode3005w[1] & (~ w_data2566w[1])), (w_anode3005w[0] & (~ w_data2566w[0])), w_anode2953w[3]},
		w_anode3015w = {(w_anode3015w[2] & w_data2566w[2]), (w_anode3015w[1] & (~ w_data2566w[1])), (w_anode3015w[0] & w_data2566w[0]), w_anode2953w[3]},
		w_anode3025w = {(w_anode3025w[2] & w_data2566w[2]), (w_anode3025w[1] & w_data2566w[1]), (w_anode3025w[0] & (~ w_data2566w[0])), w_anode2953w[3]},
		w_anode3035w = {(w_anode3035w[2] & w_data2566w[2]), (w_anode3035w[1] & w_data2566w[1]), (w_anode3035w[0] & w_data2566w[0]), w_anode2953w[3]},
		w_anode3046w = {(w_anode3046w[2] & data_wire[5]), (w_anode3046w[1] & (~ data_wire[4])), (w_anode3046w[0] & data_wire[3]), enable_wire},
		w_anode3057w = {(w_anode3057w[2] & (~ w_data2566w[2])), (w_anode3057w[1] & (~ w_data2566w[1])), (w_anode3057w[0] & (~ w_data2566w[0])), w_anode3046w[3]},
		w_anode3068w = {(w_anode3068w[2] & (~ w_data2566w[2])), (w_anode3068w[1] & (~ w_data2566w[1])), (w_anode3068w[0] & w_data2566w[0]), w_anode3046w[3]},
		w_anode3078w = {(w_anode3078w[2] & (~ w_data2566w[2])), (w_anode3078w[1] & w_data2566w[1]), (w_anode3078w[0] & (~ w_data2566w[0])), w_anode3046w[3]},
		w_anode3088w = {(w_anode3088w[2] & (~ w_data2566w[2])), (w_anode3088w[1] & w_data2566w[1]), (w_anode3088w[0] & w_data2566w[0]), w_anode3046w[3]},
		w_anode3098w = {(w_anode3098w[2] & w_data2566w[2]), (w_anode3098w[1] & (~ w_data2566w[1])), (w_anode3098w[0] & (~ w_data2566w[0])), w_anode3046w[3]},
		w_anode3108w = {(w_anode3108w[2] & w_data2566w[2]), (w_anode3108w[1] & (~ w_data2566w[1])), (w_anode3108w[0] & w_data2566w[0]), w_anode3046w[3]},
		w_anode3118w = {(w_anode3118w[2] & w_data2566w[2]), (w_anode3118w[1] & w_data2566w[1]), (w_anode3118w[0] & (~ w_data2566w[0])), w_anode3046w[3]},
		w_anode3128w = {(w_anode3128w[2] & w_data2566w[2]), (w_anode3128w[1] & w_data2566w[1]), (w_anode3128w[0] & w_data2566w[0]), w_anode3046w[3]},
		w_anode3139w = {(w_anode3139w[2] & data_wire[5]), (w_anode3139w[1] & data_wire[4]), (w_anode3139w[0] & (~ data_wire[3])), enable_wire},
		w_anode3150w = {(w_anode3150w[2] & (~ w_data2566w[2])), (w_anode3150w[1] & (~ w_data2566w[1])), (w_anode3150w[0] & (~ w_data2566w[0])), w_anode3139w[3]},
		w_anode3161w = {(w_anode3161w[2] & (~ w_data2566w[2])), (w_anode3161w[1] & (~ w_data2566w[1])), (w_anode3161w[0] & w_data2566w[0]), w_anode3139w[3]},
		w_anode3171w = {(w_anode3171w[2] & (~ w_data2566w[2])), (w_anode3171w[1] & w_data2566w[1]), (w_anode3171w[0] & (~ w_data2566w[0])), w_anode3139w[3]},
		w_anode3181w = {(w_anode3181w[2] & (~ w_data2566w[2])), (w_anode3181w[1] & w_data2566w[1]), (w_anode3181w[0] & w_data2566w[0]), w_anode3139w[3]},
		w_anode3191w = {(w_anode3191w[2] & w_data2566w[2]), (w_anode3191w[1] & (~ w_data2566w[1])), (w_anode3191w[0] & (~ w_data2566w[0])), w_anode3139w[3]},
		w_anode3201w = {(w_anode3201w[2] & w_data2566w[2]), (w_anode3201w[1] & (~ w_data2566w[1])), (w_anode3201w[0] & w_data2566w[0]), w_anode3139w[3]},
		w_anode3211w = {(w_anode3211w[2] & w_data2566w[2]), (w_anode3211w[1] & w_data2566w[1]), (w_anode3211w[0] & (~ w_data2566w[0])), w_anode3139w[3]},
		w_anode3221w = {(w_anode3221w[2] & w_data2566w[2]), (w_anode3221w[1] & w_data2566w[1]), (w_anode3221w[0] & w_data2566w[0]), w_anode3139w[3]},
		w_anode3232w = {(w_anode3232w[2] & data_wire[5]), (w_anode3232w[1] & data_wire[4]), (w_anode3232w[0] & data_wire[3]), enable_wire},
		w_anode3243w = {(w_anode3243w[2] & (~ w_data2566w[2])), (w_anode3243w[1] & (~ w_data2566w[1])), (w_anode3243w[0] & (~ w_data2566w[0])), w_anode3232w[3]},
		w_anode3254w = {(w_anode3254w[2] & (~ w_data2566w[2])), (w_anode3254w[1] & (~ w_data2566w[1])), (w_anode3254w[0] & w_data2566w[0]), w_anode3232w[3]},
		w_anode3264w = {(w_anode3264w[2] & (~ w_data2566w[2])), (w_anode3264w[1] & w_data2566w[1]), (w_anode3264w[0] & (~ w_data2566w[0])), w_anode3232w[3]},
		w_anode3274w = {(w_anode3274w[2] & (~ w_data2566w[2])), (w_anode3274w[1] & w_data2566w[1]), (w_anode3274w[0] & w_data2566w[0]), w_anode3232w[3]},
		w_anode3284w = {(w_anode3284w[2] & w_data2566w[2]), (w_anode3284w[1] & (~ w_data2566w[1])), (w_anode3284w[0] & (~ w_data2566w[0])), w_anode3232w[3]},
		w_anode3294w = {(w_anode3294w[2] & w_data2566w[2]), (w_anode3294w[1] & (~ w_data2566w[1])), (w_anode3294w[0] & w_data2566w[0]), w_anode3232w[3]},
		w_anode3304w = {(w_anode3304w[2] & w_data2566w[2]), (w_anode3304w[1] & w_data2566w[1]), (w_anode3304w[0] & (~ w_data2566w[0])), w_anode3232w[3]},
		w_anode3314w = {(w_anode3314w[2] & w_data2566w[2]), (w_anode3314w[1] & w_data2566w[1]), (w_anode3314w[0] & w_data2566w[0]), w_anode3232w[3]},
		w_data2566w = data_wire[2:0];
endmodule //ram_2port_decode


//lpm_decode DEVICE_FAMILY="Cyclone V" LPM_DECODES=38 LPM_WIDTH=6 data eq
//VERSION_BEGIN 20.1 cbx_cycloneii 2020:11:11:17:06:45:SJ cbx_lpm_add_sub 2020:11:11:17:06:45:SJ cbx_lpm_compare 2020:11:11:17:06:45:SJ cbx_lpm_decode 2020:11:11:17:06:45:SJ cbx_mgl 2020:11:11:17:08:38:SJ cbx_nadder 2020:11:11:17:06:46:SJ cbx_stratix 2020:11:11:17:06:46:SJ cbx_stratixii 2020:11:11:17:06:46:SJ  VERSION_END

//synthesis_resources = lut 72 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  ram_2port_decode1
	( 
	data,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [5:0]  data;
	output   [37:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [5:0]  data;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [5:0]  data_wire;
	wire  [37:0]  eq_node;
	wire  [63:0]  eq_wire;
	wire  [3:0]  w_anode3328w;
	wire  [3:0]  w_anode3346w;
	wire  [3:0]  w_anode3363w;
	wire  [3:0]  w_anode3373w;
	wire  [3:0]  w_anode3383w;
	wire  [3:0]  w_anode3393w;
	wire  [3:0]  w_anode3403w;
	wire  [3:0]  w_anode3413w;
	wire  [3:0]  w_anode3423w;
	wire  [3:0]  w_anode3435w;
	wire  [3:0]  w_anode3447w;
	wire  [3:0]  w_anode3458w;
	wire  [3:0]  w_anode3468w;
	wire  [3:0]  w_anode3478w;
	wire  [3:0]  w_anode3488w;
	wire  [3:0]  w_anode3498w;
	wire  [3:0]  w_anode3508w;
	wire  [3:0]  w_anode3518w;
	wire  [3:0]  w_anode3529w;
	wire  [3:0]  w_anode3541w;
	wire  [3:0]  w_anode3552w;
	wire  [3:0]  w_anode3562w;
	wire  [3:0]  w_anode3572w;
	wire  [3:0]  w_anode3582w;
	wire  [3:0]  w_anode3592w;
	wire  [3:0]  w_anode3602w;
	wire  [3:0]  w_anode3612w;
	wire  [3:0]  w_anode3623w;
	wire  [3:0]  w_anode3635w;
	wire  [3:0]  w_anode3646w;
	wire  [3:0]  w_anode3656w;
	wire  [3:0]  w_anode3666w;
	wire  [3:0]  w_anode3676w;
	wire  [3:0]  w_anode3686w;
	wire  [3:0]  w_anode3696w;
	wire  [3:0]  w_anode3706w;
	wire  [3:0]  w_anode3717w;
	wire  [3:0]  w_anode3729w;
	wire  [3:0]  w_anode3740w;
	wire  [3:0]  w_anode3750w;
	wire  [3:0]  w_anode3760w;
	wire  [3:0]  w_anode3770w;
	wire  [3:0]  w_anode3780w;
	wire  [3:0]  w_anode3790w;
	wire  [3:0]  w_anode3800w;
	wire  [3:0]  w_anode3811w;
	wire  [3:0]  w_anode3823w;
	wire  [3:0]  w_anode3834w;
	wire  [3:0]  w_anode3844w;
	wire  [3:0]  w_anode3854w;
	wire  [3:0]  w_anode3864w;
	wire  [3:0]  w_anode3874w;
	wire  [3:0]  w_anode3884w;
	wire  [3:0]  w_anode3894w;
	wire  [3:0]  w_anode3905w;
	wire  [3:0]  w_anode3917w;
	wire  [3:0]  w_anode3928w;
	wire  [3:0]  w_anode3938w;
	wire  [3:0]  w_anode3948w;
	wire  [3:0]  w_anode3958w;
	wire  [3:0]  w_anode3968w;
	wire  [3:0]  w_anode3978w;
	wire  [3:0]  w_anode3988w;
	wire  [3:0]  w_anode3999w;
	wire  [3:0]  w_anode4011w;
	wire  [3:0]  w_anode4022w;
	wire  [3:0]  w_anode4032w;
	wire  [3:0]  w_anode4042w;
	wire  [3:0]  w_anode4052w;
	wire  [3:0]  w_anode4062w;
	wire  [3:0]  w_anode4072w;
	wire  [3:0]  w_anode4082w;
	wire  [2:0]  w_data3326w;

	assign
		data_wire = data,
		eq = eq_node,
		eq_node = eq_wire[37:0],
		eq_wire = {{w_anode4082w[3], w_anode4072w[3], w_anode4062w[3], w_anode4052w[3], w_anode4042w[3], w_anode4032w[3], w_anode4022w[3], w_anode4011w[3]}, {w_anode3988w[3], w_anode3978w[3], w_anode3968w[3], w_anode3958w[3], w_anode3948w[3], w_anode3938w[3], w_anode3928w[3], w_anode3917w[3]}, {w_anode3894w[3], w_anode3884w[3], w_anode3874w[3], w_anode3864w[3], w_anode3854w[3], w_anode3844w[3], w_anode3834w[3], w_anode3823w[3]}, {w_anode3800w[3], w_anode3790w[3], w_anode3780w[3], w_anode3770w[3], w_anode3760w[3], w_anode3750w[3], w_anode3740w[3], w_anode3729w[3]}, {w_anode3706w[3], w_anode3696w[3], w_anode3686w[3], w_anode3676w[3], w_anode3666w[3], w_anode3656w[3], w_anode3646w[3], w_anode3635w[3]}, {w_anode3612w[3], w_anode3602w[3], w_anode3592w[3], w_anode3582w[3], w_anode3572w[3], w_anode3562w[3], w_anode3552w[3], w_anode3541w[3]}, {w_anode3518w[3], w_anode3508w[3], w_anode3498w[3], w_anode3488w[3], w_anode3478w[3], w_anode3468w[3], w_anode3458w[3], w_anode3447w[3]}, {w_anode3423w[3], w_anode3413w[3], w_anode3403w[3], w_anode3393w[3], w_anode3383w[3], w_anode3373w[3], w_anode3363w[3], w_anode3346w[3]}},
		w_anode3328w = {(w_anode3328w[2] & (~ data_wire[5])), (w_anode3328w[1] & (~ data_wire[4])), (w_anode3328w[0] & (~ data_wire[3])), 1'b1},
		w_anode3346w = {(w_anode3346w[2] & (~ w_data3326w[2])), (w_anode3346w[1] & (~ w_data3326w[1])), (w_anode3346w[0] & (~ w_data3326w[0])), w_anode3328w[3]},
		w_anode3363w = {(w_anode3363w[2] & (~ w_data3326w[2])), (w_anode3363w[1] & (~ w_data3326w[1])), (w_anode3363w[0] & w_data3326w[0]), w_anode3328w[3]},
		w_anode3373w = {(w_anode3373w[2] & (~ w_data3326w[2])), (w_anode3373w[1] & w_data3326w[1]), (w_anode3373w[0] & (~ w_data3326w[0])), w_anode3328w[3]},
		w_anode3383w = {(w_anode3383w[2] & (~ w_data3326w[2])), (w_anode3383w[1] & w_data3326w[1]), (w_anode3383w[0] & w_data3326w[0]), w_anode3328w[3]},
		w_anode3393w = {(w_anode3393w[2] & w_data3326w[2]), (w_anode3393w[1] & (~ w_data3326w[1])), (w_anode3393w[0] & (~ w_data3326w[0])), w_anode3328w[3]},
		w_anode3403w = {(w_anode3403w[2] & w_data3326w[2]), (w_anode3403w[1] & (~ w_data3326w[1])), (w_anode3403w[0] & w_data3326w[0]), w_anode3328w[3]},
		w_anode3413w = {(w_anode3413w[2] & w_data3326w[2]), (w_anode3413w[1] & w_data3326w[1]), (w_anode3413w[0] & (~ w_data3326w[0])), w_anode3328w[3]},
		w_anode3423w = {(w_anode3423w[2] & w_data3326w[2]), (w_anode3423w[1] & w_data3326w[1]), (w_anode3423w[0] & w_data3326w[0]), w_anode3328w[3]},
		w_anode3435w = {(w_anode3435w[2] & (~ data_wire[5])), (w_anode3435w[1] & (~ data_wire[4])), (w_anode3435w[0] & data_wire[3]), 1'b1},
		w_anode3447w = {(w_anode3447w[2] & (~ w_data3326w[2])), (w_anode3447w[1] & (~ w_data3326w[1])), (w_anode3447w[0] & (~ w_data3326w[0])), w_anode3435w[3]},
		w_anode3458w = {(w_anode3458w[2] & (~ w_data3326w[2])), (w_anode3458w[1] & (~ w_data3326w[1])), (w_anode3458w[0] & w_data3326w[0]), w_anode3435w[3]},
		w_anode3468w = {(w_anode3468w[2] & (~ w_data3326w[2])), (w_anode3468w[1] & w_data3326w[1]), (w_anode3468w[0] & (~ w_data3326w[0])), w_anode3435w[3]},
		w_anode3478w = {(w_anode3478w[2] & (~ w_data3326w[2])), (w_anode3478w[1] & w_data3326w[1]), (w_anode3478w[0] & w_data3326w[0]), w_anode3435w[3]},
		w_anode3488w = {(w_anode3488w[2] & w_data3326w[2]), (w_anode3488w[1] & (~ w_data3326w[1])), (w_anode3488w[0] & (~ w_data3326w[0])), w_anode3435w[3]},
		w_anode3498w = {(w_anode3498w[2] & w_data3326w[2]), (w_anode3498w[1] & (~ w_data3326w[1])), (w_anode3498w[0] & w_data3326w[0]), w_anode3435w[3]},
		w_anode3508w = {(w_anode3508w[2] & w_data3326w[2]), (w_anode3508w[1] & w_data3326w[1]), (w_anode3508w[0] & (~ w_data3326w[0])), w_anode3435w[3]},
		w_anode3518w = {(w_anode3518w[2] & w_data3326w[2]), (w_anode3518w[1] & w_data3326w[1]), (w_anode3518w[0] & w_data3326w[0]), w_anode3435w[3]},
		w_anode3529w = {(w_anode3529w[2] & (~ data_wire[5])), (w_anode3529w[1] & data_wire[4]), (w_anode3529w[0] & (~ data_wire[3])), 1'b1},
		w_anode3541w = {(w_anode3541w[2] & (~ w_data3326w[2])), (w_anode3541w[1] & (~ w_data3326w[1])), (w_anode3541w[0] & (~ w_data3326w[0])), w_anode3529w[3]},
		w_anode3552w = {(w_anode3552w[2] & (~ w_data3326w[2])), (w_anode3552w[1] & (~ w_data3326w[1])), (w_anode3552w[0] & w_data3326w[0]), w_anode3529w[3]},
		w_anode3562w = {(w_anode3562w[2] & (~ w_data3326w[2])), (w_anode3562w[1] & w_data3326w[1]), (w_anode3562w[0] & (~ w_data3326w[0])), w_anode3529w[3]},
		w_anode3572w = {(w_anode3572w[2] & (~ w_data3326w[2])), (w_anode3572w[1] & w_data3326w[1]), (w_anode3572w[0] & w_data3326w[0]), w_anode3529w[3]},
		w_anode3582w = {(w_anode3582w[2] & w_data3326w[2]), (w_anode3582w[1] & (~ w_data3326w[1])), (w_anode3582w[0] & (~ w_data3326w[0])), w_anode3529w[3]},
		w_anode3592w = {(w_anode3592w[2] & w_data3326w[2]), (w_anode3592w[1] & (~ w_data3326w[1])), (w_anode3592w[0] & w_data3326w[0]), w_anode3529w[3]},
		w_anode3602w = {(w_anode3602w[2] & w_data3326w[2]), (w_anode3602w[1] & w_data3326w[1]), (w_anode3602w[0] & (~ w_data3326w[0])), w_anode3529w[3]},
		w_anode3612w = {(w_anode3612w[2] & w_data3326w[2]), (w_anode3612w[1] & w_data3326w[1]), (w_anode3612w[0] & w_data3326w[0]), w_anode3529w[3]},
		w_anode3623w = {(w_anode3623w[2] & (~ data_wire[5])), (w_anode3623w[1] & data_wire[4]), (w_anode3623w[0] & data_wire[3]), 1'b1},
		w_anode3635w = {(w_anode3635w[2] & (~ w_data3326w[2])), (w_anode3635w[1] & (~ w_data3326w[1])), (w_anode3635w[0] & (~ w_data3326w[0])), w_anode3623w[3]},
		w_anode3646w = {(w_anode3646w[2] & (~ w_data3326w[2])), (w_anode3646w[1] & (~ w_data3326w[1])), (w_anode3646w[0] & w_data3326w[0]), w_anode3623w[3]},
		w_anode3656w = {(w_anode3656w[2] & (~ w_data3326w[2])), (w_anode3656w[1] & w_data3326w[1]), (w_anode3656w[0] & (~ w_data3326w[0])), w_anode3623w[3]},
		w_anode3666w = {(w_anode3666w[2] & (~ w_data3326w[2])), (w_anode3666w[1] & w_data3326w[1]), (w_anode3666w[0] & w_data3326w[0]), w_anode3623w[3]},
		w_anode3676w = {(w_anode3676w[2] & w_data3326w[2]), (w_anode3676w[1] & (~ w_data3326w[1])), (w_anode3676w[0] & (~ w_data3326w[0])), w_anode3623w[3]},
		w_anode3686w = {(w_anode3686w[2] & w_data3326w[2]), (w_anode3686w[1] & (~ w_data3326w[1])), (w_anode3686w[0] & w_data3326w[0]), w_anode3623w[3]},
		w_anode3696w = {(w_anode3696w[2] & w_data3326w[2]), (w_anode3696w[1] & w_data3326w[1]), (w_anode3696w[0] & (~ w_data3326w[0])), w_anode3623w[3]},
		w_anode3706w = {(w_anode3706w[2] & w_data3326w[2]), (w_anode3706w[1] & w_data3326w[1]), (w_anode3706w[0] & w_data3326w[0]), w_anode3623w[3]},
		w_anode3717w = {(w_anode3717w[2] & data_wire[5]), (w_anode3717w[1] & (~ data_wire[4])), (w_anode3717w[0] & (~ data_wire[3])), 1'b1},
		w_anode3729w = {(w_anode3729w[2] & (~ w_data3326w[2])), (w_anode3729w[1] & (~ w_data3326w[1])), (w_anode3729w[0] & (~ w_data3326w[0])), w_anode3717w[3]},
		w_anode3740w = {(w_anode3740w[2] & (~ w_data3326w[2])), (w_anode3740w[1] & (~ w_data3326w[1])), (w_anode3740w[0] & w_data3326w[0]), w_anode3717w[3]},
		w_anode3750w = {(w_anode3750w[2] & (~ w_data3326w[2])), (w_anode3750w[1] & w_data3326w[1]), (w_anode3750w[0] & (~ w_data3326w[0])), w_anode3717w[3]},
		w_anode3760w = {(w_anode3760w[2] & (~ w_data3326w[2])), (w_anode3760w[1] & w_data3326w[1]), (w_anode3760w[0] & w_data3326w[0]), w_anode3717w[3]},
		w_anode3770w = {(w_anode3770w[2] & w_data3326w[2]), (w_anode3770w[1] & (~ w_data3326w[1])), (w_anode3770w[0] & (~ w_data3326w[0])), w_anode3717w[3]},
		w_anode3780w = {(w_anode3780w[2] & w_data3326w[2]), (w_anode3780w[1] & (~ w_data3326w[1])), (w_anode3780w[0] & w_data3326w[0]), w_anode3717w[3]},
		w_anode3790w = {(w_anode3790w[2] & w_data3326w[2]), (w_anode3790w[1] & w_data3326w[1]), (w_anode3790w[0] & (~ w_data3326w[0])), w_anode3717w[3]},
		w_anode3800w = {(w_anode3800w[2] & w_data3326w[2]), (w_anode3800w[1] & w_data3326w[1]), (w_anode3800w[0] & w_data3326w[0]), w_anode3717w[3]},
		w_anode3811w = {(w_anode3811w[2] & data_wire[5]), (w_anode3811w[1] & (~ data_wire[4])), (w_anode3811w[0] & data_wire[3]), 1'b1},
		w_anode3823w = {(w_anode3823w[2] & (~ w_data3326w[2])), (w_anode3823w[1] & (~ w_data3326w[1])), (w_anode3823w[0] & (~ w_data3326w[0])), w_anode3811w[3]},
		w_anode3834w = {(w_anode3834w[2] & (~ w_data3326w[2])), (w_anode3834w[1] & (~ w_data3326w[1])), (w_anode3834w[0] & w_data3326w[0]), w_anode3811w[3]},
		w_anode3844w = {(w_anode3844w[2] & (~ w_data3326w[2])), (w_anode3844w[1] & w_data3326w[1]), (w_anode3844w[0] & (~ w_data3326w[0])), w_anode3811w[3]},
		w_anode3854w = {(w_anode3854w[2] & (~ w_data3326w[2])), (w_anode3854w[1] & w_data3326w[1]), (w_anode3854w[0] & w_data3326w[0]), w_anode3811w[3]},
		w_anode3864w = {(w_anode3864w[2] & w_data3326w[2]), (w_anode3864w[1] & (~ w_data3326w[1])), (w_anode3864w[0] & (~ w_data3326w[0])), w_anode3811w[3]},
		w_anode3874w = {(w_anode3874w[2] & w_data3326w[2]), (w_anode3874w[1] & (~ w_data3326w[1])), (w_anode3874w[0] & w_data3326w[0]), w_anode3811w[3]},
		w_anode3884w = {(w_anode3884w[2] & w_data3326w[2]), (w_anode3884w[1] & w_data3326w[1]), (w_anode3884w[0] & (~ w_data3326w[0])), w_anode3811w[3]},
		w_anode3894w = {(w_anode3894w[2] & w_data3326w[2]), (w_anode3894w[1] & w_data3326w[1]), (w_anode3894w[0] & w_data3326w[0]), w_anode3811w[3]},
		w_anode3905w = {(w_anode3905w[2] & data_wire[5]), (w_anode3905w[1] & data_wire[4]), (w_anode3905w[0] & (~ data_wire[3])), 1'b1},
		w_anode3917w = {(w_anode3917w[2] & (~ w_data3326w[2])), (w_anode3917w[1] & (~ w_data3326w[1])), (w_anode3917w[0] & (~ w_data3326w[0])), w_anode3905w[3]},
		w_anode3928w = {(w_anode3928w[2] & (~ w_data3326w[2])), (w_anode3928w[1] & (~ w_data3326w[1])), (w_anode3928w[0] & w_data3326w[0]), w_anode3905w[3]},
		w_anode3938w = {(w_anode3938w[2] & (~ w_data3326w[2])), (w_anode3938w[1] & w_data3326w[1]), (w_anode3938w[0] & (~ w_data3326w[0])), w_anode3905w[3]},
		w_anode3948w = {(w_anode3948w[2] & (~ w_data3326w[2])), (w_anode3948w[1] & w_data3326w[1]), (w_anode3948w[0] & w_data3326w[0]), w_anode3905w[3]},
		w_anode3958w = {(w_anode3958w[2] & w_data3326w[2]), (w_anode3958w[1] & (~ w_data3326w[1])), (w_anode3958w[0] & (~ w_data3326w[0])), w_anode3905w[3]},
		w_anode3968w = {(w_anode3968w[2] & w_data3326w[2]), (w_anode3968w[1] & (~ w_data3326w[1])), (w_anode3968w[0] & w_data3326w[0]), w_anode3905w[3]},
		w_anode3978w = {(w_anode3978w[2] & w_data3326w[2]), (w_anode3978w[1] & w_data3326w[1]), (w_anode3978w[0] & (~ w_data3326w[0])), w_anode3905w[3]},
		w_anode3988w = {(w_anode3988w[2] & w_data3326w[2]), (w_anode3988w[1] & w_data3326w[1]), (w_anode3988w[0] & w_data3326w[0]), w_anode3905w[3]},
		w_anode3999w = {(w_anode3999w[2] & data_wire[5]), (w_anode3999w[1] & data_wire[4]), (w_anode3999w[0] & data_wire[3]), 1'b1},
		w_anode4011w = {(w_anode4011w[2] & (~ w_data3326w[2])), (w_anode4011w[1] & (~ w_data3326w[1])), (w_anode4011w[0] & (~ w_data3326w[0])), w_anode3999w[3]},
		w_anode4022w = {(w_anode4022w[2] & (~ w_data3326w[2])), (w_anode4022w[1] & (~ w_data3326w[1])), (w_anode4022w[0] & w_data3326w[0]), w_anode3999w[3]},
		w_anode4032w = {(w_anode4032w[2] & (~ w_data3326w[2])), (w_anode4032w[1] & w_data3326w[1]), (w_anode4032w[0] & (~ w_data3326w[0])), w_anode3999w[3]},
		w_anode4042w = {(w_anode4042w[2] & (~ w_data3326w[2])), (w_anode4042w[1] & w_data3326w[1]), (w_anode4042w[0] & w_data3326w[0]), w_anode3999w[3]},
		w_anode4052w = {(w_anode4052w[2] & w_data3326w[2]), (w_anode4052w[1] & (~ w_data3326w[1])), (w_anode4052w[0] & (~ w_data3326w[0])), w_anode3999w[3]},
		w_anode4062w = {(w_anode4062w[2] & w_data3326w[2]), (w_anode4062w[1] & (~ w_data3326w[1])), (w_anode4062w[0] & w_data3326w[0]), w_anode3999w[3]},
		w_anode4072w = {(w_anode4072w[2] & w_data3326w[2]), (w_anode4072w[1] & w_data3326w[1]), (w_anode4072w[0] & (~ w_data3326w[0])), w_anode3999w[3]},
		w_anode4082w = {(w_anode4082w[2] & w_data3326w[2]), (w_anode4082w[1] & w_data3326w[1]), (w_anode4082w[0] & w_data3326w[0]), w_anode3999w[3]},
		w_data3326w = data_wire[2:0];
endmodule //ram_2port_decode1


//lpm_mux DEVICE_FAMILY="Cyclone V" LPM_SIZE=38 LPM_WIDTH=8 LPM_WIDTHS=6 data result sel
//VERSION_BEGIN 20.1 cbx_lpm_mux 2020:11:11:17:06:45:SJ cbx_mgl 2020:11:11:17:08:38:SJ  VERSION_END

//synthesis_resources = lut 168 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  ram_2port_mux
	( 
	data,
	result,
	sel) /* synthesis synthesis_clearbox=1 */;
	input   [303:0]  data;
	output   [7:0]  result;
	input   [5:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [303:0]  data;
	tri0   [5:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire	wire_l1_w0_n0_mux_dataout;
	wire	wire_l1_w0_n10_mux_dataout;
	wire	wire_l1_w0_n11_mux_dataout;
	wire	wire_l1_w0_n12_mux_dataout;
	wire	wire_l1_w0_n13_mux_dataout;
	wire	wire_l1_w0_n14_mux_dataout;
	wire	wire_l1_w0_n15_mux_dataout;
	wire	wire_l1_w0_n16_mux_dataout;
	wire	wire_l1_w0_n17_mux_dataout;
	wire	wire_l1_w0_n18_mux_dataout;
	wire	wire_l1_w0_n19_mux_dataout;
	wire	wire_l1_w0_n1_mux_dataout;
	wire	wire_l1_w0_n20_mux_dataout;
	wire	wire_l1_w0_n21_mux_dataout;
	wire	wire_l1_w0_n22_mux_dataout;
	wire	wire_l1_w0_n23_mux_dataout;
	wire	wire_l1_w0_n24_mux_dataout;
	wire	wire_l1_w0_n25_mux_dataout;
	wire	wire_l1_w0_n26_mux_dataout;
	wire	wire_l1_w0_n27_mux_dataout;
	wire	wire_l1_w0_n28_mux_dataout;
	wire	wire_l1_w0_n29_mux_dataout;
	wire	wire_l1_w0_n2_mux_dataout;
	wire	wire_l1_w0_n30_mux_dataout;
	wire	wire_l1_w0_n31_mux_dataout;
	wire	wire_l1_w0_n3_mux_dataout;
	wire	wire_l1_w0_n4_mux_dataout;
	wire	wire_l1_w0_n5_mux_dataout;
	wire	wire_l1_w0_n6_mux_dataout;
	wire	wire_l1_w0_n7_mux_dataout;
	wire	wire_l1_w0_n8_mux_dataout;
	wire	wire_l1_w0_n9_mux_dataout;
	wire	wire_l1_w1_n0_mux_dataout;
	wire	wire_l1_w1_n10_mux_dataout;
	wire	wire_l1_w1_n11_mux_dataout;
	wire	wire_l1_w1_n12_mux_dataout;
	wire	wire_l1_w1_n13_mux_dataout;
	wire	wire_l1_w1_n14_mux_dataout;
	wire	wire_l1_w1_n15_mux_dataout;
	wire	wire_l1_w1_n16_mux_dataout;
	wire	wire_l1_w1_n17_mux_dataout;
	wire	wire_l1_w1_n18_mux_dataout;
	wire	wire_l1_w1_n19_mux_dataout;
	wire	wire_l1_w1_n1_mux_dataout;
	wire	wire_l1_w1_n20_mux_dataout;
	wire	wire_l1_w1_n21_mux_dataout;
	wire	wire_l1_w1_n22_mux_dataout;
	wire	wire_l1_w1_n23_mux_dataout;
	wire	wire_l1_w1_n24_mux_dataout;
	wire	wire_l1_w1_n25_mux_dataout;
	wire	wire_l1_w1_n26_mux_dataout;
	wire	wire_l1_w1_n27_mux_dataout;
	wire	wire_l1_w1_n28_mux_dataout;
	wire	wire_l1_w1_n29_mux_dataout;
	wire	wire_l1_w1_n2_mux_dataout;
	wire	wire_l1_w1_n30_mux_dataout;
	wire	wire_l1_w1_n31_mux_dataout;
	wire	wire_l1_w1_n3_mux_dataout;
	wire	wire_l1_w1_n4_mux_dataout;
	wire	wire_l1_w1_n5_mux_dataout;
	wire	wire_l1_w1_n6_mux_dataout;
	wire	wire_l1_w1_n7_mux_dataout;
	wire	wire_l1_w1_n8_mux_dataout;
	wire	wire_l1_w1_n9_mux_dataout;
	wire	wire_l1_w2_n0_mux_dataout;
	wire	wire_l1_w2_n10_mux_dataout;
	wire	wire_l1_w2_n11_mux_dataout;
	wire	wire_l1_w2_n12_mux_dataout;
	wire	wire_l1_w2_n13_mux_dataout;
	wire	wire_l1_w2_n14_mux_dataout;
	wire	wire_l1_w2_n15_mux_dataout;
	wire	wire_l1_w2_n16_mux_dataout;
	wire	wire_l1_w2_n17_mux_dataout;
	wire	wire_l1_w2_n18_mux_dataout;
	wire	wire_l1_w2_n19_mux_dataout;
	wire	wire_l1_w2_n1_mux_dataout;
	wire	wire_l1_w2_n20_mux_dataout;
	wire	wire_l1_w2_n21_mux_dataout;
	wire	wire_l1_w2_n22_mux_dataout;
	wire	wire_l1_w2_n23_mux_dataout;
	wire	wire_l1_w2_n24_mux_dataout;
	wire	wire_l1_w2_n25_mux_dataout;
	wire	wire_l1_w2_n26_mux_dataout;
	wire	wire_l1_w2_n27_mux_dataout;
	wire	wire_l1_w2_n28_mux_dataout;
	wire	wire_l1_w2_n29_mux_dataout;
	wire	wire_l1_w2_n2_mux_dataout;
	wire	wire_l1_w2_n30_mux_dataout;
	wire	wire_l1_w2_n31_mux_dataout;
	wire	wire_l1_w2_n3_mux_dataout;
	wire	wire_l1_w2_n4_mux_dataout;
	wire	wire_l1_w2_n5_mux_dataout;
	wire	wire_l1_w2_n6_mux_dataout;
	wire	wire_l1_w2_n7_mux_dataout;
	wire	wire_l1_w2_n8_mux_dataout;
	wire	wire_l1_w2_n9_mux_dataout;
	wire	wire_l1_w3_n0_mux_dataout;
	wire	wire_l1_w3_n10_mux_dataout;
	wire	wire_l1_w3_n11_mux_dataout;
	wire	wire_l1_w3_n12_mux_dataout;
	wire	wire_l1_w3_n13_mux_dataout;
	wire	wire_l1_w3_n14_mux_dataout;
	wire	wire_l1_w3_n15_mux_dataout;
	wire	wire_l1_w3_n16_mux_dataout;
	wire	wire_l1_w3_n17_mux_dataout;
	wire	wire_l1_w3_n18_mux_dataout;
	wire	wire_l1_w3_n19_mux_dataout;
	wire	wire_l1_w3_n1_mux_dataout;
	wire	wire_l1_w3_n20_mux_dataout;
	wire	wire_l1_w3_n21_mux_dataout;
	wire	wire_l1_w3_n22_mux_dataout;
	wire	wire_l1_w3_n23_mux_dataout;
	wire	wire_l1_w3_n24_mux_dataout;
	wire	wire_l1_w3_n25_mux_dataout;
	wire	wire_l1_w3_n26_mux_dataout;
	wire	wire_l1_w3_n27_mux_dataout;
	wire	wire_l1_w3_n28_mux_dataout;
	wire	wire_l1_w3_n29_mux_dataout;
	wire	wire_l1_w3_n2_mux_dataout;
	wire	wire_l1_w3_n30_mux_dataout;
	wire	wire_l1_w3_n31_mux_dataout;
	wire	wire_l1_w3_n3_mux_dataout;
	wire	wire_l1_w3_n4_mux_dataout;
	wire	wire_l1_w3_n5_mux_dataout;
	wire	wire_l1_w3_n6_mux_dataout;
	wire	wire_l1_w3_n7_mux_dataout;
	wire	wire_l1_w3_n8_mux_dataout;
	wire	wire_l1_w3_n9_mux_dataout;
	wire	wire_l1_w4_n0_mux_dataout;
	wire	wire_l1_w4_n10_mux_dataout;
	wire	wire_l1_w4_n11_mux_dataout;
	wire	wire_l1_w4_n12_mux_dataout;
	wire	wire_l1_w4_n13_mux_dataout;
	wire	wire_l1_w4_n14_mux_dataout;
	wire	wire_l1_w4_n15_mux_dataout;
	wire	wire_l1_w4_n16_mux_dataout;
	wire	wire_l1_w4_n17_mux_dataout;
	wire	wire_l1_w4_n18_mux_dataout;
	wire	wire_l1_w4_n19_mux_dataout;
	wire	wire_l1_w4_n1_mux_dataout;
	wire	wire_l1_w4_n20_mux_dataout;
	wire	wire_l1_w4_n21_mux_dataout;
	wire	wire_l1_w4_n22_mux_dataout;
	wire	wire_l1_w4_n23_mux_dataout;
	wire	wire_l1_w4_n24_mux_dataout;
	wire	wire_l1_w4_n25_mux_dataout;
	wire	wire_l1_w4_n26_mux_dataout;
	wire	wire_l1_w4_n27_mux_dataout;
	wire	wire_l1_w4_n28_mux_dataout;
	wire	wire_l1_w4_n29_mux_dataout;
	wire	wire_l1_w4_n2_mux_dataout;
	wire	wire_l1_w4_n30_mux_dataout;
	wire	wire_l1_w4_n31_mux_dataout;
	wire	wire_l1_w4_n3_mux_dataout;
	wire	wire_l1_w4_n4_mux_dataout;
	wire	wire_l1_w4_n5_mux_dataout;
	wire	wire_l1_w4_n6_mux_dataout;
	wire	wire_l1_w4_n7_mux_dataout;
	wire	wire_l1_w4_n8_mux_dataout;
	wire	wire_l1_w4_n9_mux_dataout;
	wire	wire_l1_w5_n0_mux_dataout;
	wire	wire_l1_w5_n10_mux_dataout;
	wire	wire_l1_w5_n11_mux_dataout;
	wire	wire_l1_w5_n12_mux_dataout;
	wire	wire_l1_w5_n13_mux_dataout;
	wire	wire_l1_w5_n14_mux_dataout;
	wire	wire_l1_w5_n15_mux_dataout;
	wire	wire_l1_w5_n16_mux_dataout;
	wire	wire_l1_w5_n17_mux_dataout;
	wire	wire_l1_w5_n18_mux_dataout;
	wire	wire_l1_w5_n19_mux_dataout;
	wire	wire_l1_w5_n1_mux_dataout;
	wire	wire_l1_w5_n20_mux_dataout;
	wire	wire_l1_w5_n21_mux_dataout;
	wire	wire_l1_w5_n22_mux_dataout;
	wire	wire_l1_w5_n23_mux_dataout;
	wire	wire_l1_w5_n24_mux_dataout;
	wire	wire_l1_w5_n25_mux_dataout;
	wire	wire_l1_w5_n26_mux_dataout;
	wire	wire_l1_w5_n27_mux_dataout;
	wire	wire_l1_w5_n28_mux_dataout;
	wire	wire_l1_w5_n29_mux_dataout;
	wire	wire_l1_w5_n2_mux_dataout;
	wire	wire_l1_w5_n30_mux_dataout;
	wire	wire_l1_w5_n31_mux_dataout;
	wire	wire_l1_w5_n3_mux_dataout;
	wire	wire_l1_w5_n4_mux_dataout;
	wire	wire_l1_w5_n5_mux_dataout;
	wire	wire_l1_w5_n6_mux_dataout;
	wire	wire_l1_w5_n7_mux_dataout;
	wire	wire_l1_w5_n8_mux_dataout;
	wire	wire_l1_w5_n9_mux_dataout;
	wire	wire_l1_w6_n0_mux_dataout;
	wire	wire_l1_w6_n10_mux_dataout;
	wire	wire_l1_w6_n11_mux_dataout;
	wire	wire_l1_w6_n12_mux_dataout;
	wire	wire_l1_w6_n13_mux_dataout;
	wire	wire_l1_w6_n14_mux_dataout;
	wire	wire_l1_w6_n15_mux_dataout;
	wire	wire_l1_w6_n16_mux_dataout;
	wire	wire_l1_w6_n17_mux_dataout;
	wire	wire_l1_w6_n18_mux_dataout;
	wire	wire_l1_w6_n19_mux_dataout;
	wire	wire_l1_w6_n1_mux_dataout;
	wire	wire_l1_w6_n20_mux_dataout;
	wire	wire_l1_w6_n21_mux_dataout;
	wire	wire_l1_w6_n22_mux_dataout;
	wire	wire_l1_w6_n23_mux_dataout;
	wire	wire_l1_w6_n24_mux_dataout;
	wire	wire_l1_w6_n25_mux_dataout;
	wire	wire_l1_w6_n26_mux_dataout;
	wire	wire_l1_w6_n27_mux_dataout;
	wire	wire_l1_w6_n28_mux_dataout;
	wire	wire_l1_w6_n29_mux_dataout;
	wire	wire_l1_w6_n2_mux_dataout;
	wire	wire_l1_w6_n30_mux_dataout;
	wire	wire_l1_w6_n31_mux_dataout;
	wire	wire_l1_w6_n3_mux_dataout;
	wire	wire_l1_w6_n4_mux_dataout;
	wire	wire_l1_w6_n5_mux_dataout;
	wire	wire_l1_w6_n6_mux_dataout;
	wire	wire_l1_w6_n7_mux_dataout;
	wire	wire_l1_w6_n8_mux_dataout;
	wire	wire_l1_w6_n9_mux_dataout;
	wire	wire_l1_w7_n0_mux_dataout;
	wire	wire_l1_w7_n10_mux_dataout;
	wire	wire_l1_w7_n11_mux_dataout;
	wire	wire_l1_w7_n12_mux_dataout;
	wire	wire_l1_w7_n13_mux_dataout;
	wire	wire_l1_w7_n14_mux_dataout;
	wire	wire_l1_w7_n15_mux_dataout;
	wire	wire_l1_w7_n16_mux_dataout;
	wire	wire_l1_w7_n17_mux_dataout;
	wire	wire_l1_w7_n18_mux_dataout;
	wire	wire_l1_w7_n19_mux_dataout;
	wire	wire_l1_w7_n1_mux_dataout;
	wire	wire_l1_w7_n20_mux_dataout;
	wire	wire_l1_w7_n21_mux_dataout;
	wire	wire_l1_w7_n22_mux_dataout;
	wire	wire_l1_w7_n23_mux_dataout;
	wire	wire_l1_w7_n24_mux_dataout;
	wire	wire_l1_w7_n25_mux_dataout;
	wire	wire_l1_w7_n26_mux_dataout;
	wire	wire_l1_w7_n27_mux_dataout;
	wire	wire_l1_w7_n28_mux_dataout;
	wire	wire_l1_w7_n29_mux_dataout;
	wire	wire_l1_w7_n2_mux_dataout;
	wire	wire_l1_w7_n30_mux_dataout;
	wire	wire_l1_w7_n31_mux_dataout;
	wire	wire_l1_w7_n3_mux_dataout;
	wire	wire_l1_w7_n4_mux_dataout;
	wire	wire_l1_w7_n5_mux_dataout;
	wire	wire_l1_w7_n6_mux_dataout;
	wire	wire_l1_w7_n7_mux_dataout;
	wire	wire_l1_w7_n8_mux_dataout;
	wire	wire_l1_w7_n9_mux_dataout;
	wire	wire_l2_w0_n0_mux_dataout;
	wire	wire_l2_w0_n10_mux_dataout;
	wire	wire_l2_w0_n11_mux_dataout;
	wire	wire_l2_w0_n12_mux_dataout;
	wire	wire_l2_w0_n13_mux_dataout;
	wire	wire_l2_w0_n14_mux_dataout;
	wire	wire_l2_w0_n15_mux_dataout;
	wire	wire_l2_w0_n1_mux_dataout;
	wire	wire_l2_w0_n2_mux_dataout;
	wire	wire_l2_w0_n3_mux_dataout;
	wire	wire_l2_w0_n4_mux_dataout;
	wire	wire_l2_w0_n5_mux_dataout;
	wire	wire_l2_w0_n6_mux_dataout;
	wire	wire_l2_w0_n7_mux_dataout;
	wire	wire_l2_w0_n8_mux_dataout;
	wire	wire_l2_w0_n9_mux_dataout;
	wire	wire_l2_w1_n0_mux_dataout;
	wire	wire_l2_w1_n10_mux_dataout;
	wire	wire_l2_w1_n11_mux_dataout;
	wire	wire_l2_w1_n12_mux_dataout;
	wire	wire_l2_w1_n13_mux_dataout;
	wire	wire_l2_w1_n14_mux_dataout;
	wire	wire_l2_w1_n15_mux_dataout;
	wire	wire_l2_w1_n1_mux_dataout;
	wire	wire_l2_w1_n2_mux_dataout;
	wire	wire_l2_w1_n3_mux_dataout;
	wire	wire_l2_w1_n4_mux_dataout;
	wire	wire_l2_w1_n5_mux_dataout;
	wire	wire_l2_w1_n6_mux_dataout;
	wire	wire_l2_w1_n7_mux_dataout;
	wire	wire_l2_w1_n8_mux_dataout;
	wire	wire_l2_w1_n9_mux_dataout;
	wire	wire_l2_w2_n0_mux_dataout;
	wire	wire_l2_w2_n10_mux_dataout;
	wire	wire_l2_w2_n11_mux_dataout;
	wire	wire_l2_w2_n12_mux_dataout;
	wire	wire_l2_w2_n13_mux_dataout;
	wire	wire_l2_w2_n14_mux_dataout;
	wire	wire_l2_w2_n15_mux_dataout;
	wire	wire_l2_w2_n1_mux_dataout;
	wire	wire_l2_w2_n2_mux_dataout;
	wire	wire_l2_w2_n3_mux_dataout;
	wire	wire_l2_w2_n4_mux_dataout;
	wire	wire_l2_w2_n5_mux_dataout;
	wire	wire_l2_w2_n6_mux_dataout;
	wire	wire_l2_w2_n7_mux_dataout;
	wire	wire_l2_w2_n8_mux_dataout;
	wire	wire_l2_w2_n9_mux_dataout;
	wire	wire_l2_w3_n0_mux_dataout;
	wire	wire_l2_w3_n10_mux_dataout;
	wire	wire_l2_w3_n11_mux_dataout;
	wire	wire_l2_w3_n12_mux_dataout;
	wire	wire_l2_w3_n13_mux_dataout;
	wire	wire_l2_w3_n14_mux_dataout;
	wire	wire_l2_w3_n15_mux_dataout;
	wire	wire_l2_w3_n1_mux_dataout;
	wire	wire_l2_w3_n2_mux_dataout;
	wire	wire_l2_w3_n3_mux_dataout;
	wire	wire_l2_w3_n4_mux_dataout;
	wire	wire_l2_w3_n5_mux_dataout;
	wire	wire_l2_w3_n6_mux_dataout;
	wire	wire_l2_w3_n7_mux_dataout;
	wire	wire_l2_w3_n8_mux_dataout;
	wire	wire_l2_w3_n9_mux_dataout;
	wire	wire_l2_w4_n0_mux_dataout;
	wire	wire_l2_w4_n10_mux_dataout;
	wire	wire_l2_w4_n11_mux_dataout;
	wire	wire_l2_w4_n12_mux_dataout;
	wire	wire_l2_w4_n13_mux_dataout;
	wire	wire_l2_w4_n14_mux_dataout;
	wire	wire_l2_w4_n15_mux_dataout;
	wire	wire_l2_w4_n1_mux_dataout;
	wire	wire_l2_w4_n2_mux_dataout;
	wire	wire_l2_w4_n3_mux_dataout;
	wire	wire_l2_w4_n4_mux_dataout;
	wire	wire_l2_w4_n5_mux_dataout;
	wire	wire_l2_w4_n6_mux_dataout;
	wire	wire_l2_w4_n7_mux_dataout;
	wire	wire_l2_w4_n8_mux_dataout;
	wire	wire_l2_w4_n9_mux_dataout;
	wire	wire_l2_w5_n0_mux_dataout;
	wire	wire_l2_w5_n10_mux_dataout;
	wire	wire_l2_w5_n11_mux_dataout;
	wire	wire_l2_w5_n12_mux_dataout;
	wire	wire_l2_w5_n13_mux_dataout;
	wire	wire_l2_w5_n14_mux_dataout;
	wire	wire_l2_w5_n15_mux_dataout;
	wire	wire_l2_w5_n1_mux_dataout;
	wire	wire_l2_w5_n2_mux_dataout;
	wire	wire_l2_w5_n3_mux_dataout;
	wire	wire_l2_w5_n4_mux_dataout;
	wire	wire_l2_w5_n5_mux_dataout;
	wire	wire_l2_w5_n6_mux_dataout;
	wire	wire_l2_w5_n7_mux_dataout;
	wire	wire_l2_w5_n8_mux_dataout;
	wire	wire_l2_w5_n9_mux_dataout;
	wire	wire_l2_w6_n0_mux_dataout;
	wire	wire_l2_w6_n10_mux_dataout;
	wire	wire_l2_w6_n11_mux_dataout;
	wire	wire_l2_w6_n12_mux_dataout;
	wire	wire_l2_w6_n13_mux_dataout;
	wire	wire_l2_w6_n14_mux_dataout;
	wire	wire_l2_w6_n15_mux_dataout;
	wire	wire_l2_w6_n1_mux_dataout;
	wire	wire_l2_w6_n2_mux_dataout;
	wire	wire_l2_w6_n3_mux_dataout;
	wire	wire_l2_w6_n4_mux_dataout;
	wire	wire_l2_w6_n5_mux_dataout;
	wire	wire_l2_w6_n6_mux_dataout;
	wire	wire_l2_w6_n7_mux_dataout;
	wire	wire_l2_w6_n8_mux_dataout;
	wire	wire_l2_w6_n9_mux_dataout;
	wire	wire_l2_w7_n0_mux_dataout;
	wire	wire_l2_w7_n10_mux_dataout;
	wire	wire_l2_w7_n11_mux_dataout;
	wire	wire_l2_w7_n12_mux_dataout;
	wire	wire_l2_w7_n13_mux_dataout;
	wire	wire_l2_w7_n14_mux_dataout;
	wire	wire_l2_w7_n15_mux_dataout;
	wire	wire_l2_w7_n1_mux_dataout;
	wire	wire_l2_w7_n2_mux_dataout;
	wire	wire_l2_w7_n3_mux_dataout;
	wire	wire_l2_w7_n4_mux_dataout;
	wire	wire_l2_w7_n5_mux_dataout;
	wire	wire_l2_w7_n6_mux_dataout;
	wire	wire_l2_w7_n7_mux_dataout;
	wire	wire_l2_w7_n8_mux_dataout;
	wire	wire_l2_w7_n9_mux_dataout;
	wire	wire_l3_w0_n0_mux_dataout;
	wire	wire_l3_w0_n1_mux_dataout;
	wire	wire_l3_w0_n2_mux_dataout;
	wire	wire_l3_w0_n3_mux_dataout;
	wire	wire_l3_w0_n4_mux_dataout;
	wire	wire_l3_w0_n5_mux_dataout;
	wire	wire_l3_w0_n6_mux_dataout;
	wire	wire_l3_w0_n7_mux_dataout;
	wire	wire_l3_w1_n0_mux_dataout;
	wire	wire_l3_w1_n1_mux_dataout;
	wire	wire_l3_w1_n2_mux_dataout;
	wire	wire_l3_w1_n3_mux_dataout;
	wire	wire_l3_w1_n4_mux_dataout;
	wire	wire_l3_w1_n5_mux_dataout;
	wire	wire_l3_w1_n6_mux_dataout;
	wire	wire_l3_w1_n7_mux_dataout;
	wire	wire_l3_w2_n0_mux_dataout;
	wire	wire_l3_w2_n1_mux_dataout;
	wire	wire_l3_w2_n2_mux_dataout;
	wire	wire_l3_w2_n3_mux_dataout;
	wire	wire_l3_w2_n4_mux_dataout;
	wire	wire_l3_w2_n5_mux_dataout;
	wire	wire_l3_w2_n6_mux_dataout;
	wire	wire_l3_w2_n7_mux_dataout;
	wire	wire_l3_w3_n0_mux_dataout;
	wire	wire_l3_w3_n1_mux_dataout;
	wire	wire_l3_w3_n2_mux_dataout;
	wire	wire_l3_w3_n3_mux_dataout;
	wire	wire_l3_w3_n4_mux_dataout;
	wire	wire_l3_w3_n5_mux_dataout;
	wire	wire_l3_w3_n6_mux_dataout;
	wire	wire_l3_w3_n7_mux_dataout;
	wire	wire_l3_w4_n0_mux_dataout;
	wire	wire_l3_w4_n1_mux_dataout;
	wire	wire_l3_w4_n2_mux_dataout;
	wire	wire_l3_w4_n3_mux_dataout;
	wire	wire_l3_w4_n4_mux_dataout;
	wire	wire_l3_w4_n5_mux_dataout;
	wire	wire_l3_w4_n6_mux_dataout;
	wire	wire_l3_w4_n7_mux_dataout;
	wire	wire_l3_w5_n0_mux_dataout;
	wire	wire_l3_w5_n1_mux_dataout;
	wire	wire_l3_w5_n2_mux_dataout;
	wire	wire_l3_w5_n3_mux_dataout;
	wire	wire_l3_w5_n4_mux_dataout;
	wire	wire_l3_w5_n5_mux_dataout;
	wire	wire_l3_w5_n6_mux_dataout;
	wire	wire_l3_w5_n7_mux_dataout;
	wire	wire_l3_w6_n0_mux_dataout;
	wire	wire_l3_w6_n1_mux_dataout;
	wire	wire_l3_w6_n2_mux_dataout;
	wire	wire_l3_w6_n3_mux_dataout;
	wire	wire_l3_w6_n4_mux_dataout;
	wire	wire_l3_w6_n5_mux_dataout;
	wire	wire_l3_w6_n6_mux_dataout;
	wire	wire_l3_w6_n7_mux_dataout;
	wire	wire_l3_w7_n0_mux_dataout;
	wire	wire_l3_w7_n1_mux_dataout;
	wire	wire_l3_w7_n2_mux_dataout;
	wire	wire_l3_w7_n3_mux_dataout;
	wire	wire_l3_w7_n4_mux_dataout;
	wire	wire_l3_w7_n5_mux_dataout;
	wire	wire_l3_w7_n6_mux_dataout;
	wire	wire_l3_w7_n7_mux_dataout;
	wire	wire_l4_w0_n0_mux_dataout;
	wire	wire_l4_w0_n1_mux_dataout;
	wire	wire_l4_w0_n2_mux_dataout;
	wire	wire_l4_w0_n3_mux_dataout;
	wire	wire_l4_w1_n0_mux_dataout;
	wire	wire_l4_w1_n1_mux_dataout;
	wire	wire_l4_w1_n2_mux_dataout;
	wire	wire_l4_w1_n3_mux_dataout;
	wire	wire_l4_w2_n0_mux_dataout;
	wire	wire_l4_w2_n1_mux_dataout;
	wire	wire_l4_w2_n2_mux_dataout;
	wire	wire_l4_w2_n3_mux_dataout;
	wire	wire_l4_w3_n0_mux_dataout;
	wire	wire_l4_w3_n1_mux_dataout;
	wire	wire_l4_w3_n2_mux_dataout;
	wire	wire_l4_w3_n3_mux_dataout;
	wire	wire_l4_w4_n0_mux_dataout;
	wire	wire_l4_w4_n1_mux_dataout;
	wire	wire_l4_w4_n2_mux_dataout;
	wire	wire_l4_w4_n3_mux_dataout;
	wire	wire_l4_w5_n0_mux_dataout;
	wire	wire_l4_w5_n1_mux_dataout;
	wire	wire_l4_w5_n2_mux_dataout;
	wire	wire_l4_w5_n3_mux_dataout;
	wire	wire_l4_w6_n0_mux_dataout;
	wire	wire_l4_w6_n1_mux_dataout;
	wire	wire_l4_w6_n2_mux_dataout;
	wire	wire_l4_w6_n3_mux_dataout;
	wire	wire_l4_w7_n0_mux_dataout;
	wire	wire_l4_w7_n1_mux_dataout;
	wire	wire_l4_w7_n2_mux_dataout;
	wire	wire_l4_w7_n3_mux_dataout;
	wire	wire_l5_w0_n0_mux_dataout;
	wire	wire_l5_w0_n1_mux_dataout;
	wire	wire_l5_w1_n0_mux_dataout;
	wire	wire_l5_w1_n1_mux_dataout;
	wire	wire_l5_w2_n0_mux_dataout;
	wire	wire_l5_w2_n1_mux_dataout;
	wire	wire_l5_w3_n0_mux_dataout;
	wire	wire_l5_w3_n1_mux_dataout;
	wire	wire_l5_w4_n0_mux_dataout;
	wire	wire_l5_w4_n1_mux_dataout;
	wire	wire_l5_w5_n0_mux_dataout;
	wire	wire_l5_w5_n1_mux_dataout;
	wire	wire_l5_w6_n0_mux_dataout;
	wire	wire_l5_w6_n1_mux_dataout;
	wire	wire_l5_w7_n0_mux_dataout;
	wire	wire_l5_w7_n1_mux_dataout;
	wire	wire_l6_w0_n0_mux_dataout;
	wire	wire_l6_w1_n0_mux_dataout;
	wire	wire_l6_w2_n0_mux_dataout;
	wire	wire_l6_w3_n0_mux_dataout;
	wire	wire_l6_w4_n0_mux_dataout;
	wire	wire_l6_w5_n0_mux_dataout;
	wire	wire_l6_w6_n0_mux_dataout;
	wire	wire_l6_w7_n0_mux_dataout;
	wire  [1007:0]  data_wire;
	wire  [7:0]  result_wire_ext;
	wire  [35:0]  sel_wire;

	assign		wire_l1_w0_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[8] : data_wire[0];
	assign		wire_l1_w0_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[168] : data_wire[160];
	assign		wire_l1_w0_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[184] : data_wire[176];
	assign		wire_l1_w0_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[200] : data_wire[192];
	assign		wire_l1_w0_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[216] : data_wire[208];
	assign		wire_l1_w0_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[232] : data_wire[224];
	assign		wire_l1_w0_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[248] : data_wire[240];
	assign		wire_l1_w0_n16_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[264] : data_wire[256];
	assign		wire_l1_w0_n17_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[280] : data_wire[272];
	assign		wire_l1_w0_n18_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[296] : data_wire[288];
	assign		wire_l1_w0_n19_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[312] : data_wire[304];
	assign		wire_l1_w0_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[24] : data_wire[16];
	assign		wire_l1_w0_n20_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[328] : data_wire[320];
	assign		wire_l1_w0_n21_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[344] : data_wire[336];
	assign		wire_l1_w0_n22_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[360] : data_wire[352];
	assign		wire_l1_w0_n23_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[376] : data_wire[368];
	assign		wire_l1_w0_n24_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[392] : data_wire[384];
	assign		wire_l1_w0_n25_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[408] : data_wire[400];
	assign		wire_l1_w0_n26_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[424] : data_wire[416];
	assign		wire_l1_w0_n27_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[440] : data_wire[432];
	assign		wire_l1_w0_n28_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[456] : data_wire[448];
	assign		wire_l1_w0_n29_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[472] : data_wire[464];
	assign		wire_l1_w0_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[40] : data_wire[32];
	assign		wire_l1_w0_n30_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[488] : data_wire[480];
	assign		wire_l1_w0_n31_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[504] : data_wire[496];
	assign		wire_l1_w0_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[56] : data_wire[48];
	assign		wire_l1_w0_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[72] : data_wire[64];
	assign		wire_l1_w0_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[88] : data_wire[80];
	assign		wire_l1_w0_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[104] : data_wire[96];
	assign		wire_l1_w0_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[120] : data_wire[112];
	assign		wire_l1_w0_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[136] : data_wire[128];
	assign		wire_l1_w0_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[152] : data_wire[144];
	assign		wire_l1_w1_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[9] : data_wire[1];
	assign		wire_l1_w1_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[169] : data_wire[161];
	assign		wire_l1_w1_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[185] : data_wire[177];
	assign		wire_l1_w1_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[201] : data_wire[193];
	assign		wire_l1_w1_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[217] : data_wire[209];
	assign		wire_l1_w1_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[233] : data_wire[225];
	assign		wire_l1_w1_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[249] : data_wire[241];
	assign		wire_l1_w1_n16_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[265] : data_wire[257];
	assign		wire_l1_w1_n17_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[281] : data_wire[273];
	assign		wire_l1_w1_n18_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[297] : data_wire[289];
	assign		wire_l1_w1_n19_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[313] : data_wire[305];
	assign		wire_l1_w1_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[25] : data_wire[17];
	assign		wire_l1_w1_n20_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[329] : data_wire[321];
	assign		wire_l1_w1_n21_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[345] : data_wire[337];
	assign		wire_l1_w1_n22_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[361] : data_wire[353];
	assign		wire_l1_w1_n23_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[377] : data_wire[369];
	assign		wire_l1_w1_n24_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[393] : data_wire[385];
	assign		wire_l1_w1_n25_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[409] : data_wire[401];
	assign		wire_l1_w1_n26_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[425] : data_wire[417];
	assign		wire_l1_w1_n27_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[441] : data_wire[433];
	assign		wire_l1_w1_n28_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[457] : data_wire[449];
	assign		wire_l1_w1_n29_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[473] : data_wire[465];
	assign		wire_l1_w1_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[41] : data_wire[33];
	assign		wire_l1_w1_n30_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[489] : data_wire[481];
	assign		wire_l1_w1_n31_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[505] : data_wire[497];
	assign		wire_l1_w1_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[57] : data_wire[49];
	assign		wire_l1_w1_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[73] : data_wire[65];
	assign		wire_l1_w1_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[89] : data_wire[81];
	assign		wire_l1_w1_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[105] : data_wire[97];
	assign		wire_l1_w1_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[121] : data_wire[113];
	assign		wire_l1_w1_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[137] : data_wire[129];
	assign		wire_l1_w1_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[153] : data_wire[145];
	assign		wire_l1_w2_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[10] : data_wire[2];
	assign		wire_l1_w2_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[170] : data_wire[162];
	assign		wire_l1_w2_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[186] : data_wire[178];
	assign		wire_l1_w2_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[202] : data_wire[194];
	assign		wire_l1_w2_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[218] : data_wire[210];
	assign		wire_l1_w2_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[234] : data_wire[226];
	assign		wire_l1_w2_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[250] : data_wire[242];
	assign		wire_l1_w2_n16_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[266] : data_wire[258];
	assign		wire_l1_w2_n17_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[282] : data_wire[274];
	assign		wire_l1_w2_n18_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[298] : data_wire[290];
	assign		wire_l1_w2_n19_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[314] : data_wire[306];
	assign		wire_l1_w2_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[26] : data_wire[18];
	assign		wire_l1_w2_n20_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[330] : data_wire[322];
	assign		wire_l1_w2_n21_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[346] : data_wire[338];
	assign		wire_l1_w2_n22_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[362] : data_wire[354];
	assign		wire_l1_w2_n23_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[378] : data_wire[370];
	assign		wire_l1_w2_n24_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[394] : data_wire[386];
	assign		wire_l1_w2_n25_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[410] : data_wire[402];
	assign		wire_l1_w2_n26_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[426] : data_wire[418];
	assign		wire_l1_w2_n27_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[442] : data_wire[434];
	assign		wire_l1_w2_n28_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[458] : data_wire[450];
	assign		wire_l1_w2_n29_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[474] : data_wire[466];
	assign		wire_l1_w2_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[42] : data_wire[34];
	assign		wire_l1_w2_n30_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[490] : data_wire[482];
	assign		wire_l1_w2_n31_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[506] : data_wire[498];
	assign		wire_l1_w2_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[58] : data_wire[50];
	assign		wire_l1_w2_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[74] : data_wire[66];
	assign		wire_l1_w2_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[90] : data_wire[82];
	assign		wire_l1_w2_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[106] : data_wire[98];
	assign		wire_l1_w2_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[122] : data_wire[114];
	assign		wire_l1_w2_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[138] : data_wire[130];
	assign		wire_l1_w2_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[154] : data_wire[146];
	assign		wire_l1_w3_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[11] : data_wire[3];
	assign		wire_l1_w3_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[171] : data_wire[163];
	assign		wire_l1_w3_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[187] : data_wire[179];
	assign		wire_l1_w3_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[203] : data_wire[195];
	assign		wire_l1_w3_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[219] : data_wire[211];
	assign		wire_l1_w3_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[235] : data_wire[227];
	assign		wire_l1_w3_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[251] : data_wire[243];
	assign		wire_l1_w3_n16_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[267] : data_wire[259];
	assign		wire_l1_w3_n17_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[283] : data_wire[275];
	assign		wire_l1_w3_n18_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[299] : data_wire[291];
	assign		wire_l1_w3_n19_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[315] : data_wire[307];
	assign		wire_l1_w3_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[27] : data_wire[19];
	assign		wire_l1_w3_n20_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[331] : data_wire[323];
	assign		wire_l1_w3_n21_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[347] : data_wire[339];
	assign		wire_l1_w3_n22_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[363] : data_wire[355];
	assign		wire_l1_w3_n23_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[379] : data_wire[371];
	assign		wire_l1_w3_n24_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[395] : data_wire[387];
	assign		wire_l1_w3_n25_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[411] : data_wire[403];
	assign		wire_l1_w3_n26_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[427] : data_wire[419];
	assign		wire_l1_w3_n27_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[443] : data_wire[435];
	assign		wire_l1_w3_n28_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[459] : data_wire[451];
	assign		wire_l1_w3_n29_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[475] : data_wire[467];
	assign		wire_l1_w3_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[43] : data_wire[35];
	assign		wire_l1_w3_n30_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[491] : data_wire[483];
	assign		wire_l1_w3_n31_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[507] : data_wire[499];
	assign		wire_l1_w3_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[59] : data_wire[51];
	assign		wire_l1_w3_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[75] : data_wire[67];
	assign		wire_l1_w3_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[91] : data_wire[83];
	assign		wire_l1_w3_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[107] : data_wire[99];
	assign		wire_l1_w3_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[123] : data_wire[115];
	assign		wire_l1_w3_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[139] : data_wire[131];
	assign		wire_l1_w3_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[155] : data_wire[147];
	assign		wire_l1_w4_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[12] : data_wire[4];
	assign		wire_l1_w4_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[172] : data_wire[164];
	assign		wire_l1_w4_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[188] : data_wire[180];
	assign		wire_l1_w4_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[204] : data_wire[196];
	assign		wire_l1_w4_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[220] : data_wire[212];
	assign		wire_l1_w4_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[236] : data_wire[228];
	assign		wire_l1_w4_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[252] : data_wire[244];
	assign		wire_l1_w4_n16_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[268] : data_wire[260];
	assign		wire_l1_w4_n17_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[284] : data_wire[276];
	assign		wire_l1_w4_n18_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[300] : data_wire[292];
	assign		wire_l1_w4_n19_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[316] : data_wire[308];
	assign		wire_l1_w4_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[28] : data_wire[20];
	assign		wire_l1_w4_n20_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[332] : data_wire[324];
	assign		wire_l1_w4_n21_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[348] : data_wire[340];
	assign		wire_l1_w4_n22_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[364] : data_wire[356];
	assign		wire_l1_w4_n23_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[380] : data_wire[372];
	assign		wire_l1_w4_n24_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[396] : data_wire[388];
	assign		wire_l1_w4_n25_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[412] : data_wire[404];
	assign		wire_l1_w4_n26_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[428] : data_wire[420];
	assign		wire_l1_w4_n27_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[444] : data_wire[436];
	assign		wire_l1_w4_n28_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[460] : data_wire[452];
	assign		wire_l1_w4_n29_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[476] : data_wire[468];
	assign		wire_l1_w4_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[44] : data_wire[36];
	assign		wire_l1_w4_n30_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[492] : data_wire[484];
	assign		wire_l1_w4_n31_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[508] : data_wire[500];
	assign		wire_l1_w4_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[60] : data_wire[52];
	assign		wire_l1_w4_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[76] : data_wire[68];
	assign		wire_l1_w4_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[92] : data_wire[84];
	assign		wire_l1_w4_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[108] : data_wire[100];
	assign		wire_l1_w4_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[124] : data_wire[116];
	assign		wire_l1_w4_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[140] : data_wire[132];
	assign		wire_l1_w4_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[156] : data_wire[148];
	assign		wire_l1_w5_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[13] : data_wire[5];
	assign		wire_l1_w5_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[173] : data_wire[165];
	assign		wire_l1_w5_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[189] : data_wire[181];
	assign		wire_l1_w5_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[205] : data_wire[197];
	assign		wire_l1_w5_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[221] : data_wire[213];
	assign		wire_l1_w5_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[237] : data_wire[229];
	assign		wire_l1_w5_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[253] : data_wire[245];
	assign		wire_l1_w5_n16_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[269] : data_wire[261];
	assign		wire_l1_w5_n17_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[285] : data_wire[277];
	assign		wire_l1_w5_n18_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[301] : data_wire[293];
	assign		wire_l1_w5_n19_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[317] : data_wire[309];
	assign		wire_l1_w5_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[29] : data_wire[21];
	assign		wire_l1_w5_n20_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[333] : data_wire[325];
	assign		wire_l1_w5_n21_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[349] : data_wire[341];
	assign		wire_l1_w5_n22_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[365] : data_wire[357];
	assign		wire_l1_w5_n23_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[381] : data_wire[373];
	assign		wire_l1_w5_n24_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[397] : data_wire[389];
	assign		wire_l1_w5_n25_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[413] : data_wire[405];
	assign		wire_l1_w5_n26_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[429] : data_wire[421];
	assign		wire_l1_w5_n27_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[445] : data_wire[437];
	assign		wire_l1_w5_n28_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[461] : data_wire[453];
	assign		wire_l1_w5_n29_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[477] : data_wire[469];
	assign		wire_l1_w5_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[45] : data_wire[37];
	assign		wire_l1_w5_n30_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[493] : data_wire[485];
	assign		wire_l1_w5_n31_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[509] : data_wire[501];
	assign		wire_l1_w5_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[61] : data_wire[53];
	assign		wire_l1_w5_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[77] : data_wire[69];
	assign		wire_l1_w5_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[93] : data_wire[85];
	assign		wire_l1_w5_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[109] : data_wire[101];
	assign		wire_l1_w5_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[125] : data_wire[117];
	assign		wire_l1_w5_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[141] : data_wire[133];
	assign		wire_l1_w5_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[157] : data_wire[149];
	assign		wire_l1_w6_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[14] : data_wire[6];
	assign		wire_l1_w6_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[174] : data_wire[166];
	assign		wire_l1_w6_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[190] : data_wire[182];
	assign		wire_l1_w6_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[206] : data_wire[198];
	assign		wire_l1_w6_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[222] : data_wire[214];
	assign		wire_l1_w6_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[238] : data_wire[230];
	assign		wire_l1_w6_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[254] : data_wire[246];
	assign		wire_l1_w6_n16_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[270] : data_wire[262];
	assign		wire_l1_w6_n17_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[286] : data_wire[278];
	assign		wire_l1_w6_n18_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[302] : data_wire[294];
	assign		wire_l1_w6_n19_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[318] : data_wire[310];
	assign		wire_l1_w6_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[30] : data_wire[22];
	assign		wire_l1_w6_n20_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[334] : data_wire[326];
	assign		wire_l1_w6_n21_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[350] : data_wire[342];
	assign		wire_l1_w6_n22_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[366] : data_wire[358];
	assign		wire_l1_w6_n23_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[382] : data_wire[374];
	assign		wire_l1_w6_n24_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[398] : data_wire[390];
	assign		wire_l1_w6_n25_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[414] : data_wire[406];
	assign		wire_l1_w6_n26_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[430] : data_wire[422];
	assign		wire_l1_w6_n27_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[446] : data_wire[438];
	assign		wire_l1_w6_n28_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[462] : data_wire[454];
	assign		wire_l1_w6_n29_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[478] : data_wire[470];
	assign		wire_l1_w6_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[46] : data_wire[38];
	assign		wire_l1_w6_n30_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[494] : data_wire[486];
	assign		wire_l1_w6_n31_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[510] : data_wire[502];
	assign		wire_l1_w6_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[62] : data_wire[54];
	assign		wire_l1_w6_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[78] : data_wire[70];
	assign		wire_l1_w6_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[94] : data_wire[86];
	assign		wire_l1_w6_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[110] : data_wire[102];
	assign		wire_l1_w6_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[126] : data_wire[118];
	assign		wire_l1_w6_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[142] : data_wire[134];
	assign		wire_l1_w6_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[158] : data_wire[150];
	assign		wire_l1_w7_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[15] : data_wire[7];
	assign		wire_l1_w7_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[175] : data_wire[167];
	assign		wire_l1_w7_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[191] : data_wire[183];
	assign		wire_l1_w7_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[207] : data_wire[199];
	assign		wire_l1_w7_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[223] : data_wire[215];
	assign		wire_l1_w7_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[239] : data_wire[231];
	assign		wire_l1_w7_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[255] : data_wire[247];
	assign		wire_l1_w7_n16_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[271] : data_wire[263];
	assign		wire_l1_w7_n17_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[287] : data_wire[279];
	assign		wire_l1_w7_n18_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[303] : data_wire[295];
	assign		wire_l1_w7_n19_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[319] : data_wire[311];
	assign		wire_l1_w7_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[31] : data_wire[23];
	assign		wire_l1_w7_n20_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[335] : data_wire[327];
	assign		wire_l1_w7_n21_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[351] : data_wire[343];
	assign		wire_l1_w7_n22_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[367] : data_wire[359];
	assign		wire_l1_w7_n23_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[383] : data_wire[375];
	assign		wire_l1_w7_n24_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[399] : data_wire[391];
	assign		wire_l1_w7_n25_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[415] : data_wire[407];
	assign		wire_l1_w7_n26_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[431] : data_wire[423];
	assign		wire_l1_w7_n27_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[447] : data_wire[439];
	assign		wire_l1_w7_n28_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[463] : data_wire[455];
	assign		wire_l1_w7_n29_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[479] : data_wire[471];
	assign		wire_l1_w7_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[47] : data_wire[39];
	assign		wire_l1_w7_n30_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[495] : data_wire[487];
	assign		wire_l1_w7_n31_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[511] : data_wire[503];
	assign		wire_l1_w7_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[63] : data_wire[55];
	assign		wire_l1_w7_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[79] : data_wire[71];
	assign		wire_l1_w7_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[95] : data_wire[87];
	assign		wire_l1_w7_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[111] : data_wire[103];
	assign		wire_l1_w7_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[127] : data_wire[119];
	assign		wire_l1_w7_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[143] : data_wire[135];
	assign		wire_l1_w7_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[159] : data_wire[151];
	assign		wire_l2_w0_n0_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[513] : data_wire[512];
	assign		wire_l2_w0_n10_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[533] : data_wire[532];
	assign		wire_l2_w0_n11_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[535] : data_wire[534];
	assign		wire_l2_w0_n12_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[537] : data_wire[536];
	assign		wire_l2_w0_n13_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[539] : data_wire[538];
	assign		wire_l2_w0_n14_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[541] : data_wire[540];
	assign		wire_l2_w0_n15_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[543] : data_wire[542];
	assign		wire_l2_w0_n1_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[515] : data_wire[514];
	assign		wire_l2_w0_n2_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[517] : data_wire[516];
	assign		wire_l2_w0_n3_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[519] : data_wire[518];
	assign		wire_l2_w0_n4_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[521] : data_wire[520];
	assign		wire_l2_w0_n5_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[523] : data_wire[522];
	assign		wire_l2_w0_n6_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[525] : data_wire[524];
	assign		wire_l2_w0_n7_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[527] : data_wire[526];
	assign		wire_l2_w0_n8_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[529] : data_wire[528];
	assign		wire_l2_w0_n9_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[531] : data_wire[530];
	assign		wire_l2_w1_n0_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[545] : data_wire[544];
	assign		wire_l2_w1_n10_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[565] : data_wire[564];
	assign		wire_l2_w1_n11_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[567] : data_wire[566];
	assign		wire_l2_w1_n12_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[569] : data_wire[568];
	assign		wire_l2_w1_n13_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[571] : data_wire[570];
	assign		wire_l2_w1_n14_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[573] : data_wire[572];
	assign		wire_l2_w1_n15_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[575] : data_wire[574];
	assign		wire_l2_w1_n1_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[547] : data_wire[546];
	assign		wire_l2_w1_n2_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[549] : data_wire[548];
	assign		wire_l2_w1_n3_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[551] : data_wire[550];
	assign		wire_l2_w1_n4_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[553] : data_wire[552];
	assign		wire_l2_w1_n5_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[555] : data_wire[554];
	assign		wire_l2_w1_n6_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[557] : data_wire[556];
	assign		wire_l2_w1_n7_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[559] : data_wire[558];
	assign		wire_l2_w1_n8_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[561] : data_wire[560];
	assign		wire_l2_w1_n9_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[563] : data_wire[562];
	assign		wire_l2_w2_n0_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[577] : data_wire[576];
	assign		wire_l2_w2_n10_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[597] : data_wire[596];
	assign		wire_l2_w2_n11_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[599] : data_wire[598];
	assign		wire_l2_w2_n12_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[601] : data_wire[600];
	assign		wire_l2_w2_n13_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[603] : data_wire[602];
	assign		wire_l2_w2_n14_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[605] : data_wire[604];
	assign		wire_l2_w2_n15_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[607] : data_wire[606];
	assign		wire_l2_w2_n1_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[579] : data_wire[578];
	assign		wire_l2_w2_n2_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[581] : data_wire[580];
	assign		wire_l2_w2_n3_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[583] : data_wire[582];
	assign		wire_l2_w2_n4_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[585] : data_wire[584];
	assign		wire_l2_w2_n5_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[587] : data_wire[586];
	assign		wire_l2_w2_n6_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[589] : data_wire[588];
	assign		wire_l2_w2_n7_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[591] : data_wire[590];
	assign		wire_l2_w2_n8_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[593] : data_wire[592];
	assign		wire_l2_w2_n9_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[595] : data_wire[594];
	assign		wire_l2_w3_n0_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[609] : data_wire[608];
	assign		wire_l2_w3_n10_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[629] : data_wire[628];
	assign		wire_l2_w3_n11_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[631] : data_wire[630];
	assign		wire_l2_w3_n12_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[633] : data_wire[632];
	assign		wire_l2_w3_n13_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[635] : data_wire[634];
	assign		wire_l2_w3_n14_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[637] : data_wire[636];
	assign		wire_l2_w3_n15_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[639] : data_wire[638];
	assign		wire_l2_w3_n1_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[611] : data_wire[610];
	assign		wire_l2_w3_n2_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[613] : data_wire[612];
	assign		wire_l2_w3_n3_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[615] : data_wire[614];
	assign		wire_l2_w3_n4_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[617] : data_wire[616];
	assign		wire_l2_w3_n5_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[619] : data_wire[618];
	assign		wire_l2_w3_n6_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[621] : data_wire[620];
	assign		wire_l2_w3_n7_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[623] : data_wire[622];
	assign		wire_l2_w3_n8_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[625] : data_wire[624];
	assign		wire_l2_w3_n9_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[627] : data_wire[626];
	assign		wire_l2_w4_n0_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[641] : data_wire[640];
	assign		wire_l2_w4_n10_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[661] : data_wire[660];
	assign		wire_l2_w4_n11_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[663] : data_wire[662];
	assign		wire_l2_w4_n12_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[665] : data_wire[664];
	assign		wire_l2_w4_n13_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[667] : data_wire[666];
	assign		wire_l2_w4_n14_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[669] : data_wire[668];
	assign		wire_l2_w4_n15_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[671] : data_wire[670];
	assign		wire_l2_w4_n1_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[643] : data_wire[642];
	assign		wire_l2_w4_n2_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[645] : data_wire[644];
	assign		wire_l2_w4_n3_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[647] : data_wire[646];
	assign		wire_l2_w4_n4_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[649] : data_wire[648];
	assign		wire_l2_w4_n5_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[651] : data_wire[650];
	assign		wire_l2_w4_n6_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[653] : data_wire[652];
	assign		wire_l2_w4_n7_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[655] : data_wire[654];
	assign		wire_l2_w4_n8_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[657] : data_wire[656];
	assign		wire_l2_w4_n9_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[659] : data_wire[658];
	assign		wire_l2_w5_n0_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[673] : data_wire[672];
	assign		wire_l2_w5_n10_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[693] : data_wire[692];
	assign		wire_l2_w5_n11_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[695] : data_wire[694];
	assign		wire_l2_w5_n12_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[697] : data_wire[696];
	assign		wire_l2_w5_n13_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[699] : data_wire[698];
	assign		wire_l2_w5_n14_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[701] : data_wire[700];
	assign		wire_l2_w5_n15_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[703] : data_wire[702];
	assign		wire_l2_w5_n1_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[675] : data_wire[674];
	assign		wire_l2_w5_n2_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[677] : data_wire[676];
	assign		wire_l2_w5_n3_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[679] : data_wire[678];
	assign		wire_l2_w5_n4_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[681] : data_wire[680];
	assign		wire_l2_w5_n5_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[683] : data_wire[682];
	assign		wire_l2_w5_n6_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[685] : data_wire[684];
	assign		wire_l2_w5_n7_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[687] : data_wire[686];
	assign		wire_l2_w5_n8_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[689] : data_wire[688];
	assign		wire_l2_w5_n9_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[691] : data_wire[690];
	assign		wire_l2_w6_n0_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[705] : data_wire[704];
	assign		wire_l2_w6_n10_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[725] : data_wire[724];
	assign		wire_l2_w6_n11_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[727] : data_wire[726];
	assign		wire_l2_w6_n12_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[729] : data_wire[728];
	assign		wire_l2_w6_n13_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[731] : data_wire[730];
	assign		wire_l2_w6_n14_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[733] : data_wire[732];
	assign		wire_l2_w6_n15_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[735] : data_wire[734];
	assign		wire_l2_w6_n1_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[707] : data_wire[706];
	assign		wire_l2_w6_n2_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[709] : data_wire[708];
	assign		wire_l2_w6_n3_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[711] : data_wire[710];
	assign		wire_l2_w6_n4_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[713] : data_wire[712];
	assign		wire_l2_w6_n5_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[715] : data_wire[714];
	assign		wire_l2_w6_n6_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[717] : data_wire[716];
	assign		wire_l2_w6_n7_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[719] : data_wire[718];
	assign		wire_l2_w6_n8_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[721] : data_wire[720];
	assign		wire_l2_w6_n9_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[723] : data_wire[722];
	assign		wire_l2_w7_n0_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[737] : data_wire[736];
	assign		wire_l2_w7_n10_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[757] : data_wire[756];
	assign		wire_l2_w7_n11_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[759] : data_wire[758];
	assign		wire_l2_w7_n12_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[761] : data_wire[760];
	assign		wire_l2_w7_n13_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[763] : data_wire[762];
	assign		wire_l2_w7_n14_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[765] : data_wire[764];
	assign		wire_l2_w7_n15_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[767] : data_wire[766];
	assign		wire_l2_w7_n1_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[739] : data_wire[738];
	assign		wire_l2_w7_n2_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[741] : data_wire[740];
	assign		wire_l2_w7_n3_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[743] : data_wire[742];
	assign		wire_l2_w7_n4_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[745] : data_wire[744];
	assign		wire_l2_w7_n5_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[747] : data_wire[746];
	assign		wire_l2_w7_n6_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[749] : data_wire[748];
	assign		wire_l2_w7_n7_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[751] : data_wire[750];
	assign		wire_l2_w7_n8_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[753] : data_wire[752];
	assign		wire_l2_w7_n9_mux_dataout = (sel_wire[7] === 1'b1) ? data_wire[755] : data_wire[754];
	assign		wire_l3_w0_n0_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[769] : data_wire[768];
	assign		wire_l3_w0_n1_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[771] : data_wire[770];
	assign		wire_l3_w0_n2_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[773] : data_wire[772];
	assign		wire_l3_w0_n3_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[775] : data_wire[774];
	assign		wire_l3_w0_n4_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[777] : data_wire[776];
	assign		wire_l3_w0_n5_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[779] : data_wire[778];
	assign		wire_l3_w0_n6_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[781] : data_wire[780];
	assign		wire_l3_w0_n7_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[783] : data_wire[782];
	assign		wire_l3_w1_n0_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[785] : data_wire[784];
	assign		wire_l3_w1_n1_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[787] : data_wire[786];
	assign		wire_l3_w1_n2_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[789] : data_wire[788];
	assign		wire_l3_w1_n3_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[791] : data_wire[790];
	assign		wire_l3_w1_n4_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[793] : data_wire[792];
	assign		wire_l3_w1_n5_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[795] : data_wire[794];
	assign		wire_l3_w1_n6_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[797] : data_wire[796];
	assign		wire_l3_w1_n7_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[799] : data_wire[798];
	assign		wire_l3_w2_n0_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[801] : data_wire[800];
	assign		wire_l3_w2_n1_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[803] : data_wire[802];
	assign		wire_l3_w2_n2_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[805] : data_wire[804];
	assign		wire_l3_w2_n3_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[807] : data_wire[806];
	assign		wire_l3_w2_n4_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[809] : data_wire[808];
	assign		wire_l3_w2_n5_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[811] : data_wire[810];
	assign		wire_l3_w2_n6_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[813] : data_wire[812];
	assign		wire_l3_w2_n7_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[815] : data_wire[814];
	assign		wire_l3_w3_n0_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[817] : data_wire[816];
	assign		wire_l3_w3_n1_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[819] : data_wire[818];
	assign		wire_l3_w3_n2_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[821] : data_wire[820];
	assign		wire_l3_w3_n3_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[823] : data_wire[822];
	assign		wire_l3_w3_n4_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[825] : data_wire[824];
	assign		wire_l3_w3_n5_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[827] : data_wire[826];
	assign		wire_l3_w3_n6_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[829] : data_wire[828];
	assign		wire_l3_w3_n7_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[831] : data_wire[830];
	assign		wire_l3_w4_n0_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[833] : data_wire[832];
	assign		wire_l3_w4_n1_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[835] : data_wire[834];
	assign		wire_l3_w4_n2_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[837] : data_wire[836];
	assign		wire_l3_w4_n3_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[839] : data_wire[838];
	assign		wire_l3_w4_n4_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[841] : data_wire[840];
	assign		wire_l3_w4_n5_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[843] : data_wire[842];
	assign		wire_l3_w4_n6_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[845] : data_wire[844];
	assign		wire_l3_w4_n7_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[847] : data_wire[846];
	assign		wire_l3_w5_n0_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[849] : data_wire[848];
	assign		wire_l3_w5_n1_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[851] : data_wire[850];
	assign		wire_l3_w5_n2_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[853] : data_wire[852];
	assign		wire_l3_w5_n3_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[855] : data_wire[854];
	assign		wire_l3_w5_n4_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[857] : data_wire[856];
	assign		wire_l3_w5_n5_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[859] : data_wire[858];
	assign		wire_l3_w5_n6_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[861] : data_wire[860];
	assign		wire_l3_w5_n7_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[863] : data_wire[862];
	assign		wire_l3_w6_n0_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[865] : data_wire[864];
	assign		wire_l3_w6_n1_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[867] : data_wire[866];
	assign		wire_l3_w6_n2_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[869] : data_wire[868];
	assign		wire_l3_w6_n3_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[871] : data_wire[870];
	assign		wire_l3_w6_n4_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[873] : data_wire[872];
	assign		wire_l3_w6_n5_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[875] : data_wire[874];
	assign		wire_l3_w6_n6_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[877] : data_wire[876];
	assign		wire_l3_w6_n7_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[879] : data_wire[878];
	assign		wire_l3_w7_n0_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[881] : data_wire[880];
	assign		wire_l3_w7_n1_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[883] : data_wire[882];
	assign		wire_l3_w7_n2_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[885] : data_wire[884];
	assign		wire_l3_w7_n3_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[887] : data_wire[886];
	assign		wire_l3_w7_n4_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[889] : data_wire[888];
	assign		wire_l3_w7_n5_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[891] : data_wire[890];
	assign		wire_l3_w7_n6_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[893] : data_wire[892];
	assign		wire_l3_w7_n7_mux_dataout = (sel_wire[14] === 1'b1) ? data_wire[895] : data_wire[894];
	assign		wire_l4_w0_n0_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[897] : data_wire[896];
	assign		wire_l4_w0_n1_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[899] : data_wire[898];
	assign		wire_l4_w0_n2_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[901] : data_wire[900];
	assign		wire_l4_w0_n3_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[903] : data_wire[902];
	assign		wire_l4_w1_n0_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[905] : data_wire[904];
	assign		wire_l4_w1_n1_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[907] : data_wire[906];
	assign		wire_l4_w1_n2_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[909] : data_wire[908];
	assign		wire_l4_w1_n3_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[911] : data_wire[910];
	assign		wire_l4_w2_n0_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[913] : data_wire[912];
	assign		wire_l4_w2_n1_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[915] : data_wire[914];
	assign		wire_l4_w2_n2_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[917] : data_wire[916];
	assign		wire_l4_w2_n3_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[919] : data_wire[918];
	assign		wire_l4_w3_n0_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[921] : data_wire[920];
	assign		wire_l4_w3_n1_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[923] : data_wire[922];
	assign		wire_l4_w3_n2_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[925] : data_wire[924];
	assign		wire_l4_w3_n3_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[927] : data_wire[926];
	assign		wire_l4_w4_n0_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[929] : data_wire[928];
	assign		wire_l4_w4_n1_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[931] : data_wire[930];
	assign		wire_l4_w4_n2_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[933] : data_wire[932];
	assign		wire_l4_w4_n3_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[935] : data_wire[934];
	assign		wire_l4_w5_n0_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[937] : data_wire[936];
	assign		wire_l4_w5_n1_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[939] : data_wire[938];
	assign		wire_l4_w5_n2_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[941] : data_wire[940];
	assign		wire_l4_w5_n3_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[943] : data_wire[942];
	assign		wire_l4_w6_n0_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[945] : data_wire[944];
	assign		wire_l4_w6_n1_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[947] : data_wire[946];
	assign		wire_l4_w6_n2_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[949] : data_wire[948];
	assign		wire_l4_w6_n3_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[951] : data_wire[950];
	assign		wire_l4_w7_n0_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[953] : data_wire[952];
	assign		wire_l4_w7_n1_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[955] : data_wire[954];
	assign		wire_l4_w7_n2_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[957] : data_wire[956];
	assign		wire_l4_w7_n3_mux_dataout = (sel_wire[21] === 1'b1) ? data_wire[959] : data_wire[958];
	assign		wire_l5_w0_n0_mux_dataout = (sel_wire[28] === 1'b1) ? data_wire[961] : data_wire[960];
	assign		wire_l5_w0_n1_mux_dataout = (sel_wire[28] === 1'b1) ? data_wire[963] : data_wire[962];
	assign		wire_l5_w1_n0_mux_dataout = (sel_wire[28] === 1'b1) ? data_wire[965] : data_wire[964];
	assign		wire_l5_w1_n1_mux_dataout = (sel_wire[28] === 1'b1) ? data_wire[967] : data_wire[966];
	assign		wire_l5_w2_n0_mux_dataout = (sel_wire[28] === 1'b1) ? data_wire[969] : data_wire[968];
	assign		wire_l5_w2_n1_mux_dataout = (sel_wire[28] === 1'b1) ? data_wire[971] : data_wire[970];
	assign		wire_l5_w3_n0_mux_dataout = (sel_wire[28] === 1'b1) ? data_wire[973] : data_wire[972];
	assign		wire_l5_w3_n1_mux_dataout = (sel_wire[28] === 1'b1) ? data_wire[975] : data_wire[974];
	assign		wire_l5_w4_n0_mux_dataout = (sel_wire[28] === 1'b1) ? data_wire[977] : data_wire[976];
	assign		wire_l5_w4_n1_mux_dataout = (sel_wire[28] === 1'b1) ? data_wire[979] : data_wire[978];
	assign		wire_l5_w5_n0_mux_dataout = (sel_wire[28] === 1'b1) ? data_wire[981] : data_wire[980];
	assign		wire_l5_w5_n1_mux_dataout = (sel_wire[28] === 1'b1) ? data_wire[983] : data_wire[982];
	assign		wire_l5_w6_n0_mux_dataout = (sel_wire[28] === 1'b1) ? data_wire[985] : data_wire[984];
	assign		wire_l5_w6_n1_mux_dataout = (sel_wire[28] === 1'b1) ? data_wire[987] : data_wire[986];
	assign		wire_l5_w7_n0_mux_dataout = (sel_wire[28] === 1'b1) ? data_wire[989] : data_wire[988];
	assign		wire_l5_w7_n1_mux_dataout = (sel_wire[28] === 1'b1) ? data_wire[991] : data_wire[990];
	assign		wire_l6_w0_n0_mux_dataout = (sel_wire[35] === 1'b1) ? data_wire[993] : data_wire[992];
	assign		wire_l6_w1_n0_mux_dataout = (sel_wire[35] === 1'b1) ? data_wire[995] : data_wire[994];
	assign		wire_l6_w2_n0_mux_dataout = (sel_wire[35] === 1'b1) ? data_wire[997] : data_wire[996];
	assign		wire_l6_w3_n0_mux_dataout = (sel_wire[35] === 1'b1) ? data_wire[999] : data_wire[998];
	assign		wire_l6_w4_n0_mux_dataout = (sel_wire[35] === 1'b1) ? data_wire[1001] : data_wire[1000];
	assign		wire_l6_w5_n0_mux_dataout = (sel_wire[35] === 1'b1) ? data_wire[1003] : data_wire[1002];
	assign		wire_l6_w6_n0_mux_dataout = (sel_wire[35] === 1'b1) ? data_wire[1005] : data_wire[1004];
	assign		wire_l6_w7_n0_mux_dataout = (sel_wire[35] === 1'b1) ? data_wire[1007] : data_wire[1006];
	assign
		data_wire = {wire_l5_w7_n1_mux_dataout, wire_l5_w7_n0_mux_dataout, wire_l5_w6_n1_mux_dataout, wire_l5_w6_n0_mux_dataout, wire_l5_w5_n1_mux_dataout, wire_l5_w5_n0_mux_dataout, wire_l5_w4_n1_mux_dataout, wire_l5_w4_n0_mux_dataout, wire_l5_w3_n1_mux_dataout, wire_l5_w3_n0_mux_dataout, wire_l5_w2_n1_mux_dataout, wire_l5_w2_n0_mux_dataout, wire_l5_w1_n1_mux_dataout, wire_l5_w1_n0_mux_dataout, wire_l5_w0_n1_mux_dataout, wire_l5_w0_n0_mux_dataout, wire_l4_w7_n3_mux_dataout, wire_l4_w7_n2_mux_dataout, wire_l4_w7_n1_mux_dataout, wire_l4_w7_n0_mux_dataout, wire_l4_w6_n3_mux_dataout, wire_l4_w6_n2_mux_dataout, wire_l4_w6_n1_mux_dataout, wire_l4_w6_n0_mux_dataout, wire_l4_w5_n3_mux_dataout, wire_l4_w5_n2_mux_dataout, wire_l4_w5_n1_mux_dataout, wire_l4_w5_n0_mux_dataout, wire_l4_w4_n3_mux_dataout, wire_l4_w4_n2_mux_dataout, wire_l4_w4_n1_mux_dataout, wire_l4_w4_n0_mux_dataout, wire_l4_w3_n3_mux_dataout, wire_l4_w3_n2_mux_dataout, wire_l4_w3_n1_mux_dataout, wire_l4_w3_n0_mux_dataout, wire_l4_w2_n3_mux_dataout, wire_l4_w2_n2_mux_dataout, wire_l4_w2_n1_mux_dataout, wire_l4_w2_n0_mux_dataout, wire_l4_w1_n3_mux_dataout, wire_l4_w1_n2_mux_dataout, wire_l4_w1_n1_mux_dataout, wire_l4_w1_n0_mux_dataout, wire_l4_w0_n3_mux_dataout, wire_l4_w0_n2_mux_dataout, wire_l4_w0_n1_mux_dataout, wire_l4_w0_n0_mux_dataout, wire_l3_w7_n7_mux_dataout, wire_l3_w7_n6_mux_dataout, wire_l3_w7_n5_mux_dataout, wire_l3_w7_n4_mux_dataout, wire_l3_w7_n3_mux_dataout, wire_l3_w7_n2_mux_dataout, wire_l3_w7_n1_mux_dataout, wire_l3_w7_n0_mux_dataout, wire_l3_w6_n7_mux_dataout, wire_l3_w6_n6_mux_dataout, wire_l3_w6_n5_mux_dataout, wire_l3_w6_n4_mux_dataout, wire_l3_w6_n3_mux_dataout, wire_l3_w6_n2_mux_dataout, wire_l3_w6_n1_mux_dataout, wire_l3_w6_n0_mux_dataout, wire_l3_w5_n7_mux_dataout, wire_l3_w5_n6_mux_dataout, wire_l3_w5_n5_mux_dataout, wire_l3_w5_n4_mux_dataout, wire_l3_w5_n3_mux_dataout, wire_l3_w5_n2_mux_dataout, wire_l3_w5_n1_mux_dataout, wire_l3_w5_n0_mux_dataout, wire_l3_w4_n7_mux_dataout, wire_l3_w4_n6_mux_dataout, wire_l3_w4_n5_mux_dataout, wire_l3_w4_n4_mux_dataout
, wire_l3_w4_n3_mux_dataout, wire_l3_w4_n2_mux_dataout, wire_l3_w4_n1_mux_dataout, wire_l3_w4_n0_mux_dataout, wire_l3_w3_n7_mux_dataout, wire_l3_w3_n6_mux_dataout, wire_l3_w3_n5_mux_dataout, wire_l3_w3_n4_mux_dataout, wire_l3_w3_n3_mux_dataout, wire_l3_w3_n2_mux_dataout, wire_l3_w3_n1_mux_dataout, wire_l3_w3_n0_mux_dataout, wire_l3_w2_n7_mux_dataout, wire_l3_w2_n6_mux_dataout, wire_l3_w2_n5_mux_dataout, wire_l3_w2_n4_mux_dataout, wire_l3_w2_n3_mux_dataout, wire_l3_w2_n2_mux_dataout, wire_l3_w2_n1_mux_dataout, wire_l3_w2_n0_mux_dataout, wire_l3_w1_n7_mux_dataout, wire_l3_w1_n6_mux_dataout, wire_l3_w1_n5_mux_dataout, wire_l3_w1_n4_mux_dataout, wire_l3_w1_n3_mux_dataout, wire_l3_w1_n2_mux_dataout, wire_l3_w1_n1_mux_dataout, wire_l3_w1_n0_mux_dataout, wire_l3_w0_n7_mux_dataout, wire_l3_w0_n6_mux_dataout, wire_l3_w0_n5_mux_dataout, wire_l3_w0_n4_mux_dataout, wire_l3_w0_n3_mux_dataout, wire_l3_w0_n2_mux_dataout, wire_l3_w0_n1_mux_dataout, wire_l3_w0_n0_mux_dataout, wire_l2_w7_n15_mux_dataout, wire_l2_w7_n14_mux_dataout, wire_l2_w7_n13_mux_dataout, wire_l2_w7_n12_mux_dataout, wire_l2_w7_n11_mux_dataout, wire_l2_w7_n10_mux_dataout, wire_l2_w7_n9_mux_dataout, wire_l2_w7_n8_mux_dataout, wire_l2_w7_n7_mux_dataout, wire_l2_w7_n6_mux_dataout, wire_l2_w7_n5_mux_dataout, wire_l2_w7_n4_mux_dataout, wire_l2_w7_n3_mux_dataout, wire_l2_w7_n2_mux_dataout, wire_l2_w7_n1_mux_dataout, wire_l2_w7_n0_mux_dataout, wire_l2_w6_n15_mux_dataout, wire_l2_w6_n14_mux_dataout, wire_l2_w6_n13_mux_dataout, wire_l2_w6_n12_mux_dataout, wire_l2_w6_n11_mux_dataout, wire_l2_w6_n10_mux_dataout, wire_l2_w6_n9_mux_dataout, wire_l2_w6_n8_mux_dataout, wire_l2_w6_n7_mux_dataout, wire_l2_w6_n6_mux_dataout, wire_l2_w6_n5_mux_dataout, wire_l2_w6_n4_mux_dataout, wire_l2_w6_n3_mux_dataout, wire_l2_w6_n2_mux_dataout, wire_l2_w6_n1_mux_dataout, wire_l2_w6_n0_mux_dataout, wire_l2_w5_n15_mux_dataout, wire_l2_w5_n14_mux_dataout, wire_l2_w5_n13_mux_dataout, wire_l2_w5_n12_mux_dataout, wire_l2_w5_n11_mux_dataout, wire_l2_w5_n10_mux_dataout, wire_l2_w5_n9_mux_dataout, wire_l2_w5_n8_mux_dataout
, wire_l2_w5_n7_mux_dataout, wire_l2_w5_n6_mux_dataout, wire_l2_w5_n5_mux_dataout, wire_l2_w5_n4_mux_dataout, wire_l2_w5_n3_mux_dataout, wire_l2_w5_n2_mux_dataout, wire_l2_w5_n1_mux_dataout, wire_l2_w5_n0_mux_dataout, wire_l2_w4_n15_mux_dataout, wire_l2_w4_n14_mux_dataout, wire_l2_w4_n13_mux_dataout, wire_l2_w4_n12_mux_dataout, wire_l2_w4_n11_mux_dataout, wire_l2_w4_n10_mux_dataout, wire_l2_w4_n9_mux_dataout, wire_l2_w4_n8_mux_dataout, wire_l2_w4_n7_mux_dataout, wire_l2_w4_n6_mux_dataout, wire_l2_w4_n5_mux_dataout, wire_l2_w4_n4_mux_dataout, wire_l2_w4_n3_mux_dataout, wire_l2_w4_n2_mux_dataout, wire_l2_w4_n1_mux_dataout, wire_l2_w4_n0_mux_dataout, wire_l2_w3_n15_mux_dataout, wire_l2_w3_n14_mux_dataout, wire_l2_w3_n13_mux_dataout, wire_l2_w3_n12_mux_dataout, wire_l2_w3_n11_mux_dataout, wire_l2_w3_n10_mux_dataout, wire_l2_w3_n9_mux_dataout, wire_l2_w3_n8_mux_dataout, wire_l2_w3_n7_mux_dataout, wire_l2_w3_n6_mux_dataout, wire_l2_w3_n5_mux_dataout, wire_l2_w3_n4_mux_dataout, wire_l2_w3_n3_mux_dataout, wire_l2_w3_n2_mux_dataout, wire_l2_w3_n1_mux_dataout, wire_l2_w3_n0_mux_dataout, wire_l2_w2_n15_mux_dataout, wire_l2_w2_n14_mux_dataout, wire_l2_w2_n13_mux_dataout, wire_l2_w2_n12_mux_dataout, wire_l2_w2_n11_mux_dataout, wire_l2_w2_n10_mux_dataout, wire_l2_w2_n9_mux_dataout, wire_l2_w2_n8_mux_dataout, wire_l2_w2_n7_mux_dataout, wire_l2_w2_n6_mux_dataout, wire_l2_w2_n5_mux_dataout, wire_l2_w2_n4_mux_dataout, wire_l2_w2_n3_mux_dataout, wire_l2_w2_n2_mux_dataout, wire_l2_w2_n1_mux_dataout, wire_l2_w2_n0_mux_dataout, wire_l2_w1_n15_mux_dataout, wire_l2_w1_n14_mux_dataout, wire_l2_w1_n13_mux_dataout, wire_l2_w1_n12_mux_dataout, wire_l2_w1_n11_mux_dataout, wire_l2_w1_n10_mux_dataout, wire_l2_w1_n9_mux_dataout, wire_l2_w1_n8_mux_dataout, wire_l2_w1_n7_mux_dataout, wire_l2_w1_n6_mux_dataout, wire_l2_w1_n5_mux_dataout, wire_l2_w1_n4_mux_dataout, wire_l2_w1_n3_mux_dataout, wire_l2_w1_n2_mux_dataout, wire_l2_w1_n1_mux_dataout, wire_l2_w1_n0_mux_dataout, wire_l2_w0_n15_mux_dataout, wire_l2_w0_n14_mux_dataout, wire_l2_w0_n13_mux_dataout
, wire_l2_w0_n12_mux_dataout, wire_l2_w0_n11_mux_dataout, wire_l2_w0_n10_mux_dataout, wire_l2_w0_n9_mux_dataout, wire_l2_w0_n8_mux_dataout, wire_l2_w0_n7_mux_dataout, wire_l2_w0_n6_mux_dataout, wire_l2_w0_n5_mux_dataout, wire_l2_w0_n4_mux_dataout, wire_l2_w0_n3_mux_dataout, wire_l2_w0_n2_mux_dataout, wire_l2_w0_n1_mux_dataout, wire_l2_w0_n0_mux_dataout, wire_l1_w7_n31_mux_dataout, wire_l1_w7_n30_mux_dataout, wire_l1_w7_n29_mux_dataout, wire_l1_w7_n28_mux_dataout, wire_l1_w7_n27_mux_dataout, wire_l1_w7_n26_mux_dataout, wire_l1_w7_n25_mux_dataout, wire_l1_w7_n24_mux_dataout, wire_l1_w7_n23_mux_dataout, wire_l1_w7_n22_mux_dataout, wire_l1_w7_n21_mux_dataout, wire_l1_w7_n20_mux_dataout, wire_l1_w7_n19_mux_dataout, wire_l1_w7_n18_mux_dataout, wire_l1_w7_n17_mux_dataout, wire_l1_w7_n16_mux_dataout, wire_l1_w7_n15_mux_dataout, wire_l1_w7_n14_mux_dataout, wire_l1_w7_n13_mux_dataout, wire_l1_w7_n12_mux_dataout, wire_l1_w7_n11_mux_dataout, wire_l1_w7_n10_mux_dataout, wire_l1_w7_n9_mux_dataout, wire_l1_w7_n8_mux_dataout, wire_l1_w7_n7_mux_dataout, wire_l1_w7_n6_mux_dataout, wire_l1_w7_n5_mux_dataout, wire_l1_w7_n4_mux_dataout, wire_l1_w7_n3_mux_dataout, wire_l1_w7_n2_mux_dataout, wire_l1_w7_n1_mux_dataout, wire_l1_w7_n0_mux_dataout, wire_l1_w6_n31_mux_dataout, wire_l1_w6_n30_mux_dataout, wire_l1_w6_n29_mux_dataout, wire_l1_w6_n28_mux_dataout, wire_l1_w6_n27_mux_dataout, wire_l1_w6_n26_mux_dataout, wire_l1_w6_n25_mux_dataout, wire_l1_w6_n24_mux_dataout, wire_l1_w6_n23_mux_dataout, wire_l1_w6_n22_mux_dataout, wire_l1_w6_n21_mux_dataout, wire_l1_w6_n20_mux_dataout, wire_l1_w6_n19_mux_dataout, wire_l1_w6_n18_mux_dataout, wire_l1_w6_n17_mux_dataout, wire_l1_w6_n16_mux_dataout, wire_l1_w6_n15_mux_dataout, wire_l1_w6_n14_mux_dataout, wire_l1_w6_n13_mux_dataout, wire_l1_w6_n12_mux_dataout, wire_l1_w6_n11_mux_dataout, wire_l1_w6_n10_mux_dataout, wire_l1_w6_n9_mux_dataout, wire_l1_w6_n8_mux_dataout, wire_l1_w6_n7_mux_dataout, wire_l1_w6_n6_mux_dataout, wire_l1_w6_n5_mux_dataout, wire_l1_w6_n4_mux_dataout, wire_l1_w6_n3_mux_dataout, wire_l1_w6_n2_mux_dataout
, wire_l1_w6_n1_mux_dataout, wire_l1_w6_n0_mux_dataout, wire_l1_w5_n31_mux_dataout, wire_l1_w5_n30_mux_dataout, wire_l1_w5_n29_mux_dataout, wire_l1_w5_n28_mux_dataout, wire_l1_w5_n27_mux_dataout, wire_l1_w5_n26_mux_dataout, wire_l1_w5_n25_mux_dataout, wire_l1_w5_n24_mux_dataout, wire_l1_w5_n23_mux_dataout, wire_l1_w5_n22_mux_dataout, wire_l1_w5_n21_mux_dataout, wire_l1_w5_n20_mux_dataout, wire_l1_w5_n19_mux_dataout, wire_l1_w5_n18_mux_dataout, wire_l1_w5_n17_mux_dataout, wire_l1_w5_n16_mux_dataout, wire_l1_w5_n15_mux_dataout, wire_l1_w5_n14_mux_dataout, wire_l1_w5_n13_mux_dataout, wire_l1_w5_n12_mux_dataout, wire_l1_w5_n11_mux_dataout, wire_l1_w5_n10_mux_dataout, wire_l1_w5_n9_mux_dataout, wire_l1_w5_n8_mux_dataout, wire_l1_w5_n7_mux_dataout, wire_l1_w5_n6_mux_dataout, wire_l1_w5_n5_mux_dataout, wire_l1_w5_n4_mux_dataout, wire_l1_w5_n3_mux_dataout, wire_l1_w5_n2_mux_dataout, wire_l1_w5_n1_mux_dataout, wire_l1_w5_n0_mux_dataout, wire_l1_w4_n31_mux_dataout, wire_l1_w4_n30_mux_dataout, wire_l1_w4_n29_mux_dataout, wire_l1_w4_n28_mux_dataout, wire_l1_w4_n27_mux_dataout, wire_l1_w4_n26_mux_dataout, wire_l1_w4_n25_mux_dataout, wire_l1_w4_n24_mux_dataout, wire_l1_w4_n23_mux_dataout, wire_l1_w4_n22_mux_dataout, wire_l1_w4_n21_mux_dataout, wire_l1_w4_n20_mux_dataout, wire_l1_w4_n19_mux_dataout, wire_l1_w4_n18_mux_dataout, wire_l1_w4_n17_mux_dataout, wire_l1_w4_n16_mux_dataout, wire_l1_w4_n15_mux_dataout, wire_l1_w4_n14_mux_dataout, wire_l1_w4_n13_mux_dataout, wire_l1_w4_n12_mux_dataout, wire_l1_w4_n11_mux_dataout, wire_l1_w4_n10_mux_dataout, wire_l1_w4_n9_mux_dataout, wire_l1_w4_n8_mux_dataout, wire_l1_w4_n7_mux_dataout, wire_l1_w4_n6_mux_dataout, wire_l1_w4_n5_mux_dataout, wire_l1_w4_n4_mux_dataout, wire_l1_w4_n3_mux_dataout, wire_l1_w4_n2_mux_dataout, wire_l1_w4_n1_mux_dataout, wire_l1_w4_n0_mux_dataout, wire_l1_w3_n31_mux_dataout, wire_l1_w3_n30_mux_dataout, wire_l1_w3_n29_mux_dataout, wire_l1_w3_n28_mux_dataout, wire_l1_w3_n27_mux_dataout, wire_l1_w3_n26_mux_dataout, wire_l1_w3_n25_mux_dataout, wire_l1_w3_n24_mux_dataout
, wire_l1_w3_n23_mux_dataout, wire_l1_w3_n22_mux_dataout, wire_l1_w3_n21_mux_dataout, wire_l1_w3_n20_mux_dataout, wire_l1_w3_n19_mux_dataout, wire_l1_w3_n18_mux_dataout, wire_l1_w3_n17_mux_dataout, wire_l1_w3_n16_mux_dataout, wire_l1_w3_n15_mux_dataout, wire_l1_w3_n14_mux_dataout, wire_l1_w3_n13_mux_dataout, wire_l1_w3_n12_mux_dataout, wire_l1_w3_n11_mux_dataout, wire_l1_w3_n10_mux_dataout, wire_l1_w3_n9_mux_dataout, wire_l1_w3_n8_mux_dataout, wire_l1_w3_n7_mux_dataout, wire_l1_w3_n6_mux_dataout, wire_l1_w3_n5_mux_dataout, wire_l1_w3_n4_mux_dataout, wire_l1_w3_n3_mux_dataout, wire_l1_w3_n2_mux_dataout, wire_l1_w3_n1_mux_dataout, wire_l1_w3_n0_mux_dataout, wire_l1_w2_n31_mux_dataout, wire_l1_w2_n30_mux_dataout, wire_l1_w2_n29_mux_dataout, wire_l1_w2_n28_mux_dataout, wire_l1_w2_n27_mux_dataout, wire_l1_w2_n26_mux_dataout, wire_l1_w2_n25_mux_dataout, wire_l1_w2_n24_mux_dataout, wire_l1_w2_n23_mux_dataout, wire_l1_w2_n22_mux_dataout, wire_l1_w2_n21_mux_dataout, wire_l1_w2_n20_mux_dataout, wire_l1_w2_n19_mux_dataout, wire_l1_w2_n18_mux_dataout, wire_l1_w2_n17_mux_dataout, wire_l1_w2_n16_mux_dataout, wire_l1_w2_n15_mux_dataout, wire_l1_w2_n14_mux_dataout, wire_l1_w2_n13_mux_dataout, wire_l1_w2_n12_mux_dataout, wire_l1_w2_n11_mux_dataout, wire_l1_w2_n10_mux_dataout, wire_l1_w2_n9_mux_dataout, wire_l1_w2_n8_mux_dataout, wire_l1_w2_n7_mux_dataout, wire_l1_w2_n6_mux_dataout, wire_l1_w2_n5_mux_dataout, wire_l1_w2_n4_mux_dataout, wire_l1_w2_n3_mux_dataout, wire_l1_w2_n2_mux_dataout, wire_l1_w2_n1_mux_dataout, wire_l1_w2_n0_mux_dataout, wire_l1_w1_n31_mux_dataout, wire_l1_w1_n30_mux_dataout, wire_l1_w1_n29_mux_dataout, wire_l1_w1_n28_mux_dataout, wire_l1_w1_n27_mux_dataout, wire_l1_w1_n26_mux_dataout, wire_l1_w1_n25_mux_dataout, wire_l1_w1_n24_mux_dataout, wire_l1_w1_n23_mux_dataout, wire_l1_w1_n22_mux_dataout, wire_l1_w1_n21_mux_dataout, wire_l1_w1_n20_mux_dataout, wire_l1_w1_n19_mux_dataout, wire_l1_w1_n18_mux_dataout, wire_l1_w1_n17_mux_dataout, wire_l1_w1_n16_mux_dataout, wire_l1_w1_n15_mux_dataout, wire_l1_w1_n14_mux_dataout
, wire_l1_w1_n13_mux_dataout, wire_l1_w1_n12_mux_dataout, wire_l1_w1_n11_mux_dataout, wire_l1_w1_n10_mux_dataout, wire_l1_w1_n9_mux_dataout, wire_l1_w1_n8_mux_dataout, wire_l1_w1_n7_mux_dataout, wire_l1_w1_n6_mux_dataout, wire_l1_w1_n5_mux_dataout, wire_l1_w1_n4_mux_dataout, wire_l1_w1_n3_mux_dataout, wire_l1_w1_n2_mux_dataout, wire_l1_w1_n1_mux_dataout, wire_l1_w1_n0_mux_dataout, wire_l1_w0_n31_mux_dataout, wire_l1_w0_n30_mux_dataout, wire_l1_w0_n29_mux_dataout, wire_l1_w0_n28_mux_dataout, wire_l1_w0_n27_mux_dataout, wire_l1_w0_n26_mux_dataout, wire_l1_w0_n25_mux_dataout, wire_l1_w0_n24_mux_dataout, wire_l1_w0_n23_mux_dataout, wire_l1_w0_n22_mux_dataout, wire_l1_w0_n21_mux_dataout, wire_l1_w0_n20_mux_dataout, wire_l1_w0_n19_mux_dataout, wire_l1_w0_n18_mux_dataout, wire_l1_w0_n17_mux_dataout, wire_l1_w0_n16_mux_dataout, wire_l1_w0_n15_mux_dataout, wire_l1_w0_n14_mux_dataout, wire_l1_w0_n13_mux_dataout, wire_l1_w0_n12_mux_dataout, wire_l1_w0_n11_mux_dataout, wire_l1_w0_n10_mux_dataout, wire_l1_w0_n9_mux_dataout, wire_l1_w0_n8_mux_dataout, wire_l1_w0_n7_mux_dataout, wire_l1_w0_n6_mux_dataout, wire_l1_w0_n5_mux_dataout, wire_l1_w0_n4_mux_dataout, wire_l1_w0_n3_mux_dataout, wire_l1_w0_n2_mux_dataout, wire_l1_w0_n1_mux_dataout, wire_l1_w0_n0_mux_dataout, {208{1'b0}}, data},
		result = result_wire_ext,
		result_wire_ext = {wire_l6_w7_n0_mux_dataout, wire_l6_w6_n0_mux_dataout, wire_l6_w5_n0_mux_dataout, wire_l6_w4_n0_mux_dataout, wire_l6_w3_n0_mux_dataout, wire_l6_w2_n0_mux_dataout, wire_l6_w1_n0_mux_dataout, wire_l6_w0_n0_mux_dataout},
		sel_wire = {sel[5], {6{1'b0}}, sel[4], {6{1'b0}}, sel[3], {6{1'b0}}, sel[2], {6{1'b0}}, sel[1], {6{1'b0}}, sel[0]};
endmodule //ram_2port_mux

//synthesis_resources = lut 384 M10K 300 reg 12 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION"} *)
module  ram_2port_altsyncram
	( 
	address_a,
	address_b,
	clock0,
	clock1,
	data_a,
	q_b,
	wren_a) /* synthesis synthesis_clearbox=1 */;
	input   [18:0]  address_a;
	input   [18:0]  address_b;
	input   clock0;
	input   clock1;
	input   [7:0]  data_a;
	output   [7:0]  q_b;
	input   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   [18:0]  address_b;
	tri1   clock0;
	tri1   clock1;
	tri1   [7:0]  data_a;
	tri0   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[5:0]	address_reg_b;
	reg	[5:0]	out_address_reg_b;
	wire  [37:0]   wire_decode2_eq;
	wire  [37:0]   wire_rden_decode_b_eq;
	wire  [37:0]   wire_wren_decode_a_eq;
	wire  [7:0]   wire_mux3_result;
	wire  [0:0]   wire_ram_block1a_0portbdataout;
	wire  [0:0]   wire_ram_block1a_1portbdataout;
	wire  [0:0]   wire_ram_block1a_2portbdataout;
	wire  [0:0]   wire_ram_block1a_3portbdataout;
	wire  [0:0]   wire_ram_block1a_4portbdataout;
	wire  [0:0]   wire_ram_block1a_5portbdataout;
	wire  [0:0]   wire_ram_block1a_6portbdataout;
	wire  [0:0]   wire_ram_block1a_7portbdataout;
	wire  [0:0]   wire_ram_block1a_8portbdataout;
	wire  [0:0]   wire_ram_block1a_9portbdataout;
	wire  [0:0]   wire_ram_block1a_10portbdataout;
	wire  [0:0]   wire_ram_block1a_11portbdataout;
	wire  [0:0]   wire_ram_block1a_12portbdataout;
	wire  [0:0]   wire_ram_block1a_13portbdataout;
	wire  [0:0]   wire_ram_block1a_14portbdataout;
	wire  [0:0]   wire_ram_block1a_15portbdataout;
	wire  [0:0]   wire_ram_block1a_16portbdataout;
	wire  [0:0]   wire_ram_block1a_17portbdataout;
	wire  [0:0]   wire_ram_block1a_18portbdataout;
	wire  [0:0]   wire_ram_block1a_19portbdataout;
	wire  [0:0]   wire_ram_block1a_20portbdataout;
	wire  [0:0]   wire_ram_block1a_21portbdataout;
	wire  [0:0]   wire_ram_block1a_22portbdataout;
	wire  [0:0]   wire_ram_block1a_23portbdataout;
	wire  [0:0]   wire_ram_block1a_24portbdataout;
	wire  [0:0]   wire_ram_block1a_25portbdataout;
	wire  [0:0]   wire_ram_block1a_26portbdataout;
	wire  [0:0]   wire_ram_block1a_27portbdataout;
	wire  [0:0]   wire_ram_block1a_28portbdataout;
	wire  [0:0]   wire_ram_block1a_29portbdataout;
	wire  [0:0]   wire_ram_block1a_30portbdataout;
	wire  [0:0]   wire_ram_block1a_31portbdataout;
	wire  [0:0]   wire_ram_block1a_32portbdataout;
	wire  [0:0]   wire_ram_block1a_33portbdataout;
	wire  [0:0]   wire_ram_block1a_34portbdataout;
	wire  [0:0]   wire_ram_block1a_35portbdataout;
	wire  [0:0]   wire_ram_block1a_36portbdataout;
	wire  [0:0]   wire_ram_block1a_37portbdataout;
	wire  [0:0]   wire_ram_block1a_38portbdataout;
	wire  [0:0]   wire_ram_block1a_39portbdataout;
	wire  [0:0]   wire_ram_block1a_40portbdataout;
	wire  [0:0]   wire_ram_block1a_41portbdataout;
	wire  [0:0]   wire_ram_block1a_42portbdataout;
	wire  [0:0]   wire_ram_block1a_43portbdataout;
	wire  [0:0]   wire_ram_block1a_44portbdataout;
	wire  [0:0]   wire_ram_block1a_45portbdataout;
	wire  [0:0]   wire_ram_block1a_46portbdataout;
	wire  [0:0]   wire_ram_block1a_47portbdataout;
	wire  [0:0]   wire_ram_block1a_48portbdataout;
	wire  [0:0]   wire_ram_block1a_49portbdataout;
	wire  [0:0]   wire_ram_block1a_50portbdataout;
	wire  [0:0]   wire_ram_block1a_51portbdataout;
	wire  [0:0]   wire_ram_block1a_52portbdataout;
	wire  [0:0]   wire_ram_block1a_53portbdataout;
	wire  [0:0]   wire_ram_block1a_54portbdataout;
	wire  [0:0]   wire_ram_block1a_55portbdataout;
	wire  [0:0]   wire_ram_block1a_56portbdataout;
	wire  [0:0]   wire_ram_block1a_57portbdataout;
	wire  [0:0]   wire_ram_block1a_58portbdataout;
	wire  [0:0]   wire_ram_block1a_59portbdataout;
	wire  [0:0]   wire_ram_block1a_60portbdataout;
	wire  [0:0]   wire_ram_block1a_61portbdataout;
	wire  [0:0]   wire_ram_block1a_62portbdataout;
	wire  [0:0]   wire_ram_block1a_63portbdataout;
	wire  [0:0]   wire_ram_block1a_64portbdataout;
	wire  [0:0]   wire_ram_block1a_65portbdataout;
	wire  [0:0]   wire_ram_block1a_66portbdataout;
	wire  [0:0]   wire_ram_block1a_67portbdataout;
	wire  [0:0]   wire_ram_block1a_68portbdataout;
	wire  [0:0]   wire_ram_block1a_69portbdataout;
	wire  [0:0]   wire_ram_block1a_70portbdataout;
	wire  [0:0]   wire_ram_block1a_71portbdataout;
	wire  [0:0]   wire_ram_block1a_72portbdataout;
	wire  [0:0]   wire_ram_block1a_73portbdataout;
	wire  [0:0]   wire_ram_block1a_74portbdataout;
	wire  [0:0]   wire_ram_block1a_75portbdataout;
	wire  [0:0]   wire_ram_block1a_76portbdataout;
	wire  [0:0]   wire_ram_block1a_77portbdataout;
	wire  [0:0]   wire_ram_block1a_78portbdataout;
	wire  [0:0]   wire_ram_block1a_79portbdataout;
	wire  [0:0]   wire_ram_block1a_80portbdataout;
	wire  [0:0]   wire_ram_block1a_81portbdataout;
	wire  [0:0]   wire_ram_block1a_82portbdataout;
	wire  [0:0]   wire_ram_block1a_83portbdataout;
	wire  [0:0]   wire_ram_block1a_84portbdataout;
	wire  [0:0]   wire_ram_block1a_85portbdataout;
	wire  [0:0]   wire_ram_block1a_86portbdataout;
	wire  [0:0]   wire_ram_block1a_87portbdataout;
	wire  [0:0]   wire_ram_block1a_88portbdataout;
	wire  [0:0]   wire_ram_block1a_89portbdataout;
	wire  [0:0]   wire_ram_block1a_90portbdataout;
	wire  [0:0]   wire_ram_block1a_91portbdataout;
	wire  [0:0]   wire_ram_block1a_92portbdataout;
	wire  [0:0]   wire_ram_block1a_93portbdataout;
	wire  [0:0]   wire_ram_block1a_94portbdataout;
	wire  [0:0]   wire_ram_block1a_95portbdataout;
	wire  [0:0]   wire_ram_block1a_96portbdataout;
	wire  [0:0]   wire_ram_block1a_97portbdataout;
	wire  [0:0]   wire_ram_block1a_98portbdataout;
	wire  [0:0]   wire_ram_block1a_99portbdataout;
	wire  [0:0]   wire_ram_block1a_100portbdataout;
	wire  [0:0]   wire_ram_block1a_101portbdataout;
	wire  [0:0]   wire_ram_block1a_102portbdataout;
	wire  [0:0]   wire_ram_block1a_103portbdataout;
	wire  [0:0]   wire_ram_block1a_104portbdataout;
	wire  [0:0]   wire_ram_block1a_105portbdataout;
	wire  [0:0]   wire_ram_block1a_106portbdataout;
	wire  [0:0]   wire_ram_block1a_107portbdataout;
	wire  [0:0]   wire_ram_block1a_108portbdataout;
	wire  [0:0]   wire_ram_block1a_109portbdataout;
	wire  [0:0]   wire_ram_block1a_110portbdataout;
	wire  [0:0]   wire_ram_block1a_111portbdataout;
	wire  [0:0]   wire_ram_block1a_112portbdataout;
	wire  [0:0]   wire_ram_block1a_113portbdataout;
	wire  [0:0]   wire_ram_block1a_114portbdataout;
	wire  [0:0]   wire_ram_block1a_115portbdataout;
	wire  [0:0]   wire_ram_block1a_116portbdataout;
	wire  [0:0]   wire_ram_block1a_117portbdataout;
	wire  [0:0]   wire_ram_block1a_118portbdataout;
	wire  [0:0]   wire_ram_block1a_119portbdataout;
	wire  [0:0]   wire_ram_block1a_120portbdataout;
	wire  [0:0]   wire_ram_block1a_121portbdataout;
	wire  [0:0]   wire_ram_block1a_122portbdataout;
	wire  [0:0]   wire_ram_block1a_123portbdataout;
	wire  [0:0]   wire_ram_block1a_124portbdataout;
	wire  [0:0]   wire_ram_block1a_125portbdataout;
	wire  [0:0]   wire_ram_block1a_126portbdataout;
	wire  [0:0]   wire_ram_block1a_127portbdataout;
	wire  [0:0]   wire_ram_block1a_128portbdataout;
	wire  [0:0]   wire_ram_block1a_129portbdataout;
	wire  [0:0]   wire_ram_block1a_130portbdataout;
	wire  [0:0]   wire_ram_block1a_131portbdataout;
	wire  [0:0]   wire_ram_block1a_132portbdataout;
	wire  [0:0]   wire_ram_block1a_133portbdataout;
	wire  [0:0]   wire_ram_block1a_134portbdataout;
	wire  [0:0]   wire_ram_block1a_135portbdataout;
	wire  [0:0]   wire_ram_block1a_136portbdataout;
	wire  [0:0]   wire_ram_block1a_137portbdataout;
	wire  [0:0]   wire_ram_block1a_138portbdataout;
	wire  [0:0]   wire_ram_block1a_139portbdataout;
	wire  [0:0]   wire_ram_block1a_140portbdataout;
	wire  [0:0]   wire_ram_block1a_141portbdataout;
	wire  [0:0]   wire_ram_block1a_142portbdataout;
	wire  [0:0]   wire_ram_block1a_143portbdataout;
	wire  [0:0]   wire_ram_block1a_144portbdataout;
	wire  [0:0]   wire_ram_block1a_145portbdataout;
	wire  [0:0]   wire_ram_block1a_146portbdataout;
	wire  [0:0]   wire_ram_block1a_147portbdataout;
	wire  [0:0]   wire_ram_block1a_148portbdataout;
	wire  [0:0]   wire_ram_block1a_149portbdataout;
	wire  [0:0]   wire_ram_block1a_150portbdataout;
	wire  [0:0]   wire_ram_block1a_151portbdataout;
	wire  [0:0]   wire_ram_block1a_152portbdataout;
	wire  [0:0]   wire_ram_block1a_153portbdataout;
	wire  [0:0]   wire_ram_block1a_154portbdataout;
	wire  [0:0]   wire_ram_block1a_155portbdataout;
	wire  [0:0]   wire_ram_block1a_156portbdataout;
	wire  [0:0]   wire_ram_block1a_157portbdataout;
	wire  [0:0]   wire_ram_block1a_158portbdataout;
	wire  [0:0]   wire_ram_block1a_159portbdataout;
	wire  [0:0]   wire_ram_block1a_160portbdataout;
	wire  [0:0]   wire_ram_block1a_161portbdataout;
	wire  [0:0]   wire_ram_block1a_162portbdataout;
	wire  [0:0]   wire_ram_block1a_163portbdataout;
	wire  [0:0]   wire_ram_block1a_164portbdataout;
	wire  [0:0]   wire_ram_block1a_165portbdataout;
	wire  [0:0]   wire_ram_block1a_166portbdataout;
	wire  [0:0]   wire_ram_block1a_167portbdataout;
	wire  [0:0]   wire_ram_block1a_168portbdataout;
	wire  [0:0]   wire_ram_block1a_169portbdataout;
	wire  [0:0]   wire_ram_block1a_170portbdataout;
	wire  [0:0]   wire_ram_block1a_171portbdataout;
	wire  [0:0]   wire_ram_block1a_172portbdataout;
	wire  [0:0]   wire_ram_block1a_173portbdataout;
	wire  [0:0]   wire_ram_block1a_174portbdataout;
	wire  [0:0]   wire_ram_block1a_175portbdataout;
	wire  [0:0]   wire_ram_block1a_176portbdataout;
	wire  [0:0]   wire_ram_block1a_177portbdataout;
	wire  [0:0]   wire_ram_block1a_178portbdataout;
	wire  [0:0]   wire_ram_block1a_179portbdataout;
	wire  [0:0]   wire_ram_block1a_180portbdataout;
	wire  [0:0]   wire_ram_block1a_181portbdataout;
	wire  [0:0]   wire_ram_block1a_182portbdataout;
	wire  [0:0]   wire_ram_block1a_183portbdataout;
	wire  [0:0]   wire_ram_block1a_184portbdataout;
	wire  [0:0]   wire_ram_block1a_185portbdataout;
	wire  [0:0]   wire_ram_block1a_186portbdataout;
	wire  [0:0]   wire_ram_block1a_187portbdataout;
	wire  [0:0]   wire_ram_block1a_188portbdataout;
	wire  [0:0]   wire_ram_block1a_189portbdataout;
	wire  [0:0]   wire_ram_block1a_190portbdataout;
	wire  [0:0]   wire_ram_block1a_191portbdataout;
	wire  [0:0]   wire_ram_block1a_192portbdataout;
	wire  [0:0]   wire_ram_block1a_193portbdataout;
	wire  [0:0]   wire_ram_block1a_194portbdataout;
	wire  [0:0]   wire_ram_block1a_195portbdataout;
	wire  [0:0]   wire_ram_block1a_196portbdataout;
	wire  [0:0]   wire_ram_block1a_197portbdataout;
	wire  [0:0]   wire_ram_block1a_198portbdataout;
	wire  [0:0]   wire_ram_block1a_199portbdataout;
	wire  [0:0]   wire_ram_block1a_200portbdataout;
	wire  [0:0]   wire_ram_block1a_201portbdataout;
	wire  [0:0]   wire_ram_block1a_202portbdataout;
	wire  [0:0]   wire_ram_block1a_203portbdataout;
	wire  [0:0]   wire_ram_block1a_204portbdataout;
	wire  [0:0]   wire_ram_block1a_205portbdataout;
	wire  [0:0]   wire_ram_block1a_206portbdataout;
	wire  [0:0]   wire_ram_block1a_207portbdataout;
	wire  [0:0]   wire_ram_block1a_208portbdataout;
	wire  [0:0]   wire_ram_block1a_209portbdataout;
	wire  [0:0]   wire_ram_block1a_210portbdataout;
	wire  [0:0]   wire_ram_block1a_211portbdataout;
	wire  [0:0]   wire_ram_block1a_212portbdataout;
	wire  [0:0]   wire_ram_block1a_213portbdataout;
	wire  [0:0]   wire_ram_block1a_214portbdataout;
	wire  [0:0]   wire_ram_block1a_215portbdataout;
	wire  [0:0]   wire_ram_block1a_216portbdataout;
	wire  [0:0]   wire_ram_block1a_217portbdataout;
	wire  [0:0]   wire_ram_block1a_218portbdataout;
	wire  [0:0]   wire_ram_block1a_219portbdataout;
	wire  [0:0]   wire_ram_block1a_220portbdataout;
	wire  [0:0]   wire_ram_block1a_221portbdataout;
	wire  [0:0]   wire_ram_block1a_222portbdataout;
	wire  [0:0]   wire_ram_block1a_223portbdataout;
	wire  [0:0]   wire_ram_block1a_224portbdataout;
	wire  [0:0]   wire_ram_block1a_225portbdataout;
	wire  [0:0]   wire_ram_block1a_226portbdataout;
	wire  [0:0]   wire_ram_block1a_227portbdataout;
	wire  [0:0]   wire_ram_block1a_228portbdataout;
	wire  [0:0]   wire_ram_block1a_229portbdataout;
	wire  [0:0]   wire_ram_block1a_230portbdataout;
	wire  [0:0]   wire_ram_block1a_231portbdataout;
	wire  [0:0]   wire_ram_block1a_232portbdataout;
	wire  [0:0]   wire_ram_block1a_233portbdataout;
	wire  [0:0]   wire_ram_block1a_234portbdataout;
	wire  [0:0]   wire_ram_block1a_235portbdataout;
	wire  [0:0]   wire_ram_block1a_236portbdataout;
	wire  [0:0]   wire_ram_block1a_237portbdataout;
	wire  [0:0]   wire_ram_block1a_238portbdataout;
	wire  [0:0]   wire_ram_block1a_239portbdataout;
	wire  [0:0]   wire_ram_block1a_240portbdataout;
	wire  [0:0]   wire_ram_block1a_241portbdataout;
	wire  [0:0]   wire_ram_block1a_242portbdataout;
	wire  [0:0]   wire_ram_block1a_243portbdataout;
	wire  [0:0]   wire_ram_block1a_244portbdataout;
	wire  [0:0]   wire_ram_block1a_245portbdataout;
	wire  [0:0]   wire_ram_block1a_246portbdataout;
	wire  [0:0]   wire_ram_block1a_247portbdataout;
	wire  [0:0]   wire_ram_block1a_248portbdataout;
	wire  [0:0]   wire_ram_block1a_249portbdataout;
	wire  [0:0]   wire_ram_block1a_250portbdataout;
	wire  [0:0]   wire_ram_block1a_251portbdataout;
	wire  [0:0]   wire_ram_block1a_252portbdataout;
	wire  [0:0]   wire_ram_block1a_253portbdataout;
	wire  [0:0]   wire_ram_block1a_254portbdataout;
	wire  [0:0]   wire_ram_block1a_255portbdataout;
	wire  [0:0]   wire_ram_block1a_256portbdataout;
	wire  [0:0]   wire_ram_block1a_257portbdataout;
	wire  [0:0]   wire_ram_block1a_258portbdataout;
	wire  [0:0]   wire_ram_block1a_259portbdataout;
	wire  [0:0]   wire_ram_block1a_260portbdataout;
	wire  [0:0]   wire_ram_block1a_261portbdataout;
	wire  [0:0]   wire_ram_block1a_262portbdataout;
	wire  [0:0]   wire_ram_block1a_263portbdataout;
	wire  [0:0]   wire_ram_block1a_264portbdataout;
	wire  [0:0]   wire_ram_block1a_265portbdataout;
	wire  [0:0]   wire_ram_block1a_266portbdataout;
	wire  [0:0]   wire_ram_block1a_267portbdataout;
	wire  [0:0]   wire_ram_block1a_268portbdataout;
	wire  [0:0]   wire_ram_block1a_269portbdataout;
	wire  [0:0]   wire_ram_block1a_270portbdataout;
	wire  [0:0]   wire_ram_block1a_271portbdataout;
	wire  [0:0]   wire_ram_block1a_272portbdataout;
	wire  [0:0]   wire_ram_block1a_273portbdataout;
	wire  [0:0]   wire_ram_block1a_274portbdataout;
	wire  [0:0]   wire_ram_block1a_275portbdataout;
	wire  [0:0]   wire_ram_block1a_276portbdataout;
	wire  [0:0]   wire_ram_block1a_277portbdataout;
	wire  [0:0]   wire_ram_block1a_278portbdataout;
	wire  [0:0]   wire_ram_block1a_279portbdataout;
	wire  [0:0]   wire_ram_block1a_280portbdataout;
	wire  [0:0]   wire_ram_block1a_281portbdataout;
	wire  [0:0]   wire_ram_block1a_282portbdataout;
	wire  [0:0]   wire_ram_block1a_283portbdataout;
	wire  [0:0]   wire_ram_block1a_284portbdataout;
	wire  [0:0]   wire_ram_block1a_285portbdataout;
	wire  [0:0]   wire_ram_block1a_286portbdataout;
	wire  [0:0]   wire_ram_block1a_287portbdataout;
	wire  [0:0]   wire_ram_block1a_288portbdataout;
	wire  [0:0]   wire_ram_block1a_289portbdataout;
	wire  [0:0]   wire_ram_block1a_290portbdataout;
	wire  [0:0]   wire_ram_block1a_291portbdataout;
	wire  [0:0]   wire_ram_block1a_292portbdataout;
	wire  [0:0]   wire_ram_block1a_293portbdataout;
	wire  [0:0]   wire_ram_block1a_294portbdataout;
	wire  [0:0]   wire_ram_block1a_295portbdataout;
	wire  [0:0]   wire_ram_block1a_296portbdataout;
	wire  [0:0]   wire_ram_block1a_297portbdataout;
	wire  [0:0]   wire_ram_block1a_298portbdataout;
	wire  [0:0]   wire_ram_block1a_299portbdataout;
	wire  [0:0]   wire_ram_block1a_300portbdataout;
	wire  [0:0]   wire_ram_block1a_301portbdataout;
	wire  [0:0]   wire_ram_block1a_302portbdataout;
	wire  [0:0]   wire_ram_block1a_303portbdataout;
	wire  [18:0]  address_a_wire;
	wire  [5:0]  address_b_sel;
	wire  [18:0]  address_b_wire;
	wire  [5:0]  rden_decode_addr_sel_b;
	wire  [5:0]  w_addr_val_a4w;
	wire  [5:0]  wren_decode_addr_sel_a;

	// synopsys translate_off
	initial
		address_reg_b = 0;
	// synopsys translate_on
	always @ ( posedge clock1)
		  address_reg_b <= address_b_sel;
	// synopsys translate_off
	initial
		out_address_reg_b = 0;
	// synopsys translate_on
	always @ ( posedge clock1)
		  out_address_reg_b <= address_reg_b;
	ram_2port_decode   decode2
	( 
	.data(address_a_wire[18:13]),
	.enable(wren_a),
	.eq(wire_decode2_eq));
	ram_2port_decode1   rden_decode_b
	( 
	.data(rden_decode_addr_sel_b),
	.eq(wire_rden_decode_b_eq));
	ram_2port_decode   wren_decode_a
	( 
	.data(w_addr_val_a4w),
	.enable(wren_a),
	.eq(wire_wren_decode_a_eq));
	ram_2port_mux   mux3
	( 
	.data({wire_ram_block1a_303portbdataout[0], wire_ram_block1a_302portbdataout[0], wire_ram_block1a_301portbdataout[0], wire_ram_block1a_300portbdataout[0], wire_ram_block1a_299portbdataout[0], wire_ram_block1a_298portbdataout[0], wire_ram_block1a_297portbdataout[0], wire_ram_block1a_296portbdataout[0], wire_ram_block1a_295portbdataout[0], wire_ram_block1a_294portbdataout[0], wire_ram_block1a_293portbdataout[0], wire_ram_block1a_292portbdataout[0], wire_ram_block1a_291portbdataout[0], wire_ram_block1a_290portbdataout[0], wire_ram_block1a_289portbdataout[0], wire_ram_block1a_288portbdataout[0], wire_ram_block1a_287portbdataout[0], wire_ram_block1a_286portbdataout[0], wire_ram_block1a_285portbdataout[0], wire_ram_block1a_284portbdataout[0], wire_ram_block1a_283portbdataout[0], wire_ram_block1a_282portbdataout[0], wire_ram_block1a_281portbdataout[0], wire_ram_block1a_280portbdataout[0], wire_ram_block1a_279portbdataout[0], wire_ram_block1a_278portbdataout[0], wire_ram_block1a_277portbdataout[0], wire_ram_block1a_276portbdataout[0], wire_ram_block1a_275portbdataout[0], wire_ram_block1a_274portbdataout[0], wire_ram_block1a_273portbdataout[0], wire_ram_block1a_272portbdataout[0], wire_ram_block1a_271portbdataout[0], wire_ram_block1a_270portbdataout[0], wire_ram_block1a_269portbdataout[0], wire_ram_block1a_268portbdataout[0], wire_ram_block1a_267portbdataout[0], wire_ram_block1a_266portbdataout[0], wire_ram_block1a_265portbdataout[0], wire_ram_block1a_264portbdataout[0], wire_ram_block1a_263portbdataout[0], wire_ram_block1a_262portbdataout[0], wire_ram_block1a_261portbdataout[0], wire_ram_block1a_260portbdataout[0], wire_ram_block1a_259portbdataout[0], wire_ram_block1a_258portbdataout[0], wire_ram_block1a_257portbdataout[0], wire_ram_block1a_256portbdataout[0], wire_ram_block1a_255portbdataout[0], wire_ram_block1a_254portbdataout[0], wire_ram_block1a_253portbdataout[0], wire_ram_block1a_252portbdataout[0], wire_ram_block1a_251portbdataout[0], wire_ram_block1a_250portbdataout[0], wire_ram_block1a_249portbdataout[0], wire_ram_block1a_248portbdataout[0]
, wire_ram_block1a_247portbdataout[0], wire_ram_block1a_246portbdataout[0], wire_ram_block1a_245portbdataout[0], wire_ram_block1a_244portbdataout[0], wire_ram_block1a_243portbdataout[0], wire_ram_block1a_242portbdataout[0], wire_ram_block1a_241portbdataout[0], wire_ram_block1a_240portbdataout[0], wire_ram_block1a_239portbdataout[0], wire_ram_block1a_238portbdataout[0], wire_ram_block1a_237portbdataout[0], wire_ram_block1a_236portbdataout[0], wire_ram_block1a_235portbdataout[0], wire_ram_block1a_234portbdataout[0], wire_ram_block1a_233portbdataout[0], wire_ram_block1a_232portbdataout[0], wire_ram_block1a_231portbdataout[0], wire_ram_block1a_230portbdataout[0], wire_ram_block1a_229portbdataout[0], wire_ram_block1a_228portbdataout[0], wire_ram_block1a_227portbdataout[0], wire_ram_block1a_226portbdataout[0], wire_ram_block1a_225portbdataout[0], wire_ram_block1a_224portbdataout[0], wire_ram_block1a_223portbdataout[0], wire_ram_block1a_222portbdataout[0], wire_ram_block1a_221portbdataout[0], wire_ram_block1a_220portbdataout[0], wire_ram_block1a_219portbdataout[0], wire_ram_block1a_218portbdataout[0], wire_ram_block1a_217portbdataout[0], wire_ram_block1a_216portbdataout[0], wire_ram_block1a_215portbdataout[0], wire_ram_block1a_214portbdataout[0], wire_ram_block1a_213portbdataout[0], wire_ram_block1a_212portbdataout[0], wire_ram_block1a_211portbdataout[0], wire_ram_block1a_210portbdataout[0], wire_ram_block1a_209portbdataout[0], wire_ram_block1a_208portbdataout[0], wire_ram_block1a_207portbdataout[0], wire_ram_block1a_206portbdataout[0], wire_ram_block1a_205portbdataout[0], wire_ram_block1a_204portbdataout[0], wire_ram_block1a_203portbdataout[0], wire_ram_block1a_202portbdataout[0], wire_ram_block1a_201portbdataout[0], wire_ram_block1a_200portbdataout[0], wire_ram_block1a_199portbdataout[0], wire_ram_block1a_198portbdataout[0], wire_ram_block1a_197portbdataout[0], wire_ram_block1a_196portbdataout[0], wire_ram_block1a_195portbdataout[0], wire_ram_block1a_194portbdataout[0], wire_ram_block1a_193portbdataout[0], wire_ram_block1a_192portbdataout[0]
, wire_ram_block1a_191portbdataout[0], wire_ram_block1a_190portbdataout[0], wire_ram_block1a_189portbdataout[0], wire_ram_block1a_188portbdataout[0], wire_ram_block1a_187portbdataout[0], wire_ram_block1a_186portbdataout[0], wire_ram_block1a_185portbdataout[0], wire_ram_block1a_184portbdataout[0], wire_ram_block1a_183portbdataout[0], wire_ram_block1a_182portbdataout[0], wire_ram_block1a_181portbdataout[0], wire_ram_block1a_180portbdataout[0], wire_ram_block1a_179portbdataout[0], wire_ram_block1a_178portbdataout[0], wire_ram_block1a_177portbdataout[0], wire_ram_block1a_176portbdataout[0], wire_ram_block1a_175portbdataout[0], wire_ram_block1a_174portbdataout[0], wire_ram_block1a_173portbdataout[0], wire_ram_block1a_172portbdataout[0], wire_ram_block1a_171portbdataout[0], wire_ram_block1a_170portbdataout[0], wire_ram_block1a_169portbdataout[0], wire_ram_block1a_168portbdataout[0], wire_ram_block1a_167portbdataout[0], wire_ram_block1a_166portbdataout[0], wire_ram_block1a_165portbdataout[0], wire_ram_block1a_164portbdataout[0], wire_ram_block1a_163portbdataout[0], wire_ram_block1a_162portbdataout[0], wire_ram_block1a_161portbdataout[0], wire_ram_block1a_160portbdataout[0], wire_ram_block1a_159portbdataout[0], wire_ram_block1a_158portbdataout[0], wire_ram_block1a_157portbdataout[0], wire_ram_block1a_156portbdataout[0], wire_ram_block1a_155portbdataout[0], wire_ram_block1a_154portbdataout[0], wire_ram_block1a_153portbdataout[0], wire_ram_block1a_152portbdataout[0], wire_ram_block1a_151portbdataout[0], wire_ram_block1a_150portbdataout[0], wire_ram_block1a_149portbdataout[0], wire_ram_block1a_148portbdataout[0], wire_ram_block1a_147portbdataout[0], wire_ram_block1a_146portbdataout[0], wire_ram_block1a_145portbdataout[0], wire_ram_block1a_144portbdataout[0], wire_ram_block1a_143portbdataout[0], wire_ram_block1a_142portbdataout[0], wire_ram_block1a_141portbdataout[0], wire_ram_block1a_140portbdataout[0], wire_ram_block1a_139portbdataout[0], wire_ram_block1a_138portbdataout[0], wire_ram_block1a_137portbdataout[0], wire_ram_block1a_136portbdataout[0]
, wire_ram_block1a_135portbdataout[0], wire_ram_block1a_134portbdataout[0], wire_ram_block1a_133portbdataout[0], wire_ram_block1a_132portbdataout[0], wire_ram_block1a_131portbdataout[0], wire_ram_block1a_130portbdataout[0], wire_ram_block1a_129portbdataout[0], wire_ram_block1a_128portbdataout[0], wire_ram_block1a_127portbdataout[0], wire_ram_block1a_126portbdataout[0], wire_ram_block1a_125portbdataout[0], wire_ram_block1a_124portbdataout[0], wire_ram_block1a_123portbdataout[0], wire_ram_block1a_122portbdataout[0], wire_ram_block1a_121portbdataout[0], wire_ram_block1a_120portbdataout[0], wire_ram_block1a_119portbdataout[0], wire_ram_block1a_118portbdataout[0], wire_ram_block1a_117portbdataout[0], wire_ram_block1a_116portbdataout[0], wire_ram_block1a_115portbdataout[0], wire_ram_block1a_114portbdataout[0], wire_ram_block1a_113portbdataout[0], wire_ram_block1a_112portbdataout[0], wire_ram_block1a_111portbdataout[0], wire_ram_block1a_110portbdataout[0], wire_ram_block1a_109portbdataout[0], wire_ram_block1a_108portbdataout[0], wire_ram_block1a_107portbdataout[0], wire_ram_block1a_106portbdataout[0], wire_ram_block1a_105portbdataout[0], wire_ram_block1a_104portbdataout[0], wire_ram_block1a_103portbdataout[0], wire_ram_block1a_102portbdataout[0], wire_ram_block1a_101portbdataout[0], wire_ram_block1a_100portbdataout[0], wire_ram_block1a_99portbdataout[0], wire_ram_block1a_98portbdataout[0], wire_ram_block1a_97portbdataout[0], wire_ram_block1a_96portbdataout[0], wire_ram_block1a_95portbdataout[0], wire_ram_block1a_94portbdataout[0], wire_ram_block1a_93portbdataout[0], wire_ram_block1a_92portbdataout[0], wire_ram_block1a_91portbdataout[0], wire_ram_block1a_90portbdataout[0], wire_ram_block1a_89portbdataout[0], wire_ram_block1a_88portbdataout[0], wire_ram_block1a_87portbdataout[0], wire_ram_block1a_86portbdataout[0], wire_ram_block1a_85portbdataout[0], wire_ram_block1a_84portbdataout[0], wire_ram_block1a_83portbdataout[0], wire_ram_block1a_82portbdataout[0], wire_ram_block1a_81portbdataout[0], wire_ram_block1a_80portbdataout[0]
, wire_ram_block1a_79portbdataout[0], wire_ram_block1a_78portbdataout[0], wire_ram_block1a_77portbdataout[0], wire_ram_block1a_76portbdataout[0], wire_ram_block1a_75portbdataout[0], wire_ram_block1a_74portbdataout[0], wire_ram_block1a_73portbdataout[0], wire_ram_block1a_72portbdataout[0], wire_ram_block1a_71portbdataout[0], wire_ram_block1a_70portbdataout[0], wire_ram_block1a_69portbdataout[0], wire_ram_block1a_68portbdataout[0], wire_ram_block1a_67portbdataout[0], wire_ram_block1a_66portbdataout[0], wire_ram_block1a_65portbdataout[0], wire_ram_block1a_64portbdataout[0], wire_ram_block1a_63portbdataout[0], wire_ram_block1a_62portbdataout[0], wire_ram_block1a_61portbdataout[0], wire_ram_block1a_60portbdataout[0], wire_ram_block1a_59portbdataout[0], wire_ram_block1a_58portbdataout[0], wire_ram_block1a_57portbdataout[0], wire_ram_block1a_56portbdataout[0], wire_ram_block1a_55portbdataout[0], wire_ram_block1a_54portbdataout[0], wire_ram_block1a_53portbdataout[0], wire_ram_block1a_52portbdataout[0], wire_ram_block1a_51portbdataout[0], wire_ram_block1a_50portbdataout[0], wire_ram_block1a_49portbdataout[0], wire_ram_block1a_48portbdataout[0], wire_ram_block1a_47portbdataout[0], wire_ram_block1a_46portbdataout[0], wire_ram_block1a_45portbdataout[0], wire_ram_block1a_44portbdataout[0], wire_ram_block1a_43portbdataout[0], wire_ram_block1a_42portbdataout[0], wire_ram_block1a_41portbdataout[0], wire_ram_block1a_40portbdataout[0], wire_ram_block1a_39portbdataout[0], wire_ram_block1a_38portbdataout[0], wire_ram_block1a_37portbdataout[0], wire_ram_block1a_36portbdataout[0], wire_ram_block1a_35portbdataout[0], wire_ram_block1a_34portbdataout[0], wire_ram_block1a_33portbdataout[0], wire_ram_block1a_32portbdataout[0], wire_ram_block1a_31portbdataout[0], wire_ram_block1a_30portbdataout[0], wire_ram_block1a_29portbdataout[0], wire_ram_block1a_28portbdataout[0], wire_ram_block1a_27portbdataout[0], wire_ram_block1a_26portbdataout[0], wire_ram_block1a_25portbdataout[0], wire_ram_block1a_24portbdataout[0], wire_ram_block1a_23portbdataout[0]
, wire_ram_block1a_22portbdataout[0], wire_ram_block1a_21portbdataout[0], wire_ram_block1a_20portbdataout[0], wire_ram_block1a_19portbdataout[0], wire_ram_block1a_18portbdataout[0], wire_ram_block1a_17portbdataout[0], wire_ram_block1a_16portbdataout[0], wire_ram_block1a_15portbdataout[0], wire_ram_block1a_14portbdataout[0], wire_ram_block1a_13portbdataout[0], wire_ram_block1a_12portbdataout[0], wire_ram_block1a_11portbdataout[0], wire_ram_block1a_10portbdataout[0], wire_ram_block1a_9portbdataout[0], wire_ram_block1a_8portbdataout[0], wire_ram_block1a_7portbdataout[0], wire_ram_block1a_6portbdataout[0], wire_ram_block1a_5portbdataout[0], wire_ram_block1a_4portbdataout[0], wire_ram_block1a_3portbdataout[0], wire_ram_block1a_2portbdataout[0], wire_ram_block1a_1portbdataout[0], wire_ram_block1a_0portbdataout[0]}),
	.result(wire_mux3_result),
	.sel(out_address_reg_b));
	cyclonev_ram_block   ram_block1a_0
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_0portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_0.clk0_core_clock_enable = "ena0",
		ram_block1a_0.clk0_input_clock_enable = "none",
		ram_block1a_0.clk1_core_clock_enable = "ena1",
		ram_block1a_0.clk1_input_clock_enable = "none",
		ram_block1a_0.clk1_output_clock_enable = "none",
		ram_block1a_0.connectivity_checking = "OFF",
		ram_block1a_0.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_0.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_0.operation_mode = "dual_port",
		ram_block1a_0.port_a_address_width = 13,
		ram_block1a_0.port_a_data_width = 1,
		ram_block1a_0.port_a_first_address = 0,
		ram_block1a_0.port_a_first_bit_number = 0,
		ram_block1a_0.port_a_last_address = 8191,
		ram_block1a_0.port_a_logical_ram_depth = 307200,
		ram_block1a_0.port_a_logical_ram_width = 8,
		ram_block1a_0.port_b_address_clear = "none",
		ram_block1a_0.port_b_address_clock = "clock1",
		ram_block1a_0.port_b_address_width = 13,
		ram_block1a_0.port_b_data_out_clear = "none",
		ram_block1a_0.port_b_data_out_clock = "clock1",
		ram_block1a_0.port_b_data_width = 1,
		ram_block1a_0.port_b_first_address = 0,
		ram_block1a_0.port_b_first_bit_number = 0,
		ram_block1a_0.port_b_last_address = 8191,
		ram_block1a_0.port_b_logical_ram_depth = 307200,
		ram_block1a_0.port_b_logical_ram_width = 8,
		ram_block1a_0.port_b_read_enable_clock = "clock1",
		ram_block1a_0.power_up_uninitialized = "false",
		ram_block1a_0.ram_block_type = "M10K",
		ram_block1a_0.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_1
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_1portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_1.clk0_core_clock_enable = "ena0",
		ram_block1a_1.clk0_input_clock_enable = "none",
		ram_block1a_1.clk1_core_clock_enable = "ena1",
		ram_block1a_1.clk1_input_clock_enable = "none",
		ram_block1a_1.clk1_output_clock_enable = "none",
		ram_block1a_1.connectivity_checking = "OFF",
		ram_block1a_1.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_1.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_1.operation_mode = "dual_port",
		ram_block1a_1.port_a_address_width = 13,
		ram_block1a_1.port_a_data_width = 1,
		ram_block1a_1.port_a_first_address = 0,
		ram_block1a_1.port_a_first_bit_number = 1,
		ram_block1a_1.port_a_last_address = 8191,
		ram_block1a_1.port_a_logical_ram_depth = 307200,
		ram_block1a_1.port_a_logical_ram_width = 8,
		ram_block1a_1.port_b_address_clear = "none",
		ram_block1a_1.port_b_address_clock = "clock1",
		ram_block1a_1.port_b_address_width = 13,
		ram_block1a_1.port_b_data_out_clear = "none",
		ram_block1a_1.port_b_data_out_clock = "clock1",
		ram_block1a_1.port_b_data_width = 1,
		ram_block1a_1.port_b_first_address = 0,
		ram_block1a_1.port_b_first_bit_number = 1,
		ram_block1a_1.port_b_last_address = 8191,
		ram_block1a_1.port_b_logical_ram_depth = 307200,
		ram_block1a_1.port_b_logical_ram_width = 8,
		ram_block1a_1.port_b_read_enable_clock = "clock1",
		ram_block1a_1.power_up_uninitialized = "false",
		ram_block1a_1.ram_block_type = "M10K",
		ram_block1a_1.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_2
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_2portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_2.clk0_core_clock_enable = "ena0",
		ram_block1a_2.clk0_input_clock_enable = "none",
		ram_block1a_2.clk1_core_clock_enable = "ena1",
		ram_block1a_2.clk1_input_clock_enable = "none",
		ram_block1a_2.clk1_output_clock_enable = "none",
		ram_block1a_2.connectivity_checking = "OFF",
		ram_block1a_2.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_2.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_2.operation_mode = "dual_port",
		ram_block1a_2.port_a_address_width = 13,
		ram_block1a_2.port_a_data_width = 1,
		ram_block1a_2.port_a_first_address = 0,
		ram_block1a_2.port_a_first_bit_number = 2,
		ram_block1a_2.port_a_last_address = 8191,
		ram_block1a_2.port_a_logical_ram_depth = 307200,
		ram_block1a_2.port_a_logical_ram_width = 8,
		ram_block1a_2.port_b_address_clear = "none",
		ram_block1a_2.port_b_address_clock = "clock1",
		ram_block1a_2.port_b_address_width = 13,
		ram_block1a_2.port_b_data_out_clear = "none",
		ram_block1a_2.port_b_data_out_clock = "clock1",
		ram_block1a_2.port_b_data_width = 1,
		ram_block1a_2.port_b_first_address = 0,
		ram_block1a_2.port_b_first_bit_number = 2,
		ram_block1a_2.port_b_last_address = 8191,
		ram_block1a_2.port_b_logical_ram_depth = 307200,
		ram_block1a_2.port_b_logical_ram_width = 8,
		ram_block1a_2.port_b_read_enable_clock = "clock1",
		ram_block1a_2.power_up_uninitialized = "false",
		ram_block1a_2.ram_block_type = "M10K",
		ram_block1a_2.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_3
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_3portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_3.clk0_core_clock_enable = "ena0",
		ram_block1a_3.clk0_input_clock_enable = "none",
		ram_block1a_3.clk1_core_clock_enable = "ena1",
		ram_block1a_3.clk1_input_clock_enable = "none",
		ram_block1a_3.clk1_output_clock_enable = "none",
		ram_block1a_3.connectivity_checking = "OFF",
		ram_block1a_3.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_3.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_3.operation_mode = "dual_port",
		ram_block1a_3.port_a_address_width = 13,
		ram_block1a_3.port_a_data_width = 1,
		ram_block1a_3.port_a_first_address = 0,
		ram_block1a_3.port_a_first_bit_number = 3,
		ram_block1a_3.port_a_last_address = 8191,
		ram_block1a_3.port_a_logical_ram_depth = 307200,
		ram_block1a_3.port_a_logical_ram_width = 8,
		ram_block1a_3.port_b_address_clear = "none",
		ram_block1a_3.port_b_address_clock = "clock1",
		ram_block1a_3.port_b_address_width = 13,
		ram_block1a_3.port_b_data_out_clear = "none",
		ram_block1a_3.port_b_data_out_clock = "clock1",
		ram_block1a_3.port_b_data_width = 1,
		ram_block1a_3.port_b_first_address = 0,
		ram_block1a_3.port_b_first_bit_number = 3,
		ram_block1a_3.port_b_last_address = 8191,
		ram_block1a_3.port_b_logical_ram_depth = 307200,
		ram_block1a_3.port_b_logical_ram_width = 8,
		ram_block1a_3.port_b_read_enable_clock = "clock1",
		ram_block1a_3.power_up_uninitialized = "false",
		ram_block1a_3.ram_block_type = "M10K",
		ram_block1a_3.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_4
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_4portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_4.clk0_core_clock_enable = "ena0",
		ram_block1a_4.clk0_input_clock_enable = "none",
		ram_block1a_4.clk1_core_clock_enable = "ena1",
		ram_block1a_4.clk1_input_clock_enable = "none",
		ram_block1a_4.clk1_output_clock_enable = "none",
		ram_block1a_4.connectivity_checking = "OFF",
		ram_block1a_4.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_4.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_4.operation_mode = "dual_port",
		ram_block1a_4.port_a_address_width = 13,
		ram_block1a_4.port_a_data_width = 1,
		ram_block1a_4.port_a_first_address = 0,
		ram_block1a_4.port_a_first_bit_number = 4,
		ram_block1a_4.port_a_last_address = 8191,
		ram_block1a_4.port_a_logical_ram_depth = 307200,
		ram_block1a_4.port_a_logical_ram_width = 8,
		ram_block1a_4.port_b_address_clear = "none",
		ram_block1a_4.port_b_address_clock = "clock1",
		ram_block1a_4.port_b_address_width = 13,
		ram_block1a_4.port_b_data_out_clear = "none",
		ram_block1a_4.port_b_data_out_clock = "clock1",
		ram_block1a_4.port_b_data_width = 1,
		ram_block1a_4.port_b_first_address = 0,
		ram_block1a_4.port_b_first_bit_number = 4,
		ram_block1a_4.port_b_last_address = 8191,
		ram_block1a_4.port_b_logical_ram_depth = 307200,
		ram_block1a_4.port_b_logical_ram_width = 8,
		ram_block1a_4.port_b_read_enable_clock = "clock1",
		ram_block1a_4.power_up_uninitialized = "false",
		ram_block1a_4.ram_block_type = "M10K",
		ram_block1a_4.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_5
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_5portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_5.clk0_core_clock_enable = "ena0",
		ram_block1a_5.clk0_input_clock_enable = "none",
		ram_block1a_5.clk1_core_clock_enable = "ena1",
		ram_block1a_5.clk1_input_clock_enable = "none",
		ram_block1a_5.clk1_output_clock_enable = "none",
		ram_block1a_5.connectivity_checking = "OFF",
		ram_block1a_5.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_5.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_5.operation_mode = "dual_port",
		ram_block1a_5.port_a_address_width = 13,
		ram_block1a_5.port_a_data_width = 1,
		ram_block1a_5.port_a_first_address = 0,
		ram_block1a_5.port_a_first_bit_number = 5,
		ram_block1a_5.port_a_last_address = 8191,
		ram_block1a_5.port_a_logical_ram_depth = 307200,
		ram_block1a_5.port_a_logical_ram_width = 8,
		ram_block1a_5.port_b_address_clear = "none",
		ram_block1a_5.port_b_address_clock = "clock1",
		ram_block1a_5.port_b_address_width = 13,
		ram_block1a_5.port_b_data_out_clear = "none",
		ram_block1a_5.port_b_data_out_clock = "clock1",
		ram_block1a_5.port_b_data_width = 1,
		ram_block1a_5.port_b_first_address = 0,
		ram_block1a_5.port_b_first_bit_number = 5,
		ram_block1a_5.port_b_last_address = 8191,
		ram_block1a_5.port_b_logical_ram_depth = 307200,
		ram_block1a_5.port_b_logical_ram_width = 8,
		ram_block1a_5.port_b_read_enable_clock = "clock1",
		ram_block1a_5.power_up_uninitialized = "false",
		ram_block1a_5.ram_block_type = "M10K",
		ram_block1a_5.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_6
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_6portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_6.clk0_core_clock_enable = "ena0",
		ram_block1a_6.clk0_input_clock_enable = "none",
		ram_block1a_6.clk1_core_clock_enable = "ena1",
		ram_block1a_6.clk1_input_clock_enable = "none",
		ram_block1a_6.clk1_output_clock_enable = "none",
		ram_block1a_6.connectivity_checking = "OFF",
		ram_block1a_6.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_6.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_6.operation_mode = "dual_port",
		ram_block1a_6.port_a_address_width = 13,
		ram_block1a_6.port_a_data_width = 1,
		ram_block1a_6.port_a_first_address = 0,
		ram_block1a_6.port_a_first_bit_number = 6,
		ram_block1a_6.port_a_last_address = 8191,
		ram_block1a_6.port_a_logical_ram_depth = 307200,
		ram_block1a_6.port_a_logical_ram_width = 8,
		ram_block1a_6.port_b_address_clear = "none",
		ram_block1a_6.port_b_address_clock = "clock1",
		ram_block1a_6.port_b_address_width = 13,
		ram_block1a_6.port_b_data_out_clear = "none",
		ram_block1a_6.port_b_data_out_clock = "clock1",
		ram_block1a_6.port_b_data_width = 1,
		ram_block1a_6.port_b_first_address = 0,
		ram_block1a_6.port_b_first_bit_number = 6,
		ram_block1a_6.port_b_last_address = 8191,
		ram_block1a_6.port_b_logical_ram_depth = 307200,
		ram_block1a_6.port_b_logical_ram_width = 8,
		ram_block1a_6.port_b_read_enable_clock = "clock1",
		ram_block1a_6.power_up_uninitialized = "false",
		ram_block1a_6.ram_block_type = "M10K",
		ram_block1a_6.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_7
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_7portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_7.clk0_core_clock_enable = "ena0",
		ram_block1a_7.clk0_input_clock_enable = "none",
		ram_block1a_7.clk1_core_clock_enable = "ena1",
		ram_block1a_7.clk1_input_clock_enable = "none",
		ram_block1a_7.clk1_output_clock_enable = "none",
		ram_block1a_7.connectivity_checking = "OFF",
		ram_block1a_7.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_7.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_7.operation_mode = "dual_port",
		ram_block1a_7.port_a_address_width = 13,
		ram_block1a_7.port_a_data_width = 1,
		ram_block1a_7.port_a_first_address = 0,
		ram_block1a_7.port_a_first_bit_number = 7,
		ram_block1a_7.port_a_last_address = 8191,
		ram_block1a_7.port_a_logical_ram_depth = 307200,
		ram_block1a_7.port_a_logical_ram_width = 8,
		ram_block1a_7.port_b_address_clear = "none",
		ram_block1a_7.port_b_address_clock = "clock1",
		ram_block1a_7.port_b_address_width = 13,
		ram_block1a_7.port_b_data_out_clear = "none",
		ram_block1a_7.port_b_data_out_clock = "clock1",
		ram_block1a_7.port_b_data_width = 1,
		ram_block1a_7.port_b_first_address = 0,
		ram_block1a_7.port_b_first_bit_number = 7,
		ram_block1a_7.port_b_last_address = 8191,
		ram_block1a_7.port_b_logical_ram_depth = 307200,
		ram_block1a_7.port_b_logical_ram_width = 8,
		ram_block1a_7.port_b_read_enable_clock = "clock1",
		ram_block1a_7.power_up_uninitialized = "false",
		ram_block1a_7.ram_block_type = "M10K",
		ram_block1a_7.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_8
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_8portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_8.clk0_core_clock_enable = "ena0",
		ram_block1a_8.clk0_input_clock_enable = "none",
		ram_block1a_8.clk1_core_clock_enable = "ena1",
		ram_block1a_8.clk1_input_clock_enable = "none",
		ram_block1a_8.clk1_output_clock_enable = "none",
		ram_block1a_8.connectivity_checking = "OFF",
		ram_block1a_8.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_8.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_8.operation_mode = "dual_port",
		ram_block1a_8.port_a_address_width = 13,
		ram_block1a_8.port_a_data_width = 1,
		ram_block1a_8.port_a_first_address = 8192,
		ram_block1a_8.port_a_first_bit_number = 0,
		ram_block1a_8.port_a_last_address = 16383,
		ram_block1a_8.port_a_logical_ram_depth = 307200,
		ram_block1a_8.port_a_logical_ram_width = 8,
		ram_block1a_8.port_b_address_clear = "none",
		ram_block1a_8.port_b_address_clock = "clock1",
		ram_block1a_8.port_b_address_width = 13,
		ram_block1a_8.port_b_data_out_clear = "none",
		ram_block1a_8.port_b_data_out_clock = "clock1",
		ram_block1a_8.port_b_data_width = 1,
		ram_block1a_8.port_b_first_address = 8192,
		ram_block1a_8.port_b_first_bit_number = 0,
		ram_block1a_8.port_b_last_address = 16383,
		ram_block1a_8.port_b_logical_ram_depth = 307200,
		ram_block1a_8.port_b_logical_ram_width = 8,
		ram_block1a_8.port_b_read_enable_clock = "clock1",
		ram_block1a_8.power_up_uninitialized = "false",
		ram_block1a_8.ram_block_type = "M10K",
		ram_block1a_8.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_9
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_9portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_9.clk0_core_clock_enable = "ena0",
		ram_block1a_9.clk0_input_clock_enable = "none",
		ram_block1a_9.clk1_core_clock_enable = "ena1",
		ram_block1a_9.clk1_input_clock_enable = "none",
		ram_block1a_9.clk1_output_clock_enable = "none",
		ram_block1a_9.connectivity_checking = "OFF",
		ram_block1a_9.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_9.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_9.operation_mode = "dual_port",
		ram_block1a_9.port_a_address_width = 13,
		ram_block1a_9.port_a_data_width = 1,
		ram_block1a_9.port_a_first_address = 8192,
		ram_block1a_9.port_a_first_bit_number = 1,
		ram_block1a_9.port_a_last_address = 16383,
		ram_block1a_9.port_a_logical_ram_depth = 307200,
		ram_block1a_9.port_a_logical_ram_width = 8,
		ram_block1a_9.port_b_address_clear = "none",
		ram_block1a_9.port_b_address_clock = "clock1",
		ram_block1a_9.port_b_address_width = 13,
		ram_block1a_9.port_b_data_out_clear = "none",
		ram_block1a_9.port_b_data_out_clock = "clock1",
		ram_block1a_9.port_b_data_width = 1,
		ram_block1a_9.port_b_first_address = 8192,
		ram_block1a_9.port_b_first_bit_number = 1,
		ram_block1a_9.port_b_last_address = 16383,
		ram_block1a_9.port_b_logical_ram_depth = 307200,
		ram_block1a_9.port_b_logical_ram_width = 8,
		ram_block1a_9.port_b_read_enable_clock = "clock1",
		ram_block1a_9.power_up_uninitialized = "false",
		ram_block1a_9.ram_block_type = "M10K",
		ram_block1a_9.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_10
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_10portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_10.clk0_core_clock_enable = "ena0",
		ram_block1a_10.clk0_input_clock_enable = "none",
		ram_block1a_10.clk1_core_clock_enable = "ena1",
		ram_block1a_10.clk1_input_clock_enable = "none",
		ram_block1a_10.clk1_output_clock_enable = "none",
		ram_block1a_10.connectivity_checking = "OFF",
		ram_block1a_10.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_10.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_10.operation_mode = "dual_port",
		ram_block1a_10.port_a_address_width = 13,
		ram_block1a_10.port_a_data_width = 1,
		ram_block1a_10.port_a_first_address = 8192,
		ram_block1a_10.port_a_first_bit_number = 2,
		ram_block1a_10.port_a_last_address = 16383,
		ram_block1a_10.port_a_logical_ram_depth = 307200,
		ram_block1a_10.port_a_logical_ram_width = 8,
		ram_block1a_10.port_b_address_clear = "none",
		ram_block1a_10.port_b_address_clock = "clock1",
		ram_block1a_10.port_b_address_width = 13,
		ram_block1a_10.port_b_data_out_clear = "none",
		ram_block1a_10.port_b_data_out_clock = "clock1",
		ram_block1a_10.port_b_data_width = 1,
		ram_block1a_10.port_b_first_address = 8192,
		ram_block1a_10.port_b_first_bit_number = 2,
		ram_block1a_10.port_b_last_address = 16383,
		ram_block1a_10.port_b_logical_ram_depth = 307200,
		ram_block1a_10.port_b_logical_ram_width = 8,
		ram_block1a_10.port_b_read_enable_clock = "clock1",
		ram_block1a_10.power_up_uninitialized = "false",
		ram_block1a_10.ram_block_type = "M10K",
		ram_block1a_10.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_11
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_11portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_11.clk0_core_clock_enable = "ena0",
		ram_block1a_11.clk0_input_clock_enable = "none",
		ram_block1a_11.clk1_core_clock_enable = "ena1",
		ram_block1a_11.clk1_input_clock_enable = "none",
		ram_block1a_11.clk1_output_clock_enable = "none",
		ram_block1a_11.connectivity_checking = "OFF",
		ram_block1a_11.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_11.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_11.operation_mode = "dual_port",
		ram_block1a_11.port_a_address_width = 13,
		ram_block1a_11.port_a_data_width = 1,
		ram_block1a_11.port_a_first_address = 8192,
		ram_block1a_11.port_a_first_bit_number = 3,
		ram_block1a_11.port_a_last_address = 16383,
		ram_block1a_11.port_a_logical_ram_depth = 307200,
		ram_block1a_11.port_a_logical_ram_width = 8,
		ram_block1a_11.port_b_address_clear = "none",
		ram_block1a_11.port_b_address_clock = "clock1",
		ram_block1a_11.port_b_address_width = 13,
		ram_block1a_11.port_b_data_out_clear = "none",
		ram_block1a_11.port_b_data_out_clock = "clock1",
		ram_block1a_11.port_b_data_width = 1,
		ram_block1a_11.port_b_first_address = 8192,
		ram_block1a_11.port_b_first_bit_number = 3,
		ram_block1a_11.port_b_last_address = 16383,
		ram_block1a_11.port_b_logical_ram_depth = 307200,
		ram_block1a_11.port_b_logical_ram_width = 8,
		ram_block1a_11.port_b_read_enable_clock = "clock1",
		ram_block1a_11.power_up_uninitialized = "false",
		ram_block1a_11.ram_block_type = "M10K",
		ram_block1a_11.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_12
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_12portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_12.clk0_core_clock_enable = "ena0",
		ram_block1a_12.clk0_input_clock_enable = "none",
		ram_block1a_12.clk1_core_clock_enable = "ena1",
		ram_block1a_12.clk1_input_clock_enable = "none",
		ram_block1a_12.clk1_output_clock_enable = "none",
		ram_block1a_12.connectivity_checking = "OFF",
		ram_block1a_12.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_12.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_12.operation_mode = "dual_port",
		ram_block1a_12.port_a_address_width = 13,
		ram_block1a_12.port_a_data_width = 1,
		ram_block1a_12.port_a_first_address = 8192,
		ram_block1a_12.port_a_first_bit_number = 4,
		ram_block1a_12.port_a_last_address = 16383,
		ram_block1a_12.port_a_logical_ram_depth = 307200,
		ram_block1a_12.port_a_logical_ram_width = 8,
		ram_block1a_12.port_b_address_clear = "none",
		ram_block1a_12.port_b_address_clock = "clock1",
		ram_block1a_12.port_b_address_width = 13,
		ram_block1a_12.port_b_data_out_clear = "none",
		ram_block1a_12.port_b_data_out_clock = "clock1",
		ram_block1a_12.port_b_data_width = 1,
		ram_block1a_12.port_b_first_address = 8192,
		ram_block1a_12.port_b_first_bit_number = 4,
		ram_block1a_12.port_b_last_address = 16383,
		ram_block1a_12.port_b_logical_ram_depth = 307200,
		ram_block1a_12.port_b_logical_ram_width = 8,
		ram_block1a_12.port_b_read_enable_clock = "clock1",
		ram_block1a_12.power_up_uninitialized = "false",
		ram_block1a_12.ram_block_type = "M10K",
		ram_block1a_12.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_13
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_13portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_13.clk0_core_clock_enable = "ena0",
		ram_block1a_13.clk0_input_clock_enable = "none",
		ram_block1a_13.clk1_core_clock_enable = "ena1",
		ram_block1a_13.clk1_input_clock_enable = "none",
		ram_block1a_13.clk1_output_clock_enable = "none",
		ram_block1a_13.connectivity_checking = "OFF",
		ram_block1a_13.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_13.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_13.operation_mode = "dual_port",
		ram_block1a_13.port_a_address_width = 13,
		ram_block1a_13.port_a_data_width = 1,
		ram_block1a_13.port_a_first_address = 8192,
		ram_block1a_13.port_a_first_bit_number = 5,
		ram_block1a_13.port_a_last_address = 16383,
		ram_block1a_13.port_a_logical_ram_depth = 307200,
		ram_block1a_13.port_a_logical_ram_width = 8,
		ram_block1a_13.port_b_address_clear = "none",
		ram_block1a_13.port_b_address_clock = "clock1",
		ram_block1a_13.port_b_address_width = 13,
		ram_block1a_13.port_b_data_out_clear = "none",
		ram_block1a_13.port_b_data_out_clock = "clock1",
		ram_block1a_13.port_b_data_width = 1,
		ram_block1a_13.port_b_first_address = 8192,
		ram_block1a_13.port_b_first_bit_number = 5,
		ram_block1a_13.port_b_last_address = 16383,
		ram_block1a_13.port_b_logical_ram_depth = 307200,
		ram_block1a_13.port_b_logical_ram_width = 8,
		ram_block1a_13.port_b_read_enable_clock = "clock1",
		ram_block1a_13.power_up_uninitialized = "false",
		ram_block1a_13.ram_block_type = "M10K",
		ram_block1a_13.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_14
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_14portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_14.clk0_core_clock_enable = "ena0",
		ram_block1a_14.clk0_input_clock_enable = "none",
		ram_block1a_14.clk1_core_clock_enable = "ena1",
		ram_block1a_14.clk1_input_clock_enable = "none",
		ram_block1a_14.clk1_output_clock_enable = "none",
		ram_block1a_14.connectivity_checking = "OFF",
		ram_block1a_14.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_14.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_14.operation_mode = "dual_port",
		ram_block1a_14.port_a_address_width = 13,
		ram_block1a_14.port_a_data_width = 1,
		ram_block1a_14.port_a_first_address = 8192,
		ram_block1a_14.port_a_first_bit_number = 6,
		ram_block1a_14.port_a_last_address = 16383,
		ram_block1a_14.port_a_logical_ram_depth = 307200,
		ram_block1a_14.port_a_logical_ram_width = 8,
		ram_block1a_14.port_b_address_clear = "none",
		ram_block1a_14.port_b_address_clock = "clock1",
		ram_block1a_14.port_b_address_width = 13,
		ram_block1a_14.port_b_data_out_clear = "none",
		ram_block1a_14.port_b_data_out_clock = "clock1",
		ram_block1a_14.port_b_data_width = 1,
		ram_block1a_14.port_b_first_address = 8192,
		ram_block1a_14.port_b_first_bit_number = 6,
		ram_block1a_14.port_b_last_address = 16383,
		ram_block1a_14.port_b_logical_ram_depth = 307200,
		ram_block1a_14.port_b_logical_ram_width = 8,
		ram_block1a_14.port_b_read_enable_clock = "clock1",
		ram_block1a_14.power_up_uninitialized = "false",
		ram_block1a_14.ram_block_type = "M10K",
		ram_block1a_14.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_15
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_15portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_15.clk0_core_clock_enable = "ena0",
		ram_block1a_15.clk0_input_clock_enable = "none",
		ram_block1a_15.clk1_core_clock_enable = "ena1",
		ram_block1a_15.clk1_input_clock_enable = "none",
		ram_block1a_15.clk1_output_clock_enable = "none",
		ram_block1a_15.connectivity_checking = "OFF",
		ram_block1a_15.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_15.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_15.operation_mode = "dual_port",
		ram_block1a_15.port_a_address_width = 13,
		ram_block1a_15.port_a_data_width = 1,
		ram_block1a_15.port_a_first_address = 8192,
		ram_block1a_15.port_a_first_bit_number = 7,
		ram_block1a_15.port_a_last_address = 16383,
		ram_block1a_15.port_a_logical_ram_depth = 307200,
		ram_block1a_15.port_a_logical_ram_width = 8,
		ram_block1a_15.port_b_address_clear = "none",
		ram_block1a_15.port_b_address_clock = "clock1",
		ram_block1a_15.port_b_address_width = 13,
		ram_block1a_15.port_b_data_out_clear = "none",
		ram_block1a_15.port_b_data_out_clock = "clock1",
		ram_block1a_15.port_b_data_width = 1,
		ram_block1a_15.port_b_first_address = 8192,
		ram_block1a_15.port_b_first_bit_number = 7,
		ram_block1a_15.port_b_last_address = 16383,
		ram_block1a_15.port_b_logical_ram_depth = 307200,
		ram_block1a_15.port_b_logical_ram_width = 8,
		ram_block1a_15.port_b_read_enable_clock = "clock1",
		ram_block1a_15.power_up_uninitialized = "false",
		ram_block1a_15.ram_block_type = "M10K",
		ram_block1a_15.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_16
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_16portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_16.clk0_core_clock_enable = "ena0",
		ram_block1a_16.clk0_input_clock_enable = "none",
		ram_block1a_16.clk1_core_clock_enable = "ena1",
		ram_block1a_16.clk1_input_clock_enable = "none",
		ram_block1a_16.clk1_output_clock_enable = "none",
		ram_block1a_16.connectivity_checking = "OFF",
		ram_block1a_16.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_16.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_16.operation_mode = "dual_port",
		ram_block1a_16.port_a_address_width = 13,
		ram_block1a_16.port_a_data_width = 1,
		ram_block1a_16.port_a_first_address = 16384,
		ram_block1a_16.port_a_first_bit_number = 0,
		ram_block1a_16.port_a_last_address = 24575,
		ram_block1a_16.port_a_logical_ram_depth = 307200,
		ram_block1a_16.port_a_logical_ram_width = 8,
		ram_block1a_16.port_b_address_clear = "none",
		ram_block1a_16.port_b_address_clock = "clock1",
		ram_block1a_16.port_b_address_width = 13,
		ram_block1a_16.port_b_data_out_clear = "none",
		ram_block1a_16.port_b_data_out_clock = "clock1",
		ram_block1a_16.port_b_data_width = 1,
		ram_block1a_16.port_b_first_address = 16384,
		ram_block1a_16.port_b_first_bit_number = 0,
		ram_block1a_16.port_b_last_address = 24575,
		ram_block1a_16.port_b_logical_ram_depth = 307200,
		ram_block1a_16.port_b_logical_ram_width = 8,
		ram_block1a_16.port_b_read_enable_clock = "clock1",
		ram_block1a_16.power_up_uninitialized = "false",
		ram_block1a_16.ram_block_type = "M10K",
		ram_block1a_16.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_17
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_17portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_17.clk0_core_clock_enable = "ena0",
		ram_block1a_17.clk0_input_clock_enable = "none",
		ram_block1a_17.clk1_core_clock_enable = "ena1",
		ram_block1a_17.clk1_input_clock_enable = "none",
		ram_block1a_17.clk1_output_clock_enable = "none",
		ram_block1a_17.connectivity_checking = "OFF",
		ram_block1a_17.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_17.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_17.operation_mode = "dual_port",
		ram_block1a_17.port_a_address_width = 13,
		ram_block1a_17.port_a_data_width = 1,
		ram_block1a_17.port_a_first_address = 16384,
		ram_block1a_17.port_a_first_bit_number = 1,
		ram_block1a_17.port_a_last_address = 24575,
		ram_block1a_17.port_a_logical_ram_depth = 307200,
		ram_block1a_17.port_a_logical_ram_width = 8,
		ram_block1a_17.port_b_address_clear = "none",
		ram_block1a_17.port_b_address_clock = "clock1",
		ram_block1a_17.port_b_address_width = 13,
		ram_block1a_17.port_b_data_out_clear = "none",
		ram_block1a_17.port_b_data_out_clock = "clock1",
		ram_block1a_17.port_b_data_width = 1,
		ram_block1a_17.port_b_first_address = 16384,
		ram_block1a_17.port_b_first_bit_number = 1,
		ram_block1a_17.port_b_last_address = 24575,
		ram_block1a_17.port_b_logical_ram_depth = 307200,
		ram_block1a_17.port_b_logical_ram_width = 8,
		ram_block1a_17.port_b_read_enable_clock = "clock1",
		ram_block1a_17.power_up_uninitialized = "false",
		ram_block1a_17.ram_block_type = "M10K",
		ram_block1a_17.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_18
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_18portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_18.clk0_core_clock_enable = "ena0",
		ram_block1a_18.clk0_input_clock_enable = "none",
		ram_block1a_18.clk1_core_clock_enable = "ena1",
		ram_block1a_18.clk1_input_clock_enable = "none",
		ram_block1a_18.clk1_output_clock_enable = "none",
		ram_block1a_18.connectivity_checking = "OFF",
		ram_block1a_18.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_18.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_18.operation_mode = "dual_port",
		ram_block1a_18.port_a_address_width = 13,
		ram_block1a_18.port_a_data_width = 1,
		ram_block1a_18.port_a_first_address = 16384,
		ram_block1a_18.port_a_first_bit_number = 2,
		ram_block1a_18.port_a_last_address = 24575,
		ram_block1a_18.port_a_logical_ram_depth = 307200,
		ram_block1a_18.port_a_logical_ram_width = 8,
		ram_block1a_18.port_b_address_clear = "none",
		ram_block1a_18.port_b_address_clock = "clock1",
		ram_block1a_18.port_b_address_width = 13,
		ram_block1a_18.port_b_data_out_clear = "none",
		ram_block1a_18.port_b_data_out_clock = "clock1",
		ram_block1a_18.port_b_data_width = 1,
		ram_block1a_18.port_b_first_address = 16384,
		ram_block1a_18.port_b_first_bit_number = 2,
		ram_block1a_18.port_b_last_address = 24575,
		ram_block1a_18.port_b_logical_ram_depth = 307200,
		ram_block1a_18.port_b_logical_ram_width = 8,
		ram_block1a_18.port_b_read_enable_clock = "clock1",
		ram_block1a_18.power_up_uninitialized = "false",
		ram_block1a_18.ram_block_type = "M10K",
		ram_block1a_18.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_19
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_19portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_19.clk0_core_clock_enable = "ena0",
		ram_block1a_19.clk0_input_clock_enable = "none",
		ram_block1a_19.clk1_core_clock_enable = "ena1",
		ram_block1a_19.clk1_input_clock_enable = "none",
		ram_block1a_19.clk1_output_clock_enable = "none",
		ram_block1a_19.connectivity_checking = "OFF",
		ram_block1a_19.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_19.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_19.operation_mode = "dual_port",
		ram_block1a_19.port_a_address_width = 13,
		ram_block1a_19.port_a_data_width = 1,
		ram_block1a_19.port_a_first_address = 16384,
		ram_block1a_19.port_a_first_bit_number = 3,
		ram_block1a_19.port_a_last_address = 24575,
		ram_block1a_19.port_a_logical_ram_depth = 307200,
		ram_block1a_19.port_a_logical_ram_width = 8,
		ram_block1a_19.port_b_address_clear = "none",
		ram_block1a_19.port_b_address_clock = "clock1",
		ram_block1a_19.port_b_address_width = 13,
		ram_block1a_19.port_b_data_out_clear = "none",
		ram_block1a_19.port_b_data_out_clock = "clock1",
		ram_block1a_19.port_b_data_width = 1,
		ram_block1a_19.port_b_first_address = 16384,
		ram_block1a_19.port_b_first_bit_number = 3,
		ram_block1a_19.port_b_last_address = 24575,
		ram_block1a_19.port_b_logical_ram_depth = 307200,
		ram_block1a_19.port_b_logical_ram_width = 8,
		ram_block1a_19.port_b_read_enable_clock = "clock1",
		ram_block1a_19.power_up_uninitialized = "false",
		ram_block1a_19.ram_block_type = "M10K",
		ram_block1a_19.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_20
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_20portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_20.clk0_core_clock_enable = "ena0",
		ram_block1a_20.clk0_input_clock_enable = "none",
		ram_block1a_20.clk1_core_clock_enable = "ena1",
		ram_block1a_20.clk1_input_clock_enable = "none",
		ram_block1a_20.clk1_output_clock_enable = "none",
		ram_block1a_20.connectivity_checking = "OFF",
		ram_block1a_20.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_20.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_20.operation_mode = "dual_port",
		ram_block1a_20.port_a_address_width = 13,
		ram_block1a_20.port_a_data_width = 1,
		ram_block1a_20.port_a_first_address = 16384,
		ram_block1a_20.port_a_first_bit_number = 4,
		ram_block1a_20.port_a_last_address = 24575,
		ram_block1a_20.port_a_logical_ram_depth = 307200,
		ram_block1a_20.port_a_logical_ram_width = 8,
		ram_block1a_20.port_b_address_clear = "none",
		ram_block1a_20.port_b_address_clock = "clock1",
		ram_block1a_20.port_b_address_width = 13,
		ram_block1a_20.port_b_data_out_clear = "none",
		ram_block1a_20.port_b_data_out_clock = "clock1",
		ram_block1a_20.port_b_data_width = 1,
		ram_block1a_20.port_b_first_address = 16384,
		ram_block1a_20.port_b_first_bit_number = 4,
		ram_block1a_20.port_b_last_address = 24575,
		ram_block1a_20.port_b_logical_ram_depth = 307200,
		ram_block1a_20.port_b_logical_ram_width = 8,
		ram_block1a_20.port_b_read_enable_clock = "clock1",
		ram_block1a_20.power_up_uninitialized = "false",
		ram_block1a_20.ram_block_type = "M10K",
		ram_block1a_20.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_21
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_21portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_21.clk0_core_clock_enable = "ena0",
		ram_block1a_21.clk0_input_clock_enable = "none",
		ram_block1a_21.clk1_core_clock_enable = "ena1",
		ram_block1a_21.clk1_input_clock_enable = "none",
		ram_block1a_21.clk1_output_clock_enable = "none",
		ram_block1a_21.connectivity_checking = "OFF",
		ram_block1a_21.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_21.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_21.operation_mode = "dual_port",
		ram_block1a_21.port_a_address_width = 13,
		ram_block1a_21.port_a_data_width = 1,
		ram_block1a_21.port_a_first_address = 16384,
		ram_block1a_21.port_a_first_bit_number = 5,
		ram_block1a_21.port_a_last_address = 24575,
		ram_block1a_21.port_a_logical_ram_depth = 307200,
		ram_block1a_21.port_a_logical_ram_width = 8,
		ram_block1a_21.port_b_address_clear = "none",
		ram_block1a_21.port_b_address_clock = "clock1",
		ram_block1a_21.port_b_address_width = 13,
		ram_block1a_21.port_b_data_out_clear = "none",
		ram_block1a_21.port_b_data_out_clock = "clock1",
		ram_block1a_21.port_b_data_width = 1,
		ram_block1a_21.port_b_first_address = 16384,
		ram_block1a_21.port_b_first_bit_number = 5,
		ram_block1a_21.port_b_last_address = 24575,
		ram_block1a_21.port_b_logical_ram_depth = 307200,
		ram_block1a_21.port_b_logical_ram_width = 8,
		ram_block1a_21.port_b_read_enable_clock = "clock1",
		ram_block1a_21.power_up_uninitialized = "false",
		ram_block1a_21.ram_block_type = "M10K",
		ram_block1a_21.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_22
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_22portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_22.clk0_core_clock_enable = "ena0",
		ram_block1a_22.clk0_input_clock_enable = "none",
		ram_block1a_22.clk1_core_clock_enable = "ena1",
		ram_block1a_22.clk1_input_clock_enable = "none",
		ram_block1a_22.clk1_output_clock_enable = "none",
		ram_block1a_22.connectivity_checking = "OFF",
		ram_block1a_22.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_22.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_22.operation_mode = "dual_port",
		ram_block1a_22.port_a_address_width = 13,
		ram_block1a_22.port_a_data_width = 1,
		ram_block1a_22.port_a_first_address = 16384,
		ram_block1a_22.port_a_first_bit_number = 6,
		ram_block1a_22.port_a_last_address = 24575,
		ram_block1a_22.port_a_logical_ram_depth = 307200,
		ram_block1a_22.port_a_logical_ram_width = 8,
		ram_block1a_22.port_b_address_clear = "none",
		ram_block1a_22.port_b_address_clock = "clock1",
		ram_block1a_22.port_b_address_width = 13,
		ram_block1a_22.port_b_data_out_clear = "none",
		ram_block1a_22.port_b_data_out_clock = "clock1",
		ram_block1a_22.port_b_data_width = 1,
		ram_block1a_22.port_b_first_address = 16384,
		ram_block1a_22.port_b_first_bit_number = 6,
		ram_block1a_22.port_b_last_address = 24575,
		ram_block1a_22.port_b_logical_ram_depth = 307200,
		ram_block1a_22.port_b_logical_ram_width = 8,
		ram_block1a_22.port_b_read_enable_clock = "clock1",
		ram_block1a_22.power_up_uninitialized = "false",
		ram_block1a_22.ram_block_type = "M10K",
		ram_block1a_22.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_23
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_23portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_23.clk0_core_clock_enable = "ena0",
		ram_block1a_23.clk0_input_clock_enable = "none",
		ram_block1a_23.clk1_core_clock_enable = "ena1",
		ram_block1a_23.clk1_input_clock_enable = "none",
		ram_block1a_23.clk1_output_clock_enable = "none",
		ram_block1a_23.connectivity_checking = "OFF",
		ram_block1a_23.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_23.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_23.operation_mode = "dual_port",
		ram_block1a_23.port_a_address_width = 13,
		ram_block1a_23.port_a_data_width = 1,
		ram_block1a_23.port_a_first_address = 16384,
		ram_block1a_23.port_a_first_bit_number = 7,
		ram_block1a_23.port_a_last_address = 24575,
		ram_block1a_23.port_a_logical_ram_depth = 307200,
		ram_block1a_23.port_a_logical_ram_width = 8,
		ram_block1a_23.port_b_address_clear = "none",
		ram_block1a_23.port_b_address_clock = "clock1",
		ram_block1a_23.port_b_address_width = 13,
		ram_block1a_23.port_b_data_out_clear = "none",
		ram_block1a_23.port_b_data_out_clock = "clock1",
		ram_block1a_23.port_b_data_width = 1,
		ram_block1a_23.port_b_first_address = 16384,
		ram_block1a_23.port_b_first_bit_number = 7,
		ram_block1a_23.port_b_last_address = 24575,
		ram_block1a_23.port_b_logical_ram_depth = 307200,
		ram_block1a_23.port_b_logical_ram_width = 8,
		ram_block1a_23.port_b_read_enable_clock = "clock1",
		ram_block1a_23.power_up_uninitialized = "false",
		ram_block1a_23.ram_block_type = "M10K",
		ram_block1a_23.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_24
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_24portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_24.clk0_core_clock_enable = "ena0",
		ram_block1a_24.clk0_input_clock_enable = "none",
		ram_block1a_24.clk1_core_clock_enable = "ena1",
		ram_block1a_24.clk1_input_clock_enable = "none",
		ram_block1a_24.clk1_output_clock_enable = "none",
		ram_block1a_24.connectivity_checking = "OFF",
		ram_block1a_24.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_24.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_24.operation_mode = "dual_port",
		ram_block1a_24.port_a_address_width = 13,
		ram_block1a_24.port_a_data_width = 1,
		ram_block1a_24.port_a_first_address = 24576,
		ram_block1a_24.port_a_first_bit_number = 0,
		ram_block1a_24.port_a_last_address = 32767,
		ram_block1a_24.port_a_logical_ram_depth = 307200,
		ram_block1a_24.port_a_logical_ram_width = 8,
		ram_block1a_24.port_b_address_clear = "none",
		ram_block1a_24.port_b_address_clock = "clock1",
		ram_block1a_24.port_b_address_width = 13,
		ram_block1a_24.port_b_data_out_clear = "none",
		ram_block1a_24.port_b_data_out_clock = "clock1",
		ram_block1a_24.port_b_data_width = 1,
		ram_block1a_24.port_b_first_address = 24576,
		ram_block1a_24.port_b_first_bit_number = 0,
		ram_block1a_24.port_b_last_address = 32767,
		ram_block1a_24.port_b_logical_ram_depth = 307200,
		ram_block1a_24.port_b_logical_ram_width = 8,
		ram_block1a_24.port_b_read_enable_clock = "clock1",
		ram_block1a_24.power_up_uninitialized = "false",
		ram_block1a_24.ram_block_type = "M10K",
		ram_block1a_24.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_25
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_25portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_25.clk0_core_clock_enable = "ena0",
		ram_block1a_25.clk0_input_clock_enable = "none",
		ram_block1a_25.clk1_core_clock_enable = "ena1",
		ram_block1a_25.clk1_input_clock_enable = "none",
		ram_block1a_25.clk1_output_clock_enable = "none",
		ram_block1a_25.connectivity_checking = "OFF",
		ram_block1a_25.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_25.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_25.operation_mode = "dual_port",
		ram_block1a_25.port_a_address_width = 13,
		ram_block1a_25.port_a_data_width = 1,
		ram_block1a_25.port_a_first_address = 24576,
		ram_block1a_25.port_a_first_bit_number = 1,
		ram_block1a_25.port_a_last_address = 32767,
		ram_block1a_25.port_a_logical_ram_depth = 307200,
		ram_block1a_25.port_a_logical_ram_width = 8,
		ram_block1a_25.port_b_address_clear = "none",
		ram_block1a_25.port_b_address_clock = "clock1",
		ram_block1a_25.port_b_address_width = 13,
		ram_block1a_25.port_b_data_out_clear = "none",
		ram_block1a_25.port_b_data_out_clock = "clock1",
		ram_block1a_25.port_b_data_width = 1,
		ram_block1a_25.port_b_first_address = 24576,
		ram_block1a_25.port_b_first_bit_number = 1,
		ram_block1a_25.port_b_last_address = 32767,
		ram_block1a_25.port_b_logical_ram_depth = 307200,
		ram_block1a_25.port_b_logical_ram_width = 8,
		ram_block1a_25.port_b_read_enable_clock = "clock1",
		ram_block1a_25.power_up_uninitialized = "false",
		ram_block1a_25.ram_block_type = "M10K",
		ram_block1a_25.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_26
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_26portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_26.clk0_core_clock_enable = "ena0",
		ram_block1a_26.clk0_input_clock_enable = "none",
		ram_block1a_26.clk1_core_clock_enable = "ena1",
		ram_block1a_26.clk1_input_clock_enable = "none",
		ram_block1a_26.clk1_output_clock_enable = "none",
		ram_block1a_26.connectivity_checking = "OFF",
		ram_block1a_26.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_26.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_26.operation_mode = "dual_port",
		ram_block1a_26.port_a_address_width = 13,
		ram_block1a_26.port_a_data_width = 1,
		ram_block1a_26.port_a_first_address = 24576,
		ram_block1a_26.port_a_first_bit_number = 2,
		ram_block1a_26.port_a_last_address = 32767,
		ram_block1a_26.port_a_logical_ram_depth = 307200,
		ram_block1a_26.port_a_logical_ram_width = 8,
		ram_block1a_26.port_b_address_clear = "none",
		ram_block1a_26.port_b_address_clock = "clock1",
		ram_block1a_26.port_b_address_width = 13,
		ram_block1a_26.port_b_data_out_clear = "none",
		ram_block1a_26.port_b_data_out_clock = "clock1",
		ram_block1a_26.port_b_data_width = 1,
		ram_block1a_26.port_b_first_address = 24576,
		ram_block1a_26.port_b_first_bit_number = 2,
		ram_block1a_26.port_b_last_address = 32767,
		ram_block1a_26.port_b_logical_ram_depth = 307200,
		ram_block1a_26.port_b_logical_ram_width = 8,
		ram_block1a_26.port_b_read_enable_clock = "clock1",
		ram_block1a_26.power_up_uninitialized = "false",
		ram_block1a_26.ram_block_type = "M10K",
		ram_block1a_26.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_27
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_27portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_27.clk0_core_clock_enable = "ena0",
		ram_block1a_27.clk0_input_clock_enable = "none",
		ram_block1a_27.clk1_core_clock_enable = "ena1",
		ram_block1a_27.clk1_input_clock_enable = "none",
		ram_block1a_27.clk1_output_clock_enable = "none",
		ram_block1a_27.connectivity_checking = "OFF",
		ram_block1a_27.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_27.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_27.operation_mode = "dual_port",
		ram_block1a_27.port_a_address_width = 13,
		ram_block1a_27.port_a_data_width = 1,
		ram_block1a_27.port_a_first_address = 24576,
		ram_block1a_27.port_a_first_bit_number = 3,
		ram_block1a_27.port_a_last_address = 32767,
		ram_block1a_27.port_a_logical_ram_depth = 307200,
		ram_block1a_27.port_a_logical_ram_width = 8,
		ram_block1a_27.port_b_address_clear = "none",
		ram_block1a_27.port_b_address_clock = "clock1",
		ram_block1a_27.port_b_address_width = 13,
		ram_block1a_27.port_b_data_out_clear = "none",
		ram_block1a_27.port_b_data_out_clock = "clock1",
		ram_block1a_27.port_b_data_width = 1,
		ram_block1a_27.port_b_first_address = 24576,
		ram_block1a_27.port_b_first_bit_number = 3,
		ram_block1a_27.port_b_last_address = 32767,
		ram_block1a_27.port_b_logical_ram_depth = 307200,
		ram_block1a_27.port_b_logical_ram_width = 8,
		ram_block1a_27.port_b_read_enable_clock = "clock1",
		ram_block1a_27.power_up_uninitialized = "false",
		ram_block1a_27.ram_block_type = "M10K",
		ram_block1a_27.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_28
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_28portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_28.clk0_core_clock_enable = "ena0",
		ram_block1a_28.clk0_input_clock_enable = "none",
		ram_block1a_28.clk1_core_clock_enable = "ena1",
		ram_block1a_28.clk1_input_clock_enable = "none",
		ram_block1a_28.clk1_output_clock_enable = "none",
		ram_block1a_28.connectivity_checking = "OFF",
		ram_block1a_28.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_28.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_28.operation_mode = "dual_port",
		ram_block1a_28.port_a_address_width = 13,
		ram_block1a_28.port_a_data_width = 1,
		ram_block1a_28.port_a_first_address = 24576,
		ram_block1a_28.port_a_first_bit_number = 4,
		ram_block1a_28.port_a_last_address = 32767,
		ram_block1a_28.port_a_logical_ram_depth = 307200,
		ram_block1a_28.port_a_logical_ram_width = 8,
		ram_block1a_28.port_b_address_clear = "none",
		ram_block1a_28.port_b_address_clock = "clock1",
		ram_block1a_28.port_b_address_width = 13,
		ram_block1a_28.port_b_data_out_clear = "none",
		ram_block1a_28.port_b_data_out_clock = "clock1",
		ram_block1a_28.port_b_data_width = 1,
		ram_block1a_28.port_b_first_address = 24576,
		ram_block1a_28.port_b_first_bit_number = 4,
		ram_block1a_28.port_b_last_address = 32767,
		ram_block1a_28.port_b_logical_ram_depth = 307200,
		ram_block1a_28.port_b_logical_ram_width = 8,
		ram_block1a_28.port_b_read_enable_clock = "clock1",
		ram_block1a_28.power_up_uninitialized = "false",
		ram_block1a_28.ram_block_type = "M10K",
		ram_block1a_28.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_29
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_29portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_29.clk0_core_clock_enable = "ena0",
		ram_block1a_29.clk0_input_clock_enable = "none",
		ram_block1a_29.clk1_core_clock_enable = "ena1",
		ram_block1a_29.clk1_input_clock_enable = "none",
		ram_block1a_29.clk1_output_clock_enable = "none",
		ram_block1a_29.connectivity_checking = "OFF",
		ram_block1a_29.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_29.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_29.operation_mode = "dual_port",
		ram_block1a_29.port_a_address_width = 13,
		ram_block1a_29.port_a_data_width = 1,
		ram_block1a_29.port_a_first_address = 24576,
		ram_block1a_29.port_a_first_bit_number = 5,
		ram_block1a_29.port_a_last_address = 32767,
		ram_block1a_29.port_a_logical_ram_depth = 307200,
		ram_block1a_29.port_a_logical_ram_width = 8,
		ram_block1a_29.port_b_address_clear = "none",
		ram_block1a_29.port_b_address_clock = "clock1",
		ram_block1a_29.port_b_address_width = 13,
		ram_block1a_29.port_b_data_out_clear = "none",
		ram_block1a_29.port_b_data_out_clock = "clock1",
		ram_block1a_29.port_b_data_width = 1,
		ram_block1a_29.port_b_first_address = 24576,
		ram_block1a_29.port_b_first_bit_number = 5,
		ram_block1a_29.port_b_last_address = 32767,
		ram_block1a_29.port_b_logical_ram_depth = 307200,
		ram_block1a_29.port_b_logical_ram_width = 8,
		ram_block1a_29.port_b_read_enable_clock = "clock1",
		ram_block1a_29.power_up_uninitialized = "false",
		ram_block1a_29.ram_block_type = "M10K",
		ram_block1a_29.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_30
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_30portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_30.clk0_core_clock_enable = "ena0",
		ram_block1a_30.clk0_input_clock_enable = "none",
		ram_block1a_30.clk1_core_clock_enable = "ena1",
		ram_block1a_30.clk1_input_clock_enable = "none",
		ram_block1a_30.clk1_output_clock_enable = "none",
		ram_block1a_30.connectivity_checking = "OFF",
		ram_block1a_30.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_30.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_30.operation_mode = "dual_port",
		ram_block1a_30.port_a_address_width = 13,
		ram_block1a_30.port_a_data_width = 1,
		ram_block1a_30.port_a_first_address = 24576,
		ram_block1a_30.port_a_first_bit_number = 6,
		ram_block1a_30.port_a_last_address = 32767,
		ram_block1a_30.port_a_logical_ram_depth = 307200,
		ram_block1a_30.port_a_logical_ram_width = 8,
		ram_block1a_30.port_b_address_clear = "none",
		ram_block1a_30.port_b_address_clock = "clock1",
		ram_block1a_30.port_b_address_width = 13,
		ram_block1a_30.port_b_data_out_clear = "none",
		ram_block1a_30.port_b_data_out_clock = "clock1",
		ram_block1a_30.port_b_data_width = 1,
		ram_block1a_30.port_b_first_address = 24576,
		ram_block1a_30.port_b_first_bit_number = 6,
		ram_block1a_30.port_b_last_address = 32767,
		ram_block1a_30.port_b_logical_ram_depth = 307200,
		ram_block1a_30.port_b_logical_ram_width = 8,
		ram_block1a_30.port_b_read_enable_clock = "clock1",
		ram_block1a_30.power_up_uninitialized = "false",
		ram_block1a_30.ram_block_type = "M10K",
		ram_block1a_30.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_31
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_31portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_31.clk0_core_clock_enable = "ena0",
		ram_block1a_31.clk0_input_clock_enable = "none",
		ram_block1a_31.clk1_core_clock_enable = "ena1",
		ram_block1a_31.clk1_input_clock_enable = "none",
		ram_block1a_31.clk1_output_clock_enable = "none",
		ram_block1a_31.connectivity_checking = "OFF",
		ram_block1a_31.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_31.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_31.operation_mode = "dual_port",
		ram_block1a_31.port_a_address_width = 13,
		ram_block1a_31.port_a_data_width = 1,
		ram_block1a_31.port_a_first_address = 24576,
		ram_block1a_31.port_a_first_bit_number = 7,
		ram_block1a_31.port_a_last_address = 32767,
		ram_block1a_31.port_a_logical_ram_depth = 307200,
		ram_block1a_31.port_a_logical_ram_width = 8,
		ram_block1a_31.port_b_address_clear = "none",
		ram_block1a_31.port_b_address_clock = "clock1",
		ram_block1a_31.port_b_address_width = 13,
		ram_block1a_31.port_b_data_out_clear = "none",
		ram_block1a_31.port_b_data_out_clock = "clock1",
		ram_block1a_31.port_b_data_width = 1,
		ram_block1a_31.port_b_first_address = 24576,
		ram_block1a_31.port_b_first_bit_number = 7,
		ram_block1a_31.port_b_last_address = 32767,
		ram_block1a_31.port_b_logical_ram_depth = 307200,
		ram_block1a_31.port_b_logical_ram_width = 8,
		ram_block1a_31.port_b_read_enable_clock = "clock1",
		ram_block1a_31.power_up_uninitialized = "false",
		ram_block1a_31.ram_block_type = "M10K",
		ram_block1a_31.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_32
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[4]),
	.ena1(wire_rden_decode_b_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_32portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_32.clk0_core_clock_enable = "ena0",
		ram_block1a_32.clk0_input_clock_enable = "none",
		ram_block1a_32.clk1_core_clock_enable = "ena1",
		ram_block1a_32.clk1_input_clock_enable = "none",
		ram_block1a_32.clk1_output_clock_enable = "none",
		ram_block1a_32.connectivity_checking = "OFF",
		ram_block1a_32.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_32.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_32.operation_mode = "dual_port",
		ram_block1a_32.port_a_address_width = 13,
		ram_block1a_32.port_a_data_width = 1,
		ram_block1a_32.port_a_first_address = 32768,
		ram_block1a_32.port_a_first_bit_number = 0,
		ram_block1a_32.port_a_last_address = 40959,
		ram_block1a_32.port_a_logical_ram_depth = 307200,
		ram_block1a_32.port_a_logical_ram_width = 8,
		ram_block1a_32.port_b_address_clear = "none",
		ram_block1a_32.port_b_address_clock = "clock1",
		ram_block1a_32.port_b_address_width = 13,
		ram_block1a_32.port_b_data_out_clear = "none",
		ram_block1a_32.port_b_data_out_clock = "clock1",
		ram_block1a_32.port_b_data_width = 1,
		ram_block1a_32.port_b_first_address = 32768,
		ram_block1a_32.port_b_first_bit_number = 0,
		ram_block1a_32.port_b_last_address = 40959,
		ram_block1a_32.port_b_logical_ram_depth = 307200,
		ram_block1a_32.port_b_logical_ram_width = 8,
		ram_block1a_32.port_b_read_enable_clock = "clock1",
		ram_block1a_32.power_up_uninitialized = "false",
		ram_block1a_32.ram_block_type = "M10K",
		ram_block1a_32.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_33
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[4]),
	.ena1(wire_rden_decode_b_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_33portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_33.clk0_core_clock_enable = "ena0",
		ram_block1a_33.clk0_input_clock_enable = "none",
		ram_block1a_33.clk1_core_clock_enable = "ena1",
		ram_block1a_33.clk1_input_clock_enable = "none",
		ram_block1a_33.clk1_output_clock_enable = "none",
		ram_block1a_33.connectivity_checking = "OFF",
		ram_block1a_33.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_33.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_33.operation_mode = "dual_port",
		ram_block1a_33.port_a_address_width = 13,
		ram_block1a_33.port_a_data_width = 1,
		ram_block1a_33.port_a_first_address = 32768,
		ram_block1a_33.port_a_first_bit_number = 1,
		ram_block1a_33.port_a_last_address = 40959,
		ram_block1a_33.port_a_logical_ram_depth = 307200,
		ram_block1a_33.port_a_logical_ram_width = 8,
		ram_block1a_33.port_b_address_clear = "none",
		ram_block1a_33.port_b_address_clock = "clock1",
		ram_block1a_33.port_b_address_width = 13,
		ram_block1a_33.port_b_data_out_clear = "none",
		ram_block1a_33.port_b_data_out_clock = "clock1",
		ram_block1a_33.port_b_data_width = 1,
		ram_block1a_33.port_b_first_address = 32768,
		ram_block1a_33.port_b_first_bit_number = 1,
		ram_block1a_33.port_b_last_address = 40959,
		ram_block1a_33.port_b_logical_ram_depth = 307200,
		ram_block1a_33.port_b_logical_ram_width = 8,
		ram_block1a_33.port_b_read_enable_clock = "clock1",
		ram_block1a_33.power_up_uninitialized = "false",
		ram_block1a_33.ram_block_type = "M10K",
		ram_block1a_33.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_34
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[4]),
	.ena1(wire_rden_decode_b_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_34portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_34.clk0_core_clock_enable = "ena0",
		ram_block1a_34.clk0_input_clock_enable = "none",
		ram_block1a_34.clk1_core_clock_enable = "ena1",
		ram_block1a_34.clk1_input_clock_enable = "none",
		ram_block1a_34.clk1_output_clock_enable = "none",
		ram_block1a_34.connectivity_checking = "OFF",
		ram_block1a_34.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_34.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_34.operation_mode = "dual_port",
		ram_block1a_34.port_a_address_width = 13,
		ram_block1a_34.port_a_data_width = 1,
		ram_block1a_34.port_a_first_address = 32768,
		ram_block1a_34.port_a_first_bit_number = 2,
		ram_block1a_34.port_a_last_address = 40959,
		ram_block1a_34.port_a_logical_ram_depth = 307200,
		ram_block1a_34.port_a_logical_ram_width = 8,
		ram_block1a_34.port_b_address_clear = "none",
		ram_block1a_34.port_b_address_clock = "clock1",
		ram_block1a_34.port_b_address_width = 13,
		ram_block1a_34.port_b_data_out_clear = "none",
		ram_block1a_34.port_b_data_out_clock = "clock1",
		ram_block1a_34.port_b_data_width = 1,
		ram_block1a_34.port_b_first_address = 32768,
		ram_block1a_34.port_b_first_bit_number = 2,
		ram_block1a_34.port_b_last_address = 40959,
		ram_block1a_34.port_b_logical_ram_depth = 307200,
		ram_block1a_34.port_b_logical_ram_width = 8,
		ram_block1a_34.port_b_read_enable_clock = "clock1",
		ram_block1a_34.power_up_uninitialized = "false",
		ram_block1a_34.ram_block_type = "M10K",
		ram_block1a_34.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_35
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[4]),
	.ena1(wire_rden_decode_b_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_35portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_35.clk0_core_clock_enable = "ena0",
		ram_block1a_35.clk0_input_clock_enable = "none",
		ram_block1a_35.clk1_core_clock_enable = "ena1",
		ram_block1a_35.clk1_input_clock_enable = "none",
		ram_block1a_35.clk1_output_clock_enable = "none",
		ram_block1a_35.connectivity_checking = "OFF",
		ram_block1a_35.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_35.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_35.operation_mode = "dual_port",
		ram_block1a_35.port_a_address_width = 13,
		ram_block1a_35.port_a_data_width = 1,
		ram_block1a_35.port_a_first_address = 32768,
		ram_block1a_35.port_a_first_bit_number = 3,
		ram_block1a_35.port_a_last_address = 40959,
		ram_block1a_35.port_a_logical_ram_depth = 307200,
		ram_block1a_35.port_a_logical_ram_width = 8,
		ram_block1a_35.port_b_address_clear = "none",
		ram_block1a_35.port_b_address_clock = "clock1",
		ram_block1a_35.port_b_address_width = 13,
		ram_block1a_35.port_b_data_out_clear = "none",
		ram_block1a_35.port_b_data_out_clock = "clock1",
		ram_block1a_35.port_b_data_width = 1,
		ram_block1a_35.port_b_first_address = 32768,
		ram_block1a_35.port_b_first_bit_number = 3,
		ram_block1a_35.port_b_last_address = 40959,
		ram_block1a_35.port_b_logical_ram_depth = 307200,
		ram_block1a_35.port_b_logical_ram_width = 8,
		ram_block1a_35.port_b_read_enable_clock = "clock1",
		ram_block1a_35.power_up_uninitialized = "false",
		ram_block1a_35.ram_block_type = "M10K",
		ram_block1a_35.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_36
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[4]),
	.ena1(wire_rden_decode_b_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_36portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_36.clk0_core_clock_enable = "ena0",
		ram_block1a_36.clk0_input_clock_enable = "none",
		ram_block1a_36.clk1_core_clock_enable = "ena1",
		ram_block1a_36.clk1_input_clock_enable = "none",
		ram_block1a_36.clk1_output_clock_enable = "none",
		ram_block1a_36.connectivity_checking = "OFF",
		ram_block1a_36.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_36.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_36.operation_mode = "dual_port",
		ram_block1a_36.port_a_address_width = 13,
		ram_block1a_36.port_a_data_width = 1,
		ram_block1a_36.port_a_first_address = 32768,
		ram_block1a_36.port_a_first_bit_number = 4,
		ram_block1a_36.port_a_last_address = 40959,
		ram_block1a_36.port_a_logical_ram_depth = 307200,
		ram_block1a_36.port_a_logical_ram_width = 8,
		ram_block1a_36.port_b_address_clear = "none",
		ram_block1a_36.port_b_address_clock = "clock1",
		ram_block1a_36.port_b_address_width = 13,
		ram_block1a_36.port_b_data_out_clear = "none",
		ram_block1a_36.port_b_data_out_clock = "clock1",
		ram_block1a_36.port_b_data_width = 1,
		ram_block1a_36.port_b_first_address = 32768,
		ram_block1a_36.port_b_first_bit_number = 4,
		ram_block1a_36.port_b_last_address = 40959,
		ram_block1a_36.port_b_logical_ram_depth = 307200,
		ram_block1a_36.port_b_logical_ram_width = 8,
		ram_block1a_36.port_b_read_enable_clock = "clock1",
		ram_block1a_36.power_up_uninitialized = "false",
		ram_block1a_36.ram_block_type = "M10K",
		ram_block1a_36.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_37
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[4]),
	.ena1(wire_rden_decode_b_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_37portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_37.clk0_core_clock_enable = "ena0",
		ram_block1a_37.clk0_input_clock_enable = "none",
		ram_block1a_37.clk1_core_clock_enable = "ena1",
		ram_block1a_37.clk1_input_clock_enable = "none",
		ram_block1a_37.clk1_output_clock_enable = "none",
		ram_block1a_37.connectivity_checking = "OFF",
		ram_block1a_37.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_37.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_37.operation_mode = "dual_port",
		ram_block1a_37.port_a_address_width = 13,
		ram_block1a_37.port_a_data_width = 1,
		ram_block1a_37.port_a_first_address = 32768,
		ram_block1a_37.port_a_first_bit_number = 5,
		ram_block1a_37.port_a_last_address = 40959,
		ram_block1a_37.port_a_logical_ram_depth = 307200,
		ram_block1a_37.port_a_logical_ram_width = 8,
		ram_block1a_37.port_b_address_clear = "none",
		ram_block1a_37.port_b_address_clock = "clock1",
		ram_block1a_37.port_b_address_width = 13,
		ram_block1a_37.port_b_data_out_clear = "none",
		ram_block1a_37.port_b_data_out_clock = "clock1",
		ram_block1a_37.port_b_data_width = 1,
		ram_block1a_37.port_b_first_address = 32768,
		ram_block1a_37.port_b_first_bit_number = 5,
		ram_block1a_37.port_b_last_address = 40959,
		ram_block1a_37.port_b_logical_ram_depth = 307200,
		ram_block1a_37.port_b_logical_ram_width = 8,
		ram_block1a_37.port_b_read_enable_clock = "clock1",
		ram_block1a_37.power_up_uninitialized = "false",
		ram_block1a_37.ram_block_type = "M10K",
		ram_block1a_37.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_38
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[4]),
	.ena1(wire_rden_decode_b_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_38portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_38.clk0_core_clock_enable = "ena0",
		ram_block1a_38.clk0_input_clock_enable = "none",
		ram_block1a_38.clk1_core_clock_enable = "ena1",
		ram_block1a_38.clk1_input_clock_enable = "none",
		ram_block1a_38.clk1_output_clock_enable = "none",
		ram_block1a_38.connectivity_checking = "OFF",
		ram_block1a_38.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_38.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_38.operation_mode = "dual_port",
		ram_block1a_38.port_a_address_width = 13,
		ram_block1a_38.port_a_data_width = 1,
		ram_block1a_38.port_a_first_address = 32768,
		ram_block1a_38.port_a_first_bit_number = 6,
		ram_block1a_38.port_a_last_address = 40959,
		ram_block1a_38.port_a_logical_ram_depth = 307200,
		ram_block1a_38.port_a_logical_ram_width = 8,
		ram_block1a_38.port_b_address_clear = "none",
		ram_block1a_38.port_b_address_clock = "clock1",
		ram_block1a_38.port_b_address_width = 13,
		ram_block1a_38.port_b_data_out_clear = "none",
		ram_block1a_38.port_b_data_out_clock = "clock1",
		ram_block1a_38.port_b_data_width = 1,
		ram_block1a_38.port_b_first_address = 32768,
		ram_block1a_38.port_b_first_bit_number = 6,
		ram_block1a_38.port_b_last_address = 40959,
		ram_block1a_38.port_b_logical_ram_depth = 307200,
		ram_block1a_38.port_b_logical_ram_width = 8,
		ram_block1a_38.port_b_read_enable_clock = "clock1",
		ram_block1a_38.power_up_uninitialized = "false",
		ram_block1a_38.ram_block_type = "M10K",
		ram_block1a_38.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_39
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[4]),
	.ena1(wire_rden_decode_b_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_39portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_39.clk0_core_clock_enable = "ena0",
		ram_block1a_39.clk0_input_clock_enable = "none",
		ram_block1a_39.clk1_core_clock_enable = "ena1",
		ram_block1a_39.clk1_input_clock_enable = "none",
		ram_block1a_39.clk1_output_clock_enable = "none",
		ram_block1a_39.connectivity_checking = "OFF",
		ram_block1a_39.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_39.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_39.operation_mode = "dual_port",
		ram_block1a_39.port_a_address_width = 13,
		ram_block1a_39.port_a_data_width = 1,
		ram_block1a_39.port_a_first_address = 32768,
		ram_block1a_39.port_a_first_bit_number = 7,
		ram_block1a_39.port_a_last_address = 40959,
		ram_block1a_39.port_a_logical_ram_depth = 307200,
		ram_block1a_39.port_a_logical_ram_width = 8,
		ram_block1a_39.port_b_address_clear = "none",
		ram_block1a_39.port_b_address_clock = "clock1",
		ram_block1a_39.port_b_address_width = 13,
		ram_block1a_39.port_b_data_out_clear = "none",
		ram_block1a_39.port_b_data_out_clock = "clock1",
		ram_block1a_39.port_b_data_width = 1,
		ram_block1a_39.port_b_first_address = 32768,
		ram_block1a_39.port_b_first_bit_number = 7,
		ram_block1a_39.port_b_last_address = 40959,
		ram_block1a_39.port_b_logical_ram_depth = 307200,
		ram_block1a_39.port_b_logical_ram_width = 8,
		ram_block1a_39.port_b_read_enable_clock = "clock1",
		ram_block1a_39.power_up_uninitialized = "false",
		ram_block1a_39.ram_block_type = "M10K",
		ram_block1a_39.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_40
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[5]),
	.ena1(wire_rden_decode_b_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_40portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_40.clk0_core_clock_enable = "ena0",
		ram_block1a_40.clk0_input_clock_enable = "none",
		ram_block1a_40.clk1_core_clock_enable = "ena1",
		ram_block1a_40.clk1_input_clock_enable = "none",
		ram_block1a_40.clk1_output_clock_enable = "none",
		ram_block1a_40.connectivity_checking = "OFF",
		ram_block1a_40.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_40.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_40.operation_mode = "dual_port",
		ram_block1a_40.port_a_address_width = 13,
		ram_block1a_40.port_a_data_width = 1,
		ram_block1a_40.port_a_first_address = 40960,
		ram_block1a_40.port_a_first_bit_number = 0,
		ram_block1a_40.port_a_last_address = 49151,
		ram_block1a_40.port_a_logical_ram_depth = 307200,
		ram_block1a_40.port_a_logical_ram_width = 8,
		ram_block1a_40.port_b_address_clear = "none",
		ram_block1a_40.port_b_address_clock = "clock1",
		ram_block1a_40.port_b_address_width = 13,
		ram_block1a_40.port_b_data_out_clear = "none",
		ram_block1a_40.port_b_data_out_clock = "clock1",
		ram_block1a_40.port_b_data_width = 1,
		ram_block1a_40.port_b_first_address = 40960,
		ram_block1a_40.port_b_first_bit_number = 0,
		ram_block1a_40.port_b_last_address = 49151,
		ram_block1a_40.port_b_logical_ram_depth = 307200,
		ram_block1a_40.port_b_logical_ram_width = 8,
		ram_block1a_40.port_b_read_enable_clock = "clock1",
		ram_block1a_40.power_up_uninitialized = "false",
		ram_block1a_40.ram_block_type = "M10K",
		ram_block1a_40.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_41
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[5]),
	.ena1(wire_rden_decode_b_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_41portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_41.clk0_core_clock_enable = "ena0",
		ram_block1a_41.clk0_input_clock_enable = "none",
		ram_block1a_41.clk1_core_clock_enable = "ena1",
		ram_block1a_41.clk1_input_clock_enable = "none",
		ram_block1a_41.clk1_output_clock_enable = "none",
		ram_block1a_41.connectivity_checking = "OFF",
		ram_block1a_41.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_41.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_41.operation_mode = "dual_port",
		ram_block1a_41.port_a_address_width = 13,
		ram_block1a_41.port_a_data_width = 1,
		ram_block1a_41.port_a_first_address = 40960,
		ram_block1a_41.port_a_first_bit_number = 1,
		ram_block1a_41.port_a_last_address = 49151,
		ram_block1a_41.port_a_logical_ram_depth = 307200,
		ram_block1a_41.port_a_logical_ram_width = 8,
		ram_block1a_41.port_b_address_clear = "none",
		ram_block1a_41.port_b_address_clock = "clock1",
		ram_block1a_41.port_b_address_width = 13,
		ram_block1a_41.port_b_data_out_clear = "none",
		ram_block1a_41.port_b_data_out_clock = "clock1",
		ram_block1a_41.port_b_data_width = 1,
		ram_block1a_41.port_b_first_address = 40960,
		ram_block1a_41.port_b_first_bit_number = 1,
		ram_block1a_41.port_b_last_address = 49151,
		ram_block1a_41.port_b_logical_ram_depth = 307200,
		ram_block1a_41.port_b_logical_ram_width = 8,
		ram_block1a_41.port_b_read_enable_clock = "clock1",
		ram_block1a_41.power_up_uninitialized = "false",
		ram_block1a_41.ram_block_type = "M10K",
		ram_block1a_41.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_42
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[5]),
	.ena1(wire_rden_decode_b_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_42portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_42.clk0_core_clock_enable = "ena0",
		ram_block1a_42.clk0_input_clock_enable = "none",
		ram_block1a_42.clk1_core_clock_enable = "ena1",
		ram_block1a_42.clk1_input_clock_enable = "none",
		ram_block1a_42.clk1_output_clock_enable = "none",
		ram_block1a_42.connectivity_checking = "OFF",
		ram_block1a_42.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_42.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_42.operation_mode = "dual_port",
		ram_block1a_42.port_a_address_width = 13,
		ram_block1a_42.port_a_data_width = 1,
		ram_block1a_42.port_a_first_address = 40960,
		ram_block1a_42.port_a_first_bit_number = 2,
		ram_block1a_42.port_a_last_address = 49151,
		ram_block1a_42.port_a_logical_ram_depth = 307200,
		ram_block1a_42.port_a_logical_ram_width = 8,
		ram_block1a_42.port_b_address_clear = "none",
		ram_block1a_42.port_b_address_clock = "clock1",
		ram_block1a_42.port_b_address_width = 13,
		ram_block1a_42.port_b_data_out_clear = "none",
		ram_block1a_42.port_b_data_out_clock = "clock1",
		ram_block1a_42.port_b_data_width = 1,
		ram_block1a_42.port_b_first_address = 40960,
		ram_block1a_42.port_b_first_bit_number = 2,
		ram_block1a_42.port_b_last_address = 49151,
		ram_block1a_42.port_b_logical_ram_depth = 307200,
		ram_block1a_42.port_b_logical_ram_width = 8,
		ram_block1a_42.port_b_read_enable_clock = "clock1",
		ram_block1a_42.power_up_uninitialized = "false",
		ram_block1a_42.ram_block_type = "M10K",
		ram_block1a_42.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_43
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[5]),
	.ena1(wire_rden_decode_b_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_43portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_43.clk0_core_clock_enable = "ena0",
		ram_block1a_43.clk0_input_clock_enable = "none",
		ram_block1a_43.clk1_core_clock_enable = "ena1",
		ram_block1a_43.clk1_input_clock_enable = "none",
		ram_block1a_43.clk1_output_clock_enable = "none",
		ram_block1a_43.connectivity_checking = "OFF",
		ram_block1a_43.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_43.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_43.operation_mode = "dual_port",
		ram_block1a_43.port_a_address_width = 13,
		ram_block1a_43.port_a_data_width = 1,
		ram_block1a_43.port_a_first_address = 40960,
		ram_block1a_43.port_a_first_bit_number = 3,
		ram_block1a_43.port_a_last_address = 49151,
		ram_block1a_43.port_a_logical_ram_depth = 307200,
		ram_block1a_43.port_a_logical_ram_width = 8,
		ram_block1a_43.port_b_address_clear = "none",
		ram_block1a_43.port_b_address_clock = "clock1",
		ram_block1a_43.port_b_address_width = 13,
		ram_block1a_43.port_b_data_out_clear = "none",
		ram_block1a_43.port_b_data_out_clock = "clock1",
		ram_block1a_43.port_b_data_width = 1,
		ram_block1a_43.port_b_first_address = 40960,
		ram_block1a_43.port_b_first_bit_number = 3,
		ram_block1a_43.port_b_last_address = 49151,
		ram_block1a_43.port_b_logical_ram_depth = 307200,
		ram_block1a_43.port_b_logical_ram_width = 8,
		ram_block1a_43.port_b_read_enable_clock = "clock1",
		ram_block1a_43.power_up_uninitialized = "false",
		ram_block1a_43.ram_block_type = "M10K",
		ram_block1a_43.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_44
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[5]),
	.ena1(wire_rden_decode_b_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_44portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_44.clk0_core_clock_enable = "ena0",
		ram_block1a_44.clk0_input_clock_enable = "none",
		ram_block1a_44.clk1_core_clock_enable = "ena1",
		ram_block1a_44.clk1_input_clock_enable = "none",
		ram_block1a_44.clk1_output_clock_enable = "none",
		ram_block1a_44.connectivity_checking = "OFF",
		ram_block1a_44.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_44.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_44.operation_mode = "dual_port",
		ram_block1a_44.port_a_address_width = 13,
		ram_block1a_44.port_a_data_width = 1,
		ram_block1a_44.port_a_first_address = 40960,
		ram_block1a_44.port_a_first_bit_number = 4,
		ram_block1a_44.port_a_last_address = 49151,
		ram_block1a_44.port_a_logical_ram_depth = 307200,
		ram_block1a_44.port_a_logical_ram_width = 8,
		ram_block1a_44.port_b_address_clear = "none",
		ram_block1a_44.port_b_address_clock = "clock1",
		ram_block1a_44.port_b_address_width = 13,
		ram_block1a_44.port_b_data_out_clear = "none",
		ram_block1a_44.port_b_data_out_clock = "clock1",
		ram_block1a_44.port_b_data_width = 1,
		ram_block1a_44.port_b_first_address = 40960,
		ram_block1a_44.port_b_first_bit_number = 4,
		ram_block1a_44.port_b_last_address = 49151,
		ram_block1a_44.port_b_logical_ram_depth = 307200,
		ram_block1a_44.port_b_logical_ram_width = 8,
		ram_block1a_44.port_b_read_enable_clock = "clock1",
		ram_block1a_44.power_up_uninitialized = "false",
		ram_block1a_44.ram_block_type = "M10K",
		ram_block1a_44.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_45
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[5]),
	.ena1(wire_rden_decode_b_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_45portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_45.clk0_core_clock_enable = "ena0",
		ram_block1a_45.clk0_input_clock_enable = "none",
		ram_block1a_45.clk1_core_clock_enable = "ena1",
		ram_block1a_45.clk1_input_clock_enable = "none",
		ram_block1a_45.clk1_output_clock_enable = "none",
		ram_block1a_45.connectivity_checking = "OFF",
		ram_block1a_45.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_45.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_45.operation_mode = "dual_port",
		ram_block1a_45.port_a_address_width = 13,
		ram_block1a_45.port_a_data_width = 1,
		ram_block1a_45.port_a_first_address = 40960,
		ram_block1a_45.port_a_first_bit_number = 5,
		ram_block1a_45.port_a_last_address = 49151,
		ram_block1a_45.port_a_logical_ram_depth = 307200,
		ram_block1a_45.port_a_logical_ram_width = 8,
		ram_block1a_45.port_b_address_clear = "none",
		ram_block1a_45.port_b_address_clock = "clock1",
		ram_block1a_45.port_b_address_width = 13,
		ram_block1a_45.port_b_data_out_clear = "none",
		ram_block1a_45.port_b_data_out_clock = "clock1",
		ram_block1a_45.port_b_data_width = 1,
		ram_block1a_45.port_b_first_address = 40960,
		ram_block1a_45.port_b_first_bit_number = 5,
		ram_block1a_45.port_b_last_address = 49151,
		ram_block1a_45.port_b_logical_ram_depth = 307200,
		ram_block1a_45.port_b_logical_ram_width = 8,
		ram_block1a_45.port_b_read_enable_clock = "clock1",
		ram_block1a_45.power_up_uninitialized = "false",
		ram_block1a_45.ram_block_type = "M10K",
		ram_block1a_45.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_46
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[5]),
	.ena1(wire_rden_decode_b_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_46portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_46.clk0_core_clock_enable = "ena0",
		ram_block1a_46.clk0_input_clock_enable = "none",
		ram_block1a_46.clk1_core_clock_enable = "ena1",
		ram_block1a_46.clk1_input_clock_enable = "none",
		ram_block1a_46.clk1_output_clock_enable = "none",
		ram_block1a_46.connectivity_checking = "OFF",
		ram_block1a_46.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_46.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_46.operation_mode = "dual_port",
		ram_block1a_46.port_a_address_width = 13,
		ram_block1a_46.port_a_data_width = 1,
		ram_block1a_46.port_a_first_address = 40960,
		ram_block1a_46.port_a_first_bit_number = 6,
		ram_block1a_46.port_a_last_address = 49151,
		ram_block1a_46.port_a_logical_ram_depth = 307200,
		ram_block1a_46.port_a_logical_ram_width = 8,
		ram_block1a_46.port_b_address_clear = "none",
		ram_block1a_46.port_b_address_clock = "clock1",
		ram_block1a_46.port_b_address_width = 13,
		ram_block1a_46.port_b_data_out_clear = "none",
		ram_block1a_46.port_b_data_out_clock = "clock1",
		ram_block1a_46.port_b_data_width = 1,
		ram_block1a_46.port_b_first_address = 40960,
		ram_block1a_46.port_b_first_bit_number = 6,
		ram_block1a_46.port_b_last_address = 49151,
		ram_block1a_46.port_b_logical_ram_depth = 307200,
		ram_block1a_46.port_b_logical_ram_width = 8,
		ram_block1a_46.port_b_read_enable_clock = "clock1",
		ram_block1a_46.power_up_uninitialized = "false",
		ram_block1a_46.ram_block_type = "M10K",
		ram_block1a_46.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_47
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[5]),
	.ena1(wire_rden_decode_b_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_47portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_47.clk0_core_clock_enable = "ena0",
		ram_block1a_47.clk0_input_clock_enable = "none",
		ram_block1a_47.clk1_core_clock_enable = "ena1",
		ram_block1a_47.clk1_input_clock_enable = "none",
		ram_block1a_47.clk1_output_clock_enable = "none",
		ram_block1a_47.connectivity_checking = "OFF",
		ram_block1a_47.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_47.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_47.operation_mode = "dual_port",
		ram_block1a_47.port_a_address_width = 13,
		ram_block1a_47.port_a_data_width = 1,
		ram_block1a_47.port_a_first_address = 40960,
		ram_block1a_47.port_a_first_bit_number = 7,
		ram_block1a_47.port_a_last_address = 49151,
		ram_block1a_47.port_a_logical_ram_depth = 307200,
		ram_block1a_47.port_a_logical_ram_width = 8,
		ram_block1a_47.port_b_address_clear = "none",
		ram_block1a_47.port_b_address_clock = "clock1",
		ram_block1a_47.port_b_address_width = 13,
		ram_block1a_47.port_b_data_out_clear = "none",
		ram_block1a_47.port_b_data_out_clock = "clock1",
		ram_block1a_47.port_b_data_width = 1,
		ram_block1a_47.port_b_first_address = 40960,
		ram_block1a_47.port_b_first_bit_number = 7,
		ram_block1a_47.port_b_last_address = 49151,
		ram_block1a_47.port_b_logical_ram_depth = 307200,
		ram_block1a_47.port_b_logical_ram_width = 8,
		ram_block1a_47.port_b_read_enable_clock = "clock1",
		ram_block1a_47.power_up_uninitialized = "false",
		ram_block1a_47.ram_block_type = "M10K",
		ram_block1a_47.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_48
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[6]),
	.ena1(wire_rden_decode_b_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_48portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_48.clk0_core_clock_enable = "ena0",
		ram_block1a_48.clk0_input_clock_enable = "none",
		ram_block1a_48.clk1_core_clock_enable = "ena1",
		ram_block1a_48.clk1_input_clock_enable = "none",
		ram_block1a_48.clk1_output_clock_enable = "none",
		ram_block1a_48.connectivity_checking = "OFF",
		ram_block1a_48.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_48.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_48.operation_mode = "dual_port",
		ram_block1a_48.port_a_address_width = 13,
		ram_block1a_48.port_a_data_width = 1,
		ram_block1a_48.port_a_first_address = 49152,
		ram_block1a_48.port_a_first_bit_number = 0,
		ram_block1a_48.port_a_last_address = 57343,
		ram_block1a_48.port_a_logical_ram_depth = 307200,
		ram_block1a_48.port_a_logical_ram_width = 8,
		ram_block1a_48.port_b_address_clear = "none",
		ram_block1a_48.port_b_address_clock = "clock1",
		ram_block1a_48.port_b_address_width = 13,
		ram_block1a_48.port_b_data_out_clear = "none",
		ram_block1a_48.port_b_data_out_clock = "clock1",
		ram_block1a_48.port_b_data_width = 1,
		ram_block1a_48.port_b_first_address = 49152,
		ram_block1a_48.port_b_first_bit_number = 0,
		ram_block1a_48.port_b_last_address = 57343,
		ram_block1a_48.port_b_logical_ram_depth = 307200,
		ram_block1a_48.port_b_logical_ram_width = 8,
		ram_block1a_48.port_b_read_enable_clock = "clock1",
		ram_block1a_48.power_up_uninitialized = "false",
		ram_block1a_48.ram_block_type = "M10K",
		ram_block1a_48.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_49
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[6]),
	.ena1(wire_rden_decode_b_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_49portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_49.clk0_core_clock_enable = "ena0",
		ram_block1a_49.clk0_input_clock_enable = "none",
		ram_block1a_49.clk1_core_clock_enable = "ena1",
		ram_block1a_49.clk1_input_clock_enable = "none",
		ram_block1a_49.clk1_output_clock_enable = "none",
		ram_block1a_49.connectivity_checking = "OFF",
		ram_block1a_49.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_49.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_49.operation_mode = "dual_port",
		ram_block1a_49.port_a_address_width = 13,
		ram_block1a_49.port_a_data_width = 1,
		ram_block1a_49.port_a_first_address = 49152,
		ram_block1a_49.port_a_first_bit_number = 1,
		ram_block1a_49.port_a_last_address = 57343,
		ram_block1a_49.port_a_logical_ram_depth = 307200,
		ram_block1a_49.port_a_logical_ram_width = 8,
		ram_block1a_49.port_b_address_clear = "none",
		ram_block1a_49.port_b_address_clock = "clock1",
		ram_block1a_49.port_b_address_width = 13,
		ram_block1a_49.port_b_data_out_clear = "none",
		ram_block1a_49.port_b_data_out_clock = "clock1",
		ram_block1a_49.port_b_data_width = 1,
		ram_block1a_49.port_b_first_address = 49152,
		ram_block1a_49.port_b_first_bit_number = 1,
		ram_block1a_49.port_b_last_address = 57343,
		ram_block1a_49.port_b_logical_ram_depth = 307200,
		ram_block1a_49.port_b_logical_ram_width = 8,
		ram_block1a_49.port_b_read_enable_clock = "clock1",
		ram_block1a_49.power_up_uninitialized = "false",
		ram_block1a_49.ram_block_type = "M10K",
		ram_block1a_49.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_50
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[6]),
	.ena1(wire_rden_decode_b_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_50portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_50.clk0_core_clock_enable = "ena0",
		ram_block1a_50.clk0_input_clock_enable = "none",
		ram_block1a_50.clk1_core_clock_enable = "ena1",
		ram_block1a_50.clk1_input_clock_enable = "none",
		ram_block1a_50.clk1_output_clock_enable = "none",
		ram_block1a_50.connectivity_checking = "OFF",
		ram_block1a_50.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_50.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_50.operation_mode = "dual_port",
		ram_block1a_50.port_a_address_width = 13,
		ram_block1a_50.port_a_data_width = 1,
		ram_block1a_50.port_a_first_address = 49152,
		ram_block1a_50.port_a_first_bit_number = 2,
		ram_block1a_50.port_a_last_address = 57343,
		ram_block1a_50.port_a_logical_ram_depth = 307200,
		ram_block1a_50.port_a_logical_ram_width = 8,
		ram_block1a_50.port_b_address_clear = "none",
		ram_block1a_50.port_b_address_clock = "clock1",
		ram_block1a_50.port_b_address_width = 13,
		ram_block1a_50.port_b_data_out_clear = "none",
		ram_block1a_50.port_b_data_out_clock = "clock1",
		ram_block1a_50.port_b_data_width = 1,
		ram_block1a_50.port_b_first_address = 49152,
		ram_block1a_50.port_b_first_bit_number = 2,
		ram_block1a_50.port_b_last_address = 57343,
		ram_block1a_50.port_b_logical_ram_depth = 307200,
		ram_block1a_50.port_b_logical_ram_width = 8,
		ram_block1a_50.port_b_read_enable_clock = "clock1",
		ram_block1a_50.power_up_uninitialized = "false",
		ram_block1a_50.ram_block_type = "M10K",
		ram_block1a_50.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_51
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[6]),
	.ena1(wire_rden_decode_b_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_51portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_51.clk0_core_clock_enable = "ena0",
		ram_block1a_51.clk0_input_clock_enable = "none",
		ram_block1a_51.clk1_core_clock_enable = "ena1",
		ram_block1a_51.clk1_input_clock_enable = "none",
		ram_block1a_51.clk1_output_clock_enable = "none",
		ram_block1a_51.connectivity_checking = "OFF",
		ram_block1a_51.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_51.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_51.operation_mode = "dual_port",
		ram_block1a_51.port_a_address_width = 13,
		ram_block1a_51.port_a_data_width = 1,
		ram_block1a_51.port_a_first_address = 49152,
		ram_block1a_51.port_a_first_bit_number = 3,
		ram_block1a_51.port_a_last_address = 57343,
		ram_block1a_51.port_a_logical_ram_depth = 307200,
		ram_block1a_51.port_a_logical_ram_width = 8,
		ram_block1a_51.port_b_address_clear = "none",
		ram_block1a_51.port_b_address_clock = "clock1",
		ram_block1a_51.port_b_address_width = 13,
		ram_block1a_51.port_b_data_out_clear = "none",
		ram_block1a_51.port_b_data_out_clock = "clock1",
		ram_block1a_51.port_b_data_width = 1,
		ram_block1a_51.port_b_first_address = 49152,
		ram_block1a_51.port_b_first_bit_number = 3,
		ram_block1a_51.port_b_last_address = 57343,
		ram_block1a_51.port_b_logical_ram_depth = 307200,
		ram_block1a_51.port_b_logical_ram_width = 8,
		ram_block1a_51.port_b_read_enable_clock = "clock1",
		ram_block1a_51.power_up_uninitialized = "false",
		ram_block1a_51.ram_block_type = "M10K",
		ram_block1a_51.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_52
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[6]),
	.ena1(wire_rden_decode_b_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_52portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_52.clk0_core_clock_enable = "ena0",
		ram_block1a_52.clk0_input_clock_enable = "none",
		ram_block1a_52.clk1_core_clock_enable = "ena1",
		ram_block1a_52.clk1_input_clock_enable = "none",
		ram_block1a_52.clk1_output_clock_enable = "none",
		ram_block1a_52.connectivity_checking = "OFF",
		ram_block1a_52.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_52.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_52.operation_mode = "dual_port",
		ram_block1a_52.port_a_address_width = 13,
		ram_block1a_52.port_a_data_width = 1,
		ram_block1a_52.port_a_first_address = 49152,
		ram_block1a_52.port_a_first_bit_number = 4,
		ram_block1a_52.port_a_last_address = 57343,
		ram_block1a_52.port_a_logical_ram_depth = 307200,
		ram_block1a_52.port_a_logical_ram_width = 8,
		ram_block1a_52.port_b_address_clear = "none",
		ram_block1a_52.port_b_address_clock = "clock1",
		ram_block1a_52.port_b_address_width = 13,
		ram_block1a_52.port_b_data_out_clear = "none",
		ram_block1a_52.port_b_data_out_clock = "clock1",
		ram_block1a_52.port_b_data_width = 1,
		ram_block1a_52.port_b_first_address = 49152,
		ram_block1a_52.port_b_first_bit_number = 4,
		ram_block1a_52.port_b_last_address = 57343,
		ram_block1a_52.port_b_logical_ram_depth = 307200,
		ram_block1a_52.port_b_logical_ram_width = 8,
		ram_block1a_52.port_b_read_enable_clock = "clock1",
		ram_block1a_52.power_up_uninitialized = "false",
		ram_block1a_52.ram_block_type = "M10K",
		ram_block1a_52.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_53
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[6]),
	.ena1(wire_rden_decode_b_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_53portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_53.clk0_core_clock_enable = "ena0",
		ram_block1a_53.clk0_input_clock_enable = "none",
		ram_block1a_53.clk1_core_clock_enable = "ena1",
		ram_block1a_53.clk1_input_clock_enable = "none",
		ram_block1a_53.clk1_output_clock_enable = "none",
		ram_block1a_53.connectivity_checking = "OFF",
		ram_block1a_53.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_53.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_53.operation_mode = "dual_port",
		ram_block1a_53.port_a_address_width = 13,
		ram_block1a_53.port_a_data_width = 1,
		ram_block1a_53.port_a_first_address = 49152,
		ram_block1a_53.port_a_first_bit_number = 5,
		ram_block1a_53.port_a_last_address = 57343,
		ram_block1a_53.port_a_logical_ram_depth = 307200,
		ram_block1a_53.port_a_logical_ram_width = 8,
		ram_block1a_53.port_b_address_clear = "none",
		ram_block1a_53.port_b_address_clock = "clock1",
		ram_block1a_53.port_b_address_width = 13,
		ram_block1a_53.port_b_data_out_clear = "none",
		ram_block1a_53.port_b_data_out_clock = "clock1",
		ram_block1a_53.port_b_data_width = 1,
		ram_block1a_53.port_b_first_address = 49152,
		ram_block1a_53.port_b_first_bit_number = 5,
		ram_block1a_53.port_b_last_address = 57343,
		ram_block1a_53.port_b_logical_ram_depth = 307200,
		ram_block1a_53.port_b_logical_ram_width = 8,
		ram_block1a_53.port_b_read_enable_clock = "clock1",
		ram_block1a_53.power_up_uninitialized = "false",
		ram_block1a_53.ram_block_type = "M10K",
		ram_block1a_53.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_54
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[6]),
	.ena1(wire_rden_decode_b_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_54portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_54.clk0_core_clock_enable = "ena0",
		ram_block1a_54.clk0_input_clock_enable = "none",
		ram_block1a_54.clk1_core_clock_enable = "ena1",
		ram_block1a_54.clk1_input_clock_enable = "none",
		ram_block1a_54.clk1_output_clock_enable = "none",
		ram_block1a_54.connectivity_checking = "OFF",
		ram_block1a_54.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_54.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_54.operation_mode = "dual_port",
		ram_block1a_54.port_a_address_width = 13,
		ram_block1a_54.port_a_data_width = 1,
		ram_block1a_54.port_a_first_address = 49152,
		ram_block1a_54.port_a_first_bit_number = 6,
		ram_block1a_54.port_a_last_address = 57343,
		ram_block1a_54.port_a_logical_ram_depth = 307200,
		ram_block1a_54.port_a_logical_ram_width = 8,
		ram_block1a_54.port_b_address_clear = "none",
		ram_block1a_54.port_b_address_clock = "clock1",
		ram_block1a_54.port_b_address_width = 13,
		ram_block1a_54.port_b_data_out_clear = "none",
		ram_block1a_54.port_b_data_out_clock = "clock1",
		ram_block1a_54.port_b_data_width = 1,
		ram_block1a_54.port_b_first_address = 49152,
		ram_block1a_54.port_b_first_bit_number = 6,
		ram_block1a_54.port_b_last_address = 57343,
		ram_block1a_54.port_b_logical_ram_depth = 307200,
		ram_block1a_54.port_b_logical_ram_width = 8,
		ram_block1a_54.port_b_read_enable_clock = "clock1",
		ram_block1a_54.power_up_uninitialized = "false",
		ram_block1a_54.ram_block_type = "M10K",
		ram_block1a_54.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_55
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[6]),
	.ena1(wire_rden_decode_b_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_55portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_55.clk0_core_clock_enable = "ena0",
		ram_block1a_55.clk0_input_clock_enable = "none",
		ram_block1a_55.clk1_core_clock_enable = "ena1",
		ram_block1a_55.clk1_input_clock_enable = "none",
		ram_block1a_55.clk1_output_clock_enable = "none",
		ram_block1a_55.connectivity_checking = "OFF",
		ram_block1a_55.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_55.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_55.operation_mode = "dual_port",
		ram_block1a_55.port_a_address_width = 13,
		ram_block1a_55.port_a_data_width = 1,
		ram_block1a_55.port_a_first_address = 49152,
		ram_block1a_55.port_a_first_bit_number = 7,
		ram_block1a_55.port_a_last_address = 57343,
		ram_block1a_55.port_a_logical_ram_depth = 307200,
		ram_block1a_55.port_a_logical_ram_width = 8,
		ram_block1a_55.port_b_address_clear = "none",
		ram_block1a_55.port_b_address_clock = "clock1",
		ram_block1a_55.port_b_address_width = 13,
		ram_block1a_55.port_b_data_out_clear = "none",
		ram_block1a_55.port_b_data_out_clock = "clock1",
		ram_block1a_55.port_b_data_width = 1,
		ram_block1a_55.port_b_first_address = 49152,
		ram_block1a_55.port_b_first_bit_number = 7,
		ram_block1a_55.port_b_last_address = 57343,
		ram_block1a_55.port_b_logical_ram_depth = 307200,
		ram_block1a_55.port_b_logical_ram_width = 8,
		ram_block1a_55.port_b_read_enable_clock = "clock1",
		ram_block1a_55.power_up_uninitialized = "false",
		ram_block1a_55.ram_block_type = "M10K",
		ram_block1a_55.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_56
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[7]),
	.ena1(wire_rden_decode_b_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_56portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_56.clk0_core_clock_enable = "ena0",
		ram_block1a_56.clk0_input_clock_enable = "none",
		ram_block1a_56.clk1_core_clock_enable = "ena1",
		ram_block1a_56.clk1_input_clock_enable = "none",
		ram_block1a_56.clk1_output_clock_enable = "none",
		ram_block1a_56.connectivity_checking = "OFF",
		ram_block1a_56.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_56.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_56.operation_mode = "dual_port",
		ram_block1a_56.port_a_address_width = 13,
		ram_block1a_56.port_a_data_width = 1,
		ram_block1a_56.port_a_first_address = 57344,
		ram_block1a_56.port_a_first_bit_number = 0,
		ram_block1a_56.port_a_last_address = 65535,
		ram_block1a_56.port_a_logical_ram_depth = 307200,
		ram_block1a_56.port_a_logical_ram_width = 8,
		ram_block1a_56.port_b_address_clear = "none",
		ram_block1a_56.port_b_address_clock = "clock1",
		ram_block1a_56.port_b_address_width = 13,
		ram_block1a_56.port_b_data_out_clear = "none",
		ram_block1a_56.port_b_data_out_clock = "clock1",
		ram_block1a_56.port_b_data_width = 1,
		ram_block1a_56.port_b_first_address = 57344,
		ram_block1a_56.port_b_first_bit_number = 0,
		ram_block1a_56.port_b_last_address = 65535,
		ram_block1a_56.port_b_logical_ram_depth = 307200,
		ram_block1a_56.port_b_logical_ram_width = 8,
		ram_block1a_56.port_b_read_enable_clock = "clock1",
		ram_block1a_56.power_up_uninitialized = "false",
		ram_block1a_56.ram_block_type = "M10K",
		ram_block1a_56.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_57
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[7]),
	.ena1(wire_rden_decode_b_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_57portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_57.clk0_core_clock_enable = "ena0",
		ram_block1a_57.clk0_input_clock_enable = "none",
		ram_block1a_57.clk1_core_clock_enable = "ena1",
		ram_block1a_57.clk1_input_clock_enable = "none",
		ram_block1a_57.clk1_output_clock_enable = "none",
		ram_block1a_57.connectivity_checking = "OFF",
		ram_block1a_57.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_57.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_57.operation_mode = "dual_port",
		ram_block1a_57.port_a_address_width = 13,
		ram_block1a_57.port_a_data_width = 1,
		ram_block1a_57.port_a_first_address = 57344,
		ram_block1a_57.port_a_first_bit_number = 1,
		ram_block1a_57.port_a_last_address = 65535,
		ram_block1a_57.port_a_logical_ram_depth = 307200,
		ram_block1a_57.port_a_logical_ram_width = 8,
		ram_block1a_57.port_b_address_clear = "none",
		ram_block1a_57.port_b_address_clock = "clock1",
		ram_block1a_57.port_b_address_width = 13,
		ram_block1a_57.port_b_data_out_clear = "none",
		ram_block1a_57.port_b_data_out_clock = "clock1",
		ram_block1a_57.port_b_data_width = 1,
		ram_block1a_57.port_b_first_address = 57344,
		ram_block1a_57.port_b_first_bit_number = 1,
		ram_block1a_57.port_b_last_address = 65535,
		ram_block1a_57.port_b_logical_ram_depth = 307200,
		ram_block1a_57.port_b_logical_ram_width = 8,
		ram_block1a_57.port_b_read_enable_clock = "clock1",
		ram_block1a_57.power_up_uninitialized = "false",
		ram_block1a_57.ram_block_type = "M10K",
		ram_block1a_57.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_58
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[7]),
	.ena1(wire_rden_decode_b_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_58portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_58.clk0_core_clock_enable = "ena0",
		ram_block1a_58.clk0_input_clock_enable = "none",
		ram_block1a_58.clk1_core_clock_enable = "ena1",
		ram_block1a_58.clk1_input_clock_enable = "none",
		ram_block1a_58.clk1_output_clock_enable = "none",
		ram_block1a_58.connectivity_checking = "OFF",
		ram_block1a_58.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_58.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_58.operation_mode = "dual_port",
		ram_block1a_58.port_a_address_width = 13,
		ram_block1a_58.port_a_data_width = 1,
		ram_block1a_58.port_a_first_address = 57344,
		ram_block1a_58.port_a_first_bit_number = 2,
		ram_block1a_58.port_a_last_address = 65535,
		ram_block1a_58.port_a_logical_ram_depth = 307200,
		ram_block1a_58.port_a_logical_ram_width = 8,
		ram_block1a_58.port_b_address_clear = "none",
		ram_block1a_58.port_b_address_clock = "clock1",
		ram_block1a_58.port_b_address_width = 13,
		ram_block1a_58.port_b_data_out_clear = "none",
		ram_block1a_58.port_b_data_out_clock = "clock1",
		ram_block1a_58.port_b_data_width = 1,
		ram_block1a_58.port_b_first_address = 57344,
		ram_block1a_58.port_b_first_bit_number = 2,
		ram_block1a_58.port_b_last_address = 65535,
		ram_block1a_58.port_b_logical_ram_depth = 307200,
		ram_block1a_58.port_b_logical_ram_width = 8,
		ram_block1a_58.port_b_read_enable_clock = "clock1",
		ram_block1a_58.power_up_uninitialized = "false",
		ram_block1a_58.ram_block_type = "M10K",
		ram_block1a_58.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_59
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[7]),
	.ena1(wire_rden_decode_b_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_59portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_59.clk0_core_clock_enable = "ena0",
		ram_block1a_59.clk0_input_clock_enable = "none",
		ram_block1a_59.clk1_core_clock_enable = "ena1",
		ram_block1a_59.clk1_input_clock_enable = "none",
		ram_block1a_59.clk1_output_clock_enable = "none",
		ram_block1a_59.connectivity_checking = "OFF",
		ram_block1a_59.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_59.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_59.operation_mode = "dual_port",
		ram_block1a_59.port_a_address_width = 13,
		ram_block1a_59.port_a_data_width = 1,
		ram_block1a_59.port_a_first_address = 57344,
		ram_block1a_59.port_a_first_bit_number = 3,
		ram_block1a_59.port_a_last_address = 65535,
		ram_block1a_59.port_a_logical_ram_depth = 307200,
		ram_block1a_59.port_a_logical_ram_width = 8,
		ram_block1a_59.port_b_address_clear = "none",
		ram_block1a_59.port_b_address_clock = "clock1",
		ram_block1a_59.port_b_address_width = 13,
		ram_block1a_59.port_b_data_out_clear = "none",
		ram_block1a_59.port_b_data_out_clock = "clock1",
		ram_block1a_59.port_b_data_width = 1,
		ram_block1a_59.port_b_first_address = 57344,
		ram_block1a_59.port_b_first_bit_number = 3,
		ram_block1a_59.port_b_last_address = 65535,
		ram_block1a_59.port_b_logical_ram_depth = 307200,
		ram_block1a_59.port_b_logical_ram_width = 8,
		ram_block1a_59.port_b_read_enable_clock = "clock1",
		ram_block1a_59.power_up_uninitialized = "false",
		ram_block1a_59.ram_block_type = "M10K",
		ram_block1a_59.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_60
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[7]),
	.ena1(wire_rden_decode_b_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_60portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_60.clk0_core_clock_enable = "ena0",
		ram_block1a_60.clk0_input_clock_enable = "none",
		ram_block1a_60.clk1_core_clock_enable = "ena1",
		ram_block1a_60.clk1_input_clock_enable = "none",
		ram_block1a_60.clk1_output_clock_enable = "none",
		ram_block1a_60.connectivity_checking = "OFF",
		ram_block1a_60.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_60.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_60.operation_mode = "dual_port",
		ram_block1a_60.port_a_address_width = 13,
		ram_block1a_60.port_a_data_width = 1,
		ram_block1a_60.port_a_first_address = 57344,
		ram_block1a_60.port_a_first_bit_number = 4,
		ram_block1a_60.port_a_last_address = 65535,
		ram_block1a_60.port_a_logical_ram_depth = 307200,
		ram_block1a_60.port_a_logical_ram_width = 8,
		ram_block1a_60.port_b_address_clear = "none",
		ram_block1a_60.port_b_address_clock = "clock1",
		ram_block1a_60.port_b_address_width = 13,
		ram_block1a_60.port_b_data_out_clear = "none",
		ram_block1a_60.port_b_data_out_clock = "clock1",
		ram_block1a_60.port_b_data_width = 1,
		ram_block1a_60.port_b_first_address = 57344,
		ram_block1a_60.port_b_first_bit_number = 4,
		ram_block1a_60.port_b_last_address = 65535,
		ram_block1a_60.port_b_logical_ram_depth = 307200,
		ram_block1a_60.port_b_logical_ram_width = 8,
		ram_block1a_60.port_b_read_enable_clock = "clock1",
		ram_block1a_60.power_up_uninitialized = "false",
		ram_block1a_60.ram_block_type = "M10K",
		ram_block1a_60.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_61
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[7]),
	.ena1(wire_rden_decode_b_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_61portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_61.clk0_core_clock_enable = "ena0",
		ram_block1a_61.clk0_input_clock_enable = "none",
		ram_block1a_61.clk1_core_clock_enable = "ena1",
		ram_block1a_61.clk1_input_clock_enable = "none",
		ram_block1a_61.clk1_output_clock_enable = "none",
		ram_block1a_61.connectivity_checking = "OFF",
		ram_block1a_61.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_61.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_61.operation_mode = "dual_port",
		ram_block1a_61.port_a_address_width = 13,
		ram_block1a_61.port_a_data_width = 1,
		ram_block1a_61.port_a_first_address = 57344,
		ram_block1a_61.port_a_first_bit_number = 5,
		ram_block1a_61.port_a_last_address = 65535,
		ram_block1a_61.port_a_logical_ram_depth = 307200,
		ram_block1a_61.port_a_logical_ram_width = 8,
		ram_block1a_61.port_b_address_clear = "none",
		ram_block1a_61.port_b_address_clock = "clock1",
		ram_block1a_61.port_b_address_width = 13,
		ram_block1a_61.port_b_data_out_clear = "none",
		ram_block1a_61.port_b_data_out_clock = "clock1",
		ram_block1a_61.port_b_data_width = 1,
		ram_block1a_61.port_b_first_address = 57344,
		ram_block1a_61.port_b_first_bit_number = 5,
		ram_block1a_61.port_b_last_address = 65535,
		ram_block1a_61.port_b_logical_ram_depth = 307200,
		ram_block1a_61.port_b_logical_ram_width = 8,
		ram_block1a_61.port_b_read_enable_clock = "clock1",
		ram_block1a_61.power_up_uninitialized = "false",
		ram_block1a_61.ram_block_type = "M10K",
		ram_block1a_61.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_62
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[7]),
	.ena1(wire_rden_decode_b_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_62portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_62.clk0_core_clock_enable = "ena0",
		ram_block1a_62.clk0_input_clock_enable = "none",
		ram_block1a_62.clk1_core_clock_enable = "ena1",
		ram_block1a_62.clk1_input_clock_enable = "none",
		ram_block1a_62.clk1_output_clock_enable = "none",
		ram_block1a_62.connectivity_checking = "OFF",
		ram_block1a_62.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_62.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_62.operation_mode = "dual_port",
		ram_block1a_62.port_a_address_width = 13,
		ram_block1a_62.port_a_data_width = 1,
		ram_block1a_62.port_a_first_address = 57344,
		ram_block1a_62.port_a_first_bit_number = 6,
		ram_block1a_62.port_a_last_address = 65535,
		ram_block1a_62.port_a_logical_ram_depth = 307200,
		ram_block1a_62.port_a_logical_ram_width = 8,
		ram_block1a_62.port_b_address_clear = "none",
		ram_block1a_62.port_b_address_clock = "clock1",
		ram_block1a_62.port_b_address_width = 13,
		ram_block1a_62.port_b_data_out_clear = "none",
		ram_block1a_62.port_b_data_out_clock = "clock1",
		ram_block1a_62.port_b_data_width = 1,
		ram_block1a_62.port_b_first_address = 57344,
		ram_block1a_62.port_b_first_bit_number = 6,
		ram_block1a_62.port_b_last_address = 65535,
		ram_block1a_62.port_b_logical_ram_depth = 307200,
		ram_block1a_62.port_b_logical_ram_width = 8,
		ram_block1a_62.port_b_read_enable_clock = "clock1",
		ram_block1a_62.power_up_uninitialized = "false",
		ram_block1a_62.ram_block_type = "M10K",
		ram_block1a_62.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_63
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[7]),
	.ena1(wire_rden_decode_b_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_63portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_63.clk0_core_clock_enable = "ena0",
		ram_block1a_63.clk0_input_clock_enable = "none",
		ram_block1a_63.clk1_core_clock_enable = "ena1",
		ram_block1a_63.clk1_input_clock_enable = "none",
		ram_block1a_63.clk1_output_clock_enable = "none",
		ram_block1a_63.connectivity_checking = "OFF",
		ram_block1a_63.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_63.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_63.operation_mode = "dual_port",
		ram_block1a_63.port_a_address_width = 13,
		ram_block1a_63.port_a_data_width = 1,
		ram_block1a_63.port_a_first_address = 57344,
		ram_block1a_63.port_a_first_bit_number = 7,
		ram_block1a_63.port_a_last_address = 65535,
		ram_block1a_63.port_a_logical_ram_depth = 307200,
		ram_block1a_63.port_a_logical_ram_width = 8,
		ram_block1a_63.port_b_address_clear = "none",
		ram_block1a_63.port_b_address_clock = "clock1",
		ram_block1a_63.port_b_address_width = 13,
		ram_block1a_63.port_b_data_out_clear = "none",
		ram_block1a_63.port_b_data_out_clock = "clock1",
		ram_block1a_63.port_b_data_width = 1,
		ram_block1a_63.port_b_first_address = 57344,
		ram_block1a_63.port_b_first_bit_number = 7,
		ram_block1a_63.port_b_last_address = 65535,
		ram_block1a_63.port_b_logical_ram_depth = 307200,
		ram_block1a_63.port_b_logical_ram_width = 8,
		ram_block1a_63.port_b_read_enable_clock = "clock1",
		ram_block1a_63.power_up_uninitialized = "false",
		ram_block1a_63.ram_block_type = "M10K",
		ram_block1a_63.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_64
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[8]),
	.ena1(wire_rden_decode_b_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[8]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_64portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_64.clk0_core_clock_enable = "ena0",
		ram_block1a_64.clk0_input_clock_enable = "none",
		ram_block1a_64.clk1_core_clock_enable = "ena1",
		ram_block1a_64.clk1_input_clock_enable = "none",
		ram_block1a_64.clk1_output_clock_enable = "none",
		ram_block1a_64.connectivity_checking = "OFF",
		ram_block1a_64.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_64.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_64.operation_mode = "dual_port",
		ram_block1a_64.port_a_address_width = 13,
		ram_block1a_64.port_a_data_width = 1,
		ram_block1a_64.port_a_first_address = 65536,
		ram_block1a_64.port_a_first_bit_number = 0,
		ram_block1a_64.port_a_last_address = 73727,
		ram_block1a_64.port_a_logical_ram_depth = 307200,
		ram_block1a_64.port_a_logical_ram_width = 8,
		ram_block1a_64.port_b_address_clear = "none",
		ram_block1a_64.port_b_address_clock = "clock1",
		ram_block1a_64.port_b_address_width = 13,
		ram_block1a_64.port_b_data_out_clear = "none",
		ram_block1a_64.port_b_data_out_clock = "clock1",
		ram_block1a_64.port_b_data_width = 1,
		ram_block1a_64.port_b_first_address = 65536,
		ram_block1a_64.port_b_first_bit_number = 0,
		ram_block1a_64.port_b_last_address = 73727,
		ram_block1a_64.port_b_logical_ram_depth = 307200,
		ram_block1a_64.port_b_logical_ram_width = 8,
		ram_block1a_64.port_b_read_enable_clock = "clock1",
		ram_block1a_64.power_up_uninitialized = "false",
		ram_block1a_64.ram_block_type = "M10K",
		ram_block1a_64.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_65
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[8]),
	.ena1(wire_rden_decode_b_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[8]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_65portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_65.clk0_core_clock_enable = "ena0",
		ram_block1a_65.clk0_input_clock_enable = "none",
		ram_block1a_65.clk1_core_clock_enable = "ena1",
		ram_block1a_65.clk1_input_clock_enable = "none",
		ram_block1a_65.clk1_output_clock_enable = "none",
		ram_block1a_65.connectivity_checking = "OFF",
		ram_block1a_65.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_65.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_65.operation_mode = "dual_port",
		ram_block1a_65.port_a_address_width = 13,
		ram_block1a_65.port_a_data_width = 1,
		ram_block1a_65.port_a_first_address = 65536,
		ram_block1a_65.port_a_first_bit_number = 1,
		ram_block1a_65.port_a_last_address = 73727,
		ram_block1a_65.port_a_logical_ram_depth = 307200,
		ram_block1a_65.port_a_logical_ram_width = 8,
		ram_block1a_65.port_b_address_clear = "none",
		ram_block1a_65.port_b_address_clock = "clock1",
		ram_block1a_65.port_b_address_width = 13,
		ram_block1a_65.port_b_data_out_clear = "none",
		ram_block1a_65.port_b_data_out_clock = "clock1",
		ram_block1a_65.port_b_data_width = 1,
		ram_block1a_65.port_b_first_address = 65536,
		ram_block1a_65.port_b_first_bit_number = 1,
		ram_block1a_65.port_b_last_address = 73727,
		ram_block1a_65.port_b_logical_ram_depth = 307200,
		ram_block1a_65.port_b_logical_ram_width = 8,
		ram_block1a_65.port_b_read_enable_clock = "clock1",
		ram_block1a_65.power_up_uninitialized = "false",
		ram_block1a_65.ram_block_type = "M10K",
		ram_block1a_65.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_66
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[8]),
	.ena1(wire_rden_decode_b_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[8]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_66portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_66.clk0_core_clock_enable = "ena0",
		ram_block1a_66.clk0_input_clock_enable = "none",
		ram_block1a_66.clk1_core_clock_enable = "ena1",
		ram_block1a_66.clk1_input_clock_enable = "none",
		ram_block1a_66.clk1_output_clock_enable = "none",
		ram_block1a_66.connectivity_checking = "OFF",
		ram_block1a_66.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_66.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_66.operation_mode = "dual_port",
		ram_block1a_66.port_a_address_width = 13,
		ram_block1a_66.port_a_data_width = 1,
		ram_block1a_66.port_a_first_address = 65536,
		ram_block1a_66.port_a_first_bit_number = 2,
		ram_block1a_66.port_a_last_address = 73727,
		ram_block1a_66.port_a_logical_ram_depth = 307200,
		ram_block1a_66.port_a_logical_ram_width = 8,
		ram_block1a_66.port_b_address_clear = "none",
		ram_block1a_66.port_b_address_clock = "clock1",
		ram_block1a_66.port_b_address_width = 13,
		ram_block1a_66.port_b_data_out_clear = "none",
		ram_block1a_66.port_b_data_out_clock = "clock1",
		ram_block1a_66.port_b_data_width = 1,
		ram_block1a_66.port_b_first_address = 65536,
		ram_block1a_66.port_b_first_bit_number = 2,
		ram_block1a_66.port_b_last_address = 73727,
		ram_block1a_66.port_b_logical_ram_depth = 307200,
		ram_block1a_66.port_b_logical_ram_width = 8,
		ram_block1a_66.port_b_read_enable_clock = "clock1",
		ram_block1a_66.power_up_uninitialized = "false",
		ram_block1a_66.ram_block_type = "M10K",
		ram_block1a_66.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_67
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[8]),
	.ena1(wire_rden_decode_b_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[8]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_67portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_67.clk0_core_clock_enable = "ena0",
		ram_block1a_67.clk0_input_clock_enable = "none",
		ram_block1a_67.clk1_core_clock_enable = "ena1",
		ram_block1a_67.clk1_input_clock_enable = "none",
		ram_block1a_67.clk1_output_clock_enable = "none",
		ram_block1a_67.connectivity_checking = "OFF",
		ram_block1a_67.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_67.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_67.operation_mode = "dual_port",
		ram_block1a_67.port_a_address_width = 13,
		ram_block1a_67.port_a_data_width = 1,
		ram_block1a_67.port_a_first_address = 65536,
		ram_block1a_67.port_a_first_bit_number = 3,
		ram_block1a_67.port_a_last_address = 73727,
		ram_block1a_67.port_a_logical_ram_depth = 307200,
		ram_block1a_67.port_a_logical_ram_width = 8,
		ram_block1a_67.port_b_address_clear = "none",
		ram_block1a_67.port_b_address_clock = "clock1",
		ram_block1a_67.port_b_address_width = 13,
		ram_block1a_67.port_b_data_out_clear = "none",
		ram_block1a_67.port_b_data_out_clock = "clock1",
		ram_block1a_67.port_b_data_width = 1,
		ram_block1a_67.port_b_first_address = 65536,
		ram_block1a_67.port_b_first_bit_number = 3,
		ram_block1a_67.port_b_last_address = 73727,
		ram_block1a_67.port_b_logical_ram_depth = 307200,
		ram_block1a_67.port_b_logical_ram_width = 8,
		ram_block1a_67.port_b_read_enable_clock = "clock1",
		ram_block1a_67.power_up_uninitialized = "false",
		ram_block1a_67.ram_block_type = "M10K",
		ram_block1a_67.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_68
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[8]),
	.ena1(wire_rden_decode_b_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[8]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_68portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_68.clk0_core_clock_enable = "ena0",
		ram_block1a_68.clk0_input_clock_enable = "none",
		ram_block1a_68.clk1_core_clock_enable = "ena1",
		ram_block1a_68.clk1_input_clock_enable = "none",
		ram_block1a_68.clk1_output_clock_enable = "none",
		ram_block1a_68.connectivity_checking = "OFF",
		ram_block1a_68.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_68.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_68.operation_mode = "dual_port",
		ram_block1a_68.port_a_address_width = 13,
		ram_block1a_68.port_a_data_width = 1,
		ram_block1a_68.port_a_first_address = 65536,
		ram_block1a_68.port_a_first_bit_number = 4,
		ram_block1a_68.port_a_last_address = 73727,
		ram_block1a_68.port_a_logical_ram_depth = 307200,
		ram_block1a_68.port_a_logical_ram_width = 8,
		ram_block1a_68.port_b_address_clear = "none",
		ram_block1a_68.port_b_address_clock = "clock1",
		ram_block1a_68.port_b_address_width = 13,
		ram_block1a_68.port_b_data_out_clear = "none",
		ram_block1a_68.port_b_data_out_clock = "clock1",
		ram_block1a_68.port_b_data_width = 1,
		ram_block1a_68.port_b_first_address = 65536,
		ram_block1a_68.port_b_first_bit_number = 4,
		ram_block1a_68.port_b_last_address = 73727,
		ram_block1a_68.port_b_logical_ram_depth = 307200,
		ram_block1a_68.port_b_logical_ram_width = 8,
		ram_block1a_68.port_b_read_enable_clock = "clock1",
		ram_block1a_68.power_up_uninitialized = "false",
		ram_block1a_68.ram_block_type = "M10K",
		ram_block1a_68.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_69
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[8]),
	.ena1(wire_rden_decode_b_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[8]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_69portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_69.clk0_core_clock_enable = "ena0",
		ram_block1a_69.clk0_input_clock_enable = "none",
		ram_block1a_69.clk1_core_clock_enable = "ena1",
		ram_block1a_69.clk1_input_clock_enable = "none",
		ram_block1a_69.clk1_output_clock_enable = "none",
		ram_block1a_69.connectivity_checking = "OFF",
		ram_block1a_69.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_69.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_69.operation_mode = "dual_port",
		ram_block1a_69.port_a_address_width = 13,
		ram_block1a_69.port_a_data_width = 1,
		ram_block1a_69.port_a_first_address = 65536,
		ram_block1a_69.port_a_first_bit_number = 5,
		ram_block1a_69.port_a_last_address = 73727,
		ram_block1a_69.port_a_logical_ram_depth = 307200,
		ram_block1a_69.port_a_logical_ram_width = 8,
		ram_block1a_69.port_b_address_clear = "none",
		ram_block1a_69.port_b_address_clock = "clock1",
		ram_block1a_69.port_b_address_width = 13,
		ram_block1a_69.port_b_data_out_clear = "none",
		ram_block1a_69.port_b_data_out_clock = "clock1",
		ram_block1a_69.port_b_data_width = 1,
		ram_block1a_69.port_b_first_address = 65536,
		ram_block1a_69.port_b_first_bit_number = 5,
		ram_block1a_69.port_b_last_address = 73727,
		ram_block1a_69.port_b_logical_ram_depth = 307200,
		ram_block1a_69.port_b_logical_ram_width = 8,
		ram_block1a_69.port_b_read_enable_clock = "clock1",
		ram_block1a_69.power_up_uninitialized = "false",
		ram_block1a_69.ram_block_type = "M10K",
		ram_block1a_69.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_70
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[8]),
	.ena1(wire_rden_decode_b_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[8]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_70portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_70.clk0_core_clock_enable = "ena0",
		ram_block1a_70.clk0_input_clock_enable = "none",
		ram_block1a_70.clk1_core_clock_enable = "ena1",
		ram_block1a_70.clk1_input_clock_enable = "none",
		ram_block1a_70.clk1_output_clock_enable = "none",
		ram_block1a_70.connectivity_checking = "OFF",
		ram_block1a_70.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_70.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_70.operation_mode = "dual_port",
		ram_block1a_70.port_a_address_width = 13,
		ram_block1a_70.port_a_data_width = 1,
		ram_block1a_70.port_a_first_address = 65536,
		ram_block1a_70.port_a_first_bit_number = 6,
		ram_block1a_70.port_a_last_address = 73727,
		ram_block1a_70.port_a_logical_ram_depth = 307200,
		ram_block1a_70.port_a_logical_ram_width = 8,
		ram_block1a_70.port_b_address_clear = "none",
		ram_block1a_70.port_b_address_clock = "clock1",
		ram_block1a_70.port_b_address_width = 13,
		ram_block1a_70.port_b_data_out_clear = "none",
		ram_block1a_70.port_b_data_out_clock = "clock1",
		ram_block1a_70.port_b_data_width = 1,
		ram_block1a_70.port_b_first_address = 65536,
		ram_block1a_70.port_b_first_bit_number = 6,
		ram_block1a_70.port_b_last_address = 73727,
		ram_block1a_70.port_b_logical_ram_depth = 307200,
		ram_block1a_70.port_b_logical_ram_width = 8,
		ram_block1a_70.port_b_read_enable_clock = "clock1",
		ram_block1a_70.power_up_uninitialized = "false",
		ram_block1a_70.ram_block_type = "M10K",
		ram_block1a_70.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_71
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[8]),
	.ena1(wire_rden_decode_b_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[8]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_71portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_71.clk0_core_clock_enable = "ena0",
		ram_block1a_71.clk0_input_clock_enable = "none",
		ram_block1a_71.clk1_core_clock_enable = "ena1",
		ram_block1a_71.clk1_input_clock_enable = "none",
		ram_block1a_71.clk1_output_clock_enable = "none",
		ram_block1a_71.connectivity_checking = "OFF",
		ram_block1a_71.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_71.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_71.operation_mode = "dual_port",
		ram_block1a_71.port_a_address_width = 13,
		ram_block1a_71.port_a_data_width = 1,
		ram_block1a_71.port_a_first_address = 65536,
		ram_block1a_71.port_a_first_bit_number = 7,
		ram_block1a_71.port_a_last_address = 73727,
		ram_block1a_71.port_a_logical_ram_depth = 307200,
		ram_block1a_71.port_a_logical_ram_width = 8,
		ram_block1a_71.port_b_address_clear = "none",
		ram_block1a_71.port_b_address_clock = "clock1",
		ram_block1a_71.port_b_address_width = 13,
		ram_block1a_71.port_b_data_out_clear = "none",
		ram_block1a_71.port_b_data_out_clock = "clock1",
		ram_block1a_71.port_b_data_width = 1,
		ram_block1a_71.port_b_first_address = 65536,
		ram_block1a_71.port_b_first_bit_number = 7,
		ram_block1a_71.port_b_last_address = 73727,
		ram_block1a_71.port_b_logical_ram_depth = 307200,
		ram_block1a_71.port_b_logical_ram_width = 8,
		ram_block1a_71.port_b_read_enable_clock = "clock1",
		ram_block1a_71.power_up_uninitialized = "false",
		ram_block1a_71.ram_block_type = "M10K",
		ram_block1a_71.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_72
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[9]),
	.ena1(wire_rden_decode_b_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[9]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_72portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_72.clk0_core_clock_enable = "ena0",
		ram_block1a_72.clk0_input_clock_enable = "none",
		ram_block1a_72.clk1_core_clock_enable = "ena1",
		ram_block1a_72.clk1_input_clock_enable = "none",
		ram_block1a_72.clk1_output_clock_enable = "none",
		ram_block1a_72.connectivity_checking = "OFF",
		ram_block1a_72.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_72.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_72.operation_mode = "dual_port",
		ram_block1a_72.port_a_address_width = 13,
		ram_block1a_72.port_a_data_width = 1,
		ram_block1a_72.port_a_first_address = 73728,
		ram_block1a_72.port_a_first_bit_number = 0,
		ram_block1a_72.port_a_last_address = 81919,
		ram_block1a_72.port_a_logical_ram_depth = 307200,
		ram_block1a_72.port_a_logical_ram_width = 8,
		ram_block1a_72.port_b_address_clear = "none",
		ram_block1a_72.port_b_address_clock = "clock1",
		ram_block1a_72.port_b_address_width = 13,
		ram_block1a_72.port_b_data_out_clear = "none",
		ram_block1a_72.port_b_data_out_clock = "clock1",
		ram_block1a_72.port_b_data_width = 1,
		ram_block1a_72.port_b_first_address = 73728,
		ram_block1a_72.port_b_first_bit_number = 0,
		ram_block1a_72.port_b_last_address = 81919,
		ram_block1a_72.port_b_logical_ram_depth = 307200,
		ram_block1a_72.port_b_logical_ram_width = 8,
		ram_block1a_72.port_b_read_enable_clock = "clock1",
		ram_block1a_72.power_up_uninitialized = "false",
		ram_block1a_72.ram_block_type = "M10K",
		ram_block1a_72.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_73
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[9]),
	.ena1(wire_rden_decode_b_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[9]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_73portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_73.clk0_core_clock_enable = "ena0",
		ram_block1a_73.clk0_input_clock_enable = "none",
		ram_block1a_73.clk1_core_clock_enable = "ena1",
		ram_block1a_73.clk1_input_clock_enable = "none",
		ram_block1a_73.clk1_output_clock_enable = "none",
		ram_block1a_73.connectivity_checking = "OFF",
		ram_block1a_73.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_73.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_73.operation_mode = "dual_port",
		ram_block1a_73.port_a_address_width = 13,
		ram_block1a_73.port_a_data_width = 1,
		ram_block1a_73.port_a_first_address = 73728,
		ram_block1a_73.port_a_first_bit_number = 1,
		ram_block1a_73.port_a_last_address = 81919,
		ram_block1a_73.port_a_logical_ram_depth = 307200,
		ram_block1a_73.port_a_logical_ram_width = 8,
		ram_block1a_73.port_b_address_clear = "none",
		ram_block1a_73.port_b_address_clock = "clock1",
		ram_block1a_73.port_b_address_width = 13,
		ram_block1a_73.port_b_data_out_clear = "none",
		ram_block1a_73.port_b_data_out_clock = "clock1",
		ram_block1a_73.port_b_data_width = 1,
		ram_block1a_73.port_b_first_address = 73728,
		ram_block1a_73.port_b_first_bit_number = 1,
		ram_block1a_73.port_b_last_address = 81919,
		ram_block1a_73.port_b_logical_ram_depth = 307200,
		ram_block1a_73.port_b_logical_ram_width = 8,
		ram_block1a_73.port_b_read_enable_clock = "clock1",
		ram_block1a_73.power_up_uninitialized = "false",
		ram_block1a_73.ram_block_type = "M10K",
		ram_block1a_73.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_74
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[9]),
	.ena1(wire_rden_decode_b_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[9]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_74portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_74.clk0_core_clock_enable = "ena0",
		ram_block1a_74.clk0_input_clock_enable = "none",
		ram_block1a_74.clk1_core_clock_enable = "ena1",
		ram_block1a_74.clk1_input_clock_enable = "none",
		ram_block1a_74.clk1_output_clock_enable = "none",
		ram_block1a_74.connectivity_checking = "OFF",
		ram_block1a_74.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_74.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_74.operation_mode = "dual_port",
		ram_block1a_74.port_a_address_width = 13,
		ram_block1a_74.port_a_data_width = 1,
		ram_block1a_74.port_a_first_address = 73728,
		ram_block1a_74.port_a_first_bit_number = 2,
		ram_block1a_74.port_a_last_address = 81919,
		ram_block1a_74.port_a_logical_ram_depth = 307200,
		ram_block1a_74.port_a_logical_ram_width = 8,
		ram_block1a_74.port_b_address_clear = "none",
		ram_block1a_74.port_b_address_clock = "clock1",
		ram_block1a_74.port_b_address_width = 13,
		ram_block1a_74.port_b_data_out_clear = "none",
		ram_block1a_74.port_b_data_out_clock = "clock1",
		ram_block1a_74.port_b_data_width = 1,
		ram_block1a_74.port_b_first_address = 73728,
		ram_block1a_74.port_b_first_bit_number = 2,
		ram_block1a_74.port_b_last_address = 81919,
		ram_block1a_74.port_b_logical_ram_depth = 307200,
		ram_block1a_74.port_b_logical_ram_width = 8,
		ram_block1a_74.port_b_read_enable_clock = "clock1",
		ram_block1a_74.power_up_uninitialized = "false",
		ram_block1a_74.ram_block_type = "M10K",
		ram_block1a_74.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_75
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[9]),
	.ena1(wire_rden_decode_b_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[9]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_75portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_75.clk0_core_clock_enable = "ena0",
		ram_block1a_75.clk0_input_clock_enable = "none",
		ram_block1a_75.clk1_core_clock_enable = "ena1",
		ram_block1a_75.clk1_input_clock_enable = "none",
		ram_block1a_75.clk1_output_clock_enable = "none",
		ram_block1a_75.connectivity_checking = "OFF",
		ram_block1a_75.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_75.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_75.operation_mode = "dual_port",
		ram_block1a_75.port_a_address_width = 13,
		ram_block1a_75.port_a_data_width = 1,
		ram_block1a_75.port_a_first_address = 73728,
		ram_block1a_75.port_a_first_bit_number = 3,
		ram_block1a_75.port_a_last_address = 81919,
		ram_block1a_75.port_a_logical_ram_depth = 307200,
		ram_block1a_75.port_a_logical_ram_width = 8,
		ram_block1a_75.port_b_address_clear = "none",
		ram_block1a_75.port_b_address_clock = "clock1",
		ram_block1a_75.port_b_address_width = 13,
		ram_block1a_75.port_b_data_out_clear = "none",
		ram_block1a_75.port_b_data_out_clock = "clock1",
		ram_block1a_75.port_b_data_width = 1,
		ram_block1a_75.port_b_first_address = 73728,
		ram_block1a_75.port_b_first_bit_number = 3,
		ram_block1a_75.port_b_last_address = 81919,
		ram_block1a_75.port_b_logical_ram_depth = 307200,
		ram_block1a_75.port_b_logical_ram_width = 8,
		ram_block1a_75.port_b_read_enable_clock = "clock1",
		ram_block1a_75.power_up_uninitialized = "false",
		ram_block1a_75.ram_block_type = "M10K",
		ram_block1a_75.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_76
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[9]),
	.ena1(wire_rden_decode_b_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[9]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_76portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_76.clk0_core_clock_enable = "ena0",
		ram_block1a_76.clk0_input_clock_enable = "none",
		ram_block1a_76.clk1_core_clock_enable = "ena1",
		ram_block1a_76.clk1_input_clock_enable = "none",
		ram_block1a_76.clk1_output_clock_enable = "none",
		ram_block1a_76.connectivity_checking = "OFF",
		ram_block1a_76.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_76.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_76.operation_mode = "dual_port",
		ram_block1a_76.port_a_address_width = 13,
		ram_block1a_76.port_a_data_width = 1,
		ram_block1a_76.port_a_first_address = 73728,
		ram_block1a_76.port_a_first_bit_number = 4,
		ram_block1a_76.port_a_last_address = 81919,
		ram_block1a_76.port_a_logical_ram_depth = 307200,
		ram_block1a_76.port_a_logical_ram_width = 8,
		ram_block1a_76.port_b_address_clear = "none",
		ram_block1a_76.port_b_address_clock = "clock1",
		ram_block1a_76.port_b_address_width = 13,
		ram_block1a_76.port_b_data_out_clear = "none",
		ram_block1a_76.port_b_data_out_clock = "clock1",
		ram_block1a_76.port_b_data_width = 1,
		ram_block1a_76.port_b_first_address = 73728,
		ram_block1a_76.port_b_first_bit_number = 4,
		ram_block1a_76.port_b_last_address = 81919,
		ram_block1a_76.port_b_logical_ram_depth = 307200,
		ram_block1a_76.port_b_logical_ram_width = 8,
		ram_block1a_76.port_b_read_enable_clock = "clock1",
		ram_block1a_76.power_up_uninitialized = "false",
		ram_block1a_76.ram_block_type = "M10K",
		ram_block1a_76.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_77
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[9]),
	.ena1(wire_rden_decode_b_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[9]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_77portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_77.clk0_core_clock_enable = "ena0",
		ram_block1a_77.clk0_input_clock_enable = "none",
		ram_block1a_77.clk1_core_clock_enable = "ena1",
		ram_block1a_77.clk1_input_clock_enable = "none",
		ram_block1a_77.clk1_output_clock_enable = "none",
		ram_block1a_77.connectivity_checking = "OFF",
		ram_block1a_77.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_77.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_77.operation_mode = "dual_port",
		ram_block1a_77.port_a_address_width = 13,
		ram_block1a_77.port_a_data_width = 1,
		ram_block1a_77.port_a_first_address = 73728,
		ram_block1a_77.port_a_first_bit_number = 5,
		ram_block1a_77.port_a_last_address = 81919,
		ram_block1a_77.port_a_logical_ram_depth = 307200,
		ram_block1a_77.port_a_logical_ram_width = 8,
		ram_block1a_77.port_b_address_clear = "none",
		ram_block1a_77.port_b_address_clock = "clock1",
		ram_block1a_77.port_b_address_width = 13,
		ram_block1a_77.port_b_data_out_clear = "none",
		ram_block1a_77.port_b_data_out_clock = "clock1",
		ram_block1a_77.port_b_data_width = 1,
		ram_block1a_77.port_b_first_address = 73728,
		ram_block1a_77.port_b_first_bit_number = 5,
		ram_block1a_77.port_b_last_address = 81919,
		ram_block1a_77.port_b_logical_ram_depth = 307200,
		ram_block1a_77.port_b_logical_ram_width = 8,
		ram_block1a_77.port_b_read_enable_clock = "clock1",
		ram_block1a_77.power_up_uninitialized = "false",
		ram_block1a_77.ram_block_type = "M10K",
		ram_block1a_77.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_78
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[9]),
	.ena1(wire_rden_decode_b_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[9]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_78portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_78.clk0_core_clock_enable = "ena0",
		ram_block1a_78.clk0_input_clock_enable = "none",
		ram_block1a_78.clk1_core_clock_enable = "ena1",
		ram_block1a_78.clk1_input_clock_enable = "none",
		ram_block1a_78.clk1_output_clock_enable = "none",
		ram_block1a_78.connectivity_checking = "OFF",
		ram_block1a_78.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_78.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_78.operation_mode = "dual_port",
		ram_block1a_78.port_a_address_width = 13,
		ram_block1a_78.port_a_data_width = 1,
		ram_block1a_78.port_a_first_address = 73728,
		ram_block1a_78.port_a_first_bit_number = 6,
		ram_block1a_78.port_a_last_address = 81919,
		ram_block1a_78.port_a_logical_ram_depth = 307200,
		ram_block1a_78.port_a_logical_ram_width = 8,
		ram_block1a_78.port_b_address_clear = "none",
		ram_block1a_78.port_b_address_clock = "clock1",
		ram_block1a_78.port_b_address_width = 13,
		ram_block1a_78.port_b_data_out_clear = "none",
		ram_block1a_78.port_b_data_out_clock = "clock1",
		ram_block1a_78.port_b_data_width = 1,
		ram_block1a_78.port_b_first_address = 73728,
		ram_block1a_78.port_b_first_bit_number = 6,
		ram_block1a_78.port_b_last_address = 81919,
		ram_block1a_78.port_b_logical_ram_depth = 307200,
		ram_block1a_78.port_b_logical_ram_width = 8,
		ram_block1a_78.port_b_read_enable_clock = "clock1",
		ram_block1a_78.power_up_uninitialized = "false",
		ram_block1a_78.ram_block_type = "M10K",
		ram_block1a_78.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_79
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[9]),
	.ena1(wire_rden_decode_b_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[9]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_79portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_79.clk0_core_clock_enable = "ena0",
		ram_block1a_79.clk0_input_clock_enable = "none",
		ram_block1a_79.clk1_core_clock_enable = "ena1",
		ram_block1a_79.clk1_input_clock_enable = "none",
		ram_block1a_79.clk1_output_clock_enable = "none",
		ram_block1a_79.connectivity_checking = "OFF",
		ram_block1a_79.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_79.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_79.operation_mode = "dual_port",
		ram_block1a_79.port_a_address_width = 13,
		ram_block1a_79.port_a_data_width = 1,
		ram_block1a_79.port_a_first_address = 73728,
		ram_block1a_79.port_a_first_bit_number = 7,
		ram_block1a_79.port_a_last_address = 81919,
		ram_block1a_79.port_a_logical_ram_depth = 307200,
		ram_block1a_79.port_a_logical_ram_width = 8,
		ram_block1a_79.port_b_address_clear = "none",
		ram_block1a_79.port_b_address_clock = "clock1",
		ram_block1a_79.port_b_address_width = 13,
		ram_block1a_79.port_b_data_out_clear = "none",
		ram_block1a_79.port_b_data_out_clock = "clock1",
		ram_block1a_79.port_b_data_width = 1,
		ram_block1a_79.port_b_first_address = 73728,
		ram_block1a_79.port_b_first_bit_number = 7,
		ram_block1a_79.port_b_last_address = 81919,
		ram_block1a_79.port_b_logical_ram_depth = 307200,
		ram_block1a_79.port_b_logical_ram_width = 8,
		ram_block1a_79.port_b_read_enable_clock = "clock1",
		ram_block1a_79.power_up_uninitialized = "false",
		ram_block1a_79.ram_block_type = "M10K",
		ram_block1a_79.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_80
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[10]),
	.ena1(wire_rden_decode_b_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[10]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_80portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_80.clk0_core_clock_enable = "ena0",
		ram_block1a_80.clk0_input_clock_enable = "none",
		ram_block1a_80.clk1_core_clock_enable = "ena1",
		ram_block1a_80.clk1_input_clock_enable = "none",
		ram_block1a_80.clk1_output_clock_enable = "none",
		ram_block1a_80.connectivity_checking = "OFF",
		ram_block1a_80.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_80.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_80.operation_mode = "dual_port",
		ram_block1a_80.port_a_address_width = 13,
		ram_block1a_80.port_a_data_width = 1,
		ram_block1a_80.port_a_first_address = 81920,
		ram_block1a_80.port_a_first_bit_number = 0,
		ram_block1a_80.port_a_last_address = 90111,
		ram_block1a_80.port_a_logical_ram_depth = 307200,
		ram_block1a_80.port_a_logical_ram_width = 8,
		ram_block1a_80.port_b_address_clear = "none",
		ram_block1a_80.port_b_address_clock = "clock1",
		ram_block1a_80.port_b_address_width = 13,
		ram_block1a_80.port_b_data_out_clear = "none",
		ram_block1a_80.port_b_data_out_clock = "clock1",
		ram_block1a_80.port_b_data_width = 1,
		ram_block1a_80.port_b_first_address = 81920,
		ram_block1a_80.port_b_first_bit_number = 0,
		ram_block1a_80.port_b_last_address = 90111,
		ram_block1a_80.port_b_logical_ram_depth = 307200,
		ram_block1a_80.port_b_logical_ram_width = 8,
		ram_block1a_80.port_b_read_enable_clock = "clock1",
		ram_block1a_80.power_up_uninitialized = "false",
		ram_block1a_80.ram_block_type = "M10K",
		ram_block1a_80.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_81
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[10]),
	.ena1(wire_rden_decode_b_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[10]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_81portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_81.clk0_core_clock_enable = "ena0",
		ram_block1a_81.clk0_input_clock_enable = "none",
		ram_block1a_81.clk1_core_clock_enable = "ena1",
		ram_block1a_81.clk1_input_clock_enable = "none",
		ram_block1a_81.clk1_output_clock_enable = "none",
		ram_block1a_81.connectivity_checking = "OFF",
		ram_block1a_81.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_81.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_81.operation_mode = "dual_port",
		ram_block1a_81.port_a_address_width = 13,
		ram_block1a_81.port_a_data_width = 1,
		ram_block1a_81.port_a_first_address = 81920,
		ram_block1a_81.port_a_first_bit_number = 1,
		ram_block1a_81.port_a_last_address = 90111,
		ram_block1a_81.port_a_logical_ram_depth = 307200,
		ram_block1a_81.port_a_logical_ram_width = 8,
		ram_block1a_81.port_b_address_clear = "none",
		ram_block1a_81.port_b_address_clock = "clock1",
		ram_block1a_81.port_b_address_width = 13,
		ram_block1a_81.port_b_data_out_clear = "none",
		ram_block1a_81.port_b_data_out_clock = "clock1",
		ram_block1a_81.port_b_data_width = 1,
		ram_block1a_81.port_b_first_address = 81920,
		ram_block1a_81.port_b_first_bit_number = 1,
		ram_block1a_81.port_b_last_address = 90111,
		ram_block1a_81.port_b_logical_ram_depth = 307200,
		ram_block1a_81.port_b_logical_ram_width = 8,
		ram_block1a_81.port_b_read_enable_clock = "clock1",
		ram_block1a_81.power_up_uninitialized = "false",
		ram_block1a_81.ram_block_type = "M10K",
		ram_block1a_81.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_82
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[10]),
	.ena1(wire_rden_decode_b_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[10]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_82portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_82.clk0_core_clock_enable = "ena0",
		ram_block1a_82.clk0_input_clock_enable = "none",
		ram_block1a_82.clk1_core_clock_enable = "ena1",
		ram_block1a_82.clk1_input_clock_enable = "none",
		ram_block1a_82.clk1_output_clock_enable = "none",
		ram_block1a_82.connectivity_checking = "OFF",
		ram_block1a_82.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_82.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_82.operation_mode = "dual_port",
		ram_block1a_82.port_a_address_width = 13,
		ram_block1a_82.port_a_data_width = 1,
		ram_block1a_82.port_a_first_address = 81920,
		ram_block1a_82.port_a_first_bit_number = 2,
		ram_block1a_82.port_a_last_address = 90111,
		ram_block1a_82.port_a_logical_ram_depth = 307200,
		ram_block1a_82.port_a_logical_ram_width = 8,
		ram_block1a_82.port_b_address_clear = "none",
		ram_block1a_82.port_b_address_clock = "clock1",
		ram_block1a_82.port_b_address_width = 13,
		ram_block1a_82.port_b_data_out_clear = "none",
		ram_block1a_82.port_b_data_out_clock = "clock1",
		ram_block1a_82.port_b_data_width = 1,
		ram_block1a_82.port_b_first_address = 81920,
		ram_block1a_82.port_b_first_bit_number = 2,
		ram_block1a_82.port_b_last_address = 90111,
		ram_block1a_82.port_b_logical_ram_depth = 307200,
		ram_block1a_82.port_b_logical_ram_width = 8,
		ram_block1a_82.port_b_read_enable_clock = "clock1",
		ram_block1a_82.power_up_uninitialized = "false",
		ram_block1a_82.ram_block_type = "M10K",
		ram_block1a_82.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_83
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[10]),
	.ena1(wire_rden_decode_b_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[10]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_83portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_83.clk0_core_clock_enable = "ena0",
		ram_block1a_83.clk0_input_clock_enable = "none",
		ram_block1a_83.clk1_core_clock_enable = "ena1",
		ram_block1a_83.clk1_input_clock_enable = "none",
		ram_block1a_83.clk1_output_clock_enable = "none",
		ram_block1a_83.connectivity_checking = "OFF",
		ram_block1a_83.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_83.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_83.operation_mode = "dual_port",
		ram_block1a_83.port_a_address_width = 13,
		ram_block1a_83.port_a_data_width = 1,
		ram_block1a_83.port_a_first_address = 81920,
		ram_block1a_83.port_a_first_bit_number = 3,
		ram_block1a_83.port_a_last_address = 90111,
		ram_block1a_83.port_a_logical_ram_depth = 307200,
		ram_block1a_83.port_a_logical_ram_width = 8,
		ram_block1a_83.port_b_address_clear = "none",
		ram_block1a_83.port_b_address_clock = "clock1",
		ram_block1a_83.port_b_address_width = 13,
		ram_block1a_83.port_b_data_out_clear = "none",
		ram_block1a_83.port_b_data_out_clock = "clock1",
		ram_block1a_83.port_b_data_width = 1,
		ram_block1a_83.port_b_first_address = 81920,
		ram_block1a_83.port_b_first_bit_number = 3,
		ram_block1a_83.port_b_last_address = 90111,
		ram_block1a_83.port_b_logical_ram_depth = 307200,
		ram_block1a_83.port_b_logical_ram_width = 8,
		ram_block1a_83.port_b_read_enable_clock = "clock1",
		ram_block1a_83.power_up_uninitialized = "false",
		ram_block1a_83.ram_block_type = "M10K",
		ram_block1a_83.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_84
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[10]),
	.ena1(wire_rden_decode_b_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[10]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_84portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_84.clk0_core_clock_enable = "ena0",
		ram_block1a_84.clk0_input_clock_enable = "none",
		ram_block1a_84.clk1_core_clock_enable = "ena1",
		ram_block1a_84.clk1_input_clock_enable = "none",
		ram_block1a_84.clk1_output_clock_enable = "none",
		ram_block1a_84.connectivity_checking = "OFF",
		ram_block1a_84.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_84.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_84.operation_mode = "dual_port",
		ram_block1a_84.port_a_address_width = 13,
		ram_block1a_84.port_a_data_width = 1,
		ram_block1a_84.port_a_first_address = 81920,
		ram_block1a_84.port_a_first_bit_number = 4,
		ram_block1a_84.port_a_last_address = 90111,
		ram_block1a_84.port_a_logical_ram_depth = 307200,
		ram_block1a_84.port_a_logical_ram_width = 8,
		ram_block1a_84.port_b_address_clear = "none",
		ram_block1a_84.port_b_address_clock = "clock1",
		ram_block1a_84.port_b_address_width = 13,
		ram_block1a_84.port_b_data_out_clear = "none",
		ram_block1a_84.port_b_data_out_clock = "clock1",
		ram_block1a_84.port_b_data_width = 1,
		ram_block1a_84.port_b_first_address = 81920,
		ram_block1a_84.port_b_first_bit_number = 4,
		ram_block1a_84.port_b_last_address = 90111,
		ram_block1a_84.port_b_logical_ram_depth = 307200,
		ram_block1a_84.port_b_logical_ram_width = 8,
		ram_block1a_84.port_b_read_enable_clock = "clock1",
		ram_block1a_84.power_up_uninitialized = "false",
		ram_block1a_84.ram_block_type = "M10K",
		ram_block1a_84.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_85
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[10]),
	.ena1(wire_rden_decode_b_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[10]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_85portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_85.clk0_core_clock_enable = "ena0",
		ram_block1a_85.clk0_input_clock_enable = "none",
		ram_block1a_85.clk1_core_clock_enable = "ena1",
		ram_block1a_85.clk1_input_clock_enable = "none",
		ram_block1a_85.clk1_output_clock_enable = "none",
		ram_block1a_85.connectivity_checking = "OFF",
		ram_block1a_85.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_85.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_85.operation_mode = "dual_port",
		ram_block1a_85.port_a_address_width = 13,
		ram_block1a_85.port_a_data_width = 1,
		ram_block1a_85.port_a_first_address = 81920,
		ram_block1a_85.port_a_first_bit_number = 5,
		ram_block1a_85.port_a_last_address = 90111,
		ram_block1a_85.port_a_logical_ram_depth = 307200,
		ram_block1a_85.port_a_logical_ram_width = 8,
		ram_block1a_85.port_b_address_clear = "none",
		ram_block1a_85.port_b_address_clock = "clock1",
		ram_block1a_85.port_b_address_width = 13,
		ram_block1a_85.port_b_data_out_clear = "none",
		ram_block1a_85.port_b_data_out_clock = "clock1",
		ram_block1a_85.port_b_data_width = 1,
		ram_block1a_85.port_b_first_address = 81920,
		ram_block1a_85.port_b_first_bit_number = 5,
		ram_block1a_85.port_b_last_address = 90111,
		ram_block1a_85.port_b_logical_ram_depth = 307200,
		ram_block1a_85.port_b_logical_ram_width = 8,
		ram_block1a_85.port_b_read_enable_clock = "clock1",
		ram_block1a_85.power_up_uninitialized = "false",
		ram_block1a_85.ram_block_type = "M10K",
		ram_block1a_85.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_86
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[10]),
	.ena1(wire_rden_decode_b_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[10]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_86portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_86.clk0_core_clock_enable = "ena0",
		ram_block1a_86.clk0_input_clock_enable = "none",
		ram_block1a_86.clk1_core_clock_enable = "ena1",
		ram_block1a_86.clk1_input_clock_enable = "none",
		ram_block1a_86.clk1_output_clock_enable = "none",
		ram_block1a_86.connectivity_checking = "OFF",
		ram_block1a_86.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_86.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_86.operation_mode = "dual_port",
		ram_block1a_86.port_a_address_width = 13,
		ram_block1a_86.port_a_data_width = 1,
		ram_block1a_86.port_a_first_address = 81920,
		ram_block1a_86.port_a_first_bit_number = 6,
		ram_block1a_86.port_a_last_address = 90111,
		ram_block1a_86.port_a_logical_ram_depth = 307200,
		ram_block1a_86.port_a_logical_ram_width = 8,
		ram_block1a_86.port_b_address_clear = "none",
		ram_block1a_86.port_b_address_clock = "clock1",
		ram_block1a_86.port_b_address_width = 13,
		ram_block1a_86.port_b_data_out_clear = "none",
		ram_block1a_86.port_b_data_out_clock = "clock1",
		ram_block1a_86.port_b_data_width = 1,
		ram_block1a_86.port_b_first_address = 81920,
		ram_block1a_86.port_b_first_bit_number = 6,
		ram_block1a_86.port_b_last_address = 90111,
		ram_block1a_86.port_b_logical_ram_depth = 307200,
		ram_block1a_86.port_b_logical_ram_width = 8,
		ram_block1a_86.port_b_read_enable_clock = "clock1",
		ram_block1a_86.power_up_uninitialized = "false",
		ram_block1a_86.ram_block_type = "M10K",
		ram_block1a_86.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_87
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[10]),
	.ena1(wire_rden_decode_b_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[10]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_87portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_87.clk0_core_clock_enable = "ena0",
		ram_block1a_87.clk0_input_clock_enable = "none",
		ram_block1a_87.clk1_core_clock_enable = "ena1",
		ram_block1a_87.clk1_input_clock_enable = "none",
		ram_block1a_87.clk1_output_clock_enable = "none",
		ram_block1a_87.connectivity_checking = "OFF",
		ram_block1a_87.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_87.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_87.operation_mode = "dual_port",
		ram_block1a_87.port_a_address_width = 13,
		ram_block1a_87.port_a_data_width = 1,
		ram_block1a_87.port_a_first_address = 81920,
		ram_block1a_87.port_a_first_bit_number = 7,
		ram_block1a_87.port_a_last_address = 90111,
		ram_block1a_87.port_a_logical_ram_depth = 307200,
		ram_block1a_87.port_a_logical_ram_width = 8,
		ram_block1a_87.port_b_address_clear = "none",
		ram_block1a_87.port_b_address_clock = "clock1",
		ram_block1a_87.port_b_address_width = 13,
		ram_block1a_87.port_b_data_out_clear = "none",
		ram_block1a_87.port_b_data_out_clock = "clock1",
		ram_block1a_87.port_b_data_width = 1,
		ram_block1a_87.port_b_first_address = 81920,
		ram_block1a_87.port_b_first_bit_number = 7,
		ram_block1a_87.port_b_last_address = 90111,
		ram_block1a_87.port_b_logical_ram_depth = 307200,
		ram_block1a_87.port_b_logical_ram_width = 8,
		ram_block1a_87.port_b_read_enable_clock = "clock1",
		ram_block1a_87.power_up_uninitialized = "false",
		ram_block1a_87.ram_block_type = "M10K",
		ram_block1a_87.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_88
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[11]),
	.ena1(wire_rden_decode_b_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[11]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_88portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_88.clk0_core_clock_enable = "ena0",
		ram_block1a_88.clk0_input_clock_enable = "none",
		ram_block1a_88.clk1_core_clock_enable = "ena1",
		ram_block1a_88.clk1_input_clock_enable = "none",
		ram_block1a_88.clk1_output_clock_enable = "none",
		ram_block1a_88.connectivity_checking = "OFF",
		ram_block1a_88.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_88.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_88.operation_mode = "dual_port",
		ram_block1a_88.port_a_address_width = 13,
		ram_block1a_88.port_a_data_width = 1,
		ram_block1a_88.port_a_first_address = 90112,
		ram_block1a_88.port_a_first_bit_number = 0,
		ram_block1a_88.port_a_last_address = 98303,
		ram_block1a_88.port_a_logical_ram_depth = 307200,
		ram_block1a_88.port_a_logical_ram_width = 8,
		ram_block1a_88.port_b_address_clear = "none",
		ram_block1a_88.port_b_address_clock = "clock1",
		ram_block1a_88.port_b_address_width = 13,
		ram_block1a_88.port_b_data_out_clear = "none",
		ram_block1a_88.port_b_data_out_clock = "clock1",
		ram_block1a_88.port_b_data_width = 1,
		ram_block1a_88.port_b_first_address = 90112,
		ram_block1a_88.port_b_first_bit_number = 0,
		ram_block1a_88.port_b_last_address = 98303,
		ram_block1a_88.port_b_logical_ram_depth = 307200,
		ram_block1a_88.port_b_logical_ram_width = 8,
		ram_block1a_88.port_b_read_enable_clock = "clock1",
		ram_block1a_88.power_up_uninitialized = "false",
		ram_block1a_88.ram_block_type = "M10K",
		ram_block1a_88.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_89
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[11]),
	.ena1(wire_rden_decode_b_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[11]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_89portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_89.clk0_core_clock_enable = "ena0",
		ram_block1a_89.clk0_input_clock_enable = "none",
		ram_block1a_89.clk1_core_clock_enable = "ena1",
		ram_block1a_89.clk1_input_clock_enable = "none",
		ram_block1a_89.clk1_output_clock_enable = "none",
		ram_block1a_89.connectivity_checking = "OFF",
		ram_block1a_89.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_89.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_89.operation_mode = "dual_port",
		ram_block1a_89.port_a_address_width = 13,
		ram_block1a_89.port_a_data_width = 1,
		ram_block1a_89.port_a_first_address = 90112,
		ram_block1a_89.port_a_first_bit_number = 1,
		ram_block1a_89.port_a_last_address = 98303,
		ram_block1a_89.port_a_logical_ram_depth = 307200,
		ram_block1a_89.port_a_logical_ram_width = 8,
		ram_block1a_89.port_b_address_clear = "none",
		ram_block1a_89.port_b_address_clock = "clock1",
		ram_block1a_89.port_b_address_width = 13,
		ram_block1a_89.port_b_data_out_clear = "none",
		ram_block1a_89.port_b_data_out_clock = "clock1",
		ram_block1a_89.port_b_data_width = 1,
		ram_block1a_89.port_b_first_address = 90112,
		ram_block1a_89.port_b_first_bit_number = 1,
		ram_block1a_89.port_b_last_address = 98303,
		ram_block1a_89.port_b_logical_ram_depth = 307200,
		ram_block1a_89.port_b_logical_ram_width = 8,
		ram_block1a_89.port_b_read_enable_clock = "clock1",
		ram_block1a_89.power_up_uninitialized = "false",
		ram_block1a_89.ram_block_type = "M10K",
		ram_block1a_89.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_90
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[11]),
	.ena1(wire_rden_decode_b_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[11]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_90portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_90.clk0_core_clock_enable = "ena0",
		ram_block1a_90.clk0_input_clock_enable = "none",
		ram_block1a_90.clk1_core_clock_enable = "ena1",
		ram_block1a_90.clk1_input_clock_enable = "none",
		ram_block1a_90.clk1_output_clock_enable = "none",
		ram_block1a_90.connectivity_checking = "OFF",
		ram_block1a_90.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_90.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_90.operation_mode = "dual_port",
		ram_block1a_90.port_a_address_width = 13,
		ram_block1a_90.port_a_data_width = 1,
		ram_block1a_90.port_a_first_address = 90112,
		ram_block1a_90.port_a_first_bit_number = 2,
		ram_block1a_90.port_a_last_address = 98303,
		ram_block1a_90.port_a_logical_ram_depth = 307200,
		ram_block1a_90.port_a_logical_ram_width = 8,
		ram_block1a_90.port_b_address_clear = "none",
		ram_block1a_90.port_b_address_clock = "clock1",
		ram_block1a_90.port_b_address_width = 13,
		ram_block1a_90.port_b_data_out_clear = "none",
		ram_block1a_90.port_b_data_out_clock = "clock1",
		ram_block1a_90.port_b_data_width = 1,
		ram_block1a_90.port_b_first_address = 90112,
		ram_block1a_90.port_b_first_bit_number = 2,
		ram_block1a_90.port_b_last_address = 98303,
		ram_block1a_90.port_b_logical_ram_depth = 307200,
		ram_block1a_90.port_b_logical_ram_width = 8,
		ram_block1a_90.port_b_read_enable_clock = "clock1",
		ram_block1a_90.power_up_uninitialized = "false",
		ram_block1a_90.ram_block_type = "M10K",
		ram_block1a_90.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_91
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[11]),
	.ena1(wire_rden_decode_b_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[11]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_91portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_91.clk0_core_clock_enable = "ena0",
		ram_block1a_91.clk0_input_clock_enable = "none",
		ram_block1a_91.clk1_core_clock_enable = "ena1",
		ram_block1a_91.clk1_input_clock_enable = "none",
		ram_block1a_91.clk1_output_clock_enable = "none",
		ram_block1a_91.connectivity_checking = "OFF",
		ram_block1a_91.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_91.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_91.operation_mode = "dual_port",
		ram_block1a_91.port_a_address_width = 13,
		ram_block1a_91.port_a_data_width = 1,
		ram_block1a_91.port_a_first_address = 90112,
		ram_block1a_91.port_a_first_bit_number = 3,
		ram_block1a_91.port_a_last_address = 98303,
		ram_block1a_91.port_a_logical_ram_depth = 307200,
		ram_block1a_91.port_a_logical_ram_width = 8,
		ram_block1a_91.port_b_address_clear = "none",
		ram_block1a_91.port_b_address_clock = "clock1",
		ram_block1a_91.port_b_address_width = 13,
		ram_block1a_91.port_b_data_out_clear = "none",
		ram_block1a_91.port_b_data_out_clock = "clock1",
		ram_block1a_91.port_b_data_width = 1,
		ram_block1a_91.port_b_first_address = 90112,
		ram_block1a_91.port_b_first_bit_number = 3,
		ram_block1a_91.port_b_last_address = 98303,
		ram_block1a_91.port_b_logical_ram_depth = 307200,
		ram_block1a_91.port_b_logical_ram_width = 8,
		ram_block1a_91.port_b_read_enable_clock = "clock1",
		ram_block1a_91.power_up_uninitialized = "false",
		ram_block1a_91.ram_block_type = "M10K",
		ram_block1a_91.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_92
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[11]),
	.ena1(wire_rden_decode_b_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[11]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_92portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_92.clk0_core_clock_enable = "ena0",
		ram_block1a_92.clk0_input_clock_enable = "none",
		ram_block1a_92.clk1_core_clock_enable = "ena1",
		ram_block1a_92.clk1_input_clock_enable = "none",
		ram_block1a_92.clk1_output_clock_enable = "none",
		ram_block1a_92.connectivity_checking = "OFF",
		ram_block1a_92.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_92.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_92.operation_mode = "dual_port",
		ram_block1a_92.port_a_address_width = 13,
		ram_block1a_92.port_a_data_width = 1,
		ram_block1a_92.port_a_first_address = 90112,
		ram_block1a_92.port_a_first_bit_number = 4,
		ram_block1a_92.port_a_last_address = 98303,
		ram_block1a_92.port_a_logical_ram_depth = 307200,
		ram_block1a_92.port_a_logical_ram_width = 8,
		ram_block1a_92.port_b_address_clear = "none",
		ram_block1a_92.port_b_address_clock = "clock1",
		ram_block1a_92.port_b_address_width = 13,
		ram_block1a_92.port_b_data_out_clear = "none",
		ram_block1a_92.port_b_data_out_clock = "clock1",
		ram_block1a_92.port_b_data_width = 1,
		ram_block1a_92.port_b_first_address = 90112,
		ram_block1a_92.port_b_first_bit_number = 4,
		ram_block1a_92.port_b_last_address = 98303,
		ram_block1a_92.port_b_logical_ram_depth = 307200,
		ram_block1a_92.port_b_logical_ram_width = 8,
		ram_block1a_92.port_b_read_enable_clock = "clock1",
		ram_block1a_92.power_up_uninitialized = "false",
		ram_block1a_92.ram_block_type = "M10K",
		ram_block1a_92.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_93
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[11]),
	.ena1(wire_rden_decode_b_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[11]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_93portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_93.clk0_core_clock_enable = "ena0",
		ram_block1a_93.clk0_input_clock_enable = "none",
		ram_block1a_93.clk1_core_clock_enable = "ena1",
		ram_block1a_93.clk1_input_clock_enable = "none",
		ram_block1a_93.clk1_output_clock_enable = "none",
		ram_block1a_93.connectivity_checking = "OFF",
		ram_block1a_93.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_93.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_93.operation_mode = "dual_port",
		ram_block1a_93.port_a_address_width = 13,
		ram_block1a_93.port_a_data_width = 1,
		ram_block1a_93.port_a_first_address = 90112,
		ram_block1a_93.port_a_first_bit_number = 5,
		ram_block1a_93.port_a_last_address = 98303,
		ram_block1a_93.port_a_logical_ram_depth = 307200,
		ram_block1a_93.port_a_logical_ram_width = 8,
		ram_block1a_93.port_b_address_clear = "none",
		ram_block1a_93.port_b_address_clock = "clock1",
		ram_block1a_93.port_b_address_width = 13,
		ram_block1a_93.port_b_data_out_clear = "none",
		ram_block1a_93.port_b_data_out_clock = "clock1",
		ram_block1a_93.port_b_data_width = 1,
		ram_block1a_93.port_b_first_address = 90112,
		ram_block1a_93.port_b_first_bit_number = 5,
		ram_block1a_93.port_b_last_address = 98303,
		ram_block1a_93.port_b_logical_ram_depth = 307200,
		ram_block1a_93.port_b_logical_ram_width = 8,
		ram_block1a_93.port_b_read_enable_clock = "clock1",
		ram_block1a_93.power_up_uninitialized = "false",
		ram_block1a_93.ram_block_type = "M10K",
		ram_block1a_93.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_94
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[11]),
	.ena1(wire_rden_decode_b_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[11]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_94portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_94.clk0_core_clock_enable = "ena0",
		ram_block1a_94.clk0_input_clock_enable = "none",
		ram_block1a_94.clk1_core_clock_enable = "ena1",
		ram_block1a_94.clk1_input_clock_enable = "none",
		ram_block1a_94.clk1_output_clock_enable = "none",
		ram_block1a_94.connectivity_checking = "OFF",
		ram_block1a_94.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_94.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_94.operation_mode = "dual_port",
		ram_block1a_94.port_a_address_width = 13,
		ram_block1a_94.port_a_data_width = 1,
		ram_block1a_94.port_a_first_address = 90112,
		ram_block1a_94.port_a_first_bit_number = 6,
		ram_block1a_94.port_a_last_address = 98303,
		ram_block1a_94.port_a_logical_ram_depth = 307200,
		ram_block1a_94.port_a_logical_ram_width = 8,
		ram_block1a_94.port_b_address_clear = "none",
		ram_block1a_94.port_b_address_clock = "clock1",
		ram_block1a_94.port_b_address_width = 13,
		ram_block1a_94.port_b_data_out_clear = "none",
		ram_block1a_94.port_b_data_out_clock = "clock1",
		ram_block1a_94.port_b_data_width = 1,
		ram_block1a_94.port_b_first_address = 90112,
		ram_block1a_94.port_b_first_bit_number = 6,
		ram_block1a_94.port_b_last_address = 98303,
		ram_block1a_94.port_b_logical_ram_depth = 307200,
		ram_block1a_94.port_b_logical_ram_width = 8,
		ram_block1a_94.port_b_read_enable_clock = "clock1",
		ram_block1a_94.power_up_uninitialized = "false",
		ram_block1a_94.ram_block_type = "M10K",
		ram_block1a_94.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_95
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[11]),
	.ena1(wire_rden_decode_b_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[11]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_95portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_95.clk0_core_clock_enable = "ena0",
		ram_block1a_95.clk0_input_clock_enable = "none",
		ram_block1a_95.clk1_core_clock_enable = "ena1",
		ram_block1a_95.clk1_input_clock_enable = "none",
		ram_block1a_95.clk1_output_clock_enable = "none",
		ram_block1a_95.connectivity_checking = "OFF",
		ram_block1a_95.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_95.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_95.operation_mode = "dual_port",
		ram_block1a_95.port_a_address_width = 13,
		ram_block1a_95.port_a_data_width = 1,
		ram_block1a_95.port_a_first_address = 90112,
		ram_block1a_95.port_a_first_bit_number = 7,
		ram_block1a_95.port_a_last_address = 98303,
		ram_block1a_95.port_a_logical_ram_depth = 307200,
		ram_block1a_95.port_a_logical_ram_width = 8,
		ram_block1a_95.port_b_address_clear = "none",
		ram_block1a_95.port_b_address_clock = "clock1",
		ram_block1a_95.port_b_address_width = 13,
		ram_block1a_95.port_b_data_out_clear = "none",
		ram_block1a_95.port_b_data_out_clock = "clock1",
		ram_block1a_95.port_b_data_width = 1,
		ram_block1a_95.port_b_first_address = 90112,
		ram_block1a_95.port_b_first_bit_number = 7,
		ram_block1a_95.port_b_last_address = 98303,
		ram_block1a_95.port_b_logical_ram_depth = 307200,
		ram_block1a_95.port_b_logical_ram_width = 8,
		ram_block1a_95.port_b_read_enable_clock = "clock1",
		ram_block1a_95.power_up_uninitialized = "false",
		ram_block1a_95.ram_block_type = "M10K",
		ram_block1a_95.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_96
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[12]),
	.ena1(wire_rden_decode_b_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[12]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_96portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_96.clk0_core_clock_enable = "ena0",
		ram_block1a_96.clk0_input_clock_enable = "none",
		ram_block1a_96.clk1_core_clock_enable = "ena1",
		ram_block1a_96.clk1_input_clock_enable = "none",
		ram_block1a_96.clk1_output_clock_enable = "none",
		ram_block1a_96.connectivity_checking = "OFF",
		ram_block1a_96.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_96.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_96.operation_mode = "dual_port",
		ram_block1a_96.port_a_address_width = 13,
		ram_block1a_96.port_a_data_width = 1,
		ram_block1a_96.port_a_first_address = 98304,
		ram_block1a_96.port_a_first_bit_number = 0,
		ram_block1a_96.port_a_last_address = 106495,
		ram_block1a_96.port_a_logical_ram_depth = 307200,
		ram_block1a_96.port_a_logical_ram_width = 8,
		ram_block1a_96.port_b_address_clear = "none",
		ram_block1a_96.port_b_address_clock = "clock1",
		ram_block1a_96.port_b_address_width = 13,
		ram_block1a_96.port_b_data_out_clear = "none",
		ram_block1a_96.port_b_data_out_clock = "clock1",
		ram_block1a_96.port_b_data_width = 1,
		ram_block1a_96.port_b_first_address = 98304,
		ram_block1a_96.port_b_first_bit_number = 0,
		ram_block1a_96.port_b_last_address = 106495,
		ram_block1a_96.port_b_logical_ram_depth = 307200,
		ram_block1a_96.port_b_logical_ram_width = 8,
		ram_block1a_96.port_b_read_enable_clock = "clock1",
		ram_block1a_96.power_up_uninitialized = "false",
		ram_block1a_96.ram_block_type = "M10K",
		ram_block1a_96.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_97
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[12]),
	.ena1(wire_rden_decode_b_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[12]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_97portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_97.clk0_core_clock_enable = "ena0",
		ram_block1a_97.clk0_input_clock_enable = "none",
		ram_block1a_97.clk1_core_clock_enable = "ena1",
		ram_block1a_97.clk1_input_clock_enable = "none",
		ram_block1a_97.clk1_output_clock_enable = "none",
		ram_block1a_97.connectivity_checking = "OFF",
		ram_block1a_97.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_97.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_97.operation_mode = "dual_port",
		ram_block1a_97.port_a_address_width = 13,
		ram_block1a_97.port_a_data_width = 1,
		ram_block1a_97.port_a_first_address = 98304,
		ram_block1a_97.port_a_first_bit_number = 1,
		ram_block1a_97.port_a_last_address = 106495,
		ram_block1a_97.port_a_logical_ram_depth = 307200,
		ram_block1a_97.port_a_logical_ram_width = 8,
		ram_block1a_97.port_b_address_clear = "none",
		ram_block1a_97.port_b_address_clock = "clock1",
		ram_block1a_97.port_b_address_width = 13,
		ram_block1a_97.port_b_data_out_clear = "none",
		ram_block1a_97.port_b_data_out_clock = "clock1",
		ram_block1a_97.port_b_data_width = 1,
		ram_block1a_97.port_b_first_address = 98304,
		ram_block1a_97.port_b_first_bit_number = 1,
		ram_block1a_97.port_b_last_address = 106495,
		ram_block1a_97.port_b_logical_ram_depth = 307200,
		ram_block1a_97.port_b_logical_ram_width = 8,
		ram_block1a_97.port_b_read_enable_clock = "clock1",
		ram_block1a_97.power_up_uninitialized = "false",
		ram_block1a_97.ram_block_type = "M10K",
		ram_block1a_97.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_98
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[12]),
	.ena1(wire_rden_decode_b_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[12]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_98portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_98.clk0_core_clock_enable = "ena0",
		ram_block1a_98.clk0_input_clock_enable = "none",
		ram_block1a_98.clk1_core_clock_enable = "ena1",
		ram_block1a_98.clk1_input_clock_enable = "none",
		ram_block1a_98.clk1_output_clock_enable = "none",
		ram_block1a_98.connectivity_checking = "OFF",
		ram_block1a_98.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_98.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_98.operation_mode = "dual_port",
		ram_block1a_98.port_a_address_width = 13,
		ram_block1a_98.port_a_data_width = 1,
		ram_block1a_98.port_a_first_address = 98304,
		ram_block1a_98.port_a_first_bit_number = 2,
		ram_block1a_98.port_a_last_address = 106495,
		ram_block1a_98.port_a_logical_ram_depth = 307200,
		ram_block1a_98.port_a_logical_ram_width = 8,
		ram_block1a_98.port_b_address_clear = "none",
		ram_block1a_98.port_b_address_clock = "clock1",
		ram_block1a_98.port_b_address_width = 13,
		ram_block1a_98.port_b_data_out_clear = "none",
		ram_block1a_98.port_b_data_out_clock = "clock1",
		ram_block1a_98.port_b_data_width = 1,
		ram_block1a_98.port_b_first_address = 98304,
		ram_block1a_98.port_b_first_bit_number = 2,
		ram_block1a_98.port_b_last_address = 106495,
		ram_block1a_98.port_b_logical_ram_depth = 307200,
		ram_block1a_98.port_b_logical_ram_width = 8,
		ram_block1a_98.port_b_read_enable_clock = "clock1",
		ram_block1a_98.power_up_uninitialized = "false",
		ram_block1a_98.ram_block_type = "M10K",
		ram_block1a_98.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_99
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[12]),
	.ena1(wire_rden_decode_b_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[12]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_99portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_99.clk0_core_clock_enable = "ena0",
		ram_block1a_99.clk0_input_clock_enable = "none",
		ram_block1a_99.clk1_core_clock_enable = "ena1",
		ram_block1a_99.clk1_input_clock_enable = "none",
		ram_block1a_99.clk1_output_clock_enable = "none",
		ram_block1a_99.connectivity_checking = "OFF",
		ram_block1a_99.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_99.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_99.operation_mode = "dual_port",
		ram_block1a_99.port_a_address_width = 13,
		ram_block1a_99.port_a_data_width = 1,
		ram_block1a_99.port_a_first_address = 98304,
		ram_block1a_99.port_a_first_bit_number = 3,
		ram_block1a_99.port_a_last_address = 106495,
		ram_block1a_99.port_a_logical_ram_depth = 307200,
		ram_block1a_99.port_a_logical_ram_width = 8,
		ram_block1a_99.port_b_address_clear = "none",
		ram_block1a_99.port_b_address_clock = "clock1",
		ram_block1a_99.port_b_address_width = 13,
		ram_block1a_99.port_b_data_out_clear = "none",
		ram_block1a_99.port_b_data_out_clock = "clock1",
		ram_block1a_99.port_b_data_width = 1,
		ram_block1a_99.port_b_first_address = 98304,
		ram_block1a_99.port_b_first_bit_number = 3,
		ram_block1a_99.port_b_last_address = 106495,
		ram_block1a_99.port_b_logical_ram_depth = 307200,
		ram_block1a_99.port_b_logical_ram_width = 8,
		ram_block1a_99.port_b_read_enable_clock = "clock1",
		ram_block1a_99.power_up_uninitialized = "false",
		ram_block1a_99.ram_block_type = "M10K",
		ram_block1a_99.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_100
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[12]),
	.ena1(wire_rden_decode_b_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[12]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_100portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_100.clk0_core_clock_enable = "ena0",
		ram_block1a_100.clk0_input_clock_enable = "none",
		ram_block1a_100.clk1_core_clock_enable = "ena1",
		ram_block1a_100.clk1_input_clock_enable = "none",
		ram_block1a_100.clk1_output_clock_enable = "none",
		ram_block1a_100.connectivity_checking = "OFF",
		ram_block1a_100.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_100.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_100.operation_mode = "dual_port",
		ram_block1a_100.port_a_address_width = 13,
		ram_block1a_100.port_a_data_width = 1,
		ram_block1a_100.port_a_first_address = 98304,
		ram_block1a_100.port_a_first_bit_number = 4,
		ram_block1a_100.port_a_last_address = 106495,
		ram_block1a_100.port_a_logical_ram_depth = 307200,
		ram_block1a_100.port_a_logical_ram_width = 8,
		ram_block1a_100.port_b_address_clear = "none",
		ram_block1a_100.port_b_address_clock = "clock1",
		ram_block1a_100.port_b_address_width = 13,
		ram_block1a_100.port_b_data_out_clear = "none",
		ram_block1a_100.port_b_data_out_clock = "clock1",
		ram_block1a_100.port_b_data_width = 1,
		ram_block1a_100.port_b_first_address = 98304,
		ram_block1a_100.port_b_first_bit_number = 4,
		ram_block1a_100.port_b_last_address = 106495,
		ram_block1a_100.port_b_logical_ram_depth = 307200,
		ram_block1a_100.port_b_logical_ram_width = 8,
		ram_block1a_100.port_b_read_enable_clock = "clock1",
		ram_block1a_100.power_up_uninitialized = "false",
		ram_block1a_100.ram_block_type = "M10K",
		ram_block1a_100.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_101
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[12]),
	.ena1(wire_rden_decode_b_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[12]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_101portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_101.clk0_core_clock_enable = "ena0",
		ram_block1a_101.clk0_input_clock_enable = "none",
		ram_block1a_101.clk1_core_clock_enable = "ena1",
		ram_block1a_101.clk1_input_clock_enable = "none",
		ram_block1a_101.clk1_output_clock_enable = "none",
		ram_block1a_101.connectivity_checking = "OFF",
		ram_block1a_101.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_101.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_101.operation_mode = "dual_port",
		ram_block1a_101.port_a_address_width = 13,
		ram_block1a_101.port_a_data_width = 1,
		ram_block1a_101.port_a_first_address = 98304,
		ram_block1a_101.port_a_first_bit_number = 5,
		ram_block1a_101.port_a_last_address = 106495,
		ram_block1a_101.port_a_logical_ram_depth = 307200,
		ram_block1a_101.port_a_logical_ram_width = 8,
		ram_block1a_101.port_b_address_clear = "none",
		ram_block1a_101.port_b_address_clock = "clock1",
		ram_block1a_101.port_b_address_width = 13,
		ram_block1a_101.port_b_data_out_clear = "none",
		ram_block1a_101.port_b_data_out_clock = "clock1",
		ram_block1a_101.port_b_data_width = 1,
		ram_block1a_101.port_b_first_address = 98304,
		ram_block1a_101.port_b_first_bit_number = 5,
		ram_block1a_101.port_b_last_address = 106495,
		ram_block1a_101.port_b_logical_ram_depth = 307200,
		ram_block1a_101.port_b_logical_ram_width = 8,
		ram_block1a_101.port_b_read_enable_clock = "clock1",
		ram_block1a_101.power_up_uninitialized = "false",
		ram_block1a_101.ram_block_type = "M10K",
		ram_block1a_101.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_102
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[12]),
	.ena1(wire_rden_decode_b_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[12]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_102portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_102.clk0_core_clock_enable = "ena0",
		ram_block1a_102.clk0_input_clock_enable = "none",
		ram_block1a_102.clk1_core_clock_enable = "ena1",
		ram_block1a_102.clk1_input_clock_enable = "none",
		ram_block1a_102.clk1_output_clock_enable = "none",
		ram_block1a_102.connectivity_checking = "OFF",
		ram_block1a_102.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_102.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_102.operation_mode = "dual_port",
		ram_block1a_102.port_a_address_width = 13,
		ram_block1a_102.port_a_data_width = 1,
		ram_block1a_102.port_a_first_address = 98304,
		ram_block1a_102.port_a_first_bit_number = 6,
		ram_block1a_102.port_a_last_address = 106495,
		ram_block1a_102.port_a_logical_ram_depth = 307200,
		ram_block1a_102.port_a_logical_ram_width = 8,
		ram_block1a_102.port_b_address_clear = "none",
		ram_block1a_102.port_b_address_clock = "clock1",
		ram_block1a_102.port_b_address_width = 13,
		ram_block1a_102.port_b_data_out_clear = "none",
		ram_block1a_102.port_b_data_out_clock = "clock1",
		ram_block1a_102.port_b_data_width = 1,
		ram_block1a_102.port_b_first_address = 98304,
		ram_block1a_102.port_b_first_bit_number = 6,
		ram_block1a_102.port_b_last_address = 106495,
		ram_block1a_102.port_b_logical_ram_depth = 307200,
		ram_block1a_102.port_b_logical_ram_width = 8,
		ram_block1a_102.port_b_read_enable_clock = "clock1",
		ram_block1a_102.power_up_uninitialized = "false",
		ram_block1a_102.ram_block_type = "M10K",
		ram_block1a_102.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_103
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[12]),
	.ena1(wire_rden_decode_b_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[12]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_103portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_103.clk0_core_clock_enable = "ena0",
		ram_block1a_103.clk0_input_clock_enable = "none",
		ram_block1a_103.clk1_core_clock_enable = "ena1",
		ram_block1a_103.clk1_input_clock_enable = "none",
		ram_block1a_103.clk1_output_clock_enable = "none",
		ram_block1a_103.connectivity_checking = "OFF",
		ram_block1a_103.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_103.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_103.operation_mode = "dual_port",
		ram_block1a_103.port_a_address_width = 13,
		ram_block1a_103.port_a_data_width = 1,
		ram_block1a_103.port_a_first_address = 98304,
		ram_block1a_103.port_a_first_bit_number = 7,
		ram_block1a_103.port_a_last_address = 106495,
		ram_block1a_103.port_a_logical_ram_depth = 307200,
		ram_block1a_103.port_a_logical_ram_width = 8,
		ram_block1a_103.port_b_address_clear = "none",
		ram_block1a_103.port_b_address_clock = "clock1",
		ram_block1a_103.port_b_address_width = 13,
		ram_block1a_103.port_b_data_out_clear = "none",
		ram_block1a_103.port_b_data_out_clock = "clock1",
		ram_block1a_103.port_b_data_width = 1,
		ram_block1a_103.port_b_first_address = 98304,
		ram_block1a_103.port_b_first_bit_number = 7,
		ram_block1a_103.port_b_last_address = 106495,
		ram_block1a_103.port_b_logical_ram_depth = 307200,
		ram_block1a_103.port_b_logical_ram_width = 8,
		ram_block1a_103.port_b_read_enable_clock = "clock1",
		ram_block1a_103.power_up_uninitialized = "false",
		ram_block1a_103.ram_block_type = "M10K",
		ram_block1a_103.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_104
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[13]),
	.ena1(wire_rden_decode_b_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[13]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_104portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_104.clk0_core_clock_enable = "ena0",
		ram_block1a_104.clk0_input_clock_enable = "none",
		ram_block1a_104.clk1_core_clock_enable = "ena1",
		ram_block1a_104.clk1_input_clock_enable = "none",
		ram_block1a_104.clk1_output_clock_enable = "none",
		ram_block1a_104.connectivity_checking = "OFF",
		ram_block1a_104.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_104.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_104.operation_mode = "dual_port",
		ram_block1a_104.port_a_address_width = 13,
		ram_block1a_104.port_a_data_width = 1,
		ram_block1a_104.port_a_first_address = 106496,
		ram_block1a_104.port_a_first_bit_number = 0,
		ram_block1a_104.port_a_last_address = 114687,
		ram_block1a_104.port_a_logical_ram_depth = 307200,
		ram_block1a_104.port_a_logical_ram_width = 8,
		ram_block1a_104.port_b_address_clear = "none",
		ram_block1a_104.port_b_address_clock = "clock1",
		ram_block1a_104.port_b_address_width = 13,
		ram_block1a_104.port_b_data_out_clear = "none",
		ram_block1a_104.port_b_data_out_clock = "clock1",
		ram_block1a_104.port_b_data_width = 1,
		ram_block1a_104.port_b_first_address = 106496,
		ram_block1a_104.port_b_first_bit_number = 0,
		ram_block1a_104.port_b_last_address = 114687,
		ram_block1a_104.port_b_logical_ram_depth = 307200,
		ram_block1a_104.port_b_logical_ram_width = 8,
		ram_block1a_104.port_b_read_enable_clock = "clock1",
		ram_block1a_104.power_up_uninitialized = "false",
		ram_block1a_104.ram_block_type = "M10K",
		ram_block1a_104.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_105
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[13]),
	.ena1(wire_rden_decode_b_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[13]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_105portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_105.clk0_core_clock_enable = "ena0",
		ram_block1a_105.clk0_input_clock_enable = "none",
		ram_block1a_105.clk1_core_clock_enable = "ena1",
		ram_block1a_105.clk1_input_clock_enable = "none",
		ram_block1a_105.clk1_output_clock_enable = "none",
		ram_block1a_105.connectivity_checking = "OFF",
		ram_block1a_105.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_105.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_105.operation_mode = "dual_port",
		ram_block1a_105.port_a_address_width = 13,
		ram_block1a_105.port_a_data_width = 1,
		ram_block1a_105.port_a_first_address = 106496,
		ram_block1a_105.port_a_first_bit_number = 1,
		ram_block1a_105.port_a_last_address = 114687,
		ram_block1a_105.port_a_logical_ram_depth = 307200,
		ram_block1a_105.port_a_logical_ram_width = 8,
		ram_block1a_105.port_b_address_clear = "none",
		ram_block1a_105.port_b_address_clock = "clock1",
		ram_block1a_105.port_b_address_width = 13,
		ram_block1a_105.port_b_data_out_clear = "none",
		ram_block1a_105.port_b_data_out_clock = "clock1",
		ram_block1a_105.port_b_data_width = 1,
		ram_block1a_105.port_b_first_address = 106496,
		ram_block1a_105.port_b_first_bit_number = 1,
		ram_block1a_105.port_b_last_address = 114687,
		ram_block1a_105.port_b_logical_ram_depth = 307200,
		ram_block1a_105.port_b_logical_ram_width = 8,
		ram_block1a_105.port_b_read_enable_clock = "clock1",
		ram_block1a_105.power_up_uninitialized = "false",
		ram_block1a_105.ram_block_type = "M10K",
		ram_block1a_105.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_106
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[13]),
	.ena1(wire_rden_decode_b_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[13]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_106portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_106.clk0_core_clock_enable = "ena0",
		ram_block1a_106.clk0_input_clock_enable = "none",
		ram_block1a_106.clk1_core_clock_enable = "ena1",
		ram_block1a_106.clk1_input_clock_enable = "none",
		ram_block1a_106.clk1_output_clock_enable = "none",
		ram_block1a_106.connectivity_checking = "OFF",
		ram_block1a_106.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_106.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_106.operation_mode = "dual_port",
		ram_block1a_106.port_a_address_width = 13,
		ram_block1a_106.port_a_data_width = 1,
		ram_block1a_106.port_a_first_address = 106496,
		ram_block1a_106.port_a_first_bit_number = 2,
		ram_block1a_106.port_a_last_address = 114687,
		ram_block1a_106.port_a_logical_ram_depth = 307200,
		ram_block1a_106.port_a_logical_ram_width = 8,
		ram_block1a_106.port_b_address_clear = "none",
		ram_block1a_106.port_b_address_clock = "clock1",
		ram_block1a_106.port_b_address_width = 13,
		ram_block1a_106.port_b_data_out_clear = "none",
		ram_block1a_106.port_b_data_out_clock = "clock1",
		ram_block1a_106.port_b_data_width = 1,
		ram_block1a_106.port_b_first_address = 106496,
		ram_block1a_106.port_b_first_bit_number = 2,
		ram_block1a_106.port_b_last_address = 114687,
		ram_block1a_106.port_b_logical_ram_depth = 307200,
		ram_block1a_106.port_b_logical_ram_width = 8,
		ram_block1a_106.port_b_read_enable_clock = "clock1",
		ram_block1a_106.power_up_uninitialized = "false",
		ram_block1a_106.ram_block_type = "M10K",
		ram_block1a_106.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_107
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[13]),
	.ena1(wire_rden_decode_b_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[13]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_107portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_107.clk0_core_clock_enable = "ena0",
		ram_block1a_107.clk0_input_clock_enable = "none",
		ram_block1a_107.clk1_core_clock_enable = "ena1",
		ram_block1a_107.clk1_input_clock_enable = "none",
		ram_block1a_107.clk1_output_clock_enable = "none",
		ram_block1a_107.connectivity_checking = "OFF",
		ram_block1a_107.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_107.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_107.operation_mode = "dual_port",
		ram_block1a_107.port_a_address_width = 13,
		ram_block1a_107.port_a_data_width = 1,
		ram_block1a_107.port_a_first_address = 106496,
		ram_block1a_107.port_a_first_bit_number = 3,
		ram_block1a_107.port_a_last_address = 114687,
		ram_block1a_107.port_a_logical_ram_depth = 307200,
		ram_block1a_107.port_a_logical_ram_width = 8,
		ram_block1a_107.port_b_address_clear = "none",
		ram_block1a_107.port_b_address_clock = "clock1",
		ram_block1a_107.port_b_address_width = 13,
		ram_block1a_107.port_b_data_out_clear = "none",
		ram_block1a_107.port_b_data_out_clock = "clock1",
		ram_block1a_107.port_b_data_width = 1,
		ram_block1a_107.port_b_first_address = 106496,
		ram_block1a_107.port_b_first_bit_number = 3,
		ram_block1a_107.port_b_last_address = 114687,
		ram_block1a_107.port_b_logical_ram_depth = 307200,
		ram_block1a_107.port_b_logical_ram_width = 8,
		ram_block1a_107.port_b_read_enable_clock = "clock1",
		ram_block1a_107.power_up_uninitialized = "false",
		ram_block1a_107.ram_block_type = "M10K",
		ram_block1a_107.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_108
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[13]),
	.ena1(wire_rden_decode_b_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[13]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_108portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_108.clk0_core_clock_enable = "ena0",
		ram_block1a_108.clk0_input_clock_enable = "none",
		ram_block1a_108.clk1_core_clock_enable = "ena1",
		ram_block1a_108.clk1_input_clock_enable = "none",
		ram_block1a_108.clk1_output_clock_enable = "none",
		ram_block1a_108.connectivity_checking = "OFF",
		ram_block1a_108.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_108.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_108.operation_mode = "dual_port",
		ram_block1a_108.port_a_address_width = 13,
		ram_block1a_108.port_a_data_width = 1,
		ram_block1a_108.port_a_first_address = 106496,
		ram_block1a_108.port_a_first_bit_number = 4,
		ram_block1a_108.port_a_last_address = 114687,
		ram_block1a_108.port_a_logical_ram_depth = 307200,
		ram_block1a_108.port_a_logical_ram_width = 8,
		ram_block1a_108.port_b_address_clear = "none",
		ram_block1a_108.port_b_address_clock = "clock1",
		ram_block1a_108.port_b_address_width = 13,
		ram_block1a_108.port_b_data_out_clear = "none",
		ram_block1a_108.port_b_data_out_clock = "clock1",
		ram_block1a_108.port_b_data_width = 1,
		ram_block1a_108.port_b_first_address = 106496,
		ram_block1a_108.port_b_first_bit_number = 4,
		ram_block1a_108.port_b_last_address = 114687,
		ram_block1a_108.port_b_logical_ram_depth = 307200,
		ram_block1a_108.port_b_logical_ram_width = 8,
		ram_block1a_108.port_b_read_enable_clock = "clock1",
		ram_block1a_108.power_up_uninitialized = "false",
		ram_block1a_108.ram_block_type = "M10K",
		ram_block1a_108.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_109
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[13]),
	.ena1(wire_rden_decode_b_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[13]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_109portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_109.clk0_core_clock_enable = "ena0",
		ram_block1a_109.clk0_input_clock_enable = "none",
		ram_block1a_109.clk1_core_clock_enable = "ena1",
		ram_block1a_109.clk1_input_clock_enable = "none",
		ram_block1a_109.clk1_output_clock_enable = "none",
		ram_block1a_109.connectivity_checking = "OFF",
		ram_block1a_109.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_109.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_109.operation_mode = "dual_port",
		ram_block1a_109.port_a_address_width = 13,
		ram_block1a_109.port_a_data_width = 1,
		ram_block1a_109.port_a_first_address = 106496,
		ram_block1a_109.port_a_first_bit_number = 5,
		ram_block1a_109.port_a_last_address = 114687,
		ram_block1a_109.port_a_logical_ram_depth = 307200,
		ram_block1a_109.port_a_logical_ram_width = 8,
		ram_block1a_109.port_b_address_clear = "none",
		ram_block1a_109.port_b_address_clock = "clock1",
		ram_block1a_109.port_b_address_width = 13,
		ram_block1a_109.port_b_data_out_clear = "none",
		ram_block1a_109.port_b_data_out_clock = "clock1",
		ram_block1a_109.port_b_data_width = 1,
		ram_block1a_109.port_b_first_address = 106496,
		ram_block1a_109.port_b_first_bit_number = 5,
		ram_block1a_109.port_b_last_address = 114687,
		ram_block1a_109.port_b_logical_ram_depth = 307200,
		ram_block1a_109.port_b_logical_ram_width = 8,
		ram_block1a_109.port_b_read_enable_clock = "clock1",
		ram_block1a_109.power_up_uninitialized = "false",
		ram_block1a_109.ram_block_type = "M10K",
		ram_block1a_109.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_110
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[13]),
	.ena1(wire_rden_decode_b_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[13]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_110portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_110.clk0_core_clock_enable = "ena0",
		ram_block1a_110.clk0_input_clock_enable = "none",
		ram_block1a_110.clk1_core_clock_enable = "ena1",
		ram_block1a_110.clk1_input_clock_enable = "none",
		ram_block1a_110.clk1_output_clock_enable = "none",
		ram_block1a_110.connectivity_checking = "OFF",
		ram_block1a_110.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_110.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_110.operation_mode = "dual_port",
		ram_block1a_110.port_a_address_width = 13,
		ram_block1a_110.port_a_data_width = 1,
		ram_block1a_110.port_a_first_address = 106496,
		ram_block1a_110.port_a_first_bit_number = 6,
		ram_block1a_110.port_a_last_address = 114687,
		ram_block1a_110.port_a_logical_ram_depth = 307200,
		ram_block1a_110.port_a_logical_ram_width = 8,
		ram_block1a_110.port_b_address_clear = "none",
		ram_block1a_110.port_b_address_clock = "clock1",
		ram_block1a_110.port_b_address_width = 13,
		ram_block1a_110.port_b_data_out_clear = "none",
		ram_block1a_110.port_b_data_out_clock = "clock1",
		ram_block1a_110.port_b_data_width = 1,
		ram_block1a_110.port_b_first_address = 106496,
		ram_block1a_110.port_b_first_bit_number = 6,
		ram_block1a_110.port_b_last_address = 114687,
		ram_block1a_110.port_b_logical_ram_depth = 307200,
		ram_block1a_110.port_b_logical_ram_width = 8,
		ram_block1a_110.port_b_read_enable_clock = "clock1",
		ram_block1a_110.power_up_uninitialized = "false",
		ram_block1a_110.ram_block_type = "M10K",
		ram_block1a_110.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_111
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[13]),
	.ena1(wire_rden_decode_b_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[13]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_111portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_111.clk0_core_clock_enable = "ena0",
		ram_block1a_111.clk0_input_clock_enable = "none",
		ram_block1a_111.clk1_core_clock_enable = "ena1",
		ram_block1a_111.clk1_input_clock_enable = "none",
		ram_block1a_111.clk1_output_clock_enable = "none",
		ram_block1a_111.connectivity_checking = "OFF",
		ram_block1a_111.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_111.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_111.operation_mode = "dual_port",
		ram_block1a_111.port_a_address_width = 13,
		ram_block1a_111.port_a_data_width = 1,
		ram_block1a_111.port_a_first_address = 106496,
		ram_block1a_111.port_a_first_bit_number = 7,
		ram_block1a_111.port_a_last_address = 114687,
		ram_block1a_111.port_a_logical_ram_depth = 307200,
		ram_block1a_111.port_a_logical_ram_width = 8,
		ram_block1a_111.port_b_address_clear = "none",
		ram_block1a_111.port_b_address_clock = "clock1",
		ram_block1a_111.port_b_address_width = 13,
		ram_block1a_111.port_b_data_out_clear = "none",
		ram_block1a_111.port_b_data_out_clock = "clock1",
		ram_block1a_111.port_b_data_width = 1,
		ram_block1a_111.port_b_first_address = 106496,
		ram_block1a_111.port_b_first_bit_number = 7,
		ram_block1a_111.port_b_last_address = 114687,
		ram_block1a_111.port_b_logical_ram_depth = 307200,
		ram_block1a_111.port_b_logical_ram_width = 8,
		ram_block1a_111.port_b_read_enable_clock = "clock1",
		ram_block1a_111.power_up_uninitialized = "false",
		ram_block1a_111.ram_block_type = "M10K",
		ram_block1a_111.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_112
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[14]),
	.ena1(wire_rden_decode_b_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[14]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_112portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_112.clk0_core_clock_enable = "ena0",
		ram_block1a_112.clk0_input_clock_enable = "none",
		ram_block1a_112.clk1_core_clock_enable = "ena1",
		ram_block1a_112.clk1_input_clock_enable = "none",
		ram_block1a_112.clk1_output_clock_enable = "none",
		ram_block1a_112.connectivity_checking = "OFF",
		ram_block1a_112.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_112.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_112.operation_mode = "dual_port",
		ram_block1a_112.port_a_address_width = 13,
		ram_block1a_112.port_a_data_width = 1,
		ram_block1a_112.port_a_first_address = 114688,
		ram_block1a_112.port_a_first_bit_number = 0,
		ram_block1a_112.port_a_last_address = 122879,
		ram_block1a_112.port_a_logical_ram_depth = 307200,
		ram_block1a_112.port_a_logical_ram_width = 8,
		ram_block1a_112.port_b_address_clear = "none",
		ram_block1a_112.port_b_address_clock = "clock1",
		ram_block1a_112.port_b_address_width = 13,
		ram_block1a_112.port_b_data_out_clear = "none",
		ram_block1a_112.port_b_data_out_clock = "clock1",
		ram_block1a_112.port_b_data_width = 1,
		ram_block1a_112.port_b_first_address = 114688,
		ram_block1a_112.port_b_first_bit_number = 0,
		ram_block1a_112.port_b_last_address = 122879,
		ram_block1a_112.port_b_logical_ram_depth = 307200,
		ram_block1a_112.port_b_logical_ram_width = 8,
		ram_block1a_112.port_b_read_enable_clock = "clock1",
		ram_block1a_112.power_up_uninitialized = "false",
		ram_block1a_112.ram_block_type = "M10K",
		ram_block1a_112.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_113
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[14]),
	.ena1(wire_rden_decode_b_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[14]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_113portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_113.clk0_core_clock_enable = "ena0",
		ram_block1a_113.clk0_input_clock_enable = "none",
		ram_block1a_113.clk1_core_clock_enable = "ena1",
		ram_block1a_113.clk1_input_clock_enable = "none",
		ram_block1a_113.clk1_output_clock_enable = "none",
		ram_block1a_113.connectivity_checking = "OFF",
		ram_block1a_113.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_113.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_113.operation_mode = "dual_port",
		ram_block1a_113.port_a_address_width = 13,
		ram_block1a_113.port_a_data_width = 1,
		ram_block1a_113.port_a_first_address = 114688,
		ram_block1a_113.port_a_first_bit_number = 1,
		ram_block1a_113.port_a_last_address = 122879,
		ram_block1a_113.port_a_logical_ram_depth = 307200,
		ram_block1a_113.port_a_logical_ram_width = 8,
		ram_block1a_113.port_b_address_clear = "none",
		ram_block1a_113.port_b_address_clock = "clock1",
		ram_block1a_113.port_b_address_width = 13,
		ram_block1a_113.port_b_data_out_clear = "none",
		ram_block1a_113.port_b_data_out_clock = "clock1",
		ram_block1a_113.port_b_data_width = 1,
		ram_block1a_113.port_b_first_address = 114688,
		ram_block1a_113.port_b_first_bit_number = 1,
		ram_block1a_113.port_b_last_address = 122879,
		ram_block1a_113.port_b_logical_ram_depth = 307200,
		ram_block1a_113.port_b_logical_ram_width = 8,
		ram_block1a_113.port_b_read_enable_clock = "clock1",
		ram_block1a_113.power_up_uninitialized = "false",
		ram_block1a_113.ram_block_type = "M10K",
		ram_block1a_113.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_114
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[14]),
	.ena1(wire_rden_decode_b_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[14]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_114portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_114.clk0_core_clock_enable = "ena0",
		ram_block1a_114.clk0_input_clock_enable = "none",
		ram_block1a_114.clk1_core_clock_enable = "ena1",
		ram_block1a_114.clk1_input_clock_enable = "none",
		ram_block1a_114.clk1_output_clock_enable = "none",
		ram_block1a_114.connectivity_checking = "OFF",
		ram_block1a_114.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_114.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_114.operation_mode = "dual_port",
		ram_block1a_114.port_a_address_width = 13,
		ram_block1a_114.port_a_data_width = 1,
		ram_block1a_114.port_a_first_address = 114688,
		ram_block1a_114.port_a_first_bit_number = 2,
		ram_block1a_114.port_a_last_address = 122879,
		ram_block1a_114.port_a_logical_ram_depth = 307200,
		ram_block1a_114.port_a_logical_ram_width = 8,
		ram_block1a_114.port_b_address_clear = "none",
		ram_block1a_114.port_b_address_clock = "clock1",
		ram_block1a_114.port_b_address_width = 13,
		ram_block1a_114.port_b_data_out_clear = "none",
		ram_block1a_114.port_b_data_out_clock = "clock1",
		ram_block1a_114.port_b_data_width = 1,
		ram_block1a_114.port_b_first_address = 114688,
		ram_block1a_114.port_b_first_bit_number = 2,
		ram_block1a_114.port_b_last_address = 122879,
		ram_block1a_114.port_b_logical_ram_depth = 307200,
		ram_block1a_114.port_b_logical_ram_width = 8,
		ram_block1a_114.port_b_read_enable_clock = "clock1",
		ram_block1a_114.power_up_uninitialized = "false",
		ram_block1a_114.ram_block_type = "M10K",
		ram_block1a_114.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_115
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[14]),
	.ena1(wire_rden_decode_b_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[14]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_115portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_115.clk0_core_clock_enable = "ena0",
		ram_block1a_115.clk0_input_clock_enable = "none",
		ram_block1a_115.clk1_core_clock_enable = "ena1",
		ram_block1a_115.clk1_input_clock_enable = "none",
		ram_block1a_115.clk1_output_clock_enable = "none",
		ram_block1a_115.connectivity_checking = "OFF",
		ram_block1a_115.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_115.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_115.operation_mode = "dual_port",
		ram_block1a_115.port_a_address_width = 13,
		ram_block1a_115.port_a_data_width = 1,
		ram_block1a_115.port_a_first_address = 114688,
		ram_block1a_115.port_a_first_bit_number = 3,
		ram_block1a_115.port_a_last_address = 122879,
		ram_block1a_115.port_a_logical_ram_depth = 307200,
		ram_block1a_115.port_a_logical_ram_width = 8,
		ram_block1a_115.port_b_address_clear = "none",
		ram_block1a_115.port_b_address_clock = "clock1",
		ram_block1a_115.port_b_address_width = 13,
		ram_block1a_115.port_b_data_out_clear = "none",
		ram_block1a_115.port_b_data_out_clock = "clock1",
		ram_block1a_115.port_b_data_width = 1,
		ram_block1a_115.port_b_first_address = 114688,
		ram_block1a_115.port_b_first_bit_number = 3,
		ram_block1a_115.port_b_last_address = 122879,
		ram_block1a_115.port_b_logical_ram_depth = 307200,
		ram_block1a_115.port_b_logical_ram_width = 8,
		ram_block1a_115.port_b_read_enable_clock = "clock1",
		ram_block1a_115.power_up_uninitialized = "false",
		ram_block1a_115.ram_block_type = "M10K",
		ram_block1a_115.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_116
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[14]),
	.ena1(wire_rden_decode_b_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[14]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_116portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_116.clk0_core_clock_enable = "ena0",
		ram_block1a_116.clk0_input_clock_enable = "none",
		ram_block1a_116.clk1_core_clock_enable = "ena1",
		ram_block1a_116.clk1_input_clock_enable = "none",
		ram_block1a_116.clk1_output_clock_enable = "none",
		ram_block1a_116.connectivity_checking = "OFF",
		ram_block1a_116.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_116.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_116.operation_mode = "dual_port",
		ram_block1a_116.port_a_address_width = 13,
		ram_block1a_116.port_a_data_width = 1,
		ram_block1a_116.port_a_first_address = 114688,
		ram_block1a_116.port_a_first_bit_number = 4,
		ram_block1a_116.port_a_last_address = 122879,
		ram_block1a_116.port_a_logical_ram_depth = 307200,
		ram_block1a_116.port_a_logical_ram_width = 8,
		ram_block1a_116.port_b_address_clear = "none",
		ram_block1a_116.port_b_address_clock = "clock1",
		ram_block1a_116.port_b_address_width = 13,
		ram_block1a_116.port_b_data_out_clear = "none",
		ram_block1a_116.port_b_data_out_clock = "clock1",
		ram_block1a_116.port_b_data_width = 1,
		ram_block1a_116.port_b_first_address = 114688,
		ram_block1a_116.port_b_first_bit_number = 4,
		ram_block1a_116.port_b_last_address = 122879,
		ram_block1a_116.port_b_logical_ram_depth = 307200,
		ram_block1a_116.port_b_logical_ram_width = 8,
		ram_block1a_116.port_b_read_enable_clock = "clock1",
		ram_block1a_116.power_up_uninitialized = "false",
		ram_block1a_116.ram_block_type = "M10K",
		ram_block1a_116.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_117
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[14]),
	.ena1(wire_rden_decode_b_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[14]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_117portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_117.clk0_core_clock_enable = "ena0",
		ram_block1a_117.clk0_input_clock_enable = "none",
		ram_block1a_117.clk1_core_clock_enable = "ena1",
		ram_block1a_117.clk1_input_clock_enable = "none",
		ram_block1a_117.clk1_output_clock_enable = "none",
		ram_block1a_117.connectivity_checking = "OFF",
		ram_block1a_117.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_117.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_117.operation_mode = "dual_port",
		ram_block1a_117.port_a_address_width = 13,
		ram_block1a_117.port_a_data_width = 1,
		ram_block1a_117.port_a_first_address = 114688,
		ram_block1a_117.port_a_first_bit_number = 5,
		ram_block1a_117.port_a_last_address = 122879,
		ram_block1a_117.port_a_logical_ram_depth = 307200,
		ram_block1a_117.port_a_logical_ram_width = 8,
		ram_block1a_117.port_b_address_clear = "none",
		ram_block1a_117.port_b_address_clock = "clock1",
		ram_block1a_117.port_b_address_width = 13,
		ram_block1a_117.port_b_data_out_clear = "none",
		ram_block1a_117.port_b_data_out_clock = "clock1",
		ram_block1a_117.port_b_data_width = 1,
		ram_block1a_117.port_b_first_address = 114688,
		ram_block1a_117.port_b_first_bit_number = 5,
		ram_block1a_117.port_b_last_address = 122879,
		ram_block1a_117.port_b_logical_ram_depth = 307200,
		ram_block1a_117.port_b_logical_ram_width = 8,
		ram_block1a_117.port_b_read_enable_clock = "clock1",
		ram_block1a_117.power_up_uninitialized = "false",
		ram_block1a_117.ram_block_type = "M10K",
		ram_block1a_117.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_118
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[14]),
	.ena1(wire_rden_decode_b_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[14]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_118portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_118.clk0_core_clock_enable = "ena0",
		ram_block1a_118.clk0_input_clock_enable = "none",
		ram_block1a_118.clk1_core_clock_enable = "ena1",
		ram_block1a_118.clk1_input_clock_enable = "none",
		ram_block1a_118.clk1_output_clock_enable = "none",
		ram_block1a_118.connectivity_checking = "OFF",
		ram_block1a_118.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_118.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_118.operation_mode = "dual_port",
		ram_block1a_118.port_a_address_width = 13,
		ram_block1a_118.port_a_data_width = 1,
		ram_block1a_118.port_a_first_address = 114688,
		ram_block1a_118.port_a_first_bit_number = 6,
		ram_block1a_118.port_a_last_address = 122879,
		ram_block1a_118.port_a_logical_ram_depth = 307200,
		ram_block1a_118.port_a_logical_ram_width = 8,
		ram_block1a_118.port_b_address_clear = "none",
		ram_block1a_118.port_b_address_clock = "clock1",
		ram_block1a_118.port_b_address_width = 13,
		ram_block1a_118.port_b_data_out_clear = "none",
		ram_block1a_118.port_b_data_out_clock = "clock1",
		ram_block1a_118.port_b_data_width = 1,
		ram_block1a_118.port_b_first_address = 114688,
		ram_block1a_118.port_b_first_bit_number = 6,
		ram_block1a_118.port_b_last_address = 122879,
		ram_block1a_118.port_b_logical_ram_depth = 307200,
		ram_block1a_118.port_b_logical_ram_width = 8,
		ram_block1a_118.port_b_read_enable_clock = "clock1",
		ram_block1a_118.power_up_uninitialized = "false",
		ram_block1a_118.ram_block_type = "M10K",
		ram_block1a_118.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_119
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[14]),
	.ena1(wire_rden_decode_b_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[14]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_119portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_119.clk0_core_clock_enable = "ena0",
		ram_block1a_119.clk0_input_clock_enable = "none",
		ram_block1a_119.clk1_core_clock_enable = "ena1",
		ram_block1a_119.clk1_input_clock_enable = "none",
		ram_block1a_119.clk1_output_clock_enable = "none",
		ram_block1a_119.connectivity_checking = "OFF",
		ram_block1a_119.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_119.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_119.operation_mode = "dual_port",
		ram_block1a_119.port_a_address_width = 13,
		ram_block1a_119.port_a_data_width = 1,
		ram_block1a_119.port_a_first_address = 114688,
		ram_block1a_119.port_a_first_bit_number = 7,
		ram_block1a_119.port_a_last_address = 122879,
		ram_block1a_119.port_a_logical_ram_depth = 307200,
		ram_block1a_119.port_a_logical_ram_width = 8,
		ram_block1a_119.port_b_address_clear = "none",
		ram_block1a_119.port_b_address_clock = "clock1",
		ram_block1a_119.port_b_address_width = 13,
		ram_block1a_119.port_b_data_out_clear = "none",
		ram_block1a_119.port_b_data_out_clock = "clock1",
		ram_block1a_119.port_b_data_width = 1,
		ram_block1a_119.port_b_first_address = 114688,
		ram_block1a_119.port_b_first_bit_number = 7,
		ram_block1a_119.port_b_last_address = 122879,
		ram_block1a_119.port_b_logical_ram_depth = 307200,
		ram_block1a_119.port_b_logical_ram_width = 8,
		ram_block1a_119.port_b_read_enable_clock = "clock1",
		ram_block1a_119.power_up_uninitialized = "false",
		ram_block1a_119.ram_block_type = "M10K",
		ram_block1a_119.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_120
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[15]),
	.ena1(wire_rden_decode_b_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[15]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_120portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_120.clk0_core_clock_enable = "ena0",
		ram_block1a_120.clk0_input_clock_enable = "none",
		ram_block1a_120.clk1_core_clock_enable = "ena1",
		ram_block1a_120.clk1_input_clock_enable = "none",
		ram_block1a_120.clk1_output_clock_enable = "none",
		ram_block1a_120.connectivity_checking = "OFF",
		ram_block1a_120.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_120.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_120.operation_mode = "dual_port",
		ram_block1a_120.port_a_address_width = 13,
		ram_block1a_120.port_a_data_width = 1,
		ram_block1a_120.port_a_first_address = 122880,
		ram_block1a_120.port_a_first_bit_number = 0,
		ram_block1a_120.port_a_last_address = 131071,
		ram_block1a_120.port_a_logical_ram_depth = 307200,
		ram_block1a_120.port_a_logical_ram_width = 8,
		ram_block1a_120.port_b_address_clear = "none",
		ram_block1a_120.port_b_address_clock = "clock1",
		ram_block1a_120.port_b_address_width = 13,
		ram_block1a_120.port_b_data_out_clear = "none",
		ram_block1a_120.port_b_data_out_clock = "clock1",
		ram_block1a_120.port_b_data_width = 1,
		ram_block1a_120.port_b_first_address = 122880,
		ram_block1a_120.port_b_first_bit_number = 0,
		ram_block1a_120.port_b_last_address = 131071,
		ram_block1a_120.port_b_logical_ram_depth = 307200,
		ram_block1a_120.port_b_logical_ram_width = 8,
		ram_block1a_120.port_b_read_enable_clock = "clock1",
		ram_block1a_120.power_up_uninitialized = "false",
		ram_block1a_120.ram_block_type = "M10K",
		ram_block1a_120.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_121
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[15]),
	.ena1(wire_rden_decode_b_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[15]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_121portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_121.clk0_core_clock_enable = "ena0",
		ram_block1a_121.clk0_input_clock_enable = "none",
		ram_block1a_121.clk1_core_clock_enable = "ena1",
		ram_block1a_121.clk1_input_clock_enable = "none",
		ram_block1a_121.clk1_output_clock_enable = "none",
		ram_block1a_121.connectivity_checking = "OFF",
		ram_block1a_121.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_121.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_121.operation_mode = "dual_port",
		ram_block1a_121.port_a_address_width = 13,
		ram_block1a_121.port_a_data_width = 1,
		ram_block1a_121.port_a_first_address = 122880,
		ram_block1a_121.port_a_first_bit_number = 1,
		ram_block1a_121.port_a_last_address = 131071,
		ram_block1a_121.port_a_logical_ram_depth = 307200,
		ram_block1a_121.port_a_logical_ram_width = 8,
		ram_block1a_121.port_b_address_clear = "none",
		ram_block1a_121.port_b_address_clock = "clock1",
		ram_block1a_121.port_b_address_width = 13,
		ram_block1a_121.port_b_data_out_clear = "none",
		ram_block1a_121.port_b_data_out_clock = "clock1",
		ram_block1a_121.port_b_data_width = 1,
		ram_block1a_121.port_b_first_address = 122880,
		ram_block1a_121.port_b_first_bit_number = 1,
		ram_block1a_121.port_b_last_address = 131071,
		ram_block1a_121.port_b_logical_ram_depth = 307200,
		ram_block1a_121.port_b_logical_ram_width = 8,
		ram_block1a_121.port_b_read_enable_clock = "clock1",
		ram_block1a_121.power_up_uninitialized = "false",
		ram_block1a_121.ram_block_type = "M10K",
		ram_block1a_121.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_122
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[15]),
	.ena1(wire_rden_decode_b_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[15]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_122portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_122.clk0_core_clock_enable = "ena0",
		ram_block1a_122.clk0_input_clock_enable = "none",
		ram_block1a_122.clk1_core_clock_enable = "ena1",
		ram_block1a_122.clk1_input_clock_enable = "none",
		ram_block1a_122.clk1_output_clock_enable = "none",
		ram_block1a_122.connectivity_checking = "OFF",
		ram_block1a_122.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_122.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_122.operation_mode = "dual_port",
		ram_block1a_122.port_a_address_width = 13,
		ram_block1a_122.port_a_data_width = 1,
		ram_block1a_122.port_a_first_address = 122880,
		ram_block1a_122.port_a_first_bit_number = 2,
		ram_block1a_122.port_a_last_address = 131071,
		ram_block1a_122.port_a_logical_ram_depth = 307200,
		ram_block1a_122.port_a_logical_ram_width = 8,
		ram_block1a_122.port_b_address_clear = "none",
		ram_block1a_122.port_b_address_clock = "clock1",
		ram_block1a_122.port_b_address_width = 13,
		ram_block1a_122.port_b_data_out_clear = "none",
		ram_block1a_122.port_b_data_out_clock = "clock1",
		ram_block1a_122.port_b_data_width = 1,
		ram_block1a_122.port_b_first_address = 122880,
		ram_block1a_122.port_b_first_bit_number = 2,
		ram_block1a_122.port_b_last_address = 131071,
		ram_block1a_122.port_b_logical_ram_depth = 307200,
		ram_block1a_122.port_b_logical_ram_width = 8,
		ram_block1a_122.port_b_read_enable_clock = "clock1",
		ram_block1a_122.power_up_uninitialized = "false",
		ram_block1a_122.ram_block_type = "M10K",
		ram_block1a_122.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_123
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[15]),
	.ena1(wire_rden_decode_b_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[15]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_123portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_123.clk0_core_clock_enable = "ena0",
		ram_block1a_123.clk0_input_clock_enable = "none",
		ram_block1a_123.clk1_core_clock_enable = "ena1",
		ram_block1a_123.clk1_input_clock_enable = "none",
		ram_block1a_123.clk1_output_clock_enable = "none",
		ram_block1a_123.connectivity_checking = "OFF",
		ram_block1a_123.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_123.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_123.operation_mode = "dual_port",
		ram_block1a_123.port_a_address_width = 13,
		ram_block1a_123.port_a_data_width = 1,
		ram_block1a_123.port_a_first_address = 122880,
		ram_block1a_123.port_a_first_bit_number = 3,
		ram_block1a_123.port_a_last_address = 131071,
		ram_block1a_123.port_a_logical_ram_depth = 307200,
		ram_block1a_123.port_a_logical_ram_width = 8,
		ram_block1a_123.port_b_address_clear = "none",
		ram_block1a_123.port_b_address_clock = "clock1",
		ram_block1a_123.port_b_address_width = 13,
		ram_block1a_123.port_b_data_out_clear = "none",
		ram_block1a_123.port_b_data_out_clock = "clock1",
		ram_block1a_123.port_b_data_width = 1,
		ram_block1a_123.port_b_first_address = 122880,
		ram_block1a_123.port_b_first_bit_number = 3,
		ram_block1a_123.port_b_last_address = 131071,
		ram_block1a_123.port_b_logical_ram_depth = 307200,
		ram_block1a_123.port_b_logical_ram_width = 8,
		ram_block1a_123.port_b_read_enable_clock = "clock1",
		ram_block1a_123.power_up_uninitialized = "false",
		ram_block1a_123.ram_block_type = "M10K",
		ram_block1a_123.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_124
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[15]),
	.ena1(wire_rden_decode_b_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[15]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_124portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_124.clk0_core_clock_enable = "ena0",
		ram_block1a_124.clk0_input_clock_enable = "none",
		ram_block1a_124.clk1_core_clock_enable = "ena1",
		ram_block1a_124.clk1_input_clock_enable = "none",
		ram_block1a_124.clk1_output_clock_enable = "none",
		ram_block1a_124.connectivity_checking = "OFF",
		ram_block1a_124.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_124.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_124.operation_mode = "dual_port",
		ram_block1a_124.port_a_address_width = 13,
		ram_block1a_124.port_a_data_width = 1,
		ram_block1a_124.port_a_first_address = 122880,
		ram_block1a_124.port_a_first_bit_number = 4,
		ram_block1a_124.port_a_last_address = 131071,
		ram_block1a_124.port_a_logical_ram_depth = 307200,
		ram_block1a_124.port_a_logical_ram_width = 8,
		ram_block1a_124.port_b_address_clear = "none",
		ram_block1a_124.port_b_address_clock = "clock1",
		ram_block1a_124.port_b_address_width = 13,
		ram_block1a_124.port_b_data_out_clear = "none",
		ram_block1a_124.port_b_data_out_clock = "clock1",
		ram_block1a_124.port_b_data_width = 1,
		ram_block1a_124.port_b_first_address = 122880,
		ram_block1a_124.port_b_first_bit_number = 4,
		ram_block1a_124.port_b_last_address = 131071,
		ram_block1a_124.port_b_logical_ram_depth = 307200,
		ram_block1a_124.port_b_logical_ram_width = 8,
		ram_block1a_124.port_b_read_enable_clock = "clock1",
		ram_block1a_124.power_up_uninitialized = "false",
		ram_block1a_124.ram_block_type = "M10K",
		ram_block1a_124.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_125
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[15]),
	.ena1(wire_rden_decode_b_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[15]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_125portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_125.clk0_core_clock_enable = "ena0",
		ram_block1a_125.clk0_input_clock_enable = "none",
		ram_block1a_125.clk1_core_clock_enable = "ena1",
		ram_block1a_125.clk1_input_clock_enable = "none",
		ram_block1a_125.clk1_output_clock_enable = "none",
		ram_block1a_125.connectivity_checking = "OFF",
		ram_block1a_125.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_125.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_125.operation_mode = "dual_port",
		ram_block1a_125.port_a_address_width = 13,
		ram_block1a_125.port_a_data_width = 1,
		ram_block1a_125.port_a_first_address = 122880,
		ram_block1a_125.port_a_first_bit_number = 5,
		ram_block1a_125.port_a_last_address = 131071,
		ram_block1a_125.port_a_logical_ram_depth = 307200,
		ram_block1a_125.port_a_logical_ram_width = 8,
		ram_block1a_125.port_b_address_clear = "none",
		ram_block1a_125.port_b_address_clock = "clock1",
		ram_block1a_125.port_b_address_width = 13,
		ram_block1a_125.port_b_data_out_clear = "none",
		ram_block1a_125.port_b_data_out_clock = "clock1",
		ram_block1a_125.port_b_data_width = 1,
		ram_block1a_125.port_b_first_address = 122880,
		ram_block1a_125.port_b_first_bit_number = 5,
		ram_block1a_125.port_b_last_address = 131071,
		ram_block1a_125.port_b_logical_ram_depth = 307200,
		ram_block1a_125.port_b_logical_ram_width = 8,
		ram_block1a_125.port_b_read_enable_clock = "clock1",
		ram_block1a_125.power_up_uninitialized = "false",
		ram_block1a_125.ram_block_type = "M10K",
		ram_block1a_125.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_126
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[15]),
	.ena1(wire_rden_decode_b_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[15]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_126portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_126.clk0_core_clock_enable = "ena0",
		ram_block1a_126.clk0_input_clock_enable = "none",
		ram_block1a_126.clk1_core_clock_enable = "ena1",
		ram_block1a_126.clk1_input_clock_enable = "none",
		ram_block1a_126.clk1_output_clock_enable = "none",
		ram_block1a_126.connectivity_checking = "OFF",
		ram_block1a_126.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_126.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_126.operation_mode = "dual_port",
		ram_block1a_126.port_a_address_width = 13,
		ram_block1a_126.port_a_data_width = 1,
		ram_block1a_126.port_a_first_address = 122880,
		ram_block1a_126.port_a_first_bit_number = 6,
		ram_block1a_126.port_a_last_address = 131071,
		ram_block1a_126.port_a_logical_ram_depth = 307200,
		ram_block1a_126.port_a_logical_ram_width = 8,
		ram_block1a_126.port_b_address_clear = "none",
		ram_block1a_126.port_b_address_clock = "clock1",
		ram_block1a_126.port_b_address_width = 13,
		ram_block1a_126.port_b_data_out_clear = "none",
		ram_block1a_126.port_b_data_out_clock = "clock1",
		ram_block1a_126.port_b_data_width = 1,
		ram_block1a_126.port_b_first_address = 122880,
		ram_block1a_126.port_b_first_bit_number = 6,
		ram_block1a_126.port_b_last_address = 131071,
		ram_block1a_126.port_b_logical_ram_depth = 307200,
		ram_block1a_126.port_b_logical_ram_width = 8,
		ram_block1a_126.port_b_read_enable_clock = "clock1",
		ram_block1a_126.power_up_uninitialized = "false",
		ram_block1a_126.ram_block_type = "M10K",
		ram_block1a_126.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_127
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[15]),
	.ena1(wire_rden_decode_b_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[15]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_127portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_127.clk0_core_clock_enable = "ena0",
		ram_block1a_127.clk0_input_clock_enable = "none",
		ram_block1a_127.clk1_core_clock_enable = "ena1",
		ram_block1a_127.clk1_input_clock_enable = "none",
		ram_block1a_127.clk1_output_clock_enable = "none",
		ram_block1a_127.connectivity_checking = "OFF",
		ram_block1a_127.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_127.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_127.operation_mode = "dual_port",
		ram_block1a_127.port_a_address_width = 13,
		ram_block1a_127.port_a_data_width = 1,
		ram_block1a_127.port_a_first_address = 122880,
		ram_block1a_127.port_a_first_bit_number = 7,
		ram_block1a_127.port_a_last_address = 131071,
		ram_block1a_127.port_a_logical_ram_depth = 307200,
		ram_block1a_127.port_a_logical_ram_width = 8,
		ram_block1a_127.port_b_address_clear = "none",
		ram_block1a_127.port_b_address_clock = "clock1",
		ram_block1a_127.port_b_address_width = 13,
		ram_block1a_127.port_b_data_out_clear = "none",
		ram_block1a_127.port_b_data_out_clock = "clock1",
		ram_block1a_127.port_b_data_width = 1,
		ram_block1a_127.port_b_first_address = 122880,
		ram_block1a_127.port_b_first_bit_number = 7,
		ram_block1a_127.port_b_last_address = 131071,
		ram_block1a_127.port_b_logical_ram_depth = 307200,
		ram_block1a_127.port_b_logical_ram_width = 8,
		ram_block1a_127.port_b_read_enable_clock = "clock1",
		ram_block1a_127.power_up_uninitialized = "false",
		ram_block1a_127.ram_block_type = "M10K",
		ram_block1a_127.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_128
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[16]),
	.ena1(wire_rden_decode_b_eq[16]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[16]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_128portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_128.clk0_core_clock_enable = "ena0",
		ram_block1a_128.clk0_input_clock_enable = "none",
		ram_block1a_128.clk1_core_clock_enable = "ena1",
		ram_block1a_128.clk1_input_clock_enable = "none",
		ram_block1a_128.clk1_output_clock_enable = "none",
		ram_block1a_128.connectivity_checking = "OFF",
		ram_block1a_128.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_128.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_128.operation_mode = "dual_port",
		ram_block1a_128.port_a_address_width = 13,
		ram_block1a_128.port_a_data_width = 1,
		ram_block1a_128.port_a_first_address = 131072,
		ram_block1a_128.port_a_first_bit_number = 0,
		ram_block1a_128.port_a_last_address = 139263,
		ram_block1a_128.port_a_logical_ram_depth = 307200,
		ram_block1a_128.port_a_logical_ram_width = 8,
		ram_block1a_128.port_b_address_clear = "none",
		ram_block1a_128.port_b_address_clock = "clock1",
		ram_block1a_128.port_b_address_width = 13,
		ram_block1a_128.port_b_data_out_clear = "none",
		ram_block1a_128.port_b_data_out_clock = "clock1",
		ram_block1a_128.port_b_data_width = 1,
		ram_block1a_128.port_b_first_address = 131072,
		ram_block1a_128.port_b_first_bit_number = 0,
		ram_block1a_128.port_b_last_address = 139263,
		ram_block1a_128.port_b_logical_ram_depth = 307200,
		ram_block1a_128.port_b_logical_ram_width = 8,
		ram_block1a_128.port_b_read_enable_clock = "clock1",
		ram_block1a_128.power_up_uninitialized = "false",
		ram_block1a_128.ram_block_type = "M10K",
		ram_block1a_128.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_129
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[16]),
	.ena1(wire_rden_decode_b_eq[16]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[16]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_129portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_129.clk0_core_clock_enable = "ena0",
		ram_block1a_129.clk0_input_clock_enable = "none",
		ram_block1a_129.clk1_core_clock_enable = "ena1",
		ram_block1a_129.clk1_input_clock_enable = "none",
		ram_block1a_129.clk1_output_clock_enable = "none",
		ram_block1a_129.connectivity_checking = "OFF",
		ram_block1a_129.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_129.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_129.operation_mode = "dual_port",
		ram_block1a_129.port_a_address_width = 13,
		ram_block1a_129.port_a_data_width = 1,
		ram_block1a_129.port_a_first_address = 131072,
		ram_block1a_129.port_a_first_bit_number = 1,
		ram_block1a_129.port_a_last_address = 139263,
		ram_block1a_129.port_a_logical_ram_depth = 307200,
		ram_block1a_129.port_a_logical_ram_width = 8,
		ram_block1a_129.port_b_address_clear = "none",
		ram_block1a_129.port_b_address_clock = "clock1",
		ram_block1a_129.port_b_address_width = 13,
		ram_block1a_129.port_b_data_out_clear = "none",
		ram_block1a_129.port_b_data_out_clock = "clock1",
		ram_block1a_129.port_b_data_width = 1,
		ram_block1a_129.port_b_first_address = 131072,
		ram_block1a_129.port_b_first_bit_number = 1,
		ram_block1a_129.port_b_last_address = 139263,
		ram_block1a_129.port_b_logical_ram_depth = 307200,
		ram_block1a_129.port_b_logical_ram_width = 8,
		ram_block1a_129.port_b_read_enable_clock = "clock1",
		ram_block1a_129.power_up_uninitialized = "false",
		ram_block1a_129.ram_block_type = "M10K",
		ram_block1a_129.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_130
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[16]),
	.ena1(wire_rden_decode_b_eq[16]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[16]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_130portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_130.clk0_core_clock_enable = "ena0",
		ram_block1a_130.clk0_input_clock_enable = "none",
		ram_block1a_130.clk1_core_clock_enable = "ena1",
		ram_block1a_130.clk1_input_clock_enable = "none",
		ram_block1a_130.clk1_output_clock_enable = "none",
		ram_block1a_130.connectivity_checking = "OFF",
		ram_block1a_130.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_130.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_130.operation_mode = "dual_port",
		ram_block1a_130.port_a_address_width = 13,
		ram_block1a_130.port_a_data_width = 1,
		ram_block1a_130.port_a_first_address = 131072,
		ram_block1a_130.port_a_first_bit_number = 2,
		ram_block1a_130.port_a_last_address = 139263,
		ram_block1a_130.port_a_logical_ram_depth = 307200,
		ram_block1a_130.port_a_logical_ram_width = 8,
		ram_block1a_130.port_b_address_clear = "none",
		ram_block1a_130.port_b_address_clock = "clock1",
		ram_block1a_130.port_b_address_width = 13,
		ram_block1a_130.port_b_data_out_clear = "none",
		ram_block1a_130.port_b_data_out_clock = "clock1",
		ram_block1a_130.port_b_data_width = 1,
		ram_block1a_130.port_b_first_address = 131072,
		ram_block1a_130.port_b_first_bit_number = 2,
		ram_block1a_130.port_b_last_address = 139263,
		ram_block1a_130.port_b_logical_ram_depth = 307200,
		ram_block1a_130.port_b_logical_ram_width = 8,
		ram_block1a_130.port_b_read_enable_clock = "clock1",
		ram_block1a_130.power_up_uninitialized = "false",
		ram_block1a_130.ram_block_type = "M10K",
		ram_block1a_130.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_131
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[16]),
	.ena1(wire_rden_decode_b_eq[16]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[16]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_131portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_131.clk0_core_clock_enable = "ena0",
		ram_block1a_131.clk0_input_clock_enable = "none",
		ram_block1a_131.clk1_core_clock_enable = "ena1",
		ram_block1a_131.clk1_input_clock_enable = "none",
		ram_block1a_131.clk1_output_clock_enable = "none",
		ram_block1a_131.connectivity_checking = "OFF",
		ram_block1a_131.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_131.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_131.operation_mode = "dual_port",
		ram_block1a_131.port_a_address_width = 13,
		ram_block1a_131.port_a_data_width = 1,
		ram_block1a_131.port_a_first_address = 131072,
		ram_block1a_131.port_a_first_bit_number = 3,
		ram_block1a_131.port_a_last_address = 139263,
		ram_block1a_131.port_a_logical_ram_depth = 307200,
		ram_block1a_131.port_a_logical_ram_width = 8,
		ram_block1a_131.port_b_address_clear = "none",
		ram_block1a_131.port_b_address_clock = "clock1",
		ram_block1a_131.port_b_address_width = 13,
		ram_block1a_131.port_b_data_out_clear = "none",
		ram_block1a_131.port_b_data_out_clock = "clock1",
		ram_block1a_131.port_b_data_width = 1,
		ram_block1a_131.port_b_first_address = 131072,
		ram_block1a_131.port_b_first_bit_number = 3,
		ram_block1a_131.port_b_last_address = 139263,
		ram_block1a_131.port_b_logical_ram_depth = 307200,
		ram_block1a_131.port_b_logical_ram_width = 8,
		ram_block1a_131.port_b_read_enable_clock = "clock1",
		ram_block1a_131.power_up_uninitialized = "false",
		ram_block1a_131.ram_block_type = "M10K",
		ram_block1a_131.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_132
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[16]),
	.ena1(wire_rden_decode_b_eq[16]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[16]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_132portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_132.clk0_core_clock_enable = "ena0",
		ram_block1a_132.clk0_input_clock_enable = "none",
		ram_block1a_132.clk1_core_clock_enable = "ena1",
		ram_block1a_132.clk1_input_clock_enable = "none",
		ram_block1a_132.clk1_output_clock_enable = "none",
		ram_block1a_132.connectivity_checking = "OFF",
		ram_block1a_132.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_132.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_132.operation_mode = "dual_port",
		ram_block1a_132.port_a_address_width = 13,
		ram_block1a_132.port_a_data_width = 1,
		ram_block1a_132.port_a_first_address = 131072,
		ram_block1a_132.port_a_first_bit_number = 4,
		ram_block1a_132.port_a_last_address = 139263,
		ram_block1a_132.port_a_logical_ram_depth = 307200,
		ram_block1a_132.port_a_logical_ram_width = 8,
		ram_block1a_132.port_b_address_clear = "none",
		ram_block1a_132.port_b_address_clock = "clock1",
		ram_block1a_132.port_b_address_width = 13,
		ram_block1a_132.port_b_data_out_clear = "none",
		ram_block1a_132.port_b_data_out_clock = "clock1",
		ram_block1a_132.port_b_data_width = 1,
		ram_block1a_132.port_b_first_address = 131072,
		ram_block1a_132.port_b_first_bit_number = 4,
		ram_block1a_132.port_b_last_address = 139263,
		ram_block1a_132.port_b_logical_ram_depth = 307200,
		ram_block1a_132.port_b_logical_ram_width = 8,
		ram_block1a_132.port_b_read_enable_clock = "clock1",
		ram_block1a_132.power_up_uninitialized = "false",
		ram_block1a_132.ram_block_type = "M10K",
		ram_block1a_132.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_133
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[16]),
	.ena1(wire_rden_decode_b_eq[16]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[16]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_133portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_133.clk0_core_clock_enable = "ena0",
		ram_block1a_133.clk0_input_clock_enable = "none",
		ram_block1a_133.clk1_core_clock_enable = "ena1",
		ram_block1a_133.clk1_input_clock_enable = "none",
		ram_block1a_133.clk1_output_clock_enable = "none",
		ram_block1a_133.connectivity_checking = "OFF",
		ram_block1a_133.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_133.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_133.operation_mode = "dual_port",
		ram_block1a_133.port_a_address_width = 13,
		ram_block1a_133.port_a_data_width = 1,
		ram_block1a_133.port_a_first_address = 131072,
		ram_block1a_133.port_a_first_bit_number = 5,
		ram_block1a_133.port_a_last_address = 139263,
		ram_block1a_133.port_a_logical_ram_depth = 307200,
		ram_block1a_133.port_a_logical_ram_width = 8,
		ram_block1a_133.port_b_address_clear = "none",
		ram_block1a_133.port_b_address_clock = "clock1",
		ram_block1a_133.port_b_address_width = 13,
		ram_block1a_133.port_b_data_out_clear = "none",
		ram_block1a_133.port_b_data_out_clock = "clock1",
		ram_block1a_133.port_b_data_width = 1,
		ram_block1a_133.port_b_first_address = 131072,
		ram_block1a_133.port_b_first_bit_number = 5,
		ram_block1a_133.port_b_last_address = 139263,
		ram_block1a_133.port_b_logical_ram_depth = 307200,
		ram_block1a_133.port_b_logical_ram_width = 8,
		ram_block1a_133.port_b_read_enable_clock = "clock1",
		ram_block1a_133.power_up_uninitialized = "false",
		ram_block1a_133.ram_block_type = "M10K",
		ram_block1a_133.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_134
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[16]),
	.ena1(wire_rden_decode_b_eq[16]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[16]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_134portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_134.clk0_core_clock_enable = "ena0",
		ram_block1a_134.clk0_input_clock_enable = "none",
		ram_block1a_134.clk1_core_clock_enable = "ena1",
		ram_block1a_134.clk1_input_clock_enable = "none",
		ram_block1a_134.clk1_output_clock_enable = "none",
		ram_block1a_134.connectivity_checking = "OFF",
		ram_block1a_134.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_134.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_134.operation_mode = "dual_port",
		ram_block1a_134.port_a_address_width = 13,
		ram_block1a_134.port_a_data_width = 1,
		ram_block1a_134.port_a_first_address = 131072,
		ram_block1a_134.port_a_first_bit_number = 6,
		ram_block1a_134.port_a_last_address = 139263,
		ram_block1a_134.port_a_logical_ram_depth = 307200,
		ram_block1a_134.port_a_logical_ram_width = 8,
		ram_block1a_134.port_b_address_clear = "none",
		ram_block1a_134.port_b_address_clock = "clock1",
		ram_block1a_134.port_b_address_width = 13,
		ram_block1a_134.port_b_data_out_clear = "none",
		ram_block1a_134.port_b_data_out_clock = "clock1",
		ram_block1a_134.port_b_data_width = 1,
		ram_block1a_134.port_b_first_address = 131072,
		ram_block1a_134.port_b_first_bit_number = 6,
		ram_block1a_134.port_b_last_address = 139263,
		ram_block1a_134.port_b_logical_ram_depth = 307200,
		ram_block1a_134.port_b_logical_ram_width = 8,
		ram_block1a_134.port_b_read_enable_clock = "clock1",
		ram_block1a_134.power_up_uninitialized = "false",
		ram_block1a_134.ram_block_type = "M10K",
		ram_block1a_134.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_135
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[16]),
	.ena1(wire_rden_decode_b_eq[16]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[16]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_135portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_135.clk0_core_clock_enable = "ena0",
		ram_block1a_135.clk0_input_clock_enable = "none",
		ram_block1a_135.clk1_core_clock_enable = "ena1",
		ram_block1a_135.clk1_input_clock_enable = "none",
		ram_block1a_135.clk1_output_clock_enable = "none",
		ram_block1a_135.connectivity_checking = "OFF",
		ram_block1a_135.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_135.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_135.operation_mode = "dual_port",
		ram_block1a_135.port_a_address_width = 13,
		ram_block1a_135.port_a_data_width = 1,
		ram_block1a_135.port_a_first_address = 131072,
		ram_block1a_135.port_a_first_bit_number = 7,
		ram_block1a_135.port_a_last_address = 139263,
		ram_block1a_135.port_a_logical_ram_depth = 307200,
		ram_block1a_135.port_a_logical_ram_width = 8,
		ram_block1a_135.port_b_address_clear = "none",
		ram_block1a_135.port_b_address_clock = "clock1",
		ram_block1a_135.port_b_address_width = 13,
		ram_block1a_135.port_b_data_out_clear = "none",
		ram_block1a_135.port_b_data_out_clock = "clock1",
		ram_block1a_135.port_b_data_width = 1,
		ram_block1a_135.port_b_first_address = 131072,
		ram_block1a_135.port_b_first_bit_number = 7,
		ram_block1a_135.port_b_last_address = 139263,
		ram_block1a_135.port_b_logical_ram_depth = 307200,
		ram_block1a_135.port_b_logical_ram_width = 8,
		ram_block1a_135.port_b_read_enable_clock = "clock1",
		ram_block1a_135.power_up_uninitialized = "false",
		ram_block1a_135.ram_block_type = "M10K",
		ram_block1a_135.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_136
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[17]),
	.ena1(wire_rden_decode_b_eq[17]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[17]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_136portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_136.clk0_core_clock_enable = "ena0",
		ram_block1a_136.clk0_input_clock_enable = "none",
		ram_block1a_136.clk1_core_clock_enable = "ena1",
		ram_block1a_136.clk1_input_clock_enable = "none",
		ram_block1a_136.clk1_output_clock_enable = "none",
		ram_block1a_136.connectivity_checking = "OFF",
		ram_block1a_136.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_136.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_136.operation_mode = "dual_port",
		ram_block1a_136.port_a_address_width = 13,
		ram_block1a_136.port_a_data_width = 1,
		ram_block1a_136.port_a_first_address = 139264,
		ram_block1a_136.port_a_first_bit_number = 0,
		ram_block1a_136.port_a_last_address = 147455,
		ram_block1a_136.port_a_logical_ram_depth = 307200,
		ram_block1a_136.port_a_logical_ram_width = 8,
		ram_block1a_136.port_b_address_clear = "none",
		ram_block1a_136.port_b_address_clock = "clock1",
		ram_block1a_136.port_b_address_width = 13,
		ram_block1a_136.port_b_data_out_clear = "none",
		ram_block1a_136.port_b_data_out_clock = "clock1",
		ram_block1a_136.port_b_data_width = 1,
		ram_block1a_136.port_b_first_address = 139264,
		ram_block1a_136.port_b_first_bit_number = 0,
		ram_block1a_136.port_b_last_address = 147455,
		ram_block1a_136.port_b_logical_ram_depth = 307200,
		ram_block1a_136.port_b_logical_ram_width = 8,
		ram_block1a_136.port_b_read_enable_clock = "clock1",
		ram_block1a_136.power_up_uninitialized = "false",
		ram_block1a_136.ram_block_type = "M10K",
		ram_block1a_136.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_137
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[17]),
	.ena1(wire_rden_decode_b_eq[17]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[17]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_137portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_137.clk0_core_clock_enable = "ena0",
		ram_block1a_137.clk0_input_clock_enable = "none",
		ram_block1a_137.clk1_core_clock_enable = "ena1",
		ram_block1a_137.clk1_input_clock_enable = "none",
		ram_block1a_137.clk1_output_clock_enable = "none",
		ram_block1a_137.connectivity_checking = "OFF",
		ram_block1a_137.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_137.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_137.operation_mode = "dual_port",
		ram_block1a_137.port_a_address_width = 13,
		ram_block1a_137.port_a_data_width = 1,
		ram_block1a_137.port_a_first_address = 139264,
		ram_block1a_137.port_a_first_bit_number = 1,
		ram_block1a_137.port_a_last_address = 147455,
		ram_block1a_137.port_a_logical_ram_depth = 307200,
		ram_block1a_137.port_a_logical_ram_width = 8,
		ram_block1a_137.port_b_address_clear = "none",
		ram_block1a_137.port_b_address_clock = "clock1",
		ram_block1a_137.port_b_address_width = 13,
		ram_block1a_137.port_b_data_out_clear = "none",
		ram_block1a_137.port_b_data_out_clock = "clock1",
		ram_block1a_137.port_b_data_width = 1,
		ram_block1a_137.port_b_first_address = 139264,
		ram_block1a_137.port_b_first_bit_number = 1,
		ram_block1a_137.port_b_last_address = 147455,
		ram_block1a_137.port_b_logical_ram_depth = 307200,
		ram_block1a_137.port_b_logical_ram_width = 8,
		ram_block1a_137.port_b_read_enable_clock = "clock1",
		ram_block1a_137.power_up_uninitialized = "false",
		ram_block1a_137.ram_block_type = "M10K",
		ram_block1a_137.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_138
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[17]),
	.ena1(wire_rden_decode_b_eq[17]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[17]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_138portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_138.clk0_core_clock_enable = "ena0",
		ram_block1a_138.clk0_input_clock_enable = "none",
		ram_block1a_138.clk1_core_clock_enable = "ena1",
		ram_block1a_138.clk1_input_clock_enable = "none",
		ram_block1a_138.clk1_output_clock_enable = "none",
		ram_block1a_138.connectivity_checking = "OFF",
		ram_block1a_138.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_138.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_138.operation_mode = "dual_port",
		ram_block1a_138.port_a_address_width = 13,
		ram_block1a_138.port_a_data_width = 1,
		ram_block1a_138.port_a_first_address = 139264,
		ram_block1a_138.port_a_first_bit_number = 2,
		ram_block1a_138.port_a_last_address = 147455,
		ram_block1a_138.port_a_logical_ram_depth = 307200,
		ram_block1a_138.port_a_logical_ram_width = 8,
		ram_block1a_138.port_b_address_clear = "none",
		ram_block1a_138.port_b_address_clock = "clock1",
		ram_block1a_138.port_b_address_width = 13,
		ram_block1a_138.port_b_data_out_clear = "none",
		ram_block1a_138.port_b_data_out_clock = "clock1",
		ram_block1a_138.port_b_data_width = 1,
		ram_block1a_138.port_b_first_address = 139264,
		ram_block1a_138.port_b_first_bit_number = 2,
		ram_block1a_138.port_b_last_address = 147455,
		ram_block1a_138.port_b_logical_ram_depth = 307200,
		ram_block1a_138.port_b_logical_ram_width = 8,
		ram_block1a_138.port_b_read_enable_clock = "clock1",
		ram_block1a_138.power_up_uninitialized = "false",
		ram_block1a_138.ram_block_type = "M10K",
		ram_block1a_138.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_139
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[17]),
	.ena1(wire_rden_decode_b_eq[17]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[17]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_139portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_139.clk0_core_clock_enable = "ena0",
		ram_block1a_139.clk0_input_clock_enable = "none",
		ram_block1a_139.clk1_core_clock_enable = "ena1",
		ram_block1a_139.clk1_input_clock_enable = "none",
		ram_block1a_139.clk1_output_clock_enable = "none",
		ram_block1a_139.connectivity_checking = "OFF",
		ram_block1a_139.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_139.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_139.operation_mode = "dual_port",
		ram_block1a_139.port_a_address_width = 13,
		ram_block1a_139.port_a_data_width = 1,
		ram_block1a_139.port_a_first_address = 139264,
		ram_block1a_139.port_a_first_bit_number = 3,
		ram_block1a_139.port_a_last_address = 147455,
		ram_block1a_139.port_a_logical_ram_depth = 307200,
		ram_block1a_139.port_a_logical_ram_width = 8,
		ram_block1a_139.port_b_address_clear = "none",
		ram_block1a_139.port_b_address_clock = "clock1",
		ram_block1a_139.port_b_address_width = 13,
		ram_block1a_139.port_b_data_out_clear = "none",
		ram_block1a_139.port_b_data_out_clock = "clock1",
		ram_block1a_139.port_b_data_width = 1,
		ram_block1a_139.port_b_first_address = 139264,
		ram_block1a_139.port_b_first_bit_number = 3,
		ram_block1a_139.port_b_last_address = 147455,
		ram_block1a_139.port_b_logical_ram_depth = 307200,
		ram_block1a_139.port_b_logical_ram_width = 8,
		ram_block1a_139.port_b_read_enable_clock = "clock1",
		ram_block1a_139.power_up_uninitialized = "false",
		ram_block1a_139.ram_block_type = "M10K",
		ram_block1a_139.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_140
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[17]),
	.ena1(wire_rden_decode_b_eq[17]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[17]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_140portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_140.clk0_core_clock_enable = "ena0",
		ram_block1a_140.clk0_input_clock_enable = "none",
		ram_block1a_140.clk1_core_clock_enable = "ena1",
		ram_block1a_140.clk1_input_clock_enable = "none",
		ram_block1a_140.clk1_output_clock_enable = "none",
		ram_block1a_140.connectivity_checking = "OFF",
		ram_block1a_140.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_140.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_140.operation_mode = "dual_port",
		ram_block1a_140.port_a_address_width = 13,
		ram_block1a_140.port_a_data_width = 1,
		ram_block1a_140.port_a_first_address = 139264,
		ram_block1a_140.port_a_first_bit_number = 4,
		ram_block1a_140.port_a_last_address = 147455,
		ram_block1a_140.port_a_logical_ram_depth = 307200,
		ram_block1a_140.port_a_logical_ram_width = 8,
		ram_block1a_140.port_b_address_clear = "none",
		ram_block1a_140.port_b_address_clock = "clock1",
		ram_block1a_140.port_b_address_width = 13,
		ram_block1a_140.port_b_data_out_clear = "none",
		ram_block1a_140.port_b_data_out_clock = "clock1",
		ram_block1a_140.port_b_data_width = 1,
		ram_block1a_140.port_b_first_address = 139264,
		ram_block1a_140.port_b_first_bit_number = 4,
		ram_block1a_140.port_b_last_address = 147455,
		ram_block1a_140.port_b_logical_ram_depth = 307200,
		ram_block1a_140.port_b_logical_ram_width = 8,
		ram_block1a_140.port_b_read_enable_clock = "clock1",
		ram_block1a_140.power_up_uninitialized = "false",
		ram_block1a_140.ram_block_type = "M10K",
		ram_block1a_140.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_141
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[17]),
	.ena1(wire_rden_decode_b_eq[17]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[17]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_141portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_141.clk0_core_clock_enable = "ena0",
		ram_block1a_141.clk0_input_clock_enable = "none",
		ram_block1a_141.clk1_core_clock_enable = "ena1",
		ram_block1a_141.clk1_input_clock_enable = "none",
		ram_block1a_141.clk1_output_clock_enable = "none",
		ram_block1a_141.connectivity_checking = "OFF",
		ram_block1a_141.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_141.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_141.operation_mode = "dual_port",
		ram_block1a_141.port_a_address_width = 13,
		ram_block1a_141.port_a_data_width = 1,
		ram_block1a_141.port_a_first_address = 139264,
		ram_block1a_141.port_a_first_bit_number = 5,
		ram_block1a_141.port_a_last_address = 147455,
		ram_block1a_141.port_a_logical_ram_depth = 307200,
		ram_block1a_141.port_a_logical_ram_width = 8,
		ram_block1a_141.port_b_address_clear = "none",
		ram_block1a_141.port_b_address_clock = "clock1",
		ram_block1a_141.port_b_address_width = 13,
		ram_block1a_141.port_b_data_out_clear = "none",
		ram_block1a_141.port_b_data_out_clock = "clock1",
		ram_block1a_141.port_b_data_width = 1,
		ram_block1a_141.port_b_first_address = 139264,
		ram_block1a_141.port_b_first_bit_number = 5,
		ram_block1a_141.port_b_last_address = 147455,
		ram_block1a_141.port_b_logical_ram_depth = 307200,
		ram_block1a_141.port_b_logical_ram_width = 8,
		ram_block1a_141.port_b_read_enable_clock = "clock1",
		ram_block1a_141.power_up_uninitialized = "false",
		ram_block1a_141.ram_block_type = "M10K",
		ram_block1a_141.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_142
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[17]),
	.ena1(wire_rden_decode_b_eq[17]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[17]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_142portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_142.clk0_core_clock_enable = "ena0",
		ram_block1a_142.clk0_input_clock_enable = "none",
		ram_block1a_142.clk1_core_clock_enable = "ena1",
		ram_block1a_142.clk1_input_clock_enable = "none",
		ram_block1a_142.clk1_output_clock_enable = "none",
		ram_block1a_142.connectivity_checking = "OFF",
		ram_block1a_142.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_142.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_142.operation_mode = "dual_port",
		ram_block1a_142.port_a_address_width = 13,
		ram_block1a_142.port_a_data_width = 1,
		ram_block1a_142.port_a_first_address = 139264,
		ram_block1a_142.port_a_first_bit_number = 6,
		ram_block1a_142.port_a_last_address = 147455,
		ram_block1a_142.port_a_logical_ram_depth = 307200,
		ram_block1a_142.port_a_logical_ram_width = 8,
		ram_block1a_142.port_b_address_clear = "none",
		ram_block1a_142.port_b_address_clock = "clock1",
		ram_block1a_142.port_b_address_width = 13,
		ram_block1a_142.port_b_data_out_clear = "none",
		ram_block1a_142.port_b_data_out_clock = "clock1",
		ram_block1a_142.port_b_data_width = 1,
		ram_block1a_142.port_b_first_address = 139264,
		ram_block1a_142.port_b_first_bit_number = 6,
		ram_block1a_142.port_b_last_address = 147455,
		ram_block1a_142.port_b_logical_ram_depth = 307200,
		ram_block1a_142.port_b_logical_ram_width = 8,
		ram_block1a_142.port_b_read_enable_clock = "clock1",
		ram_block1a_142.power_up_uninitialized = "false",
		ram_block1a_142.ram_block_type = "M10K",
		ram_block1a_142.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_143
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[17]),
	.ena1(wire_rden_decode_b_eq[17]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[17]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_143portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_143.clk0_core_clock_enable = "ena0",
		ram_block1a_143.clk0_input_clock_enable = "none",
		ram_block1a_143.clk1_core_clock_enable = "ena1",
		ram_block1a_143.clk1_input_clock_enable = "none",
		ram_block1a_143.clk1_output_clock_enable = "none",
		ram_block1a_143.connectivity_checking = "OFF",
		ram_block1a_143.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_143.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_143.operation_mode = "dual_port",
		ram_block1a_143.port_a_address_width = 13,
		ram_block1a_143.port_a_data_width = 1,
		ram_block1a_143.port_a_first_address = 139264,
		ram_block1a_143.port_a_first_bit_number = 7,
		ram_block1a_143.port_a_last_address = 147455,
		ram_block1a_143.port_a_logical_ram_depth = 307200,
		ram_block1a_143.port_a_logical_ram_width = 8,
		ram_block1a_143.port_b_address_clear = "none",
		ram_block1a_143.port_b_address_clock = "clock1",
		ram_block1a_143.port_b_address_width = 13,
		ram_block1a_143.port_b_data_out_clear = "none",
		ram_block1a_143.port_b_data_out_clock = "clock1",
		ram_block1a_143.port_b_data_width = 1,
		ram_block1a_143.port_b_first_address = 139264,
		ram_block1a_143.port_b_first_bit_number = 7,
		ram_block1a_143.port_b_last_address = 147455,
		ram_block1a_143.port_b_logical_ram_depth = 307200,
		ram_block1a_143.port_b_logical_ram_width = 8,
		ram_block1a_143.port_b_read_enable_clock = "clock1",
		ram_block1a_143.power_up_uninitialized = "false",
		ram_block1a_143.ram_block_type = "M10K",
		ram_block1a_143.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_144
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[18]),
	.ena1(wire_rden_decode_b_eq[18]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[18]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_144portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_144.clk0_core_clock_enable = "ena0",
		ram_block1a_144.clk0_input_clock_enable = "none",
		ram_block1a_144.clk1_core_clock_enable = "ena1",
		ram_block1a_144.clk1_input_clock_enable = "none",
		ram_block1a_144.clk1_output_clock_enable = "none",
		ram_block1a_144.connectivity_checking = "OFF",
		ram_block1a_144.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_144.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_144.operation_mode = "dual_port",
		ram_block1a_144.port_a_address_width = 13,
		ram_block1a_144.port_a_data_width = 1,
		ram_block1a_144.port_a_first_address = 147456,
		ram_block1a_144.port_a_first_bit_number = 0,
		ram_block1a_144.port_a_last_address = 155647,
		ram_block1a_144.port_a_logical_ram_depth = 307200,
		ram_block1a_144.port_a_logical_ram_width = 8,
		ram_block1a_144.port_b_address_clear = "none",
		ram_block1a_144.port_b_address_clock = "clock1",
		ram_block1a_144.port_b_address_width = 13,
		ram_block1a_144.port_b_data_out_clear = "none",
		ram_block1a_144.port_b_data_out_clock = "clock1",
		ram_block1a_144.port_b_data_width = 1,
		ram_block1a_144.port_b_first_address = 147456,
		ram_block1a_144.port_b_first_bit_number = 0,
		ram_block1a_144.port_b_last_address = 155647,
		ram_block1a_144.port_b_logical_ram_depth = 307200,
		ram_block1a_144.port_b_logical_ram_width = 8,
		ram_block1a_144.port_b_read_enable_clock = "clock1",
		ram_block1a_144.power_up_uninitialized = "false",
		ram_block1a_144.ram_block_type = "M10K",
		ram_block1a_144.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_145
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[18]),
	.ena1(wire_rden_decode_b_eq[18]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[18]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_145portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_145.clk0_core_clock_enable = "ena0",
		ram_block1a_145.clk0_input_clock_enable = "none",
		ram_block1a_145.clk1_core_clock_enable = "ena1",
		ram_block1a_145.clk1_input_clock_enable = "none",
		ram_block1a_145.clk1_output_clock_enable = "none",
		ram_block1a_145.connectivity_checking = "OFF",
		ram_block1a_145.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_145.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_145.operation_mode = "dual_port",
		ram_block1a_145.port_a_address_width = 13,
		ram_block1a_145.port_a_data_width = 1,
		ram_block1a_145.port_a_first_address = 147456,
		ram_block1a_145.port_a_first_bit_number = 1,
		ram_block1a_145.port_a_last_address = 155647,
		ram_block1a_145.port_a_logical_ram_depth = 307200,
		ram_block1a_145.port_a_logical_ram_width = 8,
		ram_block1a_145.port_b_address_clear = "none",
		ram_block1a_145.port_b_address_clock = "clock1",
		ram_block1a_145.port_b_address_width = 13,
		ram_block1a_145.port_b_data_out_clear = "none",
		ram_block1a_145.port_b_data_out_clock = "clock1",
		ram_block1a_145.port_b_data_width = 1,
		ram_block1a_145.port_b_first_address = 147456,
		ram_block1a_145.port_b_first_bit_number = 1,
		ram_block1a_145.port_b_last_address = 155647,
		ram_block1a_145.port_b_logical_ram_depth = 307200,
		ram_block1a_145.port_b_logical_ram_width = 8,
		ram_block1a_145.port_b_read_enable_clock = "clock1",
		ram_block1a_145.power_up_uninitialized = "false",
		ram_block1a_145.ram_block_type = "M10K",
		ram_block1a_145.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_146
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[18]),
	.ena1(wire_rden_decode_b_eq[18]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[18]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_146portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_146.clk0_core_clock_enable = "ena0",
		ram_block1a_146.clk0_input_clock_enable = "none",
		ram_block1a_146.clk1_core_clock_enable = "ena1",
		ram_block1a_146.clk1_input_clock_enable = "none",
		ram_block1a_146.clk1_output_clock_enable = "none",
		ram_block1a_146.connectivity_checking = "OFF",
		ram_block1a_146.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_146.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_146.operation_mode = "dual_port",
		ram_block1a_146.port_a_address_width = 13,
		ram_block1a_146.port_a_data_width = 1,
		ram_block1a_146.port_a_first_address = 147456,
		ram_block1a_146.port_a_first_bit_number = 2,
		ram_block1a_146.port_a_last_address = 155647,
		ram_block1a_146.port_a_logical_ram_depth = 307200,
		ram_block1a_146.port_a_logical_ram_width = 8,
		ram_block1a_146.port_b_address_clear = "none",
		ram_block1a_146.port_b_address_clock = "clock1",
		ram_block1a_146.port_b_address_width = 13,
		ram_block1a_146.port_b_data_out_clear = "none",
		ram_block1a_146.port_b_data_out_clock = "clock1",
		ram_block1a_146.port_b_data_width = 1,
		ram_block1a_146.port_b_first_address = 147456,
		ram_block1a_146.port_b_first_bit_number = 2,
		ram_block1a_146.port_b_last_address = 155647,
		ram_block1a_146.port_b_logical_ram_depth = 307200,
		ram_block1a_146.port_b_logical_ram_width = 8,
		ram_block1a_146.port_b_read_enable_clock = "clock1",
		ram_block1a_146.power_up_uninitialized = "false",
		ram_block1a_146.ram_block_type = "M10K",
		ram_block1a_146.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_147
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[18]),
	.ena1(wire_rden_decode_b_eq[18]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[18]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_147portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_147.clk0_core_clock_enable = "ena0",
		ram_block1a_147.clk0_input_clock_enable = "none",
		ram_block1a_147.clk1_core_clock_enable = "ena1",
		ram_block1a_147.clk1_input_clock_enable = "none",
		ram_block1a_147.clk1_output_clock_enable = "none",
		ram_block1a_147.connectivity_checking = "OFF",
		ram_block1a_147.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_147.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_147.operation_mode = "dual_port",
		ram_block1a_147.port_a_address_width = 13,
		ram_block1a_147.port_a_data_width = 1,
		ram_block1a_147.port_a_first_address = 147456,
		ram_block1a_147.port_a_first_bit_number = 3,
		ram_block1a_147.port_a_last_address = 155647,
		ram_block1a_147.port_a_logical_ram_depth = 307200,
		ram_block1a_147.port_a_logical_ram_width = 8,
		ram_block1a_147.port_b_address_clear = "none",
		ram_block1a_147.port_b_address_clock = "clock1",
		ram_block1a_147.port_b_address_width = 13,
		ram_block1a_147.port_b_data_out_clear = "none",
		ram_block1a_147.port_b_data_out_clock = "clock1",
		ram_block1a_147.port_b_data_width = 1,
		ram_block1a_147.port_b_first_address = 147456,
		ram_block1a_147.port_b_first_bit_number = 3,
		ram_block1a_147.port_b_last_address = 155647,
		ram_block1a_147.port_b_logical_ram_depth = 307200,
		ram_block1a_147.port_b_logical_ram_width = 8,
		ram_block1a_147.port_b_read_enable_clock = "clock1",
		ram_block1a_147.power_up_uninitialized = "false",
		ram_block1a_147.ram_block_type = "M10K",
		ram_block1a_147.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_148
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[18]),
	.ena1(wire_rden_decode_b_eq[18]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[18]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_148portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_148.clk0_core_clock_enable = "ena0",
		ram_block1a_148.clk0_input_clock_enable = "none",
		ram_block1a_148.clk1_core_clock_enable = "ena1",
		ram_block1a_148.clk1_input_clock_enable = "none",
		ram_block1a_148.clk1_output_clock_enable = "none",
		ram_block1a_148.connectivity_checking = "OFF",
		ram_block1a_148.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_148.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_148.operation_mode = "dual_port",
		ram_block1a_148.port_a_address_width = 13,
		ram_block1a_148.port_a_data_width = 1,
		ram_block1a_148.port_a_first_address = 147456,
		ram_block1a_148.port_a_first_bit_number = 4,
		ram_block1a_148.port_a_last_address = 155647,
		ram_block1a_148.port_a_logical_ram_depth = 307200,
		ram_block1a_148.port_a_logical_ram_width = 8,
		ram_block1a_148.port_b_address_clear = "none",
		ram_block1a_148.port_b_address_clock = "clock1",
		ram_block1a_148.port_b_address_width = 13,
		ram_block1a_148.port_b_data_out_clear = "none",
		ram_block1a_148.port_b_data_out_clock = "clock1",
		ram_block1a_148.port_b_data_width = 1,
		ram_block1a_148.port_b_first_address = 147456,
		ram_block1a_148.port_b_first_bit_number = 4,
		ram_block1a_148.port_b_last_address = 155647,
		ram_block1a_148.port_b_logical_ram_depth = 307200,
		ram_block1a_148.port_b_logical_ram_width = 8,
		ram_block1a_148.port_b_read_enable_clock = "clock1",
		ram_block1a_148.power_up_uninitialized = "false",
		ram_block1a_148.ram_block_type = "M10K",
		ram_block1a_148.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_149
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[18]),
	.ena1(wire_rden_decode_b_eq[18]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[18]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_149portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_149.clk0_core_clock_enable = "ena0",
		ram_block1a_149.clk0_input_clock_enable = "none",
		ram_block1a_149.clk1_core_clock_enable = "ena1",
		ram_block1a_149.clk1_input_clock_enable = "none",
		ram_block1a_149.clk1_output_clock_enable = "none",
		ram_block1a_149.connectivity_checking = "OFF",
		ram_block1a_149.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_149.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_149.operation_mode = "dual_port",
		ram_block1a_149.port_a_address_width = 13,
		ram_block1a_149.port_a_data_width = 1,
		ram_block1a_149.port_a_first_address = 147456,
		ram_block1a_149.port_a_first_bit_number = 5,
		ram_block1a_149.port_a_last_address = 155647,
		ram_block1a_149.port_a_logical_ram_depth = 307200,
		ram_block1a_149.port_a_logical_ram_width = 8,
		ram_block1a_149.port_b_address_clear = "none",
		ram_block1a_149.port_b_address_clock = "clock1",
		ram_block1a_149.port_b_address_width = 13,
		ram_block1a_149.port_b_data_out_clear = "none",
		ram_block1a_149.port_b_data_out_clock = "clock1",
		ram_block1a_149.port_b_data_width = 1,
		ram_block1a_149.port_b_first_address = 147456,
		ram_block1a_149.port_b_first_bit_number = 5,
		ram_block1a_149.port_b_last_address = 155647,
		ram_block1a_149.port_b_logical_ram_depth = 307200,
		ram_block1a_149.port_b_logical_ram_width = 8,
		ram_block1a_149.port_b_read_enable_clock = "clock1",
		ram_block1a_149.power_up_uninitialized = "false",
		ram_block1a_149.ram_block_type = "M10K",
		ram_block1a_149.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_150
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[18]),
	.ena1(wire_rden_decode_b_eq[18]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[18]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_150portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_150.clk0_core_clock_enable = "ena0",
		ram_block1a_150.clk0_input_clock_enable = "none",
		ram_block1a_150.clk1_core_clock_enable = "ena1",
		ram_block1a_150.clk1_input_clock_enable = "none",
		ram_block1a_150.clk1_output_clock_enable = "none",
		ram_block1a_150.connectivity_checking = "OFF",
		ram_block1a_150.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_150.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_150.operation_mode = "dual_port",
		ram_block1a_150.port_a_address_width = 13,
		ram_block1a_150.port_a_data_width = 1,
		ram_block1a_150.port_a_first_address = 147456,
		ram_block1a_150.port_a_first_bit_number = 6,
		ram_block1a_150.port_a_last_address = 155647,
		ram_block1a_150.port_a_logical_ram_depth = 307200,
		ram_block1a_150.port_a_logical_ram_width = 8,
		ram_block1a_150.port_b_address_clear = "none",
		ram_block1a_150.port_b_address_clock = "clock1",
		ram_block1a_150.port_b_address_width = 13,
		ram_block1a_150.port_b_data_out_clear = "none",
		ram_block1a_150.port_b_data_out_clock = "clock1",
		ram_block1a_150.port_b_data_width = 1,
		ram_block1a_150.port_b_first_address = 147456,
		ram_block1a_150.port_b_first_bit_number = 6,
		ram_block1a_150.port_b_last_address = 155647,
		ram_block1a_150.port_b_logical_ram_depth = 307200,
		ram_block1a_150.port_b_logical_ram_width = 8,
		ram_block1a_150.port_b_read_enable_clock = "clock1",
		ram_block1a_150.power_up_uninitialized = "false",
		ram_block1a_150.ram_block_type = "M10K",
		ram_block1a_150.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_151
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[18]),
	.ena1(wire_rden_decode_b_eq[18]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[18]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_151portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_151.clk0_core_clock_enable = "ena0",
		ram_block1a_151.clk0_input_clock_enable = "none",
		ram_block1a_151.clk1_core_clock_enable = "ena1",
		ram_block1a_151.clk1_input_clock_enable = "none",
		ram_block1a_151.clk1_output_clock_enable = "none",
		ram_block1a_151.connectivity_checking = "OFF",
		ram_block1a_151.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_151.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_151.operation_mode = "dual_port",
		ram_block1a_151.port_a_address_width = 13,
		ram_block1a_151.port_a_data_width = 1,
		ram_block1a_151.port_a_first_address = 147456,
		ram_block1a_151.port_a_first_bit_number = 7,
		ram_block1a_151.port_a_last_address = 155647,
		ram_block1a_151.port_a_logical_ram_depth = 307200,
		ram_block1a_151.port_a_logical_ram_width = 8,
		ram_block1a_151.port_b_address_clear = "none",
		ram_block1a_151.port_b_address_clock = "clock1",
		ram_block1a_151.port_b_address_width = 13,
		ram_block1a_151.port_b_data_out_clear = "none",
		ram_block1a_151.port_b_data_out_clock = "clock1",
		ram_block1a_151.port_b_data_width = 1,
		ram_block1a_151.port_b_first_address = 147456,
		ram_block1a_151.port_b_first_bit_number = 7,
		ram_block1a_151.port_b_last_address = 155647,
		ram_block1a_151.port_b_logical_ram_depth = 307200,
		ram_block1a_151.port_b_logical_ram_width = 8,
		ram_block1a_151.port_b_read_enable_clock = "clock1",
		ram_block1a_151.power_up_uninitialized = "false",
		ram_block1a_151.ram_block_type = "M10K",
		ram_block1a_151.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_152
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[19]),
	.ena1(wire_rden_decode_b_eq[19]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[19]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_152portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_152.clk0_core_clock_enable = "ena0",
		ram_block1a_152.clk0_input_clock_enable = "none",
		ram_block1a_152.clk1_core_clock_enable = "ena1",
		ram_block1a_152.clk1_input_clock_enable = "none",
		ram_block1a_152.clk1_output_clock_enable = "none",
		ram_block1a_152.connectivity_checking = "OFF",
		ram_block1a_152.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_152.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_152.operation_mode = "dual_port",
		ram_block1a_152.port_a_address_width = 13,
		ram_block1a_152.port_a_data_width = 1,
		ram_block1a_152.port_a_first_address = 155648,
		ram_block1a_152.port_a_first_bit_number = 0,
		ram_block1a_152.port_a_last_address = 163839,
		ram_block1a_152.port_a_logical_ram_depth = 307200,
		ram_block1a_152.port_a_logical_ram_width = 8,
		ram_block1a_152.port_b_address_clear = "none",
		ram_block1a_152.port_b_address_clock = "clock1",
		ram_block1a_152.port_b_address_width = 13,
		ram_block1a_152.port_b_data_out_clear = "none",
		ram_block1a_152.port_b_data_out_clock = "clock1",
		ram_block1a_152.port_b_data_width = 1,
		ram_block1a_152.port_b_first_address = 155648,
		ram_block1a_152.port_b_first_bit_number = 0,
		ram_block1a_152.port_b_last_address = 163839,
		ram_block1a_152.port_b_logical_ram_depth = 307200,
		ram_block1a_152.port_b_logical_ram_width = 8,
		ram_block1a_152.port_b_read_enable_clock = "clock1",
		ram_block1a_152.power_up_uninitialized = "false",
		ram_block1a_152.ram_block_type = "M10K",
		ram_block1a_152.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_153
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[19]),
	.ena1(wire_rden_decode_b_eq[19]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[19]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_153portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_153.clk0_core_clock_enable = "ena0",
		ram_block1a_153.clk0_input_clock_enable = "none",
		ram_block1a_153.clk1_core_clock_enable = "ena1",
		ram_block1a_153.clk1_input_clock_enable = "none",
		ram_block1a_153.clk1_output_clock_enable = "none",
		ram_block1a_153.connectivity_checking = "OFF",
		ram_block1a_153.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_153.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_153.operation_mode = "dual_port",
		ram_block1a_153.port_a_address_width = 13,
		ram_block1a_153.port_a_data_width = 1,
		ram_block1a_153.port_a_first_address = 155648,
		ram_block1a_153.port_a_first_bit_number = 1,
		ram_block1a_153.port_a_last_address = 163839,
		ram_block1a_153.port_a_logical_ram_depth = 307200,
		ram_block1a_153.port_a_logical_ram_width = 8,
		ram_block1a_153.port_b_address_clear = "none",
		ram_block1a_153.port_b_address_clock = "clock1",
		ram_block1a_153.port_b_address_width = 13,
		ram_block1a_153.port_b_data_out_clear = "none",
		ram_block1a_153.port_b_data_out_clock = "clock1",
		ram_block1a_153.port_b_data_width = 1,
		ram_block1a_153.port_b_first_address = 155648,
		ram_block1a_153.port_b_first_bit_number = 1,
		ram_block1a_153.port_b_last_address = 163839,
		ram_block1a_153.port_b_logical_ram_depth = 307200,
		ram_block1a_153.port_b_logical_ram_width = 8,
		ram_block1a_153.port_b_read_enable_clock = "clock1",
		ram_block1a_153.power_up_uninitialized = "false",
		ram_block1a_153.ram_block_type = "M10K",
		ram_block1a_153.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_154
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[19]),
	.ena1(wire_rden_decode_b_eq[19]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[19]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_154portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_154.clk0_core_clock_enable = "ena0",
		ram_block1a_154.clk0_input_clock_enable = "none",
		ram_block1a_154.clk1_core_clock_enable = "ena1",
		ram_block1a_154.clk1_input_clock_enable = "none",
		ram_block1a_154.clk1_output_clock_enable = "none",
		ram_block1a_154.connectivity_checking = "OFF",
		ram_block1a_154.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_154.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_154.operation_mode = "dual_port",
		ram_block1a_154.port_a_address_width = 13,
		ram_block1a_154.port_a_data_width = 1,
		ram_block1a_154.port_a_first_address = 155648,
		ram_block1a_154.port_a_first_bit_number = 2,
		ram_block1a_154.port_a_last_address = 163839,
		ram_block1a_154.port_a_logical_ram_depth = 307200,
		ram_block1a_154.port_a_logical_ram_width = 8,
		ram_block1a_154.port_b_address_clear = "none",
		ram_block1a_154.port_b_address_clock = "clock1",
		ram_block1a_154.port_b_address_width = 13,
		ram_block1a_154.port_b_data_out_clear = "none",
		ram_block1a_154.port_b_data_out_clock = "clock1",
		ram_block1a_154.port_b_data_width = 1,
		ram_block1a_154.port_b_first_address = 155648,
		ram_block1a_154.port_b_first_bit_number = 2,
		ram_block1a_154.port_b_last_address = 163839,
		ram_block1a_154.port_b_logical_ram_depth = 307200,
		ram_block1a_154.port_b_logical_ram_width = 8,
		ram_block1a_154.port_b_read_enable_clock = "clock1",
		ram_block1a_154.power_up_uninitialized = "false",
		ram_block1a_154.ram_block_type = "M10K",
		ram_block1a_154.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_155
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[19]),
	.ena1(wire_rden_decode_b_eq[19]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[19]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_155portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_155.clk0_core_clock_enable = "ena0",
		ram_block1a_155.clk0_input_clock_enable = "none",
		ram_block1a_155.clk1_core_clock_enable = "ena1",
		ram_block1a_155.clk1_input_clock_enable = "none",
		ram_block1a_155.clk1_output_clock_enable = "none",
		ram_block1a_155.connectivity_checking = "OFF",
		ram_block1a_155.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_155.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_155.operation_mode = "dual_port",
		ram_block1a_155.port_a_address_width = 13,
		ram_block1a_155.port_a_data_width = 1,
		ram_block1a_155.port_a_first_address = 155648,
		ram_block1a_155.port_a_first_bit_number = 3,
		ram_block1a_155.port_a_last_address = 163839,
		ram_block1a_155.port_a_logical_ram_depth = 307200,
		ram_block1a_155.port_a_logical_ram_width = 8,
		ram_block1a_155.port_b_address_clear = "none",
		ram_block1a_155.port_b_address_clock = "clock1",
		ram_block1a_155.port_b_address_width = 13,
		ram_block1a_155.port_b_data_out_clear = "none",
		ram_block1a_155.port_b_data_out_clock = "clock1",
		ram_block1a_155.port_b_data_width = 1,
		ram_block1a_155.port_b_first_address = 155648,
		ram_block1a_155.port_b_first_bit_number = 3,
		ram_block1a_155.port_b_last_address = 163839,
		ram_block1a_155.port_b_logical_ram_depth = 307200,
		ram_block1a_155.port_b_logical_ram_width = 8,
		ram_block1a_155.port_b_read_enable_clock = "clock1",
		ram_block1a_155.power_up_uninitialized = "false",
		ram_block1a_155.ram_block_type = "M10K",
		ram_block1a_155.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_156
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[19]),
	.ena1(wire_rden_decode_b_eq[19]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[19]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_156portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_156.clk0_core_clock_enable = "ena0",
		ram_block1a_156.clk0_input_clock_enable = "none",
		ram_block1a_156.clk1_core_clock_enable = "ena1",
		ram_block1a_156.clk1_input_clock_enable = "none",
		ram_block1a_156.clk1_output_clock_enable = "none",
		ram_block1a_156.connectivity_checking = "OFF",
		ram_block1a_156.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_156.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_156.operation_mode = "dual_port",
		ram_block1a_156.port_a_address_width = 13,
		ram_block1a_156.port_a_data_width = 1,
		ram_block1a_156.port_a_first_address = 155648,
		ram_block1a_156.port_a_first_bit_number = 4,
		ram_block1a_156.port_a_last_address = 163839,
		ram_block1a_156.port_a_logical_ram_depth = 307200,
		ram_block1a_156.port_a_logical_ram_width = 8,
		ram_block1a_156.port_b_address_clear = "none",
		ram_block1a_156.port_b_address_clock = "clock1",
		ram_block1a_156.port_b_address_width = 13,
		ram_block1a_156.port_b_data_out_clear = "none",
		ram_block1a_156.port_b_data_out_clock = "clock1",
		ram_block1a_156.port_b_data_width = 1,
		ram_block1a_156.port_b_first_address = 155648,
		ram_block1a_156.port_b_first_bit_number = 4,
		ram_block1a_156.port_b_last_address = 163839,
		ram_block1a_156.port_b_logical_ram_depth = 307200,
		ram_block1a_156.port_b_logical_ram_width = 8,
		ram_block1a_156.port_b_read_enable_clock = "clock1",
		ram_block1a_156.power_up_uninitialized = "false",
		ram_block1a_156.ram_block_type = "M10K",
		ram_block1a_156.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_157
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[19]),
	.ena1(wire_rden_decode_b_eq[19]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[19]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_157portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_157.clk0_core_clock_enable = "ena0",
		ram_block1a_157.clk0_input_clock_enable = "none",
		ram_block1a_157.clk1_core_clock_enable = "ena1",
		ram_block1a_157.clk1_input_clock_enable = "none",
		ram_block1a_157.clk1_output_clock_enable = "none",
		ram_block1a_157.connectivity_checking = "OFF",
		ram_block1a_157.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_157.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_157.operation_mode = "dual_port",
		ram_block1a_157.port_a_address_width = 13,
		ram_block1a_157.port_a_data_width = 1,
		ram_block1a_157.port_a_first_address = 155648,
		ram_block1a_157.port_a_first_bit_number = 5,
		ram_block1a_157.port_a_last_address = 163839,
		ram_block1a_157.port_a_logical_ram_depth = 307200,
		ram_block1a_157.port_a_logical_ram_width = 8,
		ram_block1a_157.port_b_address_clear = "none",
		ram_block1a_157.port_b_address_clock = "clock1",
		ram_block1a_157.port_b_address_width = 13,
		ram_block1a_157.port_b_data_out_clear = "none",
		ram_block1a_157.port_b_data_out_clock = "clock1",
		ram_block1a_157.port_b_data_width = 1,
		ram_block1a_157.port_b_first_address = 155648,
		ram_block1a_157.port_b_first_bit_number = 5,
		ram_block1a_157.port_b_last_address = 163839,
		ram_block1a_157.port_b_logical_ram_depth = 307200,
		ram_block1a_157.port_b_logical_ram_width = 8,
		ram_block1a_157.port_b_read_enable_clock = "clock1",
		ram_block1a_157.power_up_uninitialized = "false",
		ram_block1a_157.ram_block_type = "M10K",
		ram_block1a_157.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_158
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[19]),
	.ena1(wire_rden_decode_b_eq[19]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[19]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_158portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_158.clk0_core_clock_enable = "ena0",
		ram_block1a_158.clk0_input_clock_enable = "none",
		ram_block1a_158.clk1_core_clock_enable = "ena1",
		ram_block1a_158.clk1_input_clock_enable = "none",
		ram_block1a_158.clk1_output_clock_enable = "none",
		ram_block1a_158.connectivity_checking = "OFF",
		ram_block1a_158.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_158.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_158.operation_mode = "dual_port",
		ram_block1a_158.port_a_address_width = 13,
		ram_block1a_158.port_a_data_width = 1,
		ram_block1a_158.port_a_first_address = 155648,
		ram_block1a_158.port_a_first_bit_number = 6,
		ram_block1a_158.port_a_last_address = 163839,
		ram_block1a_158.port_a_logical_ram_depth = 307200,
		ram_block1a_158.port_a_logical_ram_width = 8,
		ram_block1a_158.port_b_address_clear = "none",
		ram_block1a_158.port_b_address_clock = "clock1",
		ram_block1a_158.port_b_address_width = 13,
		ram_block1a_158.port_b_data_out_clear = "none",
		ram_block1a_158.port_b_data_out_clock = "clock1",
		ram_block1a_158.port_b_data_width = 1,
		ram_block1a_158.port_b_first_address = 155648,
		ram_block1a_158.port_b_first_bit_number = 6,
		ram_block1a_158.port_b_last_address = 163839,
		ram_block1a_158.port_b_logical_ram_depth = 307200,
		ram_block1a_158.port_b_logical_ram_width = 8,
		ram_block1a_158.port_b_read_enable_clock = "clock1",
		ram_block1a_158.power_up_uninitialized = "false",
		ram_block1a_158.ram_block_type = "M10K",
		ram_block1a_158.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_159
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[19]),
	.ena1(wire_rden_decode_b_eq[19]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[19]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_159portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_159.clk0_core_clock_enable = "ena0",
		ram_block1a_159.clk0_input_clock_enable = "none",
		ram_block1a_159.clk1_core_clock_enable = "ena1",
		ram_block1a_159.clk1_input_clock_enable = "none",
		ram_block1a_159.clk1_output_clock_enable = "none",
		ram_block1a_159.connectivity_checking = "OFF",
		ram_block1a_159.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_159.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_159.operation_mode = "dual_port",
		ram_block1a_159.port_a_address_width = 13,
		ram_block1a_159.port_a_data_width = 1,
		ram_block1a_159.port_a_first_address = 155648,
		ram_block1a_159.port_a_first_bit_number = 7,
		ram_block1a_159.port_a_last_address = 163839,
		ram_block1a_159.port_a_logical_ram_depth = 307200,
		ram_block1a_159.port_a_logical_ram_width = 8,
		ram_block1a_159.port_b_address_clear = "none",
		ram_block1a_159.port_b_address_clock = "clock1",
		ram_block1a_159.port_b_address_width = 13,
		ram_block1a_159.port_b_data_out_clear = "none",
		ram_block1a_159.port_b_data_out_clock = "clock1",
		ram_block1a_159.port_b_data_width = 1,
		ram_block1a_159.port_b_first_address = 155648,
		ram_block1a_159.port_b_first_bit_number = 7,
		ram_block1a_159.port_b_last_address = 163839,
		ram_block1a_159.port_b_logical_ram_depth = 307200,
		ram_block1a_159.port_b_logical_ram_width = 8,
		ram_block1a_159.port_b_read_enable_clock = "clock1",
		ram_block1a_159.power_up_uninitialized = "false",
		ram_block1a_159.ram_block_type = "M10K",
		ram_block1a_159.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_160
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[20]),
	.ena1(wire_rden_decode_b_eq[20]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[20]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_160portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_160.clk0_core_clock_enable = "ena0",
		ram_block1a_160.clk0_input_clock_enable = "none",
		ram_block1a_160.clk1_core_clock_enable = "ena1",
		ram_block1a_160.clk1_input_clock_enable = "none",
		ram_block1a_160.clk1_output_clock_enable = "none",
		ram_block1a_160.connectivity_checking = "OFF",
		ram_block1a_160.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_160.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_160.operation_mode = "dual_port",
		ram_block1a_160.port_a_address_width = 13,
		ram_block1a_160.port_a_data_width = 1,
		ram_block1a_160.port_a_first_address = 163840,
		ram_block1a_160.port_a_first_bit_number = 0,
		ram_block1a_160.port_a_last_address = 172031,
		ram_block1a_160.port_a_logical_ram_depth = 307200,
		ram_block1a_160.port_a_logical_ram_width = 8,
		ram_block1a_160.port_b_address_clear = "none",
		ram_block1a_160.port_b_address_clock = "clock1",
		ram_block1a_160.port_b_address_width = 13,
		ram_block1a_160.port_b_data_out_clear = "none",
		ram_block1a_160.port_b_data_out_clock = "clock1",
		ram_block1a_160.port_b_data_width = 1,
		ram_block1a_160.port_b_first_address = 163840,
		ram_block1a_160.port_b_first_bit_number = 0,
		ram_block1a_160.port_b_last_address = 172031,
		ram_block1a_160.port_b_logical_ram_depth = 307200,
		ram_block1a_160.port_b_logical_ram_width = 8,
		ram_block1a_160.port_b_read_enable_clock = "clock1",
		ram_block1a_160.power_up_uninitialized = "false",
		ram_block1a_160.ram_block_type = "M10K",
		ram_block1a_160.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_161
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[20]),
	.ena1(wire_rden_decode_b_eq[20]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[20]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_161portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_161.clk0_core_clock_enable = "ena0",
		ram_block1a_161.clk0_input_clock_enable = "none",
		ram_block1a_161.clk1_core_clock_enable = "ena1",
		ram_block1a_161.clk1_input_clock_enable = "none",
		ram_block1a_161.clk1_output_clock_enable = "none",
		ram_block1a_161.connectivity_checking = "OFF",
		ram_block1a_161.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_161.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_161.operation_mode = "dual_port",
		ram_block1a_161.port_a_address_width = 13,
		ram_block1a_161.port_a_data_width = 1,
		ram_block1a_161.port_a_first_address = 163840,
		ram_block1a_161.port_a_first_bit_number = 1,
		ram_block1a_161.port_a_last_address = 172031,
		ram_block1a_161.port_a_logical_ram_depth = 307200,
		ram_block1a_161.port_a_logical_ram_width = 8,
		ram_block1a_161.port_b_address_clear = "none",
		ram_block1a_161.port_b_address_clock = "clock1",
		ram_block1a_161.port_b_address_width = 13,
		ram_block1a_161.port_b_data_out_clear = "none",
		ram_block1a_161.port_b_data_out_clock = "clock1",
		ram_block1a_161.port_b_data_width = 1,
		ram_block1a_161.port_b_first_address = 163840,
		ram_block1a_161.port_b_first_bit_number = 1,
		ram_block1a_161.port_b_last_address = 172031,
		ram_block1a_161.port_b_logical_ram_depth = 307200,
		ram_block1a_161.port_b_logical_ram_width = 8,
		ram_block1a_161.port_b_read_enable_clock = "clock1",
		ram_block1a_161.power_up_uninitialized = "false",
		ram_block1a_161.ram_block_type = "M10K",
		ram_block1a_161.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_162
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[20]),
	.ena1(wire_rden_decode_b_eq[20]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[20]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_162portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_162.clk0_core_clock_enable = "ena0",
		ram_block1a_162.clk0_input_clock_enable = "none",
		ram_block1a_162.clk1_core_clock_enable = "ena1",
		ram_block1a_162.clk1_input_clock_enable = "none",
		ram_block1a_162.clk1_output_clock_enable = "none",
		ram_block1a_162.connectivity_checking = "OFF",
		ram_block1a_162.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_162.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_162.operation_mode = "dual_port",
		ram_block1a_162.port_a_address_width = 13,
		ram_block1a_162.port_a_data_width = 1,
		ram_block1a_162.port_a_first_address = 163840,
		ram_block1a_162.port_a_first_bit_number = 2,
		ram_block1a_162.port_a_last_address = 172031,
		ram_block1a_162.port_a_logical_ram_depth = 307200,
		ram_block1a_162.port_a_logical_ram_width = 8,
		ram_block1a_162.port_b_address_clear = "none",
		ram_block1a_162.port_b_address_clock = "clock1",
		ram_block1a_162.port_b_address_width = 13,
		ram_block1a_162.port_b_data_out_clear = "none",
		ram_block1a_162.port_b_data_out_clock = "clock1",
		ram_block1a_162.port_b_data_width = 1,
		ram_block1a_162.port_b_first_address = 163840,
		ram_block1a_162.port_b_first_bit_number = 2,
		ram_block1a_162.port_b_last_address = 172031,
		ram_block1a_162.port_b_logical_ram_depth = 307200,
		ram_block1a_162.port_b_logical_ram_width = 8,
		ram_block1a_162.port_b_read_enable_clock = "clock1",
		ram_block1a_162.power_up_uninitialized = "false",
		ram_block1a_162.ram_block_type = "M10K",
		ram_block1a_162.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_163
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[20]),
	.ena1(wire_rden_decode_b_eq[20]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[20]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_163portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_163.clk0_core_clock_enable = "ena0",
		ram_block1a_163.clk0_input_clock_enable = "none",
		ram_block1a_163.clk1_core_clock_enable = "ena1",
		ram_block1a_163.clk1_input_clock_enable = "none",
		ram_block1a_163.clk1_output_clock_enable = "none",
		ram_block1a_163.connectivity_checking = "OFF",
		ram_block1a_163.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_163.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_163.operation_mode = "dual_port",
		ram_block1a_163.port_a_address_width = 13,
		ram_block1a_163.port_a_data_width = 1,
		ram_block1a_163.port_a_first_address = 163840,
		ram_block1a_163.port_a_first_bit_number = 3,
		ram_block1a_163.port_a_last_address = 172031,
		ram_block1a_163.port_a_logical_ram_depth = 307200,
		ram_block1a_163.port_a_logical_ram_width = 8,
		ram_block1a_163.port_b_address_clear = "none",
		ram_block1a_163.port_b_address_clock = "clock1",
		ram_block1a_163.port_b_address_width = 13,
		ram_block1a_163.port_b_data_out_clear = "none",
		ram_block1a_163.port_b_data_out_clock = "clock1",
		ram_block1a_163.port_b_data_width = 1,
		ram_block1a_163.port_b_first_address = 163840,
		ram_block1a_163.port_b_first_bit_number = 3,
		ram_block1a_163.port_b_last_address = 172031,
		ram_block1a_163.port_b_logical_ram_depth = 307200,
		ram_block1a_163.port_b_logical_ram_width = 8,
		ram_block1a_163.port_b_read_enable_clock = "clock1",
		ram_block1a_163.power_up_uninitialized = "false",
		ram_block1a_163.ram_block_type = "M10K",
		ram_block1a_163.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_164
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[20]),
	.ena1(wire_rden_decode_b_eq[20]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[20]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_164portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_164.clk0_core_clock_enable = "ena0",
		ram_block1a_164.clk0_input_clock_enable = "none",
		ram_block1a_164.clk1_core_clock_enable = "ena1",
		ram_block1a_164.clk1_input_clock_enable = "none",
		ram_block1a_164.clk1_output_clock_enable = "none",
		ram_block1a_164.connectivity_checking = "OFF",
		ram_block1a_164.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_164.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_164.operation_mode = "dual_port",
		ram_block1a_164.port_a_address_width = 13,
		ram_block1a_164.port_a_data_width = 1,
		ram_block1a_164.port_a_first_address = 163840,
		ram_block1a_164.port_a_first_bit_number = 4,
		ram_block1a_164.port_a_last_address = 172031,
		ram_block1a_164.port_a_logical_ram_depth = 307200,
		ram_block1a_164.port_a_logical_ram_width = 8,
		ram_block1a_164.port_b_address_clear = "none",
		ram_block1a_164.port_b_address_clock = "clock1",
		ram_block1a_164.port_b_address_width = 13,
		ram_block1a_164.port_b_data_out_clear = "none",
		ram_block1a_164.port_b_data_out_clock = "clock1",
		ram_block1a_164.port_b_data_width = 1,
		ram_block1a_164.port_b_first_address = 163840,
		ram_block1a_164.port_b_first_bit_number = 4,
		ram_block1a_164.port_b_last_address = 172031,
		ram_block1a_164.port_b_logical_ram_depth = 307200,
		ram_block1a_164.port_b_logical_ram_width = 8,
		ram_block1a_164.port_b_read_enable_clock = "clock1",
		ram_block1a_164.power_up_uninitialized = "false",
		ram_block1a_164.ram_block_type = "M10K",
		ram_block1a_164.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_165
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[20]),
	.ena1(wire_rden_decode_b_eq[20]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[20]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_165portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_165.clk0_core_clock_enable = "ena0",
		ram_block1a_165.clk0_input_clock_enable = "none",
		ram_block1a_165.clk1_core_clock_enable = "ena1",
		ram_block1a_165.clk1_input_clock_enable = "none",
		ram_block1a_165.clk1_output_clock_enable = "none",
		ram_block1a_165.connectivity_checking = "OFF",
		ram_block1a_165.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_165.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_165.operation_mode = "dual_port",
		ram_block1a_165.port_a_address_width = 13,
		ram_block1a_165.port_a_data_width = 1,
		ram_block1a_165.port_a_first_address = 163840,
		ram_block1a_165.port_a_first_bit_number = 5,
		ram_block1a_165.port_a_last_address = 172031,
		ram_block1a_165.port_a_logical_ram_depth = 307200,
		ram_block1a_165.port_a_logical_ram_width = 8,
		ram_block1a_165.port_b_address_clear = "none",
		ram_block1a_165.port_b_address_clock = "clock1",
		ram_block1a_165.port_b_address_width = 13,
		ram_block1a_165.port_b_data_out_clear = "none",
		ram_block1a_165.port_b_data_out_clock = "clock1",
		ram_block1a_165.port_b_data_width = 1,
		ram_block1a_165.port_b_first_address = 163840,
		ram_block1a_165.port_b_first_bit_number = 5,
		ram_block1a_165.port_b_last_address = 172031,
		ram_block1a_165.port_b_logical_ram_depth = 307200,
		ram_block1a_165.port_b_logical_ram_width = 8,
		ram_block1a_165.port_b_read_enable_clock = "clock1",
		ram_block1a_165.power_up_uninitialized = "false",
		ram_block1a_165.ram_block_type = "M10K",
		ram_block1a_165.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_166
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[20]),
	.ena1(wire_rden_decode_b_eq[20]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[20]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_166portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_166.clk0_core_clock_enable = "ena0",
		ram_block1a_166.clk0_input_clock_enable = "none",
		ram_block1a_166.clk1_core_clock_enable = "ena1",
		ram_block1a_166.clk1_input_clock_enable = "none",
		ram_block1a_166.clk1_output_clock_enable = "none",
		ram_block1a_166.connectivity_checking = "OFF",
		ram_block1a_166.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_166.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_166.operation_mode = "dual_port",
		ram_block1a_166.port_a_address_width = 13,
		ram_block1a_166.port_a_data_width = 1,
		ram_block1a_166.port_a_first_address = 163840,
		ram_block1a_166.port_a_first_bit_number = 6,
		ram_block1a_166.port_a_last_address = 172031,
		ram_block1a_166.port_a_logical_ram_depth = 307200,
		ram_block1a_166.port_a_logical_ram_width = 8,
		ram_block1a_166.port_b_address_clear = "none",
		ram_block1a_166.port_b_address_clock = "clock1",
		ram_block1a_166.port_b_address_width = 13,
		ram_block1a_166.port_b_data_out_clear = "none",
		ram_block1a_166.port_b_data_out_clock = "clock1",
		ram_block1a_166.port_b_data_width = 1,
		ram_block1a_166.port_b_first_address = 163840,
		ram_block1a_166.port_b_first_bit_number = 6,
		ram_block1a_166.port_b_last_address = 172031,
		ram_block1a_166.port_b_logical_ram_depth = 307200,
		ram_block1a_166.port_b_logical_ram_width = 8,
		ram_block1a_166.port_b_read_enable_clock = "clock1",
		ram_block1a_166.power_up_uninitialized = "false",
		ram_block1a_166.ram_block_type = "M10K",
		ram_block1a_166.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_167
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[20]),
	.ena1(wire_rden_decode_b_eq[20]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[20]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_167portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_167.clk0_core_clock_enable = "ena0",
		ram_block1a_167.clk0_input_clock_enable = "none",
		ram_block1a_167.clk1_core_clock_enable = "ena1",
		ram_block1a_167.clk1_input_clock_enable = "none",
		ram_block1a_167.clk1_output_clock_enable = "none",
		ram_block1a_167.connectivity_checking = "OFF",
		ram_block1a_167.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_167.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_167.operation_mode = "dual_port",
		ram_block1a_167.port_a_address_width = 13,
		ram_block1a_167.port_a_data_width = 1,
		ram_block1a_167.port_a_first_address = 163840,
		ram_block1a_167.port_a_first_bit_number = 7,
		ram_block1a_167.port_a_last_address = 172031,
		ram_block1a_167.port_a_logical_ram_depth = 307200,
		ram_block1a_167.port_a_logical_ram_width = 8,
		ram_block1a_167.port_b_address_clear = "none",
		ram_block1a_167.port_b_address_clock = "clock1",
		ram_block1a_167.port_b_address_width = 13,
		ram_block1a_167.port_b_data_out_clear = "none",
		ram_block1a_167.port_b_data_out_clock = "clock1",
		ram_block1a_167.port_b_data_width = 1,
		ram_block1a_167.port_b_first_address = 163840,
		ram_block1a_167.port_b_first_bit_number = 7,
		ram_block1a_167.port_b_last_address = 172031,
		ram_block1a_167.port_b_logical_ram_depth = 307200,
		ram_block1a_167.port_b_logical_ram_width = 8,
		ram_block1a_167.port_b_read_enable_clock = "clock1",
		ram_block1a_167.power_up_uninitialized = "false",
		ram_block1a_167.ram_block_type = "M10K",
		ram_block1a_167.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_168
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[21]),
	.ena1(wire_rden_decode_b_eq[21]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[21]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_168portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_168.clk0_core_clock_enable = "ena0",
		ram_block1a_168.clk0_input_clock_enable = "none",
		ram_block1a_168.clk1_core_clock_enable = "ena1",
		ram_block1a_168.clk1_input_clock_enable = "none",
		ram_block1a_168.clk1_output_clock_enable = "none",
		ram_block1a_168.connectivity_checking = "OFF",
		ram_block1a_168.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_168.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_168.operation_mode = "dual_port",
		ram_block1a_168.port_a_address_width = 13,
		ram_block1a_168.port_a_data_width = 1,
		ram_block1a_168.port_a_first_address = 172032,
		ram_block1a_168.port_a_first_bit_number = 0,
		ram_block1a_168.port_a_last_address = 180223,
		ram_block1a_168.port_a_logical_ram_depth = 307200,
		ram_block1a_168.port_a_logical_ram_width = 8,
		ram_block1a_168.port_b_address_clear = "none",
		ram_block1a_168.port_b_address_clock = "clock1",
		ram_block1a_168.port_b_address_width = 13,
		ram_block1a_168.port_b_data_out_clear = "none",
		ram_block1a_168.port_b_data_out_clock = "clock1",
		ram_block1a_168.port_b_data_width = 1,
		ram_block1a_168.port_b_first_address = 172032,
		ram_block1a_168.port_b_first_bit_number = 0,
		ram_block1a_168.port_b_last_address = 180223,
		ram_block1a_168.port_b_logical_ram_depth = 307200,
		ram_block1a_168.port_b_logical_ram_width = 8,
		ram_block1a_168.port_b_read_enable_clock = "clock1",
		ram_block1a_168.power_up_uninitialized = "false",
		ram_block1a_168.ram_block_type = "M10K",
		ram_block1a_168.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_169
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[21]),
	.ena1(wire_rden_decode_b_eq[21]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[21]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_169portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_169.clk0_core_clock_enable = "ena0",
		ram_block1a_169.clk0_input_clock_enable = "none",
		ram_block1a_169.clk1_core_clock_enable = "ena1",
		ram_block1a_169.clk1_input_clock_enable = "none",
		ram_block1a_169.clk1_output_clock_enable = "none",
		ram_block1a_169.connectivity_checking = "OFF",
		ram_block1a_169.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_169.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_169.operation_mode = "dual_port",
		ram_block1a_169.port_a_address_width = 13,
		ram_block1a_169.port_a_data_width = 1,
		ram_block1a_169.port_a_first_address = 172032,
		ram_block1a_169.port_a_first_bit_number = 1,
		ram_block1a_169.port_a_last_address = 180223,
		ram_block1a_169.port_a_logical_ram_depth = 307200,
		ram_block1a_169.port_a_logical_ram_width = 8,
		ram_block1a_169.port_b_address_clear = "none",
		ram_block1a_169.port_b_address_clock = "clock1",
		ram_block1a_169.port_b_address_width = 13,
		ram_block1a_169.port_b_data_out_clear = "none",
		ram_block1a_169.port_b_data_out_clock = "clock1",
		ram_block1a_169.port_b_data_width = 1,
		ram_block1a_169.port_b_first_address = 172032,
		ram_block1a_169.port_b_first_bit_number = 1,
		ram_block1a_169.port_b_last_address = 180223,
		ram_block1a_169.port_b_logical_ram_depth = 307200,
		ram_block1a_169.port_b_logical_ram_width = 8,
		ram_block1a_169.port_b_read_enable_clock = "clock1",
		ram_block1a_169.power_up_uninitialized = "false",
		ram_block1a_169.ram_block_type = "M10K",
		ram_block1a_169.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_170
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[21]),
	.ena1(wire_rden_decode_b_eq[21]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[21]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_170portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_170.clk0_core_clock_enable = "ena0",
		ram_block1a_170.clk0_input_clock_enable = "none",
		ram_block1a_170.clk1_core_clock_enable = "ena1",
		ram_block1a_170.clk1_input_clock_enable = "none",
		ram_block1a_170.clk1_output_clock_enable = "none",
		ram_block1a_170.connectivity_checking = "OFF",
		ram_block1a_170.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_170.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_170.operation_mode = "dual_port",
		ram_block1a_170.port_a_address_width = 13,
		ram_block1a_170.port_a_data_width = 1,
		ram_block1a_170.port_a_first_address = 172032,
		ram_block1a_170.port_a_first_bit_number = 2,
		ram_block1a_170.port_a_last_address = 180223,
		ram_block1a_170.port_a_logical_ram_depth = 307200,
		ram_block1a_170.port_a_logical_ram_width = 8,
		ram_block1a_170.port_b_address_clear = "none",
		ram_block1a_170.port_b_address_clock = "clock1",
		ram_block1a_170.port_b_address_width = 13,
		ram_block1a_170.port_b_data_out_clear = "none",
		ram_block1a_170.port_b_data_out_clock = "clock1",
		ram_block1a_170.port_b_data_width = 1,
		ram_block1a_170.port_b_first_address = 172032,
		ram_block1a_170.port_b_first_bit_number = 2,
		ram_block1a_170.port_b_last_address = 180223,
		ram_block1a_170.port_b_logical_ram_depth = 307200,
		ram_block1a_170.port_b_logical_ram_width = 8,
		ram_block1a_170.port_b_read_enable_clock = "clock1",
		ram_block1a_170.power_up_uninitialized = "false",
		ram_block1a_170.ram_block_type = "M10K",
		ram_block1a_170.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_171
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[21]),
	.ena1(wire_rden_decode_b_eq[21]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[21]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_171portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_171.clk0_core_clock_enable = "ena0",
		ram_block1a_171.clk0_input_clock_enable = "none",
		ram_block1a_171.clk1_core_clock_enable = "ena1",
		ram_block1a_171.clk1_input_clock_enable = "none",
		ram_block1a_171.clk1_output_clock_enable = "none",
		ram_block1a_171.connectivity_checking = "OFF",
		ram_block1a_171.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_171.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_171.operation_mode = "dual_port",
		ram_block1a_171.port_a_address_width = 13,
		ram_block1a_171.port_a_data_width = 1,
		ram_block1a_171.port_a_first_address = 172032,
		ram_block1a_171.port_a_first_bit_number = 3,
		ram_block1a_171.port_a_last_address = 180223,
		ram_block1a_171.port_a_logical_ram_depth = 307200,
		ram_block1a_171.port_a_logical_ram_width = 8,
		ram_block1a_171.port_b_address_clear = "none",
		ram_block1a_171.port_b_address_clock = "clock1",
		ram_block1a_171.port_b_address_width = 13,
		ram_block1a_171.port_b_data_out_clear = "none",
		ram_block1a_171.port_b_data_out_clock = "clock1",
		ram_block1a_171.port_b_data_width = 1,
		ram_block1a_171.port_b_first_address = 172032,
		ram_block1a_171.port_b_first_bit_number = 3,
		ram_block1a_171.port_b_last_address = 180223,
		ram_block1a_171.port_b_logical_ram_depth = 307200,
		ram_block1a_171.port_b_logical_ram_width = 8,
		ram_block1a_171.port_b_read_enable_clock = "clock1",
		ram_block1a_171.power_up_uninitialized = "false",
		ram_block1a_171.ram_block_type = "M10K",
		ram_block1a_171.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_172
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[21]),
	.ena1(wire_rden_decode_b_eq[21]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[21]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_172portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_172.clk0_core_clock_enable = "ena0",
		ram_block1a_172.clk0_input_clock_enable = "none",
		ram_block1a_172.clk1_core_clock_enable = "ena1",
		ram_block1a_172.clk1_input_clock_enable = "none",
		ram_block1a_172.clk1_output_clock_enable = "none",
		ram_block1a_172.connectivity_checking = "OFF",
		ram_block1a_172.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_172.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_172.operation_mode = "dual_port",
		ram_block1a_172.port_a_address_width = 13,
		ram_block1a_172.port_a_data_width = 1,
		ram_block1a_172.port_a_first_address = 172032,
		ram_block1a_172.port_a_first_bit_number = 4,
		ram_block1a_172.port_a_last_address = 180223,
		ram_block1a_172.port_a_logical_ram_depth = 307200,
		ram_block1a_172.port_a_logical_ram_width = 8,
		ram_block1a_172.port_b_address_clear = "none",
		ram_block1a_172.port_b_address_clock = "clock1",
		ram_block1a_172.port_b_address_width = 13,
		ram_block1a_172.port_b_data_out_clear = "none",
		ram_block1a_172.port_b_data_out_clock = "clock1",
		ram_block1a_172.port_b_data_width = 1,
		ram_block1a_172.port_b_first_address = 172032,
		ram_block1a_172.port_b_first_bit_number = 4,
		ram_block1a_172.port_b_last_address = 180223,
		ram_block1a_172.port_b_logical_ram_depth = 307200,
		ram_block1a_172.port_b_logical_ram_width = 8,
		ram_block1a_172.port_b_read_enable_clock = "clock1",
		ram_block1a_172.power_up_uninitialized = "false",
		ram_block1a_172.ram_block_type = "M10K",
		ram_block1a_172.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_173
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[21]),
	.ena1(wire_rden_decode_b_eq[21]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[21]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_173portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_173.clk0_core_clock_enable = "ena0",
		ram_block1a_173.clk0_input_clock_enable = "none",
		ram_block1a_173.clk1_core_clock_enable = "ena1",
		ram_block1a_173.clk1_input_clock_enable = "none",
		ram_block1a_173.clk1_output_clock_enable = "none",
		ram_block1a_173.connectivity_checking = "OFF",
		ram_block1a_173.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_173.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_173.operation_mode = "dual_port",
		ram_block1a_173.port_a_address_width = 13,
		ram_block1a_173.port_a_data_width = 1,
		ram_block1a_173.port_a_first_address = 172032,
		ram_block1a_173.port_a_first_bit_number = 5,
		ram_block1a_173.port_a_last_address = 180223,
		ram_block1a_173.port_a_logical_ram_depth = 307200,
		ram_block1a_173.port_a_logical_ram_width = 8,
		ram_block1a_173.port_b_address_clear = "none",
		ram_block1a_173.port_b_address_clock = "clock1",
		ram_block1a_173.port_b_address_width = 13,
		ram_block1a_173.port_b_data_out_clear = "none",
		ram_block1a_173.port_b_data_out_clock = "clock1",
		ram_block1a_173.port_b_data_width = 1,
		ram_block1a_173.port_b_first_address = 172032,
		ram_block1a_173.port_b_first_bit_number = 5,
		ram_block1a_173.port_b_last_address = 180223,
		ram_block1a_173.port_b_logical_ram_depth = 307200,
		ram_block1a_173.port_b_logical_ram_width = 8,
		ram_block1a_173.port_b_read_enable_clock = "clock1",
		ram_block1a_173.power_up_uninitialized = "false",
		ram_block1a_173.ram_block_type = "M10K",
		ram_block1a_173.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_174
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[21]),
	.ena1(wire_rden_decode_b_eq[21]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[21]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_174portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_174.clk0_core_clock_enable = "ena0",
		ram_block1a_174.clk0_input_clock_enable = "none",
		ram_block1a_174.clk1_core_clock_enable = "ena1",
		ram_block1a_174.clk1_input_clock_enable = "none",
		ram_block1a_174.clk1_output_clock_enable = "none",
		ram_block1a_174.connectivity_checking = "OFF",
		ram_block1a_174.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_174.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_174.operation_mode = "dual_port",
		ram_block1a_174.port_a_address_width = 13,
		ram_block1a_174.port_a_data_width = 1,
		ram_block1a_174.port_a_first_address = 172032,
		ram_block1a_174.port_a_first_bit_number = 6,
		ram_block1a_174.port_a_last_address = 180223,
		ram_block1a_174.port_a_logical_ram_depth = 307200,
		ram_block1a_174.port_a_logical_ram_width = 8,
		ram_block1a_174.port_b_address_clear = "none",
		ram_block1a_174.port_b_address_clock = "clock1",
		ram_block1a_174.port_b_address_width = 13,
		ram_block1a_174.port_b_data_out_clear = "none",
		ram_block1a_174.port_b_data_out_clock = "clock1",
		ram_block1a_174.port_b_data_width = 1,
		ram_block1a_174.port_b_first_address = 172032,
		ram_block1a_174.port_b_first_bit_number = 6,
		ram_block1a_174.port_b_last_address = 180223,
		ram_block1a_174.port_b_logical_ram_depth = 307200,
		ram_block1a_174.port_b_logical_ram_width = 8,
		ram_block1a_174.port_b_read_enable_clock = "clock1",
		ram_block1a_174.power_up_uninitialized = "false",
		ram_block1a_174.ram_block_type = "M10K",
		ram_block1a_174.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_175
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[21]),
	.ena1(wire_rden_decode_b_eq[21]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[21]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_175portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_175.clk0_core_clock_enable = "ena0",
		ram_block1a_175.clk0_input_clock_enable = "none",
		ram_block1a_175.clk1_core_clock_enable = "ena1",
		ram_block1a_175.clk1_input_clock_enable = "none",
		ram_block1a_175.clk1_output_clock_enable = "none",
		ram_block1a_175.connectivity_checking = "OFF",
		ram_block1a_175.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_175.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_175.operation_mode = "dual_port",
		ram_block1a_175.port_a_address_width = 13,
		ram_block1a_175.port_a_data_width = 1,
		ram_block1a_175.port_a_first_address = 172032,
		ram_block1a_175.port_a_first_bit_number = 7,
		ram_block1a_175.port_a_last_address = 180223,
		ram_block1a_175.port_a_logical_ram_depth = 307200,
		ram_block1a_175.port_a_logical_ram_width = 8,
		ram_block1a_175.port_b_address_clear = "none",
		ram_block1a_175.port_b_address_clock = "clock1",
		ram_block1a_175.port_b_address_width = 13,
		ram_block1a_175.port_b_data_out_clear = "none",
		ram_block1a_175.port_b_data_out_clock = "clock1",
		ram_block1a_175.port_b_data_width = 1,
		ram_block1a_175.port_b_first_address = 172032,
		ram_block1a_175.port_b_first_bit_number = 7,
		ram_block1a_175.port_b_last_address = 180223,
		ram_block1a_175.port_b_logical_ram_depth = 307200,
		ram_block1a_175.port_b_logical_ram_width = 8,
		ram_block1a_175.port_b_read_enable_clock = "clock1",
		ram_block1a_175.power_up_uninitialized = "false",
		ram_block1a_175.ram_block_type = "M10K",
		ram_block1a_175.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_176
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[22]),
	.ena1(wire_rden_decode_b_eq[22]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[22]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_176portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_176.clk0_core_clock_enable = "ena0",
		ram_block1a_176.clk0_input_clock_enable = "none",
		ram_block1a_176.clk1_core_clock_enable = "ena1",
		ram_block1a_176.clk1_input_clock_enable = "none",
		ram_block1a_176.clk1_output_clock_enable = "none",
		ram_block1a_176.connectivity_checking = "OFF",
		ram_block1a_176.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_176.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_176.operation_mode = "dual_port",
		ram_block1a_176.port_a_address_width = 13,
		ram_block1a_176.port_a_data_width = 1,
		ram_block1a_176.port_a_first_address = 180224,
		ram_block1a_176.port_a_first_bit_number = 0,
		ram_block1a_176.port_a_last_address = 188415,
		ram_block1a_176.port_a_logical_ram_depth = 307200,
		ram_block1a_176.port_a_logical_ram_width = 8,
		ram_block1a_176.port_b_address_clear = "none",
		ram_block1a_176.port_b_address_clock = "clock1",
		ram_block1a_176.port_b_address_width = 13,
		ram_block1a_176.port_b_data_out_clear = "none",
		ram_block1a_176.port_b_data_out_clock = "clock1",
		ram_block1a_176.port_b_data_width = 1,
		ram_block1a_176.port_b_first_address = 180224,
		ram_block1a_176.port_b_first_bit_number = 0,
		ram_block1a_176.port_b_last_address = 188415,
		ram_block1a_176.port_b_logical_ram_depth = 307200,
		ram_block1a_176.port_b_logical_ram_width = 8,
		ram_block1a_176.port_b_read_enable_clock = "clock1",
		ram_block1a_176.power_up_uninitialized = "false",
		ram_block1a_176.ram_block_type = "M10K",
		ram_block1a_176.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_177
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[22]),
	.ena1(wire_rden_decode_b_eq[22]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[22]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_177portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_177.clk0_core_clock_enable = "ena0",
		ram_block1a_177.clk0_input_clock_enable = "none",
		ram_block1a_177.clk1_core_clock_enable = "ena1",
		ram_block1a_177.clk1_input_clock_enable = "none",
		ram_block1a_177.clk1_output_clock_enable = "none",
		ram_block1a_177.connectivity_checking = "OFF",
		ram_block1a_177.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_177.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_177.operation_mode = "dual_port",
		ram_block1a_177.port_a_address_width = 13,
		ram_block1a_177.port_a_data_width = 1,
		ram_block1a_177.port_a_first_address = 180224,
		ram_block1a_177.port_a_first_bit_number = 1,
		ram_block1a_177.port_a_last_address = 188415,
		ram_block1a_177.port_a_logical_ram_depth = 307200,
		ram_block1a_177.port_a_logical_ram_width = 8,
		ram_block1a_177.port_b_address_clear = "none",
		ram_block1a_177.port_b_address_clock = "clock1",
		ram_block1a_177.port_b_address_width = 13,
		ram_block1a_177.port_b_data_out_clear = "none",
		ram_block1a_177.port_b_data_out_clock = "clock1",
		ram_block1a_177.port_b_data_width = 1,
		ram_block1a_177.port_b_first_address = 180224,
		ram_block1a_177.port_b_first_bit_number = 1,
		ram_block1a_177.port_b_last_address = 188415,
		ram_block1a_177.port_b_logical_ram_depth = 307200,
		ram_block1a_177.port_b_logical_ram_width = 8,
		ram_block1a_177.port_b_read_enable_clock = "clock1",
		ram_block1a_177.power_up_uninitialized = "false",
		ram_block1a_177.ram_block_type = "M10K",
		ram_block1a_177.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_178
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[22]),
	.ena1(wire_rden_decode_b_eq[22]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[22]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_178portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_178.clk0_core_clock_enable = "ena0",
		ram_block1a_178.clk0_input_clock_enable = "none",
		ram_block1a_178.clk1_core_clock_enable = "ena1",
		ram_block1a_178.clk1_input_clock_enable = "none",
		ram_block1a_178.clk1_output_clock_enable = "none",
		ram_block1a_178.connectivity_checking = "OFF",
		ram_block1a_178.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_178.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_178.operation_mode = "dual_port",
		ram_block1a_178.port_a_address_width = 13,
		ram_block1a_178.port_a_data_width = 1,
		ram_block1a_178.port_a_first_address = 180224,
		ram_block1a_178.port_a_first_bit_number = 2,
		ram_block1a_178.port_a_last_address = 188415,
		ram_block1a_178.port_a_logical_ram_depth = 307200,
		ram_block1a_178.port_a_logical_ram_width = 8,
		ram_block1a_178.port_b_address_clear = "none",
		ram_block1a_178.port_b_address_clock = "clock1",
		ram_block1a_178.port_b_address_width = 13,
		ram_block1a_178.port_b_data_out_clear = "none",
		ram_block1a_178.port_b_data_out_clock = "clock1",
		ram_block1a_178.port_b_data_width = 1,
		ram_block1a_178.port_b_first_address = 180224,
		ram_block1a_178.port_b_first_bit_number = 2,
		ram_block1a_178.port_b_last_address = 188415,
		ram_block1a_178.port_b_logical_ram_depth = 307200,
		ram_block1a_178.port_b_logical_ram_width = 8,
		ram_block1a_178.port_b_read_enable_clock = "clock1",
		ram_block1a_178.power_up_uninitialized = "false",
		ram_block1a_178.ram_block_type = "M10K",
		ram_block1a_178.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_179
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[22]),
	.ena1(wire_rden_decode_b_eq[22]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[22]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_179portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_179.clk0_core_clock_enable = "ena0",
		ram_block1a_179.clk0_input_clock_enable = "none",
		ram_block1a_179.clk1_core_clock_enable = "ena1",
		ram_block1a_179.clk1_input_clock_enable = "none",
		ram_block1a_179.clk1_output_clock_enable = "none",
		ram_block1a_179.connectivity_checking = "OFF",
		ram_block1a_179.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_179.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_179.operation_mode = "dual_port",
		ram_block1a_179.port_a_address_width = 13,
		ram_block1a_179.port_a_data_width = 1,
		ram_block1a_179.port_a_first_address = 180224,
		ram_block1a_179.port_a_first_bit_number = 3,
		ram_block1a_179.port_a_last_address = 188415,
		ram_block1a_179.port_a_logical_ram_depth = 307200,
		ram_block1a_179.port_a_logical_ram_width = 8,
		ram_block1a_179.port_b_address_clear = "none",
		ram_block1a_179.port_b_address_clock = "clock1",
		ram_block1a_179.port_b_address_width = 13,
		ram_block1a_179.port_b_data_out_clear = "none",
		ram_block1a_179.port_b_data_out_clock = "clock1",
		ram_block1a_179.port_b_data_width = 1,
		ram_block1a_179.port_b_first_address = 180224,
		ram_block1a_179.port_b_first_bit_number = 3,
		ram_block1a_179.port_b_last_address = 188415,
		ram_block1a_179.port_b_logical_ram_depth = 307200,
		ram_block1a_179.port_b_logical_ram_width = 8,
		ram_block1a_179.port_b_read_enable_clock = "clock1",
		ram_block1a_179.power_up_uninitialized = "false",
		ram_block1a_179.ram_block_type = "M10K",
		ram_block1a_179.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_180
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[22]),
	.ena1(wire_rden_decode_b_eq[22]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[22]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_180portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_180.clk0_core_clock_enable = "ena0",
		ram_block1a_180.clk0_input_clock_enable = "none",
		ram_block1a_180.clk1_core_clock_enable = "ena1",
		ram_block1a_180.clk1_input_clock_enable = "none",
		ram_block1a_180.clk1_output_clock_enable = "none",
		ram_block1a_180.connectivity_checking = "OFF",
		ram_block1a_180.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_180.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_180.operation_mode = "dual_port",
		ram_block1a_180.port_a_address_width = 13,
		ram_block1a_180.port_a_data_width = 1,
		ram_block1a_180.port_a_first_address = 180224,
		ram_block1a_180.port_a_first_bit_number = 4,
		ram_block1a_180.port_a_last_address = 188415,
		ram_block1a_180.port_a_logical_ram_depth = 307200,
		ram_block1a_180.port_a_logical_ram_width = 8,
		ram_block1a_180.port_b_address_clear = "none",
		ram_block1a_180.port_b_address_clock = "clock1",
		ram_block1a_180.port_b_address_width = 13,
		ram_block1a_180.port_b_data_out_clear = "none",
		ram_block1a_180.port_b_data_out_clock = "clock1",
		ram_block1a_180.port_b_data_width = 1,
		ram_block1a_180.port_b_first_address = 180224,
		ram_block1a_180.port_b_first_bit_number = 4,
		ram_block1a_180.port_b_last_address = 188415,
		ram_block1a_180.port_b_logical_ram_depth = 307200,
		ram_block1a_180.port_b_logical_ram_width = 8,
		ram_block1a_180.port_b_read_enable_clock = "clock1",
		ram_block1a_180.power_up_uninitialized = "false",
		ram_block1a_180.ram_block_type = "M10K",
		ram_block1a_180.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_181
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[22]),
	.ena1(wire_rden_decode_b_eq[22]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[22]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_181portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_181.clk0_core_clock_enable = "ena0",
		ram_block1a_181.clk0_input_clock_enable = "none",
		ram_block1a_181.clk1_core_clock_enable = "ena1",
		ram_block1a_181.clk1_input_clock_enable = "none",
		ram_block1a_181.clk1_output_clock_enable = "none",
		ram_block1a_181.connectivity_checking = "OFF",
		ram_block1a_181.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_181.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_181.operation_mode = "dual_port",
		ram_block1a_181.port_a_address_width = 13,
		ram_block1a_181.port_a_data_width = 1,
		ram_block1a_181.port_a_first_address = 180224,
		ram_block1a_181.port_a_first_bit_number = 5,
		ram_block1a_181.port_a_last_address = 188415,
		ram_block1a_181.port_a_logical_ram_depth = 307200,
		ram_block1a_181.port_a_logical_ram_width = 8,
		ram_block1a_181.port_b_address_clear = "none",
		ram_block1a_181.port_b_address_clock = "clock1",
		ram_block1a_181.port_b_address_width = 13,
		ram_block1a_181.port_b_data_out_clear = "none",
		ram_block1a_181.port_b_data_out_clock = "clock1",
		ram_block1a_181.port_b_data_width = 1,
		ram_block1a_181.port_b_first_address = 180224,
		ram_block1a_181.port_b_first_bit_number = 5,
		ram_block1a_181.port_b_last_address = 188415,
		ram_block1a_181.port_b_logical_ram_depth = 307200,
		ram_block1a_181.port_b_logical_ram_width = 8,
		ram_block1a_181.port_b_read_enable_clock = "clock1",
		ram_block1a_181.power_up_uninitialized = "false",
		ram_block1a_181.ram_block_type = "M10K",
		ram_block1a_181.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_182
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[22]),
	.ena1(wire_rden_decode_b_eq[22]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[22]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_182portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_182.clk0_core_clock_enable = "ena0",
		ram_block1a_182.clk0_input_clock_enable = "none",
		ram_block1a_182.clk1_core_clock_enable = "ena1",
		ram_block1a_182.clk1_input_clock_enable = "none",
		ram_block1a_182.clk1_output_clock_enable = "none",
		ram_block1a_182.connectivity_checking = "OFF",
		ram_block1a_182.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_182.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_182.operation_mode = "dual_port",
		ram_block1a_182.port_a_address_width = 13,
		ram_block1a_182.port_a_data_width = 1,
		ram_block1a_182.port_a_first_address = 180224,
		ram_block1a_182.port_a_first_bit_number = 6,
		ram_block1a_182.port_a_last_address = 188415,
		ram_block1a_182.port_a_logical_ram_depth = 307200,
		ram_block1a_182.port_a_logical_ram_width = 8,
		ram_block1a_182.port_b_address_clear = "none",
		ram_block1a_182.port_b_address_clock = "clock1",
		ram_block1a_182.port_b_address_width = 13,
		ram_block1a_182.port_b_data_out_clear = "none",
		ram_block1a_182.port_b_data_out_clock = "clock1",
		ram_block1a_182.port_b_data_width = 1,
		ram_block1a_182.port_b_first_address = 180224,
		ram_block1a_182.port_b_first_bit_number = 6,
		ram_block1a_182.port_b_last_address = 188415,
		ram_block1a_182.port_b_logical_ram_depth = 307200,
		ram_block1a_182.port_b_logical_ram_width = 8,
		ram_block1a_182.port_b_read_enable_clock = "clock1",
		ram_block1a_182.power_up_uninitialized = "false",
		ram_block1a_182.ram_block_type = "M10K",
		ram_block1a_182.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_183
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[22]),
	.ena1(wire_rden_decode_b_eq[22]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[22]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_183portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_183.clk0_core_clock_enable = "ena0",
		ram_block1a_183.clk0_input_clock_enable = "none",
		ram_block1a_183.clk1_core_clock_enable = "ena1",
		ram_block1a_183.clk1_input_clock_enable = "none",
		ram_block1a_183.clk1_output_clock_enable = "none",
		ram_block1a_183.connectivity_checking = "OFF",
		ram_block1a_183.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_183.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_183.operation_mode = "dual_port",
		ram_block1a_183.port_a_address_width = 13,
		ram_block1a_183.port_a_data_width = 1,
		ram_block1a_183.port_a_first_address = 180224,
		ram_block1a_183.port_a_first_bit_number = 7,
		ram_block1a_183.port_a_last_address = 188415,
		ram_block1a_183.port_a_logical_ram_depth = 307200,
		ram_block1a_183.port_a_logical_ram_width = 8,
		ram_block1a_183.port_b_address_clear = "none",
		ram_block1a_183.port_b_address_clock = "clock1",
		ram_block1a_183.port_b_address_width = 13,
		ram_block1a_183.port_b_data_out_clear = "none",
		ram_block1a_183.port_b_data_out_clock = "clock1",
		ram_block1a_183.port_b_data_width = 1,
		ram_block1a_183.port_b_first_address = 180224,
		ram_block1a_183.port_b_first_bit_number = 7,
		ram_block1a_183.port_b_last_address = 188415,
		ram_block1a_183.port_b_logical_ram_depth = 307200,
		ram_block1a_183.port_b_logical_ram_width = 8,
		ram_block1a_183.port_b_read_enable_clock = "clock1",
		ram_block1a_183.power_up_uninitialized = "false",
		ram_block1a_183.ram_block_type = "M10K",
		ram_block1a_183.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_184
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[23]),
	.ena1(wire_rden_decode_b_eq[23]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[23]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_184portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_184.clk0_core_clock_enable = "ena0",
		ram_block1a_184.clk0_input_clock_enable = "none",
		ram_block1a_184.clk1_core_clock_enable = "ena1",
		ram_block1a_184.clk1_input_clock_enable = "none",
		ram_block1a_184.clk1_output_clock_enable = "none",
		ram_block1a_184.connectivity_checking = "OFF",
		ram_block1a_184.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_184.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_184.operation_mode = "dual_port",
		ram_block1a_184.port_a_address_width = 13,
		ram_block1a_184.port_a_data_width = 1,
		ram_block1a_184.port_a_first_address = 188416,
		ram_block1a_184.port_a_first_bit_number = 0,
		ram_block1a_184.port_a_last_address = 196607,
		ram_block1a_184.port_a_logical_ram_depth = 307200,
		ram_block1a_184.port_a_logical_ram_width = 8,
		ram_block1a_184.port_b_address_clear = "none",
		ram_block1a_184.port_b_address_clock = "clock1",
		ram_block1a_184.port_b_address_width = 13,
		ram_block1a_184.port_b_data_out_clear = "none",
		ram_block1a_184.port_b_data_out_clock = "clock1",
		ram_block1a_184.port_b_data_width = 1,
		ram_block1a_184.port_b_first_address = 188416,
		ram_block1a_184.port_b_first_bit_number = 0,
		ram_block1a_184.port_b_last_address = 196607,
		ram_block1a_184.port_b_logical_ram_depth = 307200,
		ram_block1a_184.port_b_logical_ram_width = 8,
		ram_block1a_184.port_b_read_enable_clock = "clock1",
		ram_block1a_184.power_up_uninitialized = "false",
		ram_block1a_184.ram_block_type = "M10K",
		ram_block1a_184.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_185
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[23]),
	.ena1(wire_rden_decode_b_eq[23]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[23]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_185portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_185.clk0_core_clock_enable = "ena0",
		ram_block1a_185.clk0_input_clock_enable = "none",
		ram_block1a_185.clk1_core_clock_enable = "ena1",
		ram_block1a_185.clk1_input_clock_enable = "none",
		ram_block1a_185.clk1_output_clock_enable = "none",
		ram_block1a_185.connectivity_checking = "OFF",
		ram_block1a_185.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_185.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_185.operation_mode = "dual_port",
		ram_block1a_185.port_a_address_width = 13,
		ram_block1a_185.port_a_data_width = 1,
		ram_block1a_185.port_a_first_address = 188416,
		ram_block1a_185.port_a_first_bit_number = 1,
		ram_block1a_185.port_a_last_address = 196607,
		ram_block1a_185.port_a_logical_ram_depth = 307200,
		ram_block1a_185.port_a_logical_ram_width = 8,
		ram_block1a_185.port_b_address_clear = "none",
		ram_block1a_185.port_b_address_clock = "clock1",
		ram_block1a_185.port_b_address_width = 13,
		ram_block1a_185.port_b_data_out_clear = "none",
		ram_block1a_185.port_b_data_out_clock = "clock1",
		ram_block1a_185.port_b_data_width = 1,
		ram_block1a_185.port_b_first_address = 188416,
		ram_block1a_185.port_b_first_bit_number = 1,
		ram_block1a_185.port_b_last_address = 196607,
		ram_block1a_185.port_b_logical_ram_depth = 307200,
		ram_block1a_185.port_b_logical_ram_width = 8,
		ram_block1a_185.port_b_read_enable_clock = "clock1",
		ram_block1a_185.power_up_uninitialized = "false",
		ram_block1a_185.ram_block_type = "M10K",
		ram_block1a_185.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_186
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[23]),
	.ena1(wire_rden_decode_b_eq[23]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[23]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_186portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_186.clk0_core_clock_enable = "ena0",
		ram_block1a_186.clk0_input_clock_enable = "none",
		ram_block1a_186.clk1_core_clock_enable = "ena1",
		ram_block1a_186.clk1_input_clock_enable = "none",
		ram_block1a_186.clk1_output_clock_enable = "none",
		ram_block1a_186.connectivity_checking = "OFF",
		ram_block1a_186.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_186.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_186.operation_mode = "dual_port",
		ram_block1a_186.port_a_address_width = 13,
		ram_block1a_186.port_a_data_width = 1,
		ram_block1a_186.port_a_first_address = 188416,
		ram_block1a_186.port_a_first_bit_number = 2,
		ram_block1a_186.port_a_last_address = 196607,
		ram_block1a_186.port_a_logical_ram_depth = 307200,
		ram_block1a_186.port_a_logical_ram_width = 8,
		ram_block1a_186.port_b_address_clear = "none",
		ram_block1a_186.port_b_address_clock = "clock1",
		ram_block1a_186.port_b_address_width = 13,
		ram_block1a_186.port_b_data_out_clear = "none",
		ram_block1a_186.port_b_data_out_clock = "clock1",
		ram_block1a_186.port_b_data_width = 1,
		ram_block1a_186.port_b_first_address = 188416,
		ram_block1a_186.port_b_first_bit_number = 2,
		ram_block1a_186.port_b_last_address = 196607,
		ram_block1a_186.port_b_logical_ram_depth = 307200,
		ram_block1a_186.port_b_logical_ram_width = 8,
		ram_block1a_186.port_b_read_enable_clock = "clock1",
		ram_block1a_186.power_up_uninitialized = "false",
		ram_block1a_186.ram_block_type = "M10K",
		ram_block1a_186.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_187
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[23]),
	.ena1(wire_rden_decode_b_eq[23]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[23]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_187portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_187.clk0_core_clock_enable = "ena0",
		ram_block1a_187.clk0_input_clock_enable = "none",
		ram_block1a_187.clk1_core_clock_enable = "ena1",
		ram_block1a_187.clk1_input_clock_enable = "none",
		ram_block1a_187.clk1_output_clock_enable = "none",
		ram_block1a_187.connectivity_checking = "OFF",
		ram_block1a_187.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_187.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_187.operation_mode = "dual_port",
		ram_block1a_187.port_a_address_width = 13,
		ram_block1a_187.port_a_data_width = 1,
		ram_block1a_187.port_a_first_address = 188416,
		ram_block1a_187.port_a_first_bit_number = 3,
		ram_block1a_187.port_a_last_address = 196607,
		ram_block1a_187.port_a_logical_ram_depth = 307200,
		ram_block1a_187.port_a_logical_ram_width = 8,
		ram_block1a_187.port_b_address_clear = "none",
		ram_block1a_187.port_b_address_clock = "clock1",
		ram_block1a_187.port_b_address_width = 13,
		ram_block1a_187.port_b_data_out_clear = "none",
		ram_block1a_187.port_b_data_out_clock = "clock1",
		ram_block1a_187.port_b_data_width = 1,
		ram_block1a_187.port_b_first_address = 188416,
		ram_block1a_187.port_b_first_bit_number = 3,
		ram_block1a_187.port_b_last_address = 196607,
		ram_block1a_187.port_b_logical_ram_depth = 307200,
		ram_block1a_187.port_b_logical_ram_width = 8,
		ram_block1a_187.port_b_read_enable_clock = "clock1",
		ram_block1a_187.power_up_uninitialized = "false",
		ram_block1a_187.ram_block_type = "M10K",
		ram_block1a_187.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_188
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[23]),
	.ena1(wire_rden_decode_b_eq[23]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[23]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_188portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_188.clk0_core_clock_enable = "ena0",
		ram_block1a_188.clk0_input_clock_enable = "none",
		ram_block1a_188.clk1_core_clock_enable = "ena1",
		ram_block1a_188.clk1_input_clock_enable = "none",
		ram_block1a_188.clk1_output_clock_enable = "none",
		ram_block1a_188.connectivity_checking = "OFF",
		ram_block1a_188.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_188.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_188.operation_mode = "dual_port",
		ram_block1a_188.port_a_address_width = 13,
		ram_block1a_188.port_a_data_width = 1,
		ram_block1a_188.port_a_first_address = 188416,
		ram_block1a_188.port_a_first_bit_number = 4,
		ram_block1a_188.port_a_last_address = 196607,
		ram_block1a_188.port_a_logical_ram_depth = 307200,
		ram_block1a_188.port_a_logical_ram_width = 8,
		ram_block1a_188.port_b_address_clear = "none",
		ram_block1a_188.port_b_address_clock = "clock1",
		ram_block1a_188.port_b_address_width = 13,
		ram_block1a_188.port_b_data_out_clear = "none",
		ram_block1a_188.port_b_data_out_clock = "clock1",
		ram_block1a_188.port_b_data_width = 1,
		ram_block1a_188.port_b_first_address = 188416,
		ram_block1a_188.port_b_first_bit_number = 4,
		ram_block1a_188.port_b_last_address = 196607,
		ram_block1a_188.port_b_logical_ram_depth = 307200,
		ram_block1a_188.port_b_logical_ram_width = 8,
		ram_block1a_188.port_b_read_enable_clock = "clock1",
		ram_block1a_188.power_up_uninitialized = "false",
		ram_block1a_188.ram_block_type = "M10K",
		ram_block1a_188.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_189
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[23]),
	.ena1(wire_rden_decode_b_eq[23]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[23]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_189portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_189.clk0_core_clock_enable = "ena0",
		ram_block1a_189.clk0_input_clock_enable = "none",
		ram_block1a_189.clk1_core_clock_enable = "ena1",
		ram_block1a_189.clk1_input_clock_enable = "none",
		ram_block1a_189.clk1_output_clock_enable = "none",
		ram_block1a_189.connectivity_checking = "OFF",
		ram_block1a_189.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_189.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_189.operation_mode = "dual_port",
		ram_block1a_189.port_a_address_width = 13,
		ram_block1a_189.port_a_data_width = 1,
		ram_block1a_189.port_a_first_address = 188416,
		ram_block1a_189.port_a_first_bit_number = 5,
		ram_block1a_189.port_a_last_address = 196607,
		ram_block1a_189.port_a_logical_ram_depth = 307200,
		ram_block1a_189.port_a_logical_ram_width = 8,
		ram_block1a_189.port_b_address_clear = "none",
		ram_block1a_189.port_b_address_clock = "clock1",
		ram_block1a_189.port_b_address_width = 13,
		ram_block1a_189.port_b_data_out_clear = "none",
		ram_block1a_189.port_b_data_out_clock = "clock1",
		ram_block1a_189.port_b_data_width = 1,
		ram_block1a_189.port_b_first_address = 188416,
		ram_block1a_189.port_b_first_bit_number = 5,
		ram_block1a_189.port_b_last_address = 196607,
		ram_block1a_189.port_b_logical_ram_depth = 307200,
		ram_block1a_189.port_b_logical_ram_width = 8,
		ram_block1a_189.port_b_read_enable_clock = "clock1",
		ram_block1a_189.power_up_uninitialized = "false",
		ram_block1a_189.ram_block_type = "M10K",
		ram_block1a_189.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_190
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[23]),
	.ena1(wire_rden_decode_b_eq[23]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[23]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_190portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_190.clk0_core_clock_enable = "ena0",
		ram_block1a_190.clk0_input_clock_enable = "none",
		ram_block1a_190.clk1_core_clock_enable = "ena1",
		ram_block1a_190.clk1_input_clock_enable = "none",
		ram_block1a_190.clk1_output_clock_enable = "none",
		ram_block1a_190.connectivity_checking = "OFF",
		ram_block1a_190.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_190.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_190.operation_mode = "dual_port",
		ram_block1a_190.port_a_address_width = 13,
		ram_block1a_190.port_a_data_width = 1,
		ram_block1a_190.port_a_first_address = 188416,
		ram_block1a_190.port_a_first_bit_number = 6,
		ram_block1a_190.port_a_last_address = 196607,
		ram_block1a_190.port_a_logical_ram_depth = 307200,
		ram_block1a_190.port_a_logical_ram_width = 8,
		ram_block1a_190.port_b_address_clear = "none",
		ram_block1a_190.port_b_address_clock = "clock1",
		ram_block1a_190.port_b_address_width = 13,
		ram_block1a_190.port_b_data_out_clear = "none",
		ram_block1a_190.port_b_data_out_clock = "clock1",
		ram_block1a_190.port_b_data_width = 1,
		ram_block1a_190.port_b_first_address = 188416,
		ram_block1a_190.port_b_first_bit_number = 6,
		ram_block1a_190.port_b_last_address = 196607,
		ram_block1a_190.port_b_logical_ram_depth = 307200,
		ram_block1a_190.port_b_logical_ram_width = 8,
		ram_block1a_190.port_b_read_enable_clock = "clock1",
		ram_block1a_190.power_up_uninitialized = "false",
		ram_block1a_190.ram_block_type = "M10K",
		ram_block1a_190.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_191
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[23]),
	.ena1(wire_rden_decode_b_eq[23]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[23]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_191portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_191.clk0_core_clock_enable = "ena0",
		ram_block1a_191.clk0_input_clock_enable = "none",
		ram_block1a_191.clk1_core_clock_enable = "ena1",
		ram_block1a_191.clk1_input_clock_enable = "none",
		ram_block1a_191.clk1_output_clock_enable = "none",
		ram_block1a_191.connectivity_checking = "OFF",
		ram_block1a_191.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_191.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_191.operation_mode = "dual_port",
		ram_block1a_191.port_a_address_width = 13,
		ram_block1a_191.port_a_data_width = 1,
		ram_block1a_191.port_a_first_address = 188416,
		ram_block1a_191.port_a_first_bit_number = 7,
		ram_block1a_191.port_a_last_address = 196607,
		ram_block1a_191.port_a_logical_ram_depth = 307200,
		ram_block1a_191.port_a_logical_ram_width = 8,
		ram_block1a_191.port_b_address_clear = "none",
		ram_block1a_191.port_b_address_clock = "clock1",
		ram_block1a_191.port_b_address_width = 13,
		ram_block1a_191.port_b_data_out_clear = "none",
		ram_block1a_191.port_b_data_out_clock = "clock1",
		ram_block1a_191.port_b_data_width = 1,
		ram_block1a_191.port_b_first_address = 188416,
		ram_block1a_191.port_b_first_bit_number = 7,
		ram_block1a_191.port_b_last_address = 196607,
		ram_block1a_191.port_b_logical_ram_depth = 307200,
		ram_block1a_191.port_b_logical_ram_width = 8,
		ram_block1a_191.port_b_read_enable_clock = "clock1",
		ram_block1a_191.power_up_uninitialized = "false",
		ram_block1a_191.ram_block_type = "M10K",
		ram_block1a_191.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_192
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[24]),
	.ena1(wire_rden_decode_b_eq[24]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[24]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_192portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_192.clk0_core_clock_enable = "ena0",
		ram_block1a_192.clk0_input_clock_enable = "none",
		ram_block1a_192.clk1_core_clock_enable = "ena1",
		ram_block1a_192.clk1_input_clock_enable = "none",
		ram_block1a_192.clk1_output_clock_enable = "none",
		ram_block1a_192.connectivity_checking = "OFF",
		ram_block1a_192.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_192.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_192.operation_mode = "dual_port",
		ram_block1a_192.port_a_address_width = 13,
		ram_block1a_192.port_a_data_width = 1,
		ram_block1a_192.port_a_first_address = 196608,
		ram_block1a_192.port_a_first_bit_number = 0,
		ram_block1a_192.port_a_last_address = 204799,
		ram_block1a_192.port_a_logical_ram_depth = 307200,
		ram_block1a_192.port_a_logical_ram_width = 8,
		ram_block1a_192.port_b_address_clear = "none",
		ram_block1a_192.port_b_address_clock = "clock1",
		ram_block1a_192.port_b_address_width = 13,
		ram_block1a_192.port_b_data_out_clear = "none",
		ram_block1a_192.port_b_data_out_clock = "clock1",
		ram_block1a_192.port_b_data_width = 1,
		ram_block1a_192.port_b_first_address = 196608,
		ram_block1a_192.port_b_first_bit_number = 0,
		ram_block1a_192.port_b_last_address = 204799,
		ram_block1a_192.port_b_logical_ram_depth = 307200,
		ram_block1a_192.port_b_logical_ram_width = 8,
		ram_block1a_192.port_b_read_enable_clock = "clock1",
		ram_block1a_192.power_up_uninitialized = "false",
		ram_block1a_192.ram_block_type = "M10K",
		ram_block1a_192.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_193
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[24]),
	.ena1(wire_rden_decode_b_eq[24]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[24]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_193portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_193.clk0_core_clock_enable = "ena0",
		ram_block1a_193.clk0_input_clock_enable = "none",
		ram_block1a_193.clk1_core_clock_enable = "ena1",
		ram_block1a_193.clk1_input_clock_enable = "none",
		ram_block1a_193.clk1_output_clock_enable = "none",
		ram_block1a_193.connectivity_checking = "OFF",
		ram_block1a_193.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_193.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_193.operation_mode = "dual_port",
		ram_block1a_193.port_a_address_width = 13,
		ram_block1a_193.port_a_data_width = 1,
		ram_block1a_193.port_a_first_address = 196608,
		ram_block1a_193.port_a_first_bit_number = 1,
		ram_block1a_193.port_a_last_address = 204799,
		ram_block1a_193.port_a_logical_ram_depth = 307200,
		ram_block1a_193.port_a_logical_ram_width = 8,
		ram_block1a_193.port_b_address_clear = "none",
		ram_block1a_193.port_b_address_clock = "clock1",
		ram_block1a_193.port_b_address_width = 13,
		ram_block1a_193.port_b_data_out_clear = "none",
		ram_block1a_193.port_b_data_out_clock = "clock1",
		ram_block1a_193.port_b_data_width = 1,
		ram_block1a_193.port_b_first_address = 196608,
		ram_block1a_193.port_b_first_bit_number = 1,
		ram_block1a_193.port_b_last_address = 204799,
		ram_block1a_193.port_b_logical_ram_depth = 307200,
		ram_block1a_193.port_b_logical_ram_width = 8,
		ram_block1a_193.port_b_read_enable_clock = "clock1",
		ram_block1a_193.power_up_uninitialized = "false",
		ram_block1a_193.ram_block_type = "M10K",
		ram_block1a_193.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_194
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[24]),
	.ena1(wire_rden_decode_b_eq[24]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[24]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_194portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_194.clk0_core_clock_enable = "ena0",
		ram_block1a_194.clk0_input_clock_enable = "none",
		ram_block1a_194.clk1_core_clock_enable = "ena1",
		ram_block1a_194.clk1_input_clock_enable = "none",
		ram_block1a_194.clk1_output_clock_enable = "none",
		ram_block1a_194.connectivity_checking = "OFF",
		ram_block1a_194.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_194.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_194.operation_mode = "dual_port",
		ram_block1a_194.port_a_address_width = 13,
		ram_block1a_194.port_a_data_width = 1,
		ram_block1a_194.port_a_first_address = 196608,
		ram_block1a_194.port_a_first_bit_number = 2,
		ram_block1a_194.port_a_last_address = 204799,
		ram_block1a_194.port_a_logical_ram_depth = 307200,
		ram_block1a_194.port_a_logical_ram_width = 8,
		ram_block1a_194.port_b_address_clear = "none",
		ram_block1a_194.port_b_address_clock = "clock1",
		ram_block1a_194.port_b_address_width = 13,
		ram_block1a_194.port_b_data_out_clear = "none",
		ram_block1a_194.port_b_data_out_clock = "clock1",
		ram_block1a_194.port_b_data_width = 1,
		ram_block1a_194.port_b_first_address = 196608,
		ram_block1a_194.port_b_first_bit_number = 2,
		ram_block1a_194.port_b_last_address = 204799,
		ram_block1a_194.port_b_logical_ram_depth = 307200,
		ram_block1a_194.port_b_logical_ram_width = 8,
		ram_block1a_194.port_b_read_enable_clock = "clock1",
		ram_block1a_194.power_up_uninitialized = "false",
		ram_block1a_194.ram_block_type = "M10K",
		ram_block1a_194.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_195
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[24]),
	.ena1(wire_rden_decode_b_eq[24]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[24]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_195portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_195.clk0_core_clock_enable = "ena0",
		ram_block1a_195.clk0_input_clock_enable = "none",
		ram_block1a_195.clk1_core_clock_enable = "ena1",
		ram_block1a_195.clk1_input_clock_enable = "none",
		ram_block1a_195.clk1_output_clock_enable = "none",
		ram_block1a_195.connectivity_checking = "OFF",
		ram_block1a_195.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_195.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_195.operation_mode = "dual_port",
		ram_block1a_195.port_a_address_width = 13,
		ram_block1a_195.port_a_data_width = 1,
		ram_block1a_195.port_a_first_address = 196608,
		ram_block1a_195.port_a_first_bit_number = 3,
		ram_block1a_195.port_a_last_address = 204799,
		ram_block1a_195.port_a_logical_ram_depth = 307200,
		ram_block1a_195.port_a_logical_ram_width = 8,
		ram_block1a_195.port_b_address_clear = "none",
		ram_block1a_195.port_b_address_clock = "clock1",
		ram_block1a_195.port_b_address_width = 13,
		ram_block1a_195.port_b_data_out_clear = "none",
		ram_block1a_195.port_b_data_out_clock = "clock1",
		ram_block1a_195.port_b_data_width = 1,
		ram_block1a_195.port_b_first_address = 196608,
		ram_block1a_195.port_b_first_bit_number = 3,
		ram_block1a_195.port_b_last_address = 204799,
		ram_block1a_195.port_b_logical_ram_depth = 307200,
		ram_block1a_195.port_b_logical_ram_width = 8,
		ram_block1a_195.port_b_read_enable_clock = "clock1",
		ram_block1a_195.power_up_uninitialized = "false",
		ram_block1a_195.ram_block_type = "M10K",
		ram_block1a_195.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_196
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[24]),
	.ena1(wire_rden_decode_b_eq[24]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[24]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_196portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_196.clk0_core_clock_enable = "ena0",
		ram_block1a_196.clk0_input_clock_enable = "none",
		ram_block1a_196.clk1_core_clock_enable = "ena1",
		ram_block1a_196.clk1_input_clock_enable = "none",
		ram_block1a_196.clk1_output_clock_enable = "none",
		ram_block1a_196.connectivity_checking = "OFF",
		ram_block1a_196.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_196.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_196.operation_mode = "dual_port",
		ram_block1a_196.port_a_address_width = 13,
		ram_block1a_196.port_a_data_width = 1,
		ram_block1a_196.port_a_first_address = 196608,
		ram_block1a_196.port_a_first_bit_number = 4,
		ram_block1a_196.port_a_last_address = 204799,
		ram_block1a_196.port_a_logical_ram_depth = 307200,
		ram_block1a_196.port_a_logical_ram_width = 8,
		ram_block1a_196.port_b_address_clear = "none",
		ram_block1a_196.port_b_address_clock = "clock1",
		ram_block1a_196.port_b_address_width = 13,
		ram_block1a_196.port_b_data_out_clear = "none",
		ram_block1a_196.port_b_data_out_clock = "clock1",
		ram_block1a_196.port_b_data_width = 1,
		ram_block1a_196.port_b_first_address = 196608,
		ram_block1a_196.port_b_first_bit_number = 4,
		ram_block1a_196.port_b_last_address = 204799,
		ram_block1a_196.port_b_logical_ram_depth = 307200,
		ram_block1a_196.port_b_logical_ram_width = 8,
		ram_block1a_196.port_b_read_enable_clock = "clock1",
		ram_block1a_196.power_up_uninitialized = "false",
		ram_block1a_196.ram_block_type = "M10K",
		ram_block1a_196.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_197
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[24]),
	.ena1(wire_rden_decode_b_eq[24]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[24]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_197portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_197.clk0_core_clock_enable = "ena0",
		ram_block1a_197.clk0_input_clock_enable = "none",
		ram_block1a_197.clk1_core_clock_enable = "ena1",
		ram_block1a_197.clk1_input_clock_enable = "none",
		ram_block1a_197.clk1_output_clock_enable = "none",
		ram_block1a_197.connectivity_checking = "OFF",
		ram_block1a_197.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_197.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_197.operation_mode = "dual_port",
		ram_block1a_197.port_a_address_width = 13,
		ram_block1a_197.port_a_data_width = 1,
		ram_block1a_197.port_a_first_address = 196608,
		ram_block1a_197.port_a_first_bit_number = 5,
		ram_block1a_197.port_a_last_address = 204799,
		ram_block1a_197.port_a_logical_ram_depth = 307200,
		ram_block1a_197.port_a_logical_ram_width = 8,
		ram_block1a_197.port_b_address_clear = "none",
		ram_block1a_197.port_b_address_clock = "clock1",
		ram_block1a_197.port_b_address_width = 13,
		ram_block1a_197.port_b_data_out_clear = "none",
		ram_block1a_197.port_b_data_out_clock = "clock1",
		ram_block1a_197.port_b_data_width = 1,
		ram_block1a_197.port_b_first_address = 196608,
		ram_block1a_197.port_b_first_bit_number = 5,
		ram_block1a_197.port_b_last_address = 204799,
		ram_block1a_197.port_b_logical_ram_depth = 307200,
		ram_block1a_197.port_b_logical_ram_width = 8,
		ram_block1a_197.port_b_read_enable_clock = "clock1",
		ram_block1a_197.power_up_uninitialized = "false",
		ram_block1a_197.ram_block_type = "M10K",
		ram_block1a_197.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_198
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[24]),
	.ena1(wire_rden_decode_b_eq[24]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[24]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_198portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_198.clk0_core_clock_enable = "ena0",
		ram_block1a_198.clk0_input_clock_enable = "none",
		ram_block1a_198.clk1_core_clock_enable = "ena1",
		ram_block1a_198.clk1_input_clock_enable = "none",
		ram_block1a_198.clk1_output_clock_enable = "none",
		ram_block1a_198.connectivity_checking = "OFF",
		ram_block1a_198.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_198.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_198.operation_mode = "dual_port",
		ram_block1a_198.port_a_address_width = 13,
		ram_block1a_198.port_a_data_width = 1,
		ram_block1a_198.port_a_first_address = 196608,
		ram_block1a_198.port_a_first_bit_number = 6,
		ram_block1a_198.port_a_last_address = 204799,
		ram_block1a_198.port_a_logical_ram_depth = 307200,
		ram_block1a_198.port_a_logical_ram_width = 8,
		ram_block1a_198.port_b_address_clear = "none",
		ram_block1a_198.port_b_address_clock = "clock1",
		ram_block1a_198.port_b_address_width = 13,
		ram_block1a_198.port_b_data_out_clear = "none",
		ram_block1a_198.port_b_data_out_clock = "clock1",
		ram_block1a_198.port_b_data_width = 1,
		ram_block1a_198.port_b_first_address = 196608,
		ram_block1a_198.port_b_first_bit_number = 6,
		ram_block1a_198.port_b_last_address = 204799,
		ram_block1a_198.port_b_logical_ram_depth = 307200,
		ram_block1a_198.port_b_logical_ram_width = 8,
		ram_block1a_198.port_b_read_enable_clock = "clock1",
		ram_block1a_198.power_up_uninitialized = "false",
		ram_block1a_198.ram_block_type = "M10K",
		ram_block1a_198.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_199
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[24]),
	.ena1(wire_rden_decode_b_eq[24]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[24]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_199portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_199.clk0_core_clock_enable = "ena0",
		ram_block1a_199.clk0_input_clock_enable = "none",
		ram_block1a_199.clk1_core_clock_enable = "ena1",
		ram_block1a_199.clk1_input_clock_enable = "none",
		ram_block1a_199.clk1_output_clock_enable = "none",
		ram_block1a_199.connectivity_checking = "OFF",
		ram_block1a_199.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_199.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_199.operation_mode = "dual_port",
		ram_block1a_199.port_a_address_width = 13,
		ram_block1a_199.port_a_data_width = 1,
		ram_block1a_199.port_a_first_address = 196608,
		ram_block1a_199.port_a_first_bit_number = 7,
		ram_block1a_199.port_a_last_address = 204799,
		ram_block1a_199.port_a_logical_ram_depth = 307200,
		ram_block1a_199.port_a_logical_ram_width = 8,
		ram_block1a_199.port_b_address_clear = "none",
		ram_block1a_199.port_b_address_clock = "clock1",
		ram_block1a_199.port_b_address_width = 13,
		ram_block1a_199.port_b_data_out_clear = "none",
		ram_block1a_199.port_b_data_out_clock = "clock1",
		ram_block1a_199.port_b_data_width = 1,
		ram_block1a_199.port_b_first_address = 196608,
		ram_block1a_199.port_b_first_bit_number = 7,
		ram_block1a_199.port_b_last_address = 204799,
		ram_block1a_199.port_b_logical_ram_depth = 307200,
		ram_block1a_199.port_b_logical_ram_width = 8,
		ram_block1a_199.port_b_read_enable_clock = "clock1",
		ram_block1a_199.power_up_uninitialized = "false",
		ram_block1a_199.ram_block_type = "M10K",
		ram_block1a_199.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_200
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[25]),
	.ena1(wire_rden_decode_b_eq[25]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[25]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_200portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_200.clk0_core_clock_enable = "ena0",
		ram_block1a_200.clk0_input_clock_enable = "none",
		ram_block1a_200.clk1_core_clock_enable = "ena1",
		ram_block1a_200.clk1_input_clock_enable = "none",
		ram_block1a_200.clk1_output_clock_enable = "none",
		ram_block1a_200.connectivity_checking = "OFF",
		ram_block1a_200.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_200.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_200.operation_mode = "dual_port",
		ram_block1a_200.port_a_address_width = 13,
		ram_block1a_200.port_a_data_width = 1,
		ram_block1a_200.port_a_first_address = 204800,
		ram_block1a_200.port_a_first_bit_number = 0,
		ram_block1a_200.port_a_last_address = 212991,
		ram_block1a_200.port_a_logical_ram_depth = 307200,
		ram_block1a_200.port_a_logical_ram_width = 8,
		ram_block1a_200.port_b_address_clear = "none",
		ram_block1a_200.port_b_address_clock = "clock1",
		ram_block1a_200.port_b_address_width = 13,
		ram_block1a_200.port_b_data_out_clear = "none",
		ram_block1a_200.port_b_data_out_clock = "clock1",
		ram_block1a_200.port_b_data_width = 1,
		ram_block1a_200.port_b_first_address = 204800,
		ram_block1a_200.port_b_first_bit_number = 0,
		ram_block1a_200.port_b_last_address = 212991,
		ram_block1a_200.port_b_logical_ram_depth = 307200,
		ram_block1a_200.port_b_logical_ram_width = 8,
		ram_block1a_200.port_b_read_enable_clock = "clock1",
		ram_block1a_200.power_up_uninitialized = "false",
		ram_block1a_200.ram_block_type = "M10K",
		ram_block1a_200.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_201
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[25]),
	.ena1(wire_rden_decode_b_eq[25]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[25]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_201portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_201.clk0_core_clock_enable = "ena0",
		ram_block1a_201.clk0_input_clock_enable = "none",
		ram_block1a_201.clk1_core_clock_enable = "ena1",
		ram_block1a_201.clk1_input_clock_enable = "none",
		ram_block1a_201.clk1_output_clock_enable = "none",
		ram_block1a_201.connectivity_checking = "OFF",
		ram_block1a_201.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_201.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_201.operation_mode = "dual_port",
		ram_block1a_201.port_a_address_width = 13,
		ram_block1a_201.port_a_data_width = 1,
		ram_block1a_201.port_a_first_address = 204800,
		ram_block1a_201.port_a_first_bit_number = 1,
		ram_block1a_201.port_a_last_address = 212991,
		ram_block1a_201.port_a_logical_ram_depth = 307200,
		ram_block1a_201.port_a_logical_ram_width = 8,
		ram_block1a_201.port_b_address_clear = "none",
		ram_block1a_201.port_b_address_clock = "clock1",
		ram_block1a_201.port_b_address_width = 13,
		ram_block1a_201.port_b_data_out_clear = "none",
		ram_block1a_201.port_b_data_out_clock = "clock1",
		ram_block1a_201.port_b_data_width = 1,
		ram_block1a_201.port_b_first_address = 204800,
		ram_block1a_201.port_b_first_bit_number = 1,
		ram_block1a_201.port_b_last_address = 212991,
		ram_block1a_201.port_b_logical_ram_depth = 307200,
		ram_block1a_201.port_b_logical_ram_width = 8,
		ram_block1a_201.port_b_read_enable_clock = "clock1",
		ram_block1a_201.power_up_uninitialized = "false",
		ram_block1a_201.ram_block_type = "M10K",
		ram_block1a_201.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_202
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[25]),
	.ena1(wire_rden_decode_b_eq[25]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[25]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_202portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_202.clk0_core_clock_enable = "ena0",
		ram_block1a_202.clk0_input_clock_enable = "none",
		ram_block1a_202.clk1_core_clock_enable = "ena1",
		ram_block1a_202.clk1_input_clock_enable = "none",
		ram_block1a_202.clk1_output_clock_enable = "none",
		ram_block1a_202.connectivity_checking = "OFF",
		ram_block1a_202.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_202.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_202.operation_mode = "dual_port",
		ram_block1a_202.port_a_address_width = 13,
		ram_block1a_202.port_a_data_width = 1,
		ram_block1a_202.port_a_first_address = 204800,
		ram_block1a_202.port_a_first_bit_number = 2,
		ram_block1a_202.port_a_last_address = 212991,
		ram_block1a_202.port_a_logical_ram_depth = 307200,
		ram_block1a_202.port_a_logical_ram_width = 8,
		ram_block1a_202.port_b_address_clear = "none",
		ram_block1a_202.port_b_address_clock = "clock1",
		ram_block1a_202.port_b_address_width = 13,
		ram_block1a_202.port_b_data_out_clear = "none",
		ram_block1a_202.port_b_data_out_clock = "clock1",
		ram_block1a_202.port_b_data_width = 1,
		ram_block1a_202.port_b_first_address = 204800,
		ram_block1a_202.port_b_first_bit_number = 2,
		ram_block1a_202.port_b_last_address = 212991,
		ram_block1a_202.port_b_logical_ram_depth = 307200,
		ram_block1a_202.port_b_logical_ram_width = 8,
		ram_block1a_202.port_b_read_enable_clock = "clock1",
		ram_block1a_202.power_up_uninitialized = "false",
		ram_block1a_202.ram_block_type = "M10K",
		ram_block1a_202.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_203
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[25]),
	.ena1(wire_rden_decode_b_eq[25]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[25]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_203portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_203.clk0_core_clock_enable = "ena0",
		ram_block1a_203.clk0_input_clock_enable = "none",
		ram_block1a_203.clk1_core_clock_enable = "ena1",
		ram_block1a_203.clk1_input_clock_enable = "none",
		ram_block1a_203.clk1_output_clock_enable = "none",
		ram_block1a_203.connectivity_checking = "OFF",
		ram_block1a_203.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_203.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_203.operation_mode = "dual_port",
		ram_block1a_203.port_a_address_width = 13,
		ram_block1a_203.port_a_data_width = 1,
		ram_block1a_203.port_a_first_address = 204800,
		ram_block1a_203.port_a_first_bit_number = 3,
		ram_block1a_203.port_a_last_address = 212991,
		ram_block1a_203.port_a_logical_ram_depth = 307200,
		ram_block1a_203.port_a_logical_ram_width = 8,
		ram_block1a_203.port_b_address_clear = "none",
		ram_block1a_203.port_b_address_clock = "clock1",
		ram_block1a_203.port_b_address_width = 13,
		ram_block1a_203.port_b_data_out_clear = "none",
		ram_block1a_203.port_b_data_out_clock = "clock1",
		ram_block1a_203.port_b_data_width = 1,
		ram_block1a_203.port_b_first_address = 204800,
		ram_block1a_203.port_b_first_bit_number = 3,
		ram_block1a_203.port_b_last_address = 212991,
		ram_block1a_203.port_b_logical_ram_depth = 307200,
		ram_block1a_203.port_b_logical_ram_width = 8,
		ram_block1a_203.port_b_read_enable_clock = "clock1",
		ram_block1a_203.power_up_uninitialized = "false",
		ram_block1a_203.ram_block_type = "M10K",
		ram_block1a_203.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_204
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[25]),
	.ena1(wire_rden_decode_b_eq[25]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[25]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_204portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_204.clk0_core_clock_enable = "ena0",
		ram_block1a_204.clk0_input_clock_enable = "none",
		ram_block1a_204.clk1_core_clock_enable = "ena1",
		ram_block1a_204.clk1_input_clock_enable = "none",
		ram_block1a_204.clk1_output_clock_enable = "none",
		ram_block1a_204.connectivity_checking = "OFF",
		ram_block1a_204.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_204.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_204.operation_mode = "dual_port",
		ram_block1a_204.port_a_address_width = 13,
		ram_block1a_204.port_a_data_width = 1,
		ram_block1a_204.port_a_first_address = 204800,
		ram_block1a_204.port_a_first_bit_number = 4,
		ram_block1a_204.port_a_last_address = 212991,
		ram_block1a_204.port_a_logical_ram_depth = 307200,
		ram_block1a_204.port_a_logical_ram_width = 8,
		ram_block1a_204.port_b_address_clear = "none",
		ram_block1a_204.port_b_address_clock = "clock1",
		ram_block1a_204.port_b_address_width = 13,
		ram_block1a_204.port_b_data_out_clear = "none",
		ram_block1a_204.port_b_data_out_clock = "clock1",
		ram_block1a_204.port_b_data_width = 1,
		ram_block1a_204.port_b_first_address = 204800,
		ram_block1a_204.port_b_first_bit_number = 4,
		ram_block1a_204.port_b_last_address = 212991,
		ram_block1a_204.port_b_logical_ram_depth = 307200,
		ram_block1a_204.port_b_logical_ram_width = 8,
		ram_block1a_204.port_b_read_enable_clock = "clock1",
		ram_block1a_204.power_up_uninitialized = "false",
		ram_block1a_204.ram_block_type = "M10K",
		ram_block1a_204.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_205
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[25]),
	.ena1(wire_rden_decode_b_eq[25]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[25]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_205portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_205.clk0_core_clock_enable = "ena0",
		ram_block1a_205.clk0_input_clock_enable = "none",
		ram_block1a_205.clk1_core_clock_enable = "ena1",
		ram_block1a_205.clk1_input_clock_enable = "none",
		ram_block1a_205.clk1_output_clock_enable = "none",
		ram_block1a_205.connectivity_checking = "OFF",
		ram_block1a_205.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_205.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_205.operation_mode = "dual_port",
		ram_block1a_205.port_a_address_width = 13,
		ram_block1a_205.port_a_data_width = 1,
		ram_block1a_205.port_a_first_address = 204800,
		ram_block1a_205.port_a_first_bit_number = 5,
		ram_block1a_205.port_a_last_address = 212991,
		ram_block1a_205.port_a_logical_ram_depth = 307200,
		ram_block1a_205.port_a_logical_ram_width = 8,
		ram_block1a_205.port_b_address_clear = "none",
		ram_block1a_205.port_b_address_clock = "clock1",
		ram_block1a_205.port_b_address_width = 13,
		ram_block1a_205.port_b_data_out_clear = "none",
		ram_block1a_205.port_b_data_out_clock = "clock1",
		ram_block1a_205.port_b_data_width = 1,
		ram_block1a_205.port_b_first_address = 204800,
		ram_block1a_205.port_b_first_bit_number = 5,
		ram_block1a_205.port_b_last_address = 212991,
		ram_block1a_205.port_b_logical_ram_depth = 307200,
		ram_block1a_205.port_b_logical_ram_width = 8,
		ram_block1a_205.port_b_read_enable_clock = "clock1",
		ram_block1a_205.power_up_uninitialized = "false",
		ram_block1a_205.ram_block_type = "M10K",
		ram_block1a_205.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_206
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[25]),
	.ena1(wire_rden_decode_b_eq[25]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[25]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_206portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_206.clk0_core_clock_enable = "ena0",
		ram_block1a_206.clk0_input_clock_enable = "none",
		ram_block1a_206.clk1_core_clock_enable = "ena1",
		ram_block1a_206.clk1_input_clock_enable = "none",
		ram_block1a_206.clk1_output_clock_enable = "none",
		ram_block1a_206.connectivity_checking = "OFF",
		ram_block1a_206.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_206.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_206.operation_mode = "dual_port",
		ram_block1a_206.port_a_address_width = 13,
		ram_block1a_206.port_a_data_width = 1,
		ram_block1a_206.port_a_first_address = 204800,
		ram_block1a_206.port_a_first_bit_number = 6,
		ram_block1a_206.port_a_last_address = 212991,
		ram_block1a_206.port_a_logical_ram_depth = 307200,
		ram_block1a_206.port_a_logical_ram_width = 8,
		ram_block1a_206.port_b_address_clear = "none",
		ram_block1a_206.port_b_address_clock = "clock1",
		ram_block1a_206.port_b_address_width = 13,
		ram_block1a_206.port_b_data_out_clear = "none",
		ram_block1a_206.port_b_data_out_clock = "clock1",
		ram_block1a_206.port_b_data_width = 1,
		ram_block1a_206.port_b_first_address = 204800,
		ram_block1a_206.port_b_first_bit_number = 6,
		ram_block1a_206.port_b_last_address = 212991,
		ram_block1a_206.port_b_logical_ram_depth = 307200,
		ram_block1a_206.port_b_logical_ram_width = 8,
		ram_block1a_206.port_b_read_enable_clock = "clock1",
		ram_block1a_206.power_up_uninitialized = "false",
		ram_block1a_206.ram_block_type = "M10K",
		ram_block1a_206.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_207
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[25]),
	.ena1(wire_rden_decode_b_eq[25]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[25]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_207portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_207.clk0_core_clock_enable = "ena0",
		ram_block1a_207.clk0_input_clock_enable = "none",
		ram_block1a_207.clk1_core_clock_enable = "ena1",
		ram_block1a_207.clk1_input_clock_enable = "none",
		ram_block1a_207.clk1_output_clock_enable = "none",
		ram_block1a_207.connectivity_checking = "OFF",
		ram_block1a_207.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_207.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_207.operation_mode = "dual_port",
		ram_block1a_207.port_a_address_width = 13,
		ram_block1a_207.port_a_data_width = 1,
		ram_block1a_207.port_a_first_address = 204800,
		ram_block1a_207.port_a_first_bit_number = 7,
		ram_block1a_207.port_a_last_address = 212991,
		ram_block1a_207.port_a_logical_ram_depth = 307200,
		ram_block1a_207.port_a_logical_ram_width = 8,
		ram_block1a_207.port_b_address_clear = "none",
		ram_block1a_207.port_b_address_clock = "clock1",
		ram_block1a_207.port_b_address_width = 13,
		ram_block1a_207.port_b_data_out_clear = "none",
		ram_block1a_207.port_b_data_out_clock = "clock1",
		ram_block1a_207.port_b_data_width = 1,
		ram_block1a_207.port_b_first_address = 204800,
		ram_block1a_207.port_b_first_bit_number = 7,
		ram_block1a_207.port_b_last_address = 212991,
		ram_block1a_207.port_b_logical_ram_depth = 307200,
		ram_block1a_207.port_b_logical_ram_width = 8,
		ram_block1a_207.port_b_read_enable_clock = "clock1",
		ram_block1a_207.power_up_uninitialized = "false",
		ram_block1a_207.ram_block_type = "M10K",
		ram_block1a_207.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_208
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[26]),
	.ena1(wire_rden_decode_b_eq[26]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[26]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_208portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_208.clk0_core_clock_enable = "ena0",
		ram_block1a_208.clk0_input_clock_enable = "none",
		ram_block1a_208.clk1_core_clock_enable = "ena1",
		ram_block1a_208.clk1_input_clock_enable = "none",
		ram_block1a_208.clk1_output_clock_enable = "none",
		ram_block1a_208.connectivity_checking = "OFF",
		ram_block1a_208.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_208.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_208.operation_mode = "dual_port",
		ram_block1a_208.port_a_address_width = 13,
		ram_block1a_208.port_a_data_width = 1,
		ram_block1a_208.port_a_first_address = 212992,
		ram_block1a_208.port_a_first_bit_number = 0,
		ram_block1a_208.port_a_last_address = 221183,
		ram_block1a_208.port_a_logical_ram_depth = 307200,
		ram_block1a_208.port_a_logical_ram_width = 8,
		ram_block1a_208.port_b_address_clear = "none",
		ram_block1a_208.port_b_address_clock = "clock1",
		ram_block1a_208.port_b_address_width = 13,
		ram_block1a_208.port_b_data_out_clear = "none",
		ram_block1a_208.port_b_data_out_clock = "clock1",
		ram_block1a_208.port_b_data_width = 1,
		ram_block1a_208.port_b_first_address = 212992,
		ram_block1a_208.port_b_first_bit_number = 0,
		ram_block1a_208.port_b_last_address = 221183,
		ram_block1a_208.port_b_logical_ram_depth = 307200,
		ram_block1a_208.port_b_logical_ram_width = 8,
		ram_block1a_208.port_b_read_enable_clock = "clock1",
		ram_block1a_208.power_up_uninitialized = "false",
		ram_block1a_208.ram_block_type = "M10K",
		ram_block1a_208.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_209
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[26]),
	.ena1(wire_rden_decode_b_eq[26]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[26]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_209portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_209.clk0_core_clock_enable = "ena0",
		ram_block1a_209.clk0_input_clock_enable = "none",
		ram_block1a_209.clk1_core_clock_enable = "ena1",
		ram_block1a_209.clk1_input_clock_enable = "none",
		ram_block1a_209.clk1_output_clock_enable = "none",
		ram_block1a_209.connectivity_checking = "OFF",
		ram_block1a_209.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_209.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_209.operation_mode = "dual_port",
		ram_block1a_209.port_a_address_width = 13,
		ram_block1a_209.port_a_data_width = 1,
		ram_block1a_209.port_a_first_address = 212992,
		ram_block1a_209.port_a_first_bit_number = 1,
		ram_block1a_209.port_a_last_address = 221183,
		ram_block1a_209.port_a_logical_ram_depth = 307200,
		ram_block1a_209.port_a_logical_ram_width = 8,
		ram_block1a_209.port_b_address_clear = "none",
		ram_block1a_209.port_b_address_clock = "clock1",
		ram_block1a_209.port_b_address_width = 13,
		ram_block1a_209.port_b_data_out_clear = "none",
		ram_block1a_209.port_b_data_out_clock = "clock1",
		ram_block1a_209.port_b_data_width = 1,
		ram_block1a_209.port_b_first_address = 212992,
		ram_block1a_209.port_b_first_bit_number = 1,
		ram_block1a_209.port_b_last_address = 221183,
		ram_block1a_209.port_b_logical_ram_depth = 307200,
		ram_block1a_209.port_b_logical_ram_width = 8,
		ram_block1a_209.port_b_read_enable_clock = "clock1",
		ram_block1a_209.power_up_uninitialized = "false",
		ram_block1a_209.ram_block_type = "M10K",
		ram_block1a_209.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_210
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[26]),
	.ena1(wire_rden_decode_b_eq[26]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[26]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_210portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_210.clk0_core_clock_enable = "ena0",
		ram_block1a_210.clk0_input_clock_enable = "none",
		ram_block1a_210.clk1_core_clock_enable = "ena1",
		ram_block1a_210.clk1_input_clock_enable = "none",
		ram_block1a_210.clk1_output_clock_enable = "none",
		ram_block1a_210.connectivity_checking = "OFF",
		ram_block1a_210.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_210.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_210.operation_mode = "dual_port",
		ram_block1a_210.port_a_address_width = 13,
		ram_block1a_210.port_a_data_width = 1,
		ram_block1a_210.port_a_first_address = 212992,
		ram_block1a_210.port_a_first_bit_number = 2,
		ram_block1a_210.port_a_last_address = 221183,
		ram_block1a_210.port_a_logical_ram_depth = 307200,
		ram_block1a_210.port_a_logical_ram_width = 8,
		ram_block1a_210.port_b_address_clear = "none",
		ram_block1a_210.port_b_address_clock = "clock1",
		ram_block1a_210.port_b_address_width = 13,
		ram_block1a_210.port_b_data_out_clear = "none",
		ram_block1a_210.port_b_data_out_clock = "clock1",
		ram_block1a_210.port_b_data_width = 1,
		ram_block1a_210.port_b_first_address = 212992,
		ram_block1a_210.port_b_first_bit_number = 2,
		ram_block1a_210.port_b_last_address = 221183,
		ram_block1a_210.port_b_logical_ram_depth = 307200,
		ram_block1a_210.port_b_logical_ram_width = 8,
		ram_block1a_210.port_b_read_enable_clock = "clock1",
		ram_block1a_210.power_up_uninitialized = "false",
		ram_block1a_210.ram_block_type = "M10K",
		ram_block1a_210.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_211
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[26]),
	.ena1(wire_rden_decode_b_eq[26]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[26]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_211portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_211.clk0_core_clock_enable = "ena0",
		ram_block1a_211.clk0_input_clock_enable = "none",
		ram_block1a_211.clk1_core_clock_enable = "ena1",
		ram_block1a_211.clk1_input_clock_enable = "none",
		ram_block1a_211.clk1_output_clock_enable = "none",
		ram_block1a_211.connectivity_checking = "OFF",
		ram_block1a_211.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_211.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_211.operation_mode = "dual_port",
		ram_block1a_211.port_a_address_width = 13,
		ram_block1a_211.port_a_data_width = 1,
		ram_block1a_211.port_a_first_address = 212992,
		ram_block1a_211.port_a_first_bit_number = 3,
		ram_block1a_211.port_a_last_address = 221183,
		ram_block1a_211.port_a_logical_ram_depth = 307200,
		ram_block1a_211.port_a_logical_ram_width = 8,
		ram_block1a_211.port_b_address_clear = "none",
		ram_block1a_211.port_b_address_clock = "clock1",
		ram_block1a_211.port_b_address_width = 13,
		ram_block1a_211.port_b_data_out_clear = "none",
		ram_block1a_211.port_b_data_out_clock = "clock1",
		ram_block1a_211.port_b_data_width = 1,
		ram_block1a_211.port_b_first_address = 212992,
		ram_block1a_211.port_b_first_bit_number = 3,
		ram_block1a_211.port_b_last_address = 221183,
		ram_block1a_211.port_b_logical_ram_depth = 307200,
		ram_block1a_211.port_b_logical_ram_width = 8,
		ram_block1a_211.port_b_read_enable_clock = "clock1",
		ram_block1a_211.power_up_uninitialized = "false",
		ram_block1a_211.ram_block_type = "M10K",
		ram_block1a_211.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_212
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[26]),
	.ena1(wire_rden_decode_b_eq[26]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[26]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_212portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_212.clk0_core_clock_enable = "ena0",
		ram_block1a_212.clk0_input_clock_enable = "none",
		ram_block1a_212.clk1_core_clock_enable = "ena1",
		ram_block1a_212.clk1_input_clock_enable = "none",
		ram_block1a_212.clk1_output_clock_enable = "none",
		ram_block1a_212.connectivity_checking = "OFF",
		ram_block1a_212.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_212.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_212.operation_mode = "dual_port",
		ram_block1a_212.port_a_address_width = 13,
		ram_block1a_212.port_a_data_width = 1,
		ram_block1a_212.port_a_first_address = 212992,
		ram_block1a_212.port_a_first_bit_number = 4,
		ram_block1a_212.port_a_last_address = 221183,
		ram_block1a_212.port_a_logical_ram_depth = 307200,
		ram_block1a_212.port_a_logical_ram_width = 8,
		ram_block1a_212.port_b_address_clear = "none",
		ram_block1a_212.port_b_address_clock = "clock1",
		ram_block1a_212.port_b_address_width = 13,
		ram_block1a_212.port_b_data_out_clear = "none",
		ram_block1a_212.port_b_data_out_clock = "clock1",
		ram_block1a_212.port_b_data_width = 1,
		ram_block1a_212.port_b_first_address = 212992,
		ram_block1a_212.port_b_first_bit_number = 4,
		ram_block1a_212.port_b_last_address = 221183,
		ram_block1a_212.port_b_logical_ram_depth = 307200,
		ram_block1a_212.port_b_logical_ram_width = 8,
		ram_block1a_212.port_b_read_enable_clock = "clock1",
		ram_block1a_212.power_up_uninitialized = "false",
		ram_block1a_212.ram_block_type = "M10K",
		ram_block1a_212.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_213
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[26]),
	.ena1(wire_rden_decode_b_eq[26]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[26]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_213portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_213.clk0_core_clock_enable = "ena0",
		ram_block1a_213.clk0_input_clock_enable = "none",
		ram_block1a_213.clk1_core_clock_enable = "ena1",
		ram_block1a_213.clk1_input_clock_enable = "none",
		ram_block1a_213.clk1_output_clock_enable = "none",
		ram_block1a_213.connectivity_checking = "OFF",
		ram_block1a_213.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_213.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_213.operation_mode = "dual_port",
		ram_block1a_213.port_a_address_width = 13,
		ram_block1a_213.port_a_data_width = 1,
		ram_block1a_213.port_a_first_address = 212992,
		ram_block1a_213.port_a_first_bit_number = 5,
		ram_block1a_213.port_a_last_address = 221183,
		ram_block1a_213.port_a_logical_ram_depth = 307200,
		ram_block1a_213.port_a_logical_ram_width = 8,
		ram_block1a_213.port_b_address_clear = "none",
		ram_block1a_213.port_b_address_clock = "clock1",
		ram_block1a_213.port_b_address_width = 13,
		ram_block1a_213.port_b_data_out_clear = "none",
		ram_block1a_213.port_b_data_out_clock = "clock1",
		ram_block1a_213.port_b_data_width = 1,
		ram_block1a_213.port_b_first_address = 212992,
		ram_block1a_213.port_b_first_bit_number = 5,
		ram_block1a_213.port_b_last_address = 221183,
		ram_block1a_213.port_b_logical_ram_depth = 307200,
		ram_block1a_213.port_b_logical_ram_width = 8,
		ram_block1a_213.port_b_read_enable_clock = "clock1",
		ram_block1a_213.power_up_uninitialized = "false",
		ram_block1a_213.ram_block_type = "M10K",
		ram_block1a_213.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_214
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[26]),
	.ena1(wire_rden_decode_b_eq[26]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[26]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_214portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_214.clk0_core_clock_enable = "ena0",
		ram_block1a_214.clk0_input_clock_enable = "none",
		ram_block1a_214.clk1_core_clock_enable = "ena1",
		ram_block1a_214.clk1_input_clock_enable = "none",
		ram_block1a_214.clk1_output_clock_enable = "none",
		ram_block1a_214.connectivity_checking = "OFF",
		ram_block1a_214.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_214.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_214.operation_mode = "dual_port",
		ram_block1a_214.port_a_address_width = 13,
		ram_block1a_214.port_a_data_width = 1,
		ram_block1a_214.port_a_first_address = 212992,
		ram_block1a_214.port_a_first_bit_number = 6,
		ram_block1a_214.port_a_last_address = 221183,
		ram_block1a_214.port_a_logical_ram_depth = 307200,
		ram_block1a_214.port_a_logical_ram_width = 8,
		ram_block1a_214.port_b_address_clear = "none",
		ram_block1a_214.port_b_address_clock = "clock1",
		ram_block1a_214.port_b_address_width = 13,
		ram_block1a_214.port_b_data_out_clear = "none",
		ram_block1a_214.port_b_data_out_clock = "clock1",
		ram_block1a_214.port_b_data_width = 1,
		ram_block1a_214.port_b_first_address = 212992,
		ram_block1a_214.port_b_first_bit_number = 6,
		ram_block1a_214.port_b_last_address = 221183,
		ram_block1a_214.port_b_logical_ram_depth = 307200,
		ram_block1a_214.port_b_logical_ram_width = 8,
		ram_block1a_214.port_b_read_enable_clock = "clock1",
		ram_block1a_214.power_up_uninitialized = "false",
		ram_block1a_214.ram_block_type = "M10K",
		ram_block1a_214.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_215
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[26]),
	.ena1(wire_rden_decode_b_eq[26]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[26]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_215portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_215.clk0_core_clock_enable = "ena0",
		ram_block1a_215.clk0_input_clock_enable = "none",
		ram_block1a_215.clk1_core_clock_enable = "ena1",
		ram_block1a_215.clk1_input_clock_enable = "none",
		ram_block1a_215.clk1_output_clock_enable = "none",
		ram_block1a_215.connectivity_checking = "OFF",
		ram_block1a_215.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_215.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_215.operation_mode = "dual_port",
		ram_block1a_215.port_a_address_width = 13,
		ram_block1a_215.port_a_data_width = 1,
		ram_block1a_215.port_a_first_address = 212992,
		ram_block1a_215.port_a_first_bit_number = 7,
		ram_block1a_215.port_a_last_address = 221183,
		ram_block1a_215.port_a_logical_ram_depth = 307200,
		ram_block1a_215.port_a_logical_ram_width = 8,
		ram_block1a_215.port_b_address_clear = "none",
		ram_block1a_215.port_b_address_clock = "clock1",
		ram_block1a_215.port_b_address_width = 13,
		ram_block1a_215.port_b_data_out_clear = "none",
		ram_block1a_215.port_b_data_out_clock = "clock1",
		ram_block1a_215.port_b_data_width = 1,
		ram_block1a_215.port_b_first_address = 212992,
		ram_block1a_215.port_b_first_bit_number = 7,
		ram_block1a_215.port_b_last_address = 221183,
		ram_block1a_215.port_b_logical_ram_depth = 307200,
		ram_block1a_215.port_b_logical_ram_width = 8,
		ram_block1a_215.port_b_read_enable_clock = "clock1",
		ram_block1a_215.power_up_uninitialized = "false",
		ram_block1a_215.ram_block_type = "M10K",
		ram_block1a_215.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_216
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[27]),
	.ena1(wire_rden_decode_b_eq[27]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[27]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_216portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_216.clk0_core_clock_enable = "ena0",
		ram_block1a_216.clk0_input_clock_enable = "none",
		ram_block1a_216.clk1_core_clock_enable = "ena1",
		ram_block1a_216.clk1_input_clock_enable = "none",
		ram_block1a_216.clk1_output_clock_enable = "none",
		ram_block1a_216.connectivity_checking = "OFF",
		ram_block1a_216.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_216.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_216.operation_mode = "dual_port",
		ram_block1a_216.port_a_address_width = 13,
		ram_block1a_216.port_a_data_width = 1,
		ram_block1a_216.port_a_first_address = 221184,
		ram_block1a_216.port_a_first_bit_number = 0,
		ram_block1a_216.port_a_last_address = 229375,
		ram_block1a_216.port_a_logical_ram_depth = 307200,
		ram_block1a_216.port_a_logical_ram_width = 8,
		ram_block1a_216.port_b_address_clear = "none",
		ram_block1a_216.port_b_address_clock = "clock1",
		ram_block1a_216.port_b_address_width = 13,
		ram_block1a_216.port_b_data_out_clear = "none",
		ram_block1a_216.port_b_data_out_clock = "clock1",
		ram_block1a_216.port_b_data_width = 1,
		ram_block1a_216.port_b_first_address = 221184,
		ram_block1a_216.port_b_first_bit_number = 0,
		ram_block1a_216.port_b_last_address = 229375,
		ram_block1a_216.port_b_logical_ram_depth = 307200,
		ram_block1a_216.port_b_logical_ram_width = 8,
		ram_block1a_216.port_b_read_enable_clock = "clock1",
		ram_block1a_216.power_up_uninitialized = "false",
		ram_block1a_216.ram_block_type = "M10K",
		ram_block1a_216.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_217
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[27]),
	.ena1(wire_rden_decode_b_eq[27]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[27]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_217portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_217.clk0_core_clock_enable = "ena0",
		ram_block1a_217.clk0_input_clock_enable = "none",
		ram_block1a_217.clk1_core_clock_enable = "ena1",
		ram_block1a_217.clk1_input_clock_enable = "none",
		ram_block1a_217.clk1_output_clock_enable = "none",
		ram_block1a_217.connectivity_checking = "OFF",
		ram_block1a_217.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_217.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_217.operation_mode = "dual_port",
		ram_block1a_217.port_a_address_width = 13,
		ram_block1a_217.port_a_data_width = 1,
		ram_block1a_217.port_a_first_address = 221184,
		ram_block1a_217.port_a_first_bit_number = 1,
		ram_block1a_217.port_a_last_address = 229375,
		ram_block1a_217.port_a_logical_ram_depth = 307200,
		ram_block1a_217.port_a_logical_ram_width = 8,
		ram_block1a_217.port_b_address_clear = "none",
		ram_block1a_217.port_b_address_clock = "clock1",
		ram_block1a_217.port_b_address_width = 13,
		ram_block1a_217.port_b_data_out_clear = "none",
		ram_block1a_217.port_b_data_out_clock = "clock1",
		ram_block1a_217.port_b_data_width = 1,
		ram_block1a_217.port_b_first_address = 221184,
		ram_block1a_217.port_b_first_bit_number = 1,
		ram_block1a_217.port_b_last_address = 229375,
		ram_block1a_217.port_b_logical_ram_depth = 307200,
		ram_block1a_217.port_b_logical_ram_width = 8,
		ram_block1a_217.port_b_read_enable_clock = "clock1",
		ram_block1a_217.power_up_uninitialized = "false",
		ram_block1a_217.ram_block_type = "M10K",
		ram_block1a_217.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_218
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[27]),
	.ena1(wire_rden_decode_b_eq[27]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[27]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_218portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_218.clk0_core_clock_enable = "ena0",
		ram_block1a_218.clk0_input_clock_enable = "none",
		ram_block1a_218.clk1_core_clock_enable = "ena1",
		ram_block1a_218.clk1_input_clock_enable = "none",
		ram_block1a_218.clk1_output_clock_enable = "none",
		ram_block1a_218.connectivity_checking = "OFF",
		ram_block1a_218.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_218.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_218.operation_mode = "dual_port",
		ram_block1a_218.port_a_address_width = 13,
		ram_block1a_218.port_a_data_width = 1,
		ram_block1a_218.port_a_first_address = 221184,
		ram_block1a_218.port_a_first_bit_number = 2,
		ram_block1a_218.port_a_last_address = 229375,
		ram_block1a_218.port_a_logical_ram_depth = 307200,
		ram_block1a_218.port_a_logical_ram_width = 8,
		ram_block1a_218.port_b_address_clear = "none",
		ram_block1a_218.port_b_address_clock = "clock1",
		ram_block1a_218.port_b_address_width = 13,
		ram_block1a_218.port_b_data_out_clear = "none",
		ram_block1a_218.port_b_data_out_clock = "clock1",
		ram_block1a_218.port_b_data_width = 1,
		ram_block1a_218.port_b_first_address = 221184,
		ram_block1a_218.port_b_first_bit_number = 2,
		ram_block1a_218.port_b_last_address = 229375,
		ram_block1a_218.port_b_logical_ram_depth = 307200,
		ram_block1a_218.port_b_logical_ram_width = 8,
		ram_block1a_218.port_b_read_enable_clock = "clock1",
		ram_block1a_218.power_up_uninitialized = "false",
		ram_block1a_218.ram_block_type = "M10K",
		ram_block1a_218.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_219
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[27]),
	.ena1(wire_rden_decode_b_eq[27]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[27]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_219portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_219.clk0_core_clock_enable = "ena0",
		ram_block1a_219.clk0_input_clock_enable = "none",
		ram_block1a_219.clk1_core_clock_enable = "ena1",
		ram_block1a_219.clk1_input_clock_enable = "none",
		ram_block1a_219.clk1_output_clock_enable = "none",
		ram_block1a_219.connectivity_checking = "OFF",
		ram_block1a_219.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_219.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_219.operation_mode = "dual_port",
		ram_block1a_219.port_a_address_width = 13,
		ram_block1a_219.port_a_data_width = 1,
		ram_block1a_219.port_a_first_address = 221184,
		ram_block1a_219.port_a_first_bit_number = 3,
		ram_block1a_219.port_a_last_address = 229375,
		ram_block1a_219.port_a_logical_ram_depth = 307200,
		ram_block1a_219.port_a_logical_ram_width = 8,
		ram_block1a_219.port_b_address_clear = "none",
		ram_block1a_219.port_b_address_clock = "clock1",
		ram_block1a_219.port_b_address_width = 13,
		ram_block1a_219.port_b_data_out_clear = "none",
		ram_block1a_219.port_b_data_out_clock = "clock1",
		ram_block1a_219.port_b_data_width = 1,
		ram_block1a_219.port_b_first_address = 221184,
		ram_block1a_219.port_b_first_bit_number = 3,
		ram_block1a_219.port_b_last_address = 229375,
		ram_block1a_219.port_b_logical_ram_depth = 307200,
		ram_block1a_219.port_b_logical_ram_width = 8,
		ram_block1a_219.port_b_read_enable_clock = "clock1",
		ram_block1a_219.power_up_uninitialized = "false",
		ram_block1a_219.ram_block_type = "M10K",
		ram_block1a_219.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_220
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[27]),
	.ena1(wire_rden_decode_b_eq[27]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[27]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_220portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_220.clk0_core_clock_enable = "ena0",
		ram_block1a_220.clk0_input_clock_enable = "none",
		ram_block1a_220.clk1_core_clock_enable = "ena1",
		ram_block1a_220.clk1_input_clock_enable = "none",
		ram_block1a_220.clk1_output_clock_enable = "none",
		ram_block1a_220.connectivity_checking = "OFF",
		ram_block1a_220.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_220.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_220.operation_mode = "dual_port",
		ram_block1a_220.port_a_address_width = 13,
		ram_block1a_220.port_a_data_width = 1,
		ram_block1a_220.port_a_first_address = 221184,
		ram_block1a_220.port_a_first_bit_number = 4,
		ram_block1a_220.port_a_last_address = 229375,
		ram_block1a_220.port_a_logical_ram_depth = 307200,
		ram_block1a_220.port_a_logical_ram_width = 8,
		ram_block1a_220.port_b_address_clear = "none",
		ram_block1a_220.port_b_address_clock = "clock1",
		ram_block1a_220.port_b_address_width = 13,
		ram_block1a_220.port_b_data_out_clear = "none",
		ram_block1a_220.port_b_data_out_clock = "clock1",
		ram_block1a_220.port_b_data_width = 1,
		ram_block1a_220.port_b_first_address = 221184,
		ram_block1a_220.port_b_first_bit_number = 4,
		ram_block1a_220.port_b_last_address = 229375,
		ram_block1a_220.port_b_logical_ram_depth = 307200,
		ram_block1a_220.port_b_logical_ram_width = 8,
		ram_block1a_220.port_b_read_enable_clock = "clock1",
		ram_block1a_220.power_up_uninitialized = "false",
		ram_block1a_220.ram_block_type = "M10K",
		ram_block1a_220.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_221
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[27]),
	.ena1(wire_rden_decode_b_eq[27]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[27]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_221portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_221.clk0_core_clock_enable = "ena0",
		ram_block1a_221.clk0_input_clock_enable = "none",
		ram_block1a_221.clk1_core_clock_enable = "ena1",
		ram_block1a_221.clk1_input_clock_enable = "none",
		ram_block1a_221.clk1_output_clock_enable = "none",
		ram_block1a_221.connectivity_checking = "OFF",
		ram_block1a_221.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_221.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_221.operation_mode = "dual_port",
		ram_block1a_221.port_a_address_width = 13,
		ram_block1a_221.port_a_data_width = 1,
		ram_block1a_221.port_a_first_address = 221184,
		ram_block1a_221.port_a_first_bit_number = 5,
		ram_block1a_221.port_a_last_address = 229375,
		ram_block1a_221.port_a_logical_ram_depth = 307200,
		ram_block1a_221.port_a_logical_ram_width = 8,
		ram_block1a_221.port_b_address_clear = "none",
		ram_block1a_221.port_b_address_clock = "clock1",
		ram_block1a_221.port_b_address_width = 13,
		ram_block1a_221.port_b_data_out_clear = "none",
		ram_block1a_221.port_b_data_out_clock = "clock1",
		ram_block1a_221.port_b_data_width = 1,
		ram_block1a_221.port_b_first_address = 221184,
		ram_block1a_221.port_b_first_bit_number = 5,
		ram_block1a_221.port_b_last_address = 229375,
		ram_block1a_221.port_b_logical_ram_depth = 307200,
		ram_block1a_221.port_b_logical_ram_width = 8,
		ram_block1a_221.port_b_read_enable_clock = "clock1",
		ram_block1a_221.power_up_uninitialized = "false",
		ram_block1a_221.ram_block_type = "M10K",
		ram_block1a_221.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_222
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[27]),
	.ena1(wire_rden_decode_b_eq[27]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[27]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_222portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_222.clk0_core_clock_enable = "ena0",
		ram_block1a_222.clk0_input_clock_enable = "none",
		ram_block1a_222.clk1_core_clock_enable = "ena1",
		ram_block1a_222.clk1_input_clock_enable = "none",
		ram_block1a_222.clk1_output_clock_enable = "none",
		ram_block1a_222.connectivity_checking = "OFF",
		ram_block1a_222.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_222.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_222.operation_mode = "dual_port",
		ram_block1a_222.port_a_address_width = 13,
		ram_block1a_222.port_a_data_width = 1,
		ram_block1a_222.port_a_first_address = 221184,
		ram_block1a_222.port_a_first_bit_number = 6,
		ram_block1a_222.port_a_last_address = 229375,
		ram_block1a_222.port_a_logical_ram_depth = 307200,
		ram_block1a_222.port_a_logical_ram_width = 8,
		ram_block1a_222.port_b_address_clear = "none",
		ram_block1a_222.port_b_address_clock = "clock1",
		ram_block1a_222.port_b_address_width = 13,
		ram_block1a_222.port_b_data_out_clear = "none",
		ram_block1a_222.port_b_data_out_clock = "clock1",
		ram_block1a_222.port_b_data_width = 1,
		ram_block1a_222.port_b_first_address = 221184,
		ram_block1a_222.port_b_first_bit_number = 6,
		ram_block1a_222.port_b_last_address = 229375,
		ram_block1a_222.port_b_logical_ram_depth = 307200,
		ram_block1a_222.port_b_logical_ram_width = 8,
		ram_block1a_222.port_b_read_enable_clock = "clock1",
		ram_block1a_222.power_up_uninitialized = "false",
		ram_block1a_222.ram_block_type = "M10K",
		ram_block1a_222.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_223
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[27]),
	.ena1(wire_rden_decode_b_eq[27]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[27]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_223portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_223.clk0_core_clock_enable = "ena0",
		ram_block1a_223.clk0_input_clock_enable = "none",
		ram_block1a_223.clk1_core_clock_enable = "ena1",
		ram_block1a_223.clk1_input_clock_enable = "none",
		ram_block1a_223.clk1_output_clock_enable = "none",
		ram_block1a_223.connectivity_checking = "OFF",
		ram_block1a_223.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_223.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_223.operation_mode = "dual_port",
		ram_block1a_223.port_a_address_width = 13,
		ram_block1a_223.port_a_data_width = 1,
		ram_block1a_223.port_a_first_address = 221184,
		ram_block1a_223.port_a_first_bit_number = 7,
		ram_block1a_223.port_a_last_address = 229375,
		ram_block1a_223.port_a_logical_ram_depth = 307200,
		ram_block1a_223.port_a_logical_ram_width = 8,
		ram_block1a_223.port_b_address_clear = "none",
		ram_block1a_223.port_b_address_clock = "clock1",
		ram_block1a_223.port_b_address_width = 13,
		ram_block1a_223.port_b_data_out_clear = "none",
		ram_block1a_223.port_b_data_out_clock = "clock1",
		ram_block1a_223.port_b_data_width = 1,
		ram_block1a_223.port_b_first_address = 221184,
		ram_block1a_223.port_b_first_bit_number = 7,
		ram_block1a_223.port_b_last_address = 229375,
		ram_block1a_223.port_b_logical_ram_depth = 307200,
		ram_block1a_223.port_b_logical_ram_width = 8,
		ram_block1a_223.port_b_read_enable_clock = "clock1",
		ram_block1a_223.power_up_uninitialized = "false",
		ram_block1a_223.ram_block_type = "M10K",
		ram_block1a_223.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_224
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[28]),
	.ena1(wire_rden_decode_b_eq[28]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[28]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_224portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_224.clk0_core_clock_enable = "ena0",
		ram_block1a_224.clk0_input_clock_enable = "none",
		ram_block1a_224.clk1_core_clock_enable = "ena1",
		ram_block1a_224.clk1_input_clock_enable = "none",
		ram_block1a_224.clk1_output_clock_enable = "none",
		ram_block1a_224.connectivity_checking = "OFF",
		ram_block1a_224.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_224.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_224.operation_mode = "dual_port",
		ram_block1a_224.port_a_address_width = 13,
		ram_block1a_224.port_a_data_width = 1,
		ram_block1a_224.port_a_first_address = 229376,
		ram_block1a_224.port_a_first_bit_number = 0,
		ram_block1a_224.port_a_last_address = 237567,
		ram_block1a_224.port_a_logical_ram_depth = 307200,
		ram_block1a_224.port_a_logical_ram_width = 8,
		ram_block1a_224.port_b_address_clear = "none",
		ram_block1a_224.port_b_address_clock = "clock1",
		ram_block1a_224.port_b_address_width = 13,
		ram_block1a_224.port_b_data_out_clear = "none",
		ram_block1a_224.port_b_data_out_clock = "clock1",
		ram_block1a_224.port_b_data_width = 1,
		ram_block1a_224.port_b_first_address = 229376,
		ram_block1a_224.port_b_first_bit_number = 0,
		ram_block1a_224.port_b_last_address = 237567,
		ram_block1a_224.port_b_logical_ram_depth = 307200,
		ram_block1a_224.port_b_logical_ram_width = 8,
		ram_block1a_224.port_b_read_enable_clock = "clock1",
		ram_block1a_224.power_up_uninitialized = "false",
		ram_block1a_224.ram_block_type = "M10K",
		ram_block1a_224.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_225
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[28]),
	.ena1(wire_rden_decode_b_eq[28]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[28]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_225portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_225.clk0_core_clock_enable = "ena0",
		ram_block1a_225.clk0_input_clock_enable = "none",
		ram_block1a_225.clk1_core_clock_enable = "ena1",
		ram_block1a_225.clk1_input_clock_enable = "none",
		ram_block1a_225.clk1_output_clock_enable = "none",
		ram_block1a_225.connectivity_checking = "OFF",
		ram_block1a_225.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_225.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_225.operation_mode = "dual_port",
		ram_block1a_225.port_a_address_width = 13,
		ram_block1a_225.port_a_data_width = 1,
		ram_block1a_225.port_a_first_address = 229376,
		ram_block1a_225.port_a_first_bit_number = 1,
		ram_block1a_225.port_a_last_address = 237567,
		ram_block1a_225.port_a_logical_ram_depth = 307200,
		ram_block1a_225.port_a_logical_ram_width = 8,
		ram_block1a_225.port_b_address_clear = "none",
		ram_block1a_225.port_b_address_clock = "clock1",
		ram_block1a_225.port_b_address_width = 13,
		ram_block1a_225.port_b_data_out_clear = "none",
		ram_block1a_225.port_b_data_out_clock = "clock1",
		ram_block1a_225.port_b_data_width = 1,
		ram_block1a_225.port_b_first_address = 229376,
		ram_block1a_225.port_b_first_bit_number = 1,
		ram_block1a_225.port_b_last_address = 237567,
		ram_block1a_225.port_b_logical_ram_depth = 307200,
		ram_block1a_225.port_b_logical_ram_width = 8,
		ram_block1a_225.port_b_read_enable_clock = "clock1",
		ram_block1a_225.power_up_uninitialized = "false",
		ram_block1a_225.ram_block_type = "M10K",
		ram_block1a_225.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_226
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[28]),
	.ena1(wire_rden_decode_b_eq[28]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[28]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_226portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_226.clk0_core_clock_enable = "ena0",
		ram_block1a_226.clk0_input_clock_enable = "none",
		ram_block1a_226.clk1_core_clock_enable = "ena1",
		ram_block1a_226.clk1_input_clock_enable = "none",
		ram_block1a_226.clk1_output_clock_enable = "none",
		ram_block1a_226.connectivity_checking = "OFF",
		ram_block1a_226.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_226.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_226.operation_mode = "dual_port",
		ram_block1a_226.port_a_address_width = 13,
		ram_block1a_226.port_a_data_width = 1,
		ram_block1a_226.port_a_first_address = 229376,
		ram_block1a_226.port_a_first_bit_number = 2,
		ram_block1a_226.port_a_last_address = 237567,
		ram_block1a_226.port_a_logical_ram_depth = 307200,
		ram_block1a_226.port_a_logical_ram_width = 8,
		ram_block1a_226.port_b_address_clear = "none",
		ram_block1a_226.port_b_address_clock = "clock1",
		ram_block1a_226.port_b_address_width = 13,
		ram_block1a_226.port_b_data_out_clear = "none",
		ram_block1a_226.port_b_data_out_clock = "clock1",
		ram_block1a_226.port_b_data_width = 1,
		ram_block1a_226.port_b_first_address = 229376,
		ram_block1a_226.port_b_first_bit_number = 2,
		ram_block1a_226.port_b_last_address = 237567,
		ram_block1a_226.port_b_logical_ram_depth = 307200,
		ram_block1a_226.port_b_logical_ram_width = 8,
		ram_block1a_226.port_b_read_enable_clock = "clock1",
		ram_block1a_226.power_up_uninitialized = "false",
		ram_block1a_226.ram_block_type = "M10K",
		ram_block1a_226.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_227
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[28]),
	.ena1(wire_rden_decode_b_eq[28]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[28]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_227portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_227.clk0_core_clock_enable = "ena0",
		ram_block1a_227.clk0_input_clock_enable = "none",
		ram_block1a_227.clk1_core_clock_enable = "ena1",
		ram_block1a_227.clk1_input_clock_enable = "none",
		ram_block1a_227.clk1_output_clock_enable = "none",
		ram_block1a_227.connectivity_checking = "OFF",
		ram_block1a_227.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_227.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_227.operation_mode = "dual_port",
		ram_block1a_227.port_a_address_width = 13,
		ram_block1a_227.port_a_data_width = 1,
		ram_block1a_227.port_a_first_address = 229376,
		ram_block1a_227.port_a_first_bit_number = 3,
		ram_block1a_227.port_a_last_address = 237567,
		ram_block1a_227.port_a_logical_ram_depth = 307200,
		ram_block1a_227.port_a_logical_ram_width = 8,
		ram_block1a_227.port_b_address_clear = "none",
		ram_block1a_227.port_b_address_clock = "clock1",
		ram_block1a_227.port_b_address_width = 13,
		ram_block1a_227.port_b_data_out_clear = "none",
		ram_block1a_227.port_b_data_out_clock = "clock1",
		ram_block1a_227.port_b_data_width = 1,
		ram_block1a_227.port_b_first_address = 229376,
		ram_block1a_227.port_b_first_bit_number = 3,
		ram_block1a_227.port_b_last_address = 237567,
		ram_block1a_227.port_b_logical_ram_depth = 307200,
		ram_block1a_227.port_b_logical_ram_width = 8,
		ram_block1a_227.port_b_read_enable_clock = "clock1",
		ram_block1a_227.power_up_uninitialized = "false",
		ram_block1a_227.ram_block_type = "M10K",
		ram_block1a_227.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_228
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[28]),
	.ena1(wire_rden_decode_b_eq[28]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[28]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_228portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_228.clk0_core_clock_enable = "ena0",
		ram_block1a_228.clk0_input_clock_enable = "none",
		ram_block1a_228.clk1_core_clock_enable = "ena1",
		ram_block1a_228.clk1_input_clock_enable = "none",
		ram_block1a_228.clk1_output_clock_enable = "none",
		ram_block1a_228.connectivity_checking = "OFF",
		ram_block1a_228.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_228.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_228.operation_mode = "dual_port",
		ram_block1a_228.port_a_address_width = 13,
		ram_block1a_228.port_a_data_width = 1,
		ram_block1a_228.port_a_first_address = 229376,
		ram_block1a_228.port_a_first_bit_number = 4,
		ram_block1a_228.port_a_last_address = 237567,
		ram_block1a_228.port_a_logical_ram_depth = 307200,
		ram_block1a_228.port_a_logical_ram_width = 8,
		ram_block1a_228.port_b_address_clear = "none",
		ram_block1a_228.port_b_address_clock = "clock1",
		ram_block1a_228.port_b_address_width = 13,
		ram_block1a_228.port_b_data_out_clear = "none",
		ram_block1a_228.port_b_data_out_clock = "clock1",
		ram_block1a_228.port_b_data_width = 1,
		ram_block1a_228.port_b_first_address = 229376,
		ram_block1a_228.port_b_first_bit_number = 4,
		ram_block1a_228.port_b_last_address = 237567,
		ram_block1a_228.port_b_logical_ram_depth = 307200,
		ram_block1a_228.port_b_logical_ram_width = 8,
		ram_block1a_228.port_b_read_enable_clock = "clock1",
		ram_block1a_228.power_up_uninitialized = "false",
		ram_block1a_228.ram_block_type = "M10K",
		ram_block1a_228.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_229
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[28]),
	.ena1(wire_rden_decode_b_eq[28]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[28]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_229portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_229.clk0_core_clock_enable = "ena0",
		ram_block1a_229.clk0_input_clock_enable = "none",
		ram_block1a_229.clk1_core_clock_enable = "ena1",
		ram_block1a_229.clk1_input_clock_enable = "none",
		ram_block1a_229.clk1_output_clock_enable = "none",
		ram_block1a_229.connectivity_checking = "OFF",
		ram_block1a_229.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_229.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_229.operation_mode = "dual_port",
		ram_block1a_229.port_a_address_width = 13,
		ram_block1a_229.port_a_data_width = 1,
		ram_block1a_229.port_a_first_address = 229376,
		ram_block1a_229.port_a_first_bit_number = 5,
		ram_block1a_229.port_a_last_address = 237567,
		ram_block1a_229.port_a_logical_ram_depth = 307200,
		ram_block1a_229.port_a_logical_ram_width = 8,
		ram_block1a_229.port_b_address_clear = "none",
		ram_block1a_229.port_b_address_clock = "clock1",
		ram_block1a_229.port_b_address_width = 13,
		ram_block1a_229.port_b_data_out_clear = "none",
		ram_block1a_229.port_b_data_out_clock = "clock1",
		ram_block1a_229.port_b_data_width = 1,
		ram_block1a_229.port_b_first_address = 229376,
		ram_block1a_229.port_b_first_bit_number = 5,
		ram_block1a_229.port_b_last_address = 237567,
		ram_block1a_229.port_b_logical_ram_depth = 307200,
		ram_block1a_229.port_b_logical_ram_width = 8,
		ram_block1a_229.port_b_read_enable_clock = "clock1",
		ram_block1a_229.power_up_uninitialized = "false",
		ram_block1a_229.ram_block_type = "M10K",
		ram_block1a_229.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_230
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[28]),
	.ena1(wire_rden_decode_b_eq[28]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[28]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_230portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_230.clk0_core_clock_enable = "ena0",
		ram_block1a_230.clk0_input_clock_enable = "none",
		ram_block1a_230.clk1_core_clock_enable = "ena1",
		ram_block1a_230.clk1_input_clock_enable = "none",
		ram_block1a_230.clk1_output_clock_enable = "none",
		ram_block1a_230.connectivity_checking = "OFF",
		ram_block1a_230.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_230.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_230.operation_mode = "dual_port",
		ram_block1a_230.port_a_address_width = 13,
		ram_block1a_230.port_a_data_width = 1,
		ram_block1a_230.port_a_first_address = 229376,
		ram_block1a_230.port_a_first_bit_number = 6,
		ram_block1a_230.port_a_last_address = 237567,
		ram_block1a_230.port_a_logical_ram_depth = 307200,
		ram_block1a_230.port_a_logical_ram_width = 8,
		ram_block1a_230.port_b_address_clear = "none",
		ram_block1a_230.port_b_address_clock = "clock1",
		ram_block1a_230.port_b_address_width = 13,
		ram_block1a_230.port_b_data_out_clear = "none",
		ram_block1a_230.port_b_data_out_clock = "clock1",
		ram_block1a_230.port_b_data_width = 1,
		ram_block1a_230.port_b_first_address = 229376,
		ram_block1a_230.port_b_first_bit_number = 6,
		ram_block1a_230.port_b_last_address = 237567,
		ram_block1a_230.port_b_logical_ram_depth = 307200,
		ram_block1a_230.port_b_logical_ram_width = 8,
		ram_block1a_230.port_b_read_enable_clock = "clock1",
		ram_block1a_230.power_up_uninitialized = "false",
		ram_block1a_230.ram_block_type = "M10K",
		ram_block1a_230.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_231
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[28]),
	.ena1(wire_rden_decode_b_eq[28]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[28]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_231portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_231.clk0_core_clock_enable = "ena0",
		ram_block1a_231.clk0_input_clock_enable = "none",
		ram_block1a_231.clk1_core_clock_enable = "ena1",
		ram_block1a_231.clk1_input_clock_enable = "none",
		ram_block1a_231.clk1_output_clock_enable = "none",
		ram_block1a_231.connectivity_checking = "OFF",
		ram_block1a_231.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_231.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_231.operation_mode = "dual_port",
		ram_block1a_231.port_a_address_width = 13,
		ram_block1a_231.port_a_data_width = 1,
		ram_block1a_231.port_a_first_address = 229376,
		ram_block1a_231.port_a_first_bit_number = 7,
		ram_block1a_231.port_a_last_address = 237567,
		ram_block1a_231.port_a_logical_ram_depth = 307200,
		ram_block1a_231.port_a_logical_ram_width = 8,
		ram_block1a_231.port_b_address_clear = "none",
		ram_block1a_231.port_b_address_clock = "clock1",
		ram_block1a_231.port_b_address_width = 13,
		ram_block1a_231.port_b_data_out_clear = "none",
		ram_block1a_231.port_b_data_out_clock = "clock1",
		ram_block1a_231.port_b_data_width = 1,
		ram_block1a_231.port_b_first_address = 229376,
		ram_block1a_231.port_b_first_bit_number = 7,
		ram_block1a_231.port_b_last_address = 237567,
		ram_block1a_231.port_b_logical_ram_depth = 307200,
		ram_block1a_231.port_b_logical_ram_width = 8,
		ram_block1a_231.port_b_read_enable_clock = "clock1",
		ram_block1a_231.power_up_uninitialized = "false",
		ram_block1a_231.ram_block_type = "M10K",
		ram_block1a_231.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_232
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[29]),
	.ena1(wire_rden_decode_b_eq[29]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[29]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_232portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_232.clk0_core_clock_enable = "ena0",
		ram_block1a_232.clk0_input_clock_enable = "none",
		ram_block1a_232.clk1_core_clock_enable = "ena1",
		ram_block1a_232.clk1_input_clock_enable = "none",
		ram_block1a_232.clk1_output_clock_enable = "none",
		ram_block1a_232.connectivity_checking = "OFF",
		ram_block1a_232.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_232.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_232.operation_mode = "dual_port",
		ram_block1a_232.port_a_address_width = 13,
		ram_block1a_232.port_a_data_width = 1,
		ram_block1a_232.port_a_first_address = 237568,
		ram_block1a_232.port_a_first_bit_number = 0,
		ram_block1a_232.port_a_last_address = 245759,
		ram_block1a_232.port_a_logical_ram_depth = 307200,
		ram_block1a_232.port_a_logical_ram_width = 8,
		ram_block1a_232.port_b_address_clear = "none",
		ram_block1a_232.port_b_address_clock = "clock1",
		ram_block1a_232.port_b_address_width = 13,
		ram_block1a_232.port_b_data_out_clear = "none",
		ram_block1a_232.port_b_data_out_clock = "clock1",
		ram_block1a_232.port_b_data_width = 1,
		ram_block1a_232.port_b_first_address = 237568,
		ram_block1a_232.port_b_first_bit_number = 0,
		ram_block1a_232.port_b_last_address = 245759,
		ram_block1a_232.port_b_logical_ram_depth = 307200,
		ram_block1a_232.port_b_logical_ram_width = 8,
		ram_block1a_232.port_b_read_enable_clock = "clock1",
		ram_block1a_232.power_up_uninitialized = "false",
		ram_block1a_232.ram_block_type = "M10K",
		ram_block1a_232.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_233
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[29]),
	.ena1(wire_rden_decode_b_eq[29]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[29]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_233portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_233.clk0_core_clock_enable = "ena0",
		ram_block1a_233.clk0_input_clock_enable = "none",
		ram_block1a_233.clk1_core_clock_enable = "ena1",
		ram_block1a_233.clk1_input_clock_enable = "none",
		ram_block1a_233.clk1_output_clock_enable = "none",
		ram_block1a_233.connectivity_checking = "OFF",
		ram_block1a_233.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_233.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_233.operation_mode = "dual_port",
		ram_block1a_233.port_a_address_width = 13,
		ram_block1a_233.port_a_data_width = 1,
		ram_block1a_233.port_a_first_address = 237568,
		ram_block1a_233.port_a_first_bit_number = 1,
		ram_block1a_233.port_a_last_address = 245759,
		ram_block1a_233.port_a_logical_ram_depth = 307200,
		ram_block1a_233.port_a_logical_ram_width = 8,
		ram_block1a_233.port_b_address_clear = "none",
		ram_block1a_233.port_b_address_clock = "clock1",
		ram_block1a_233.port_b_address_width = 13,
		ram_block1a_233.port_b_data_out_clear = "none",
		ram_block1a_233.port_b_data_out_clock = "clock1",
		ram_block1a_233.port_b_data_width = 1,
		ram_block1a_233.port_b_first_address = 237568,
		ram_block1a_233.port_b_first_bit_number = 1,
		ram_block1a_233.port_b_last_address = 245759,
		ram_block1a_233.port_b_logical_ram_depth = 307200,
		ram_block1a_233.port_b_logical_ram_width = 8,
		ram_block1a_233.port_b_read_enable_clock = "clock1",
		ram_block1a_233.power_up_uninitialized = "false",
		ram_block1a_233.ram_block_type = "M10K",
		ram_block1a_233.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_234
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[29]),
	.ena1(wire_rden_decode_b_eq[29]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[29]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_234portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_234.clk0_core_clock_enable = "ena0",
		ram_block1a_234.clk0_input_clock_enable = "none",
		ram_block1a_234.clk1_core_clock_enable = "ena1",
		ram_block1a_234.clk1_input_clock_enable = "none",
		ram_block1a_234.clk1_output_clock_enable = "none",
		ram_block1a_234.connectivity_checking = "OFF",
		ram_block1a_234.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_234.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_234.operation_mode = "dual_port",
		ram_block1a_234.port_a_address_width = 13,
		ram_block1a_234.port_a_data_width = 1,
		ram_block1a_234.port_a_first_address = 237568,
		ram_block1a_234.port_a_first_bit_number = 2,
		ram_block1a_234.port_a_last_address = 245759,
		ram_block1a_234.port_a_logical_ram_depth = 307200,
		ram_block1a_234.port_a_logical_ram_width = 8,
		ram_block1a_234.port_b_address_clear = "none",
		ram_block1a_234.port_b_address_clock = "clock1",
		ram_block1a_234.port_b_address_width = 13,
		ram_block1a_234.port_b_data_out_clear = "none",
		ram_block1a_234.port_b_data_out_clock = "clock1",
		ram_block1a_234.port_b_data_width = 1,
		ram_block1a_234.port_b_first_address = 237568,
		ram_block1a_234.port_b_first_bit_number = 2,
		ram_block1a_234.port_b_last_address = 245759,
		ram_block1a_234.port_b_logical_ram_depth = 307200,
		ram_block1a_234.port_b_logical_ram_width = 8,
		ram_block1a_234.port_b_read_enable_clock = "clock1",
		ram_block1a_234.power_up_uninitialized = "false",
		ram_block1a_234.ram_block_type = "M10K",
		ram_block1a_234.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_235
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[29]),
	.ena1(wire_rden_decode_b_eq[29]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[29]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_235portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_235.clk0_core_clock_enable = "ena0",
		ram_block1a_235.clk0_input_clock_enable = "none",
		ram_block1a_235.clk1_core_clock_enable = "ena1",
		ram_block1a_235.clk1_input_clock_enable = "none",
		ram_block1a_235.clk1_output_clock_enable = "none",
		ram_block1a_235.connectivity_checking = "OFF",
		ram_block1a_235.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_235.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_235.operation_mode = "dual_port",
		ram_block1a_235.port_a_address_width = 13,
		ram_block1a_235.port_a_data_width = 1,
		ram_block1a_235.port_a_first_address = 237568,
		ram_block1a_235.port_a_first_bit_number = 3,
		ram_block1a_235.port_a_last_address = 245759,
		ram_block1a_235.port_a_logical_ram_depth = 307200,
		ram_block1a_235.port_a_logical_ram_width = 8,
		ram_block1a_235.port_b_address_clear = "none",
		ram_block1a_235.port_b_address_clock = "clock1",
		ram_block1a_235.port_b_address_width = 13,
		ram_block1a_235.port_b_data_out_clear = "none",
		ram_block1a_235.port_b_data_out_clock = "clock1",
		ram_block1a_235.port_b_data_width = 1,
		ram_block1a_235.port_b_first_address = 237568,
		ram_block1a_235.port_b_first_bit_number = 3,
		ram_block1a_235.port_b_last_address = 245759,
		ram_block1a_235.port_b_logical_ram_depth = 307200,
		ram_block1a_235.port_b_logical_ram_width = 8,
		ram_block1a_235.port_b_read_enable_clock = "clock1",
		ram_block1a_235.power_up_uninitialized = "false",
		ram_block1a_235.ram_block_type = "M10K",
		ram_block1a_235.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_236
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[29]),
	.ena1(wire_rden_decode_b_eq[29]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[29]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_236portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_236.clk0_core_clock_enable = "ena0",
		ram_block1a_236.clk0_input_clock_enable = "none",
		ram_block1a_236.clk1_core_clock_enable = "ena1",
		ram_block1a_236.clk1_input_clock_enable = "none",
		ram_block1a_236.clk1_output_clock_enable = "none",
		ram_block1a_236.connectivity_checking = "OFF",
		ram_block1a_236.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_236.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_236.operation_mode = "dual_port",
		ram_block1a_236.port_a_address_width = 13,
		ram_block1a_236.port_a_data_width = 1,
		ram_block1a_236.port_a_first_address = 237568,
		ram_block1a_236.port_a_first_bit_number = 4,
		ram_block1a_236.port_a_last_address = 245759,
		ram_block1a_236.port_a_logical_ram_depth = 307200,
		ram_block1a_236.port_a_logical_ram_width = 8,
		ram_block1a_236.port_b_address_clear = "none",
		ram_block1a_236.port_b_address_clock = "clock1",
		ram_block1a_236.port_b_address_width = 13,
		ram_block1a_236.port_b_data_out_clear = "none",
		ram_block1a_236.port_b_data_out_clock = "clock1",
		ram_block1a_236.port_b_data_width = 1,
		ram_block1a_236.port_b_first_address = 237568,
		ram_block1a_236.port_b_first_bit_number = 4,
		ram_block1a_236.port_b_last_address = 245759,
		ram_block1a_236.port_b_logical_ram_depth = 307200,
		ram_block1a_236.port_b_logical_ram_width = 8,
		ram_block1a_236.port_b_read_enable_clock = "clock1",
		ram_block1a_236.power_up_uninitialized = "false",
		ram_block1a_236.ram_block_type = "M10K",
		ram_block1a_236.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_237
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[29]),
	.ena1(wire_rden_decode_b_eq[29]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[29]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_237portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_237.clk0_core_clock_enable = "ena0",
		ram_block1a_237.clk0_input_clock_enable = "none",
		ram_block1a_237.clk1_core_clock_enable = "ena1",
		ram_block1a_237.clk1_input_clock_enable = "none",
		ram_block1a_237.clk1_output_clock_enable = "none",
		ram_block1a_237.connectivity_checking = "OFF",
		ram_block1a_237.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_237.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_237.operation_mode = "dual_port",
		ram_block1a_237.port_a_address_width = 13,
		ram_block1a_237.port_a_data_width = 1,
		ram_block1a_237.port_a_first_address = 237568,
		ram_block1a_237.port_a_first_bit_number = 5,
		ram_block1a_237.port_a_last_address = 245759,
		ram_block1a_237.port_a_logical_ram_depth = 307200,
		ram_block1a_237.port_a_logical_ram_width = 8,
		ram_block1a_237.port_b_address_clear = "none",
		ram_block1a_237.port_b_address_clock = "clock1",
		ram_block1a_237.port_b_address_width = 13,
		ram_block1a_237.port_b_data_out_clear = "none",
		ram_block1a_237.port_b_data_out_clock = "clock1",
		ram_block1a_237.port_b_data_width = 1,
		ram_block1a_237.port_b_first_address = 237568,
		ram_block1a_237.port_b_first_bit_number = 5,
		ram_block1a_237.port_b_last_address = 245759,
		ram_block1a_237.port_b_logical_ram_depth = 307200,
		ram_block1a_237.port_b_logical_ram_width = 8,
		ram_block1a_237.port_b_read_enable_clock = "clock1",
		ram_block1a_237.power_up_uninitialized = "false",
		ram_block1a_237.ram_block_type = "M10K",
		ram_block1a_237.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_238
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[29]),
	.ena1(wire_rden_decode_b_eq[29]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[29]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_238portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_238.clk0_core_clock_enable = "ena0",
		ram_block1a_238.clk0_input_clock_enable = "none",
		ram_block1a_238.clk1_core_clock_enable = "ena1",
		ram_block1a_238.clk1_input_clock_enable = "none",
		ram_block1a_238.clk1_output_clock_enable = "none",
		ram_block1a_238.connectivity_checking = "OFF",
		ram_block1a_238.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_238.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_238.operation_mode = "dual_port",
		ram_block1a_238.port_a_address_width = 13,
		ram_block1a_238.port_a_data_width = 1,
		ram_block1a_238.port_a_first_address = 237568,
		ram_block1a_238.port_a_first_bit_number = 6,
		ram_block1a_238.port_a_last_address = 245759,
		ram_block1a_238.port_a_logical_ram_depth = 307200,
		ram_block1a_238.port_a_logical_ram_width = 8,
		ram_block1a_238.port_b_address_clear = "none",
		ram_block1a_238.port_b_address_clock = "clock1",
		ram_block1a_238.port_b_address_width = 13,
		ram_block1a_238.port_b_data_out_clear = "none",
		ram_block1a_238.port_b_data_out_clock = "clock1",
		ram_block1a_238.port_b_data_width = 1,
		ram_block1a_238.port_b_first_address = 237568,
		ram_block1a_238.port_b_first_bit_number = 6,
		ram_block1a_238.port_b_last_address = 245759,
		ram_block1a_238.port_b_logical_ram_depth = 307200,
		ram_block1a_238.port_b_logical_ram_width = 8,
		ram_block1a_238.port_b_read_enable_clock = "clock1",
		ram_block1a_238.power_up_uninitialized = "false",
		ram_block1a_238.ram_block_type = "M10K",
		ram_block1a_238.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_239
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[29]),
	.ena1(wire_rden_decode_b_eq[29]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[29]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_239portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_239.clk0_core_clock_enable = "ena0",
		ram_block1a_239.clk0_input_clock_enable = "none",
		ram_block1a_239.clk1_core_clock_enable = "ena1",
		ram_block1a_239.clk1_input_clock_enable = "none",
		ram_block1a_239.clk1_output_clock_enable = "none",
		ram_block1a_239.connectivity_checking = "OFF",
		ram_block1a_239.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_239.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_239.operation_mode = "dual_port",
		ram_block1a_239.port_a_address_width = 13,
		ram_block1a_239.port_a_data_width = 1,
		ram_block1a_239.port_a_first_address = 237568,
		ram_block1a_239.port_a_first_bit_number = 7,
		ram_block1a_239.port_a_last_address = 245759,
		ram_block1a_239.port_a_logical_ram_depth = 307200,
		ram_block1a_239.port_a_logical_ram_width = 8,
		ram_block1a_239.port_b_address_clear = "none",
		ram_block1a_239.port_b_address_clock = "clock1",
		ram_block1a_239.port_b_address_width = 13,
		ram_block1a_239.port_b_data_out_clear = "none",
		ram_block1a_239.port_b_data_out_clock = "clock1",
		ram_block1a_239.port_b_data_width = 1,
		ram_block1a_239.port_b_first_address = 237568,
		ram_block1a_239.port_b_first_bit_number = 7,
		ram_block1a_239.port_b_last_address = 245759,
		ram_block1a_239.port_b_logical_ram_depth = 307200,
		ram_block1a_239.port_b_logical_ram_width = 8,
		ram_block1a_239.port_b_read_enable_clock = "clock1",
		ram_block1a_239.power_up_uninitialized = "false",
		ram_block1a_239.ram_block_type = "M10K",
		ram_block1a_239.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_240
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[30]),
	.ena1(wire_rden_decode_b_eq[30]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[30]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_240portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_240.clk0_core_clock_enable = "ena0",
		ram_block1a_240.clk0_input_clock_enable = "none",
		ram_block1a_240.clk1_core_clock_enable = "ena1",
		ram_block1a_240.clk1_input_clock_enable = "none",
		ram_block1a_240.clk1_output_clock_enable = "none",
		ram_block1a_240.connectivity_checking = "OFF",
		ram_block1a_240.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_240.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_240.operation_mode = "dual_port",
		ram_block1a_240.port_a_address_width = 13,
		ram_block1a_240.port_a_data_width = 1,
		ram_block1a_240.port_a_first_address = 245760,
		ram_block1a_240.port_a_first_bit_number = 0,
		ram_block1a_240.port_a_last_address = 253951,
		ram_block1a_240.port_a_logical_ram_depth = 307200,
		ram_block1a_240.port_a_logical_ram_width = 8,
		ram_block1a_240.port_b_address_clear = "none",
		ram_block1a_240.port_b_address_clock = "clock1",
		ram_block1a_240.port_b_address_width = 13,
		ram_block1a_240.port_b_data_out_clear = "none",
		ram_block1a_240.port_b_data_out_clock = "clock1",
		ram_block1a_240.port_b_data_width = 1,
		ram_block1a_240.port_b_first_address = 245760,
		ram_block1a_240.port_b_first_bit_number = 0,
		ram_block1a_240.port_b_last_address = 253951,
		ram_block1a_240.port_b_logical_ram_depth = 307200,
		ram_block1a_240.port_b_logical_ram_width = 8,
		ram_block1a_240.port_b_read_enable_clock = "clock1",
		ram_block1a_240.power_up_uninitialized = "false",
		ram_block1a_240.ram_block_type = "M10K",
		ram_block1a_240.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_241
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[30]),
	.ena1(wire_rden_decode_b_eq[30]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[30]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_241portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_241.clk0_core_clock_enable = "ena0",
		ram_block1a_241.clk0_input_clock_enable = "none",
		ram_block1a_241.clk1_core_clock_enable = "ena1",
		ram_block1a_241.clk1_input_clock_enable = "none",
		ram_block1a_241.clk1_output_clock_enable = "none",
		ram_block1a_241.connectivity_checking = "OFF",
		ram_block1a_241.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_241.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_241.operation_mode = "dual_port",
		ram_block1a_241.port_a_address_width = 13,
		ram_block1a_241.port_a_data_width = 1,
		ram_block1a_241.port_a_first_address = 245760,
		ram_block1a_241.port_a_first_bit_number = 1,
		ram_block1a_241.port_a_last_address = 253951,
		ram_block1a_241.port_a_logical_ram_depth = 307200,
		ram_block1a_241.port_a_logical_ram_width = 8,
		ram_block1a_241.port_b_address_clear = "none",
		ram_block1a_241.port_b_address_clock = "clock1",
		ram_block1a_241.port_b_address_width = 13,
		ram_block1a_241.port_b_data_out_clear = "none",
		ram_block1a_241.port_b_data_out_clock = "clock1",
		ram_block1a_241.port_b_data_width = 1,
		ram_block1a_241.port_b_first_address = 245760,
		ram_block1a_241.port_b_first_bit_number = 1,
		ram_block1a_241.port_b_last_address = 253951,
		ram_block1a_241.port_b_logical_ram_depth = 307200,
		ram_block1a_241.port_b_logical_ram_width = 8,
		ram_block1a_241.port_b_read_enable_clock = "clock1",
		ram_block1a_241.power_up_uninitialized = "false",
		ram_block1a_241.ram_block_type = "M10K",
		ram_block1a_241.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_242
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[30]),
	.ena1(wire_rden_decode_b_eq[30]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[30]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_242portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_242.clk0_core_clock_enable = "ena0",
		ram_block1a_242.clk0_input_clock_enable = "none",
		ram_block1a_242.clk1_core_clock_enable = "ena1",
		ram_block1a_242.clk1_input_clock_enable = "none",
		ram_block1a_242.clk1_output_clock_enable = "none",
		ram_block1a_242.connectivity_checking = "OFF",
		ram_block1a_242.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_242.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_242.operation_mode = "dual_port",
		ram_block1a_242.port_a_address_width = 13,
		ram_block1a_242.port_a_data_width = 1,
		ram_block1a_242.port_a_first_address = 245760,
		ram_block1a_242.port_a_first_bit_number = 2,
		ram_block1a_242.port_a_last_address = 253951,
		ram_block1a_242.port_a_logical_ram_depth = 307200,
		ram_block1a_242.port_a_logical_ram_width = 8,
		ram_block1a_242.port_b_address_clear = "none",
		ram_block1a_242.port_b_address_clock = "clock1",
		ram_block1a_242.port_b_address_width = 13,
		ram_block1a_242.port_b_data_out_clear = "none",
		ram_block1a_242.port_b_data_out_clock = "clock1",
		ram_block1a_242.port_b_data_width = 1,
		ram_block1a_242.port_b_first_address = 245760,
		ram_block1a_242.port_b_first_bit_number = 2,
		ram_block1a_242.port_b_last_address = 253951,
		ram_block1a_242.port_b_logical_ram_depth = 307200,
		ram_block1a_242.port_b_logical_ram_width = 8,
		ram_block1a_242.port_b_read_enable_clock = "clock1",
		ram_block1a_242.power_up_uninitialized = "false",
		ram_block1a_242.ram_block_type = "M10K",
		ram_block1a_242.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_243
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[30]),
	.ena1(wire_rden_decode_b_eq[30]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[30]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_243portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_243.clk0_core_clock_enable = "ena0",
		ram_block1a_243.clk0_input_clock_enable = "none",
		ram_block1a_243.clk1_core_clock_enable = "ena1",
		ram_block1a_243.clk1_input_clock_enable = "none",
		ram_block1a_243.clk1_output_clock_enable = "none",
		ram_block1a_243.connectivity_checking = "OFF",
		ram_block1a_243.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_243.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_243.operation_mode = "dual_port",
		ram_block1a_243.port_a_address_width = 13,
		ram_block1a_243.port_a_data_width = 1,
		ram_block1a_243.port_a_first_address = 245760,
		ram_block1a_243.port_a_first_bit_number = 3,
		ram_block1a_243.port_a_last_address = 253951,
		ram_block1a_243.port_a_logical_ram_depth = 307200,
		ram_block1a_243.port_a_logical_ram_width = 8,
		ram_block1a_243.port_b_address_clear = "none",
		ram_block1a_243.port_b_address_clock = "clock1",
		ram_block1a_243.port_b_address_width = 13,
		ram_block1a_243.port_b_data_out_clear = "none",
		ram_block1a_243.port_b_data_out_clock = "clock1",
		ram_block1a_243.port_b_data_width = 1,
		ram_block1a_243.port_b_first_address = 245760,
		ram_block1a_243.port_b_first_bit_number = 3,
		ram_block1a_243.port_b_last_address = 253951,
		ram_block1a_243.port_b_logical_ram_depth = 307200,
		ram_block1a_243.port_b_logical_ram_width = 8,
		ram_block1a_243.port_b_read_enable_clock = "clock1",
		ram_block1a_243.power_up_uninitialized = "false",
		ram_block1a_243.ram_block_type = "M10K",
		ram_block1a_243.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_244
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[30]),
	.ena1(wire_rden_decode_b_eq[30]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[30]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_244portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_244.clk0_core_clock_enable = "ena0",
		ram_block1a_244.clk0_input_clock_enable = "none",
		ram_block1a_244.clk1_core_clock_enable = "ena1",
		ram_block1a_244.clk1_input_clock_enable = "none",
		ram_block1a_244.clk1_output_clock_enable = "none",
		ram_block1a_244.connectivity_checking = "OFF",
		ram_block1a_244.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_244.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_244.operation_mode = "dual_port",
		ram_block1a_244.port_a_address_width = 13,
		ram_block1a_244.port_a_data_width = 1,
		ram_block1a_244.port_a_first_address = 245760,
		ram_block1a_244.port_a_first_bit_number = 4,
		ram_block1a_244.port_a_last_address = 253951,
		ram_block1a_244.port_a_logical_ram_depth = 307200,
		ram_block1a_244.port_a_logical_ram_width = 8,
		ram_block1a_244.port_b_address_clear = "none",
		ram_block1a_244.port_b_address_clock = "clock1",
		ram_block1a_244.port_b_address_width = 13,
		ram_block1a_244.port_b_data_out_clear = "none",
		ram_block1a_244.port_b_data_out_clock = "clock1",
		ram_block1a_244.port_b_data_width = 1,
		ram_block1a_244.port_b_first_address = 245760,
		ram_block1a_244.port_b_first_bit_number = 4,
		ram_block1a_244.port_b_last_address = 253951,
		ram_block1a_244.port_b_logical_ram_depth = 307200,
		ram_block1a_244.port_b_logical_ram_width = 8,
		ram_block1a_244.port_b_read_enable_clock = "clock1",
		ram_block1a_244.power_up_uninitialized = "false",
		ram_block1a_244.ram_block_type = "M10K",
		ram_block1a_244.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_245
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[30]),
	.ena1(wire_rden_decode_b_eq[30]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[30]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_245portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_245.clk0_core_clock_enable = "ena0",
		ram_block1a_245.clk0_input_clock_enable = "none",
		ram_block1a_245.clk1_core_clock_enable = "ena1",
		ram_block1a_245.clk1_input_clock_enable = "none",
		ram_block1a_245.clk1_output_clock_enable = "none",
		ram_block1a_245.connectivity_checking = "OFF",
		ram_block1a_245.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_245.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_245.operation_mode = "dual_port",
		ram_block1a_245.port_a_address_width = 13,
		ram_block1a_245.port_a_data_width = 1,
		ram_block1a_245.port_a_first_address = 245760,
		ram_block1a_245.port_a_first_bit_number = 5,
		ram_block1a_245.port_a_last_address = 253951,
		ram_block1a_245.port_a_logical_ram_depth = 307200,
		ram_block1a_245.port_a_logical_ram_width = 8,
		ram_block1a_245.port_b_address_clear = "none",
		ram_block1a_245.port_b_address_clock = "clock1",
		ram_block1a_245.port_b_address_width = 13,
		ram_block1a_245.port_b_data_out_clear = "none",
		ram_block1a_245.port_b_data_out_clock = "clock1",
		ram_block1a_245.port_b_data_width = 1,
		ram_block1a_245.port_b_first_address = 245760,
		ram_block1a_245.port_b_first_bit_number = 5,
		ram_block1a_245.port_b_last_address = 253951,
		ram_block1a_245.port_b_logical_ram_depth = 307200,
		ram_block1a_245.port_b_logical_ram_width = 8,
		ram_block1a_245.port_b_read_enable_clock = "clock1",
		ram_block1a_245.power_up_uninitialized = "false",
		ram_block1a_245.ram_block_type = "M10K",
		ram_block1a_245.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_246
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[30]),
	.ena1(wire_rden_decode_b_eq[30]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[30]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_246portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_246.clk0_core_clock_enable = "ena0",
		ram_block1a_246.clk0_input_clock_enable = "none",
		ram_block1a_246.clk1_core_clock_enable = "ena1",
		ram_block1a_246.clk1_input_clock_enable = "none",
		ram_block1a_246.clk1_output_clock_enable = "none",
		ram_block1a_246.connectivity_checking = "OFF",
		ram_block1a_246.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_246.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_246.operation_mode = "dual_port",
		ram_block1a_246.port_a_address_width = 13,
		ram_block1a_246.port_a_data_width = 1,
		ram_block1a_246.port_a_first_address = 245760,
		ram_block1a_246.port_a_first_bit_number = 6,
		ram_block1a_246.port_a_last_address = 253951,
		ram_block1a_246.port_a_logical_ram_depth = 307200,
		ram_block1a_246.port_a_logical_ram_width = 8,
		ram_block1a_246.port_b_address_clear = "none",
		ram_block1a_246.port_b_address_clock = "clock1",
		ram_block1a_246.port_b_address_width = 13,
		ram_block1a_246.port_b_data_out_clear = "none",
		ram_block1a_246.port_b_data_out_clock = "clock1",
		ram_block1a_246.port_b_data_width = 1,
		ram_block1a_246.port_b_first_address = 245760,
		ram_block1a_246.port_b_first_bit_number = 6,
		ram_block1a_246.port_b_last_address = 253951,
		ram_block1a_246.port_b_logical_ram_depth = 307200,
		ram_block1a_246.port_b_logical_ram_width = 8,
		ram_block1a_246.port_b_read_enable_clock = "clock1",
		ram_block1a_246.power_up_uninitialized = "false",
		ram_block1a_246.ram_block_type = "M10K",
		ram_block1a_246.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_247
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[30]),
	.ena1(wire_rden_decode_b_eq[30]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[30]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_247portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_247.clk0_core_clock_enable = "ena0",
		ram_block1a_247.clk0_input_clock_enable = "none",
		ram_block1a_247.clk1_core_clock_enable = "ena1",
		ram_block1a_247.clk1_input_clock_enable = "none",
		ram_block1a_247.clk1_output_clock_enable = "none",
		ram_block1a_247.connectivity_checking = "OFF",
		ram_block1a_247.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_247.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_247.operation_mode = "dual_port",
		ram_block1a_247.port_a_address_width = 13,
		ram_block1a_247.port_a_data_width = 1,
		ram_block1a_247.port_a_first_address = 245760,
		ram_block1a_247.port_a_first_bit_number = 7,
		ram_block1a_247.port_a_last_address = 253951,
		ram_block1a_247.port_a_logical_ram_depth = 307200,
		ram_block1a_247.port_a_logical_ram_width = 8,
		ram_block1a_247.port_b_address_clear = "none",
		ram_block1a_247.port_b_address_clock = "clock1",
		ram_block1a_247.port_b_address_width = 13,
		ram_block1a_247.port_b_data_out_clear = "none",
		ram_block1a_247.port_b_data_out_clock = "clock1",
		ram_block1a_247.port_b_data_width = 1,
		ram_block1a_247.port_b_first_address = 245760,
		ram_block1a_247.port_b_first_bit_number = 7,
		ram_block1a_247.port_b_last_address = 253951,
		ram_block1a_247.port_b_logical_ram_depth = 307200,
		ram_block1a_247.port_b_logical_ram_width = 8,
		ram_block1a_247.port_b_read_enable_clock = "clock1",
		ram_block1a_247.power_up_uninitialized = "false",
		ram_block1a_247.ram_block_type = "M10K",
		ram_block1a_247.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_248
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[31]),
	.ena1(wire_rden_decode_b_eq[31]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[31]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_248portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_248.clk0_core_clock_enable = "ena0",
		ram_block1a_248.clk0_input_clock_enable = "none",
		ram_block1a_248.clk1_core_clock_enable = "ena1",
		ram_block1a_248.clk1_input_clock_enable = "none",
		ram_block1a_248.clk1_output_clock_enable = "none",
		ram_block1a_248.connectivity_checking = "OFF",
		ram_block1a_248.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_248.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_248.operation_mode = "dual_port",
		ram_block1a_248.port_a_address_width = 13,
		ram_block1a_248.port_a_data_width = 1,
		ram_block1a_248.port_a_first_address = 253952,
		ram_block1a_248.port_a_first_bit_number = 0,
		ram_block1a_248.port_a_last_address = 262143,
		ram_block1a_248.port_a_logical_ram_depth = 307200,
		ram_block1a_248.port_a_logical_ram_width = 8,
		ram_block1a_248.port_b_address_clear = "none",
		ram_block1a_248.port_b_address_clock = "clock1",
		ram_block1a_248.port_b_address_width = 13,
		ram_block1a_248.port_b_data_out_clear = "none",
		ram_block1a_248.port_b_data_out_clock = "clock1",
		ram_block1a_248.port_b_data_width = 1,
		ram_block1a_248.port_b_first_address = 253952,
		ram_block1a_248.port_b_first_bit_number = 0,
		ram_block1a_248.port_b_last_address = 262143,
		ram_block1a_248.port_b_logical_ram_depth = 307200,
		ram_block1a_248.port_b_logical_ram_width = 8,
		ram_block1a_248.port_b_read_enable_clock = "clock1",
		ram_block1a_248.power_up_uninitialized = "false",
		ram_block1a_248.ram_block_type = "M10K",
		ram_block1a_248.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_249
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[31]),
	.ena1(wire_rden_decode_b_eq[31]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[31]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_249portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_249.clk0_core_clock_enable = "ena0",
		ram_block1a_249.clk0_input_clock_enable = "none",
		ram_block1a_249.clk1_core_clock_enable = "ena1",
		ram_block1a_249.clk1_input_clock_enable = "none",
		ram_block1a_249.clk1_output_clock_enable = "none",
		ram_block1a_249.connectivity_checking = "OFF",
		ram_block1a_249.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_249.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_249.operation_mode = "dual_port",
		ram_block1a_249.port_a_address_width = 13,
		ram_block1a_249.port_a_data_width = 1,
		ram_block1a_249.port_a_first_address = 253952,
		ram_block1a_249.port_a_first_bit_number = 1,
		ram_block1a_249.port_a_last_address = 262143,
		ram_block1a_249.port_a_logical_ram_depth = 307200,
		ram_block1a_249.port_a_logical_ram_width = 8,
		ram_block1a_249.port_b_address_clear = "none",
		ram_block1a_249.port_b_address_clock = "clock1",
		ram_block1a_249.port_b_address_width = 13,
		ram_block1a_249.port_b_data_out_clear = "none",
		ram_block1a_249.port_b_data_out_clock = "clock1",
		ram_block1a_249.port_b_data_width = 1,
		ram_block1a_249.port_b_first_address = 253952,
		ram_block1a_249.port_b_first_bit_number = 1,
		ram_block1a_249.port_b_last_address = 262143,
		ram_block1a_249.port_b_logical_ram_depth = 307200,
		ram_block1a_249.port_b_logical_ram_width = 8,
		ram_block1a_249.port_b_read_enable_clock = "clock1",
		ram_block1a_249.power_up_uninitialized = "false",
		ram_block1a_249.ram_block_type = "M10K",
		ram_block1a_249.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_250
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[31]),
	.ena1(wire_rden_decode_b_eq[31]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[31]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_250portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_250.clk0_core_clock_enable = "ena0",
		ram_block1a_250.clk0_input_clock_enable = "none",
		ram_block1a_250.clk1_core_clock_enable = "ena1",
		ram_block1a_250.clk1_input_clock_enable = "none",
		ram_block1a_250.clk1_output_clock_enable = "none",
		ram_block1a_250.connectivity_checking = "OFF",
		ram_block1a_250.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_250.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_250.operation_mode = "dual_port",
		ram_block1a_250.port_a_address_width = 13,
		ram_block1a_250.port_a_data_width = 1,
		ram_block1a_250.port_a_first_address = 253952,
		ram_block1a_250.port_a_first_bit_number = 2,
		ram_block1a_250.port_a_last_address = 262143,
		ram_block1a_250.port_a_logical_ram_depth = 307200,
		ram_block1a_250.port_a_logical_ram_width = 8,
		ram_block1a_250.port_b_address_clear = "none",
		ram_block1a_250.port_b_address_clock = "clock1",
		ram_block1a_250.port_b_address_width = 13,
		ram_block1a_250.port_b_data_out_clear = "none",
		ram_block1a_250.port_b_data_out_clock = "clock1",
		ram_block1a_250.port_b_data_width = 1,
		ram_block1a_250.port_b_first_address = 253952,
		ram_block1a_250.port_b_first_bit_number = 2,
		ram_block1a_250.port_b_last_address = 262143,
		ram_block1a_250.port_b_logical_ram_depth = 307200,
		ram_block1a_250.port_b_logical_ram_width = 8,
		ram_block1a_250.port_b_read_enable_clock = "clock1",
		ram_block1a_250.power_up_uninitialized = "false",
		ram_block1a_250.ram_block_type = "M10K",
		ram_block1a_250.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_251
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[31]),
	.ena1(wire_rden_decode_b_eq[31]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[31]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_251portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_251.clk0_core_clock_enable = "ena0",
		ram_block1a_251.clk0_input_clock_enable = "none",
		ram_block1a_251.clk1_core_clock_enable = "ena1",
		ram_block1a_251.clk1_input_clock_enable = "none",
		ram_block1a_251.clk1_output_clock_enable = "none",
		ram_block1a_251.connectivity_checking = "OFF",
		ram_block1a_251.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_251.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_251.operation_mode = "dual_port",
		ram_block1a_251.port_a_address_width = 13,
		ram_block1a_251.port_a_data_width = 1,
		ram_block1a_251.port_a_first_address = 253952,
		ram_block1a_251.port_a_first_bit_number = 3,
		ram_block1a_251.port_a_last_address = 262143,
		ram_block1a_251.port_a_logical_ram_depth = 307200,
		ram_block1a_251.port_a_logical_ram_width = 8,
		ram_block1a_251.port_b_address_clear = "none",
		ram_block1a_251.port_b_address_clock = "clock1",
		ram_block1a_251.port_b_address_width = 13,
		ram_block1a_251.port_b_data_out_clear = "none",
		ram_block1a_251.port_b_data_out_clock = "clock1",
		ram_block1a_251.port_b_data_width = 1,
		ram_block1a_251.port_b_first_address = 253952,
		ram_block1a_251.port_b_first_bit_number = 3,
		ram_block1a_251.port_b_last_address = 262143,
		ram_block1a_251.port_b_logical_ram_depth = 307200,
		ram_block1a_251.port_b_logical_ram_width = 8,
		ram_block1a_251.port_b_read_enable_clock = "clock1",
		ram_block1a_251.power_up_uninitialized = "false",
		ram_block1a_251.ram_block_type = "M10K",
		ram_block1a_251.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_252
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[31]),
	.ena1(wire_rden_decode_b_eq[31]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[31]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_252portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_252.clk0_core_clock_enable = "ena0",
		ram_block1a_252.clk0_input_clock_enable = "none",
		ram_block1a_252.clk1_core_clock_enable = "ena1",
		ram_block1a_252.clk1_input_clock_enable = "none",
		ram_block1a_252.clk1_output_clock_enable = "none",
		ram_block1a_252.connectivity_checking = "OFF",
		ram_block1a_252.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_252.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_252.operation_mode = "dual_port",
		ram_block1a_252.port_a_address_width = 13,
		ram_block1a_252.port_a_data_width = 1,
		ram_block1a_252.port_a_first_address = 253952,
		ram_block1a_252.port_a_first_bit_number = 4,
		ram_block1a_252.port_a_last_address = 262143,
		ram_block1a_252.port_a_logical_ram_depth = 307200,
		ram_block1a_252.port_a_logical_ram_width = 8,
		ram_block1a_252.port_b_address_clear = "none",
		ram_block1a_252.port_b_address_clock = "clock1",
		ram_block1a_252.port_b_address_width = 13,
		ram_block1a_252.port_b_data_out_clear = "none",
		ram_block1a_252.port_b_data_out_clock = "clock1",
		ram_block1a_252.port_b_data_width = 1,
		ram_block1a_252.port_b_first_address = 253952,
		ram_block1a_252.port_b_first_bit_number = 4,
		ram_block1a_252.port_b_last_address = 262143,
		ram_block1a_252.port_b_logical_ram_depth = 307200,
		ram_block1a_252.port_b_logical_ram_width = 8,
		ram_block1a_252.port_b_read_enable_clock = "clock1",
		ram_block1a_252.power_up_uninitialized = "false",
		ram_block1a_252.ram_block_type = "M10K",
		ram_block1a_252.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_253
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[31]),
	.ena1(wire_rden_decode_b_eq[31]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[31]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_253portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_253.clk0_core_clock_enable = "ena0",
		ram_block1a_253.clk0_input_clock_enable = "none",
		ram_block1a_253.clk1_core_clock_enable = "ena1",
		ram_block1a_253.clk1_input_clock_enable = "none",
		ram_block1a_253.clk1_output_clock_enable = "none",
		ram_block1a_253.connectivity_checking = "OFF",
		ram_block1a_253.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_253.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_253.operation_mode = "dual_port",
		ram_block1a_253.port_a_address_width = 13,
		ram_block1a_253.port_a_data_width = 1,
		ram_block1a_253.port_a_first_address = 253952,
		ram_block1a_253.port_a_first_bit_number = 5,
		ram_block1a_253.port_a_last_address = 262143,
		ram_block1a_253.port_a_logical_ram_depth = 307200,
		ram_block1a_253.port_a_logical_ram_width = 8,
		ram_block1a_253.port_b_address_clear = "none",
		ram_block1a_253.port_b_address_clock = "clock1",
		ram_block1a_253.port_b_address_width = 13,
		ram_block1a_253.port_b_data_out_clear = "none",
		ram_block1a_253.port_b_data_out_clock = "clock1",
		ram_block1a_253.port_b_data_width = 1,
		ram_block1a_253.port_b_first_address = 253952,
		ram_block1a_253.port_b_first_bit_number = 5,
		ram_block1a_253.port_b_last_address = 262143,
		ram_block1a_253.port_b_logical_ram_depth = 307200,
		ram_block1a_253.port_b_logical_ram_width = 8,
		ram_block1a_253.port_b_read_enable_clock = "clock1",
		ram_block1a_253.power_up_uninitialized = "false",
		ram_block1a_253.ram_block_type = "M10K",
		ram_block1a_253.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_254
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[31]),
	.ena1(wire_rden_decode_b_eq[31]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[31]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_254portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_254.clk0_core_clock_enable = "ena0",
		ram_block1a_254.clk0_input_clock_enable = "none",
		ram_block1a_254.clk1_core_clock_enable = "ena1",
		ram_block1a_254.clk1_input_clock_enable = "none",
		ram_block1a_254.clk1_output_clock_enable = "none",
		ram_block1a_254.connectivity_checking = "OFF",
		ram_block1a_254.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_254.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_254.operation_mode = "dual_port",
		ram_block1a_254.port_a_address_width = 13,
		ram_block1a_254.port_a_data_width = 1,
		ram_block1a_254.port_a_first_address = 253952,
		ram_block1a_254.port_a_first_bit_number = 6,
		ram_block1a_254.port_a_last_address = 262143,
		ram_block1a_254.port_a_logical_ram_depth = 307200,
		ram_block1a_254.port_a_logical_ram_width = 8,
		ram_block1a_254.port_b_address_clear = "none",
		ram_block1a_254.port_b_address_clock = "clock1",
		ram_block1a_254.port_b_address_width = 13,
		ram_block1a_254.port_b_data_out_clear = "none",
		ram_block1a_254.port_b_data_out_clock = "clock1",
		ram_block1a_254.port_b_data_width = 1,
		ram_block1a_254.port_b_first_address = 253952,
		ram_block1a_254.port_b_first_bit_number = 6,
		ram_block1a_254.port_b_last_address = 262143,
		ram_block1a_254.port_b_logical_ram_depth = 307200,
		ram_block1a_254.port_b_logical_ram_width = 8,
		ram_block1a_254.port_b_read_enable_clock = "clock1",
		ram_block1a_254.power_up_uninitialized = "false",
		ram_block1a_254.ram_block_type = "M10K",
		ram_block1a_254.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_255
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[31]),
	.ena1(wire_rden_decode_b_eq[31]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[31]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_255portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_255.clk0_core_clock_enable = "ena0",
		ram_block1a_255.clk0_input_clock_enable = "none",
		ram_block1a_255.clk1_core_clock_enable = "ena1",
		ram_block1a_255.clk1_input_clock_enable = "none",
		ram_block1a_255.clk1_output_clock_enable = "none",
		ram_block1a_255.connectivity_checking = "OFF",
		ram_block1a_255.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_255.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_255.operation_mode = "dual_port",
		ram_block1a_255.port_a_address_width = 13,
		ram_block1a_255.port_a_data_width = 1,
		ram_block1a_255.port_a_first_address = 253952,
		ram_block1a_255.port_a_first_bit_number = 7,
		ram_block1a_255.port_a_last_address = 262143,
		ram_block1a_255.port_a_logical_ram_depth = 307200,
		ram_block1a_255.port_a_logical_ram_width = 8,
		ram_block1a_255.port_b_address_clear = "none",
		ram_block1a_255.port_b_address_clock = "clock1",
		ram_block1a_255.port_b_address_width = 13,
		ram_block1a_255.port_b_data_out_clear = "none",
		ram_block1a_255.port_b_data_out_clock = "clock1",
		ram_block1a_255.port_b_data_width = 1,
		ram_block1a_255.port_b_first_address = 253952,
		ram_block1a_255.port_b_first_bit_number = 7,
		ram_block1a_255.port_b_last_address = 262143,
		ram_block1a_255.port_b_logical_ram_depth = 307200,
		ram_block1a_255.port_b_logical_ram_width = 8,
		ram_block1a_255.port_b_read_enable_clock = "clock1",
		ram_block1a_255.power_up_uninitialized = "false",
		ram_block1a_255.ram_block_type = "M10K",
		ram_block1a_255.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_256
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[32]),
	.ena1(wire_rden_decode_b_eq[32]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[32]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_256portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_256.clk0_core_clock_enable = "ena0",
		ram_block1a_256.clk0_input_clock_enable = "none",
		ram_block1a_256.clk1_core_clock_enable = "ena1",
		ram_block1a_256.clk1_input_clock_enable = "none",
		ram_block1a_256.clk1_output_clock_enable = "none",
		ram_block1a_256.connectivity_checking = "OFF",
		ram_block1a_256.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_256.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_256.operation_mode = "dual_port",
		ram_block1a_256.port_a_address_width = 13,
		ram_block1a_256.port_a_data_width = 1,
		ram_block1a_256.port_a_first_address = 262144,
		ram_block1a_256.port_a_first_bit_number = 0,
		ram_block1a_256.port_a_last_address = 270335,
		ram_block1a_256.port_a_logical_ram_depth = 307200,
		ram_block1a_256.port_a_logical_ram_width = 8,
		ram_block1a_256.port_b_address_clear = "none",
		ram_block1a_256.port_b_address_clock = "clock1",
		ram_block1a_256.port_b_address_width = 13,
		ram_block1a_256.port_b_data_out_clear = "none",
		ram_block1a_256.port_b_data_out_clock = "clock1",
		ram_block1a_256.port_b_data_width = 1,
		ram_block1a_256.port_b_first_address = 262144,
		ram_block1a_256.port_b_first_bit_number = 0,
		ram_block1a_256.port_b_last_address = 270335,
		ram_block1a_256.port_b_logical_ram_depth = 307200,
		ram_block1a_256.port_b_logical_ram_width = 8,
		ram_block1a_256.port_b_read_enable_clock = "clock1",
		ram_block1a_256.power_up_uninitialized = "false",
		ram_block1a_256.ram_block_type = "M10K",
		ram_block1a_256.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_257
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[32]),
	.ena1(wire_rden_decode_b_eq[32]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[32]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_257portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_257.clk0_core_clock_enable = "ena0",
		ram_block1a_257.clk0_input_clock_enable = "none",
		ram_block1a_257.clk1_core_clock_enable = "ena1",
		ram_block1a_257.clk1_input_clock_enable = "none",
		ram_block1a_257.clk1_output_clock_enable = "none",
		ram_block1a_257.connectivity_checking = "OFF",
		ram_block1a_257.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_257.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_257.operation_mode = "dual_port",
		ram_block1a_257.port_a_address_width = 13,
		ram_block1a_257.port_a_data_width = 1,
		ram_block1a_257.port_a_first_address = 262144,
		ram_block1a_257.port_a_first_bit_number = 1,
		ram_block1a_257.port_a_last_address = 270335,
		ram_block1a_257.port_a_logical_ram_depth = 307200,
		ram_block1a_257.port_a_logical_ram_width = 8,
		ram_block1a_257.port_b_address_clear = "none",
		ram_block1a_257.port_b_address_clock = "clock1",
		ram_block1a_257.port_b_address_width = 13,
		ram_block1a_257.port_b_data_out_clear = "none",
		ram_block1a_257.port_b_data_out_clock = "clock1",
		ram_block1a_257.port_b_data_width = 1,
		ram_block1a_257.port_b_first_address = 262144,
		ram_block1a_257.port_b_first_bit_number = 1,
		ram_block1a_257.port_b_last_address = 270335,
		ram_block1a_257.port_b_logical_ram_depth = 307200,
		ram_block1a_257.port_b_logical_ram_width = 8,
		ram_block1a_257.port_b_read_enable_clock = "clock1",
		ram_block1a_257.power_up_uninitialized = "false",
		ram_block1a_257.ram_block_type = "M10K",
		ram_block1a_257.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_258
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[32]),
	.ena1(wire_rden_decode_b_eq[32]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[32]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_258portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_258.clk0_core_clock_enable = "ena0",
		ram_block1a_258.clk0_input_clock_enable = "none",
		ram_block1a_258.clk1_core_clock_enable = "ena1",
		ram_block1a_258.clk1_input_clock_enable = "none",
		ram_block1a_258.clk1_output_clock_enable = "none",
		ram_block1a_258.connectivity_checking = "OFF",
		ram_block1a_258.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_258.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_258.operation_mode = "dual_port",
		ram_block1a_258.port_a_address_width = 13,
		ram_block1a_258.port_a_data_width = 1,
		ram_block1a_258.port_a_first_address = 262144,
		ram_block1a_258.port_a_first_bit_number = 2,
		ram_block1a_258.port_a_last_address = 270335,
		ram_block1a_258.port_a_logical_ram_depth = 307200,
		ram_block1a_258.port_a_logical_ram_width = 8,
		ram_block1a_258.port_b_address_clear = "none",
		ram_block1a_258.port_b_address_clock = "clock1",
		ram_block1a_258.port_b_address_width = 13,
		ram_block1a_258.port_b_data_out_clear = "none",
		ram_block1a_258.port_b_data_out_clock = "clock1",
		ram_block1a_258.port_b_data_width = 1,
		ram_block1a_258.port_b_first_address = 262144,
		ram_block1a_258.port_b_first_bit_number = 2,
		ram_block1a_258.port_b_last_address = 270335,
		ram_block1a_258.port_b_logical_ram_depth = 307200,
		ram_block1a_258.port_b_logical_ram_width = 8,
		ram_block1a_258.port_b_read_enable_clock = "clock1",
		ram_block1a_258.power_up_uninitialized = "false",
		ram_block1a_258.ram_block_type = "M10K",
		ram_block1a_258.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_259
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[32]),
	.ena1(wire_rden_decode_b_eq[32]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[32]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_259portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_259.clk0_core_clock_enable = "ena0",
		ram_block1a_259.clk0_input_clock_enable = "none",
		ram_block1a_259.clk1_core_clock_enable = "ena1",
		ram_block1a_259.clk1_input_clock_enable = "none",
		ram_block1a_259.clk1_output_clock_enable = "none",
		ram_block1a_259.connectivity_checking = "OFF",
		ram_block1a_259.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_259.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_259.operation_mode = "dual_port",
		ram_block1a_259.port_a_address_width = 13,
		ram_block1a_259.port_a_data_width = 1,
		ram_block1a_259.port_a_first_address = 262144,
		ram_block1a_259.port_a_first_bit_number = 3,
		ram_block1a_259.port_a_last_address = 270335,
		ram_block1a_259.port_a_logical_ram_depth = 307200,
		ram_block1a_259.port_a_logical_ram_width = 8,
		ram_block1a_259.port_b_address_clear = "none",
		ram_block1a_259.port_b_address_clock = "clock1",
		ram_block1a_259.port_b_address_width = 13,
		ram_block1a_259.port_b_data_out_clear = "none",
		ram_block1a_259.port_b_data_out_clock = "clock1",
		ram_block1a_259.port_b_data_width = 1,
		ram_block1a_259.port_b_first_address = 262144,
		ram_block1a_259.port_b_first_bit_number = 3,
		ram_block1a_259.port_b_last_address = 270335,
		ram_block1a_259.port_b_logical_ram_depth = 307200,
		ram_block1a_259.port_b_logical_ram_width = 8,
		ram_block1a_259.port_b_read_enable_clock = "clock1",
		ram_block1a_259.power_up_uninitialized = "false",
		ram_block1a_259.ram_block_type = "M10K",
		ram_block1a_259.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_260
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[32]),
	.ena1(wire_rden_decode_b_eq[32]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[32]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_260portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_260.clk0_core_clock_enable = "ena0",
		ram_block1a_260.clk0_input_clock_enable = "none",
		ram_block1a_260.clk1_core_clock_enable = "ena1",
		ram_block1a_260.clk1_input_clock_enable = "none",
		ram_block1a_260.clk1_output_clock_enable = "none",
		ram_block1a_260.connectivity_checking = "OFF",
		ram_block1a_260.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_260.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_260.operation_mode = "dual_port",
		ram_block1a_260.port_a_address_width = 13,
		ram_block1a_260.port_a_data_width = 1,
		ram_block1a_260.port_a_first_address = 262144,
		ram_block1a_260.port_a_first_bit_number = 4,
		ram_block1a_260.port_a_last_address = 270335,
		ram_block1a_260.port_a_logical_ram_depth = 307200,
		ram_block1a_260.port_a_logical_ram_width = 8,
		ram_block1a_260.port_b_address_clear = "none",
		ram_block1a_260.port_b_address_clock = "clock1",
		ram_block1a_260.port_b_address_width = 13,
		ram_block1a_260.port_b_data_out_clear = "none",
		ram_block1a_260.port_b_data_out_clock = "clock1",
		ram_block1a_260.port_b_data_width = 1,
		ram_block1a_260.port_b_first_address = 262144,
		ram_block1a_260.port_b_first_bit_number = 4,
		ram_block1a_260.port_b_last_address = 270335,
		ram_block1a_260.port_b_logical_ram_depth = 307200,
		ram_block1a_260.port_b_logical_ram_width = 8,
		ram_block1a_260.port_b_read_enable_clock = "clock1",
		ram_block1a_260.power_up_uninitialized = "false",
		ram_block1a_260.ram_block_type = "M10K",
		ram_block1a_260.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_261
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[32]),
	.ena1(wire_rden_decode_b_eq[32]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[32]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_261portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_261.clk0_core_clock_enable = "ena0",
		ram_block1a_261.clk0_input_clock_enable = "none",
		ram_block1a_261.clk1_core_clock_enable = "ena1",
		ram_block1a_261.clk1_input_clock_enable = "none",
		ram_block1a_261.clk1_output_clock_enable = "none",
		ram_block1a_261.connectivity_checking = "OFF",
		ram_block1a_261.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_261.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_261.operation_mode = "dual_port",
		ram_block1a_261.port_a_address_width = 13,
		ram_block1a_261.port_a_data_width = 1,
		ram_block1a_261.port_a_first_address = 262144,
		ram_block1a_261.port_a_first_bit_number = 5,
		ram_block1a_261.port_a_last_address = 270335,
		ram_block1a_261.port_a_logical_ram_depth = 307200,
		ram_block1a_261.port_a_logical_ram_width = 8,
		ram_block1a_261.port_b_address_clear = "none",
		ram_block1a_261.port_b_address_clock = "clock1",
		ram_block1a_261.port_b_address_width = 13,
		ram_block1a_261.port_b_data_out_clear = "none",
		ram_block1a_261.port_b_data_out_clock = "clock1",
		ram_block1a_261.port_b_data_width = 1,
		ram_block1a_261.port_b_first_address = 262144,
		ram_block1a_261.port_b_first_bit_number = 5,
		ram_block1a_261.port_b_last_address = 270335,
		ram_block1a_261.port_b_logical_ram_depth = 307200,
		ram_block1a_261.port_b_logical_ram_width = 8,
		ram_block1a_261.port_b_read_enable_clock = "clock1",
		ram_block1a_261.power_up_uninitialized = "false",
		ram_block1a_261.ram_block_type = "M10K",
		ram_block1a_261.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_262
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[32]),
	.ena1(wire_rden_decode_b_eq[32]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[32]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_262portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_262.clk0_core_clock_enable = "ena0",
		ram_block1a_262.clk0_input_clock_enable = "none",
		ram_block1a_262.clk1_core_clock_enable = "ena1",
		ram_block1a_262.clk1_input_clock_enable = "none",
		ram_block1a_262.clk1_output_clock_enable = "none",
		ram_block1a_262.connectivity_checking = "OFF",
		ram_block1a_262.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_262.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_262.operation_mode = "dual_port",
		ram_block1a_262.port_a_address_width = 13,
		ram_block1a_262.port_a_data_width = 1,
		ram_block1a_262.port_a_first_address = 262144,
		ram_block1a_262.port_a_first_bit_number = 6,
		ram_block1a_262.port_a_last_address = 270335,
		ram_block1a_262.port_a_logical_ram_depth = 307200,
		ram_block1a_262.port_a_logical_ram_width = 8,
		ram_block1a_262.port_b_address_clear = "none",
		ram_block1a_262.port_b_address_clock = "clock1",
		ram_block1a_262.port_b_address_width = 13,
		ram_block1a_262.port_b_data_out_clear = "none",
		ram_block1a_262.port_b_data_out_clock = "clock1",
		ram_block1a_262.port_b_data_width = 1,
		ram_block1a_262.port_b_first_address = 262144,
		ram_block1a_262.port_b_first_bit_number = 6,
		ram_block1a_262.port_b_last_address = 270335,
		ram_block1a_262.port_b_logical_ram_depth = 307200,
		ram_block1a_262.port_b_logical_ram_width = 8,
		ram_block1a_262.port_b_read_enable_clock = "clock1",
		ram_block1a_262.power_up_uninitialized = "false",
		ram_block1a_262.ram_block_type = "M10K",
		ram_block1a_262.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_263
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[32]),
	.ena1(wire_rden_decode_b_eq[32]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[32]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_263portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_263.clk0_core_clock_enable = "ena0",
		ram_block1a_263.clk0_input_clock_enable = "none",
		ram_block1a_263.clk1_core_clock_enable = "ena1",
		ram_block1a_263.clk1_input_clock_enable = "none",
		ram_block1a_263.clk1_output_clock_enable = "none",
		ram_block1a_263.connectivity_checking = "OFF",
		ram_block1a_263.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_263.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_263.operation_mode = "dual_port",
		ram_block1a_263.port_a_address_width = 13,
		ram_block1a_263.port_a_data_width = 1,
		ram_block1a_263.port_a_first_address = 262144,
		ram_block1a_263.port_a_first_bit_number = 7,
		ram_block1a_263.port_a_last_address = 270335,
		ram_block1a_263.port_a_logical_ram_depth = 307200,
		ram_block1a_263.port_a_logical_ram_width = 8,
		ram_block1a_263.port_b_address_clear = "none",
		ram_block1a_263.port_b_address_clock = "clock1",
		ram_block1a_263.port_b_address_width = 13,
		ram_block1a_263.port_b_data_out_clear = "none",
		ram_block1a_263.port_b_data_out_clock = "clock1",
		ram_block1a_263.port_b_data_width = 1,
		ram_block1a_263.port_b_first_address = 262144,
		ram_block1a_263.port_b_first_bit_number = 7,
		ram_block1a_263.port_b_last_address = 270335,
		ram_block1a_263.port_b_logical_ram_depth = 307200,
		ram_block1a_263.port_b_logical_ram_width = 8,
		ram_block1a_263.port_b_read_enable_clock = "clock1",
		ram_block1a_263.power_up_uninitialized = "false",
		ram_block1a_263.ram_block_type = "M10K",
		ram_block1a_263.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_264
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[33]),
	.ena1(wire_rden_decode_b_eq[33]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[33]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_264portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_264.clk0_core_clock_enable = "ena0",
		ram_block1a_264.clk0_input_clock_enable = "none",
		ram_block1a_264.clk1_core_clock_enable = "ena1",
		ram_block1a_264.clk1_input_clock_enable = "none",
		ram_block1a_264.clk1_output_clock_enable = "none",
		ram_block1a_264.connectivity_checking = "OFF",
		ram_block1a_264.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_264.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_264.operation_mode = "dual_port",
		ram_block1a_264.port_a_address_width = 13,
		ram_block1a_264.port_a_data_width = 1,
		ram_block1a_264.port_a_first_address = 270336,
		ram_block1a_264.port_a_first_bit_number = 0,
		ram_block1a_264.port_a_last_address = 278527,
		ram_block1a_264.port_a_logical_ram_depth = 307200,
		ram_block1a_264.port_a_logical_ram_width = 8,
		ram_block1a_264.port_b_address_clear = "none",
		ram_block1a_264.port_b_address_clock = "clock1",
		ram_block1a_264.port_b_address_width = 13,
		ram_block1a_264.port_b_data_out_clear = "none",
		ram_block1a_264.port_b_data_out_clock = "clock1",
		ram_block1a_264.port_b_data_width = 1,
		ram_block1a_264.port_b_first_address = 270336,
		ram_block1a_264.port_b_first_bit_number = 0,
		ram_block1a_264.port_b_last_address = 278527,
		ram_block1a_264.port_b_logical_ram_depth = 307200,
		ram_block1a_264.port_b_logical_ram_width = 8,
		ram_block1a_264.port_b_read_enable_clock = "clock1",
		ram_block1a_264.power_up_uninitialized = "false",
		ram_block1a_264.ram_block_type = "M10K",
		ram_block1a_264.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_265
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[33]),
	.ena1(wire_rden_decode_b_eq[33]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[33]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_265portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_265.clk0_core_clock_enable = "ena0",
		ram_block1a_265.clk0_input_clock_enable = "none",
		ram_block1a_265.clk1_core_clock_enable = "ena1",
		ram_block1a_265.clk1_input_clock_enable = "none",
		ram_block1a_265.clk1_output_clock_enable = "none",
		ram_block1a_265.connectivity_checking = "OFF",
		ram_block1a_265.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_265.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_265.operation_mode = "dual_port",
		ram_block1a_265.port_a_address_width = 13,
		ram_block1a_265.port_a_data_width = 1,
		ram_block1a_265.port_a_first_address = 270336,
		ram_block1a_265.port_a_first_bit_number = 1,
		ram_block1a_265.port_a_last_address = 278527,
		ram_block1a_265.port_a_logical_ram_depth = 307200,
		ram_block1a_265.port_a_logical_ram_width = 8,
		ram_block1a_265.port_b_address_clear = "none",
		ram_block1a_265.port_b_address_clock = "clock1",
		ram_block1a_265.port_b_address_width = 13,
		ram_block1a_265.port_b_data_out_clear = "none",
		ram_block1a_265.port_b_data_out_clock = "clock1",
		ram_block1a_265.port_b_data_width = 1,
		ram_block1a_265.port_b_first_address = 270336,
		ram_block1a_265.port_b_first_bit_number = 1,
		ram_block1a_265.port_b_last_address = 278527,
		ram_block1a_265.port_b_logical_ram_depth = 307200,
		ram_block1a_265.port_b_logical_ram_width = 8,
		ram_block1a_265.port_b_read_enable_clock = "clock1",
		ram_block1a_265.power_up_uninitialized = "false",
		ram_block1a_265.ram_block_type = "M10K",
		ram_block1a_265.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_266
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[33]),
	.ena1(wire_rden_decode_b_eq[33]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[33]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_266portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_266.clk0_core_clock_enable = "ena0",
		ram_block1a_266.clk0_input_clock_enable = "none",
		ram_block1a_266.clk1_core_clock_enable = "ena1",
		ram_block1a_266.clk1_input_clock_enable = "none",
		ram_block1a_266.clk1_output_clock_enable = "none",
		ram_block1a_266.connectivity_checking = "OFF",
		ram_block1a_266.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_266.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_266.operation_mode = "dual_port",
		ram_block1a_266.port_a_address_width = 13,
		ram_block1a_266.port_a_data_width = 1,
		ram_block1a_266.port_a_first_address = 270336,
		ram_block1a_266.port_a_first_bit_number = 2,
		ram_block1a_266.port_a_last_address = 278527,
		ram_block1a_266.port_a_logical_ram_depth = 307200,
		ram_block1a_266.port_a_logical_ram_width = 8,
		ram_block1a_266.port_b_address_clear = "none",
		ram_block1a_266.port_b_address_clock = "clock1",
		ram_block1a_266.port_b_address_width = 13,
		ram_block1a_266.port_b_data_out_clear = "none",
		ram_block1a_266.port_b_data_out_clock = "clock1",
		ram_block1a_266.port_b_data_width = 1,
		ram_block1a_266.port_b_first_address = 270336,
		ram_block1a_266.port_b_first_bit_number = 2,
		ram_block1a_266.port_b_last_address = 278527,
		ram_block1a_266.port_b_logical_ram_depth = 307200,
		ram_block1a_266.port_b_logical_ram_width = 8,
		ram_block1a_266.port_b_read_enable_clock = "clock1",
		ram_block1a_266.power_up_uninitialized = "false",
		ram_block1a_266.ram_block_type = "M10K",
		ram_block1a_266.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_267
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[33]),
	.ena1(wire_rden_decode_b_eq[33]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[33]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_267portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_267.clk0_core_clock_enable = "ena0",
		ram_block1a_267.clk0_input_clock_enable = "none",
		ram_block1a_267.clk1_core_clock_enable = "ena1",
		ram_block1a_267.clk1_input_clock_enable = "none",
		ram_block1a_267.clk1_output_clock_enable = "none",
		ram_block1a_267.connectivity_checking = "OFF",
		ram_block1a_267.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_267.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_267.operation_mode = "dual_port",
		ram_block1a_267.port_a_address_width = 13,
		ram_block1a_267.port_a_data_width = 1,
		ram_block1a_267.port_a_first_address = 270336,
		ram_block1a_267.port_a_first_bit_number = 3,
		ram_block1a_267.port_a_last_address = 278527,
		ram_block1a_267.port_a_logical_ram_depth = 307200,
		ram_block1a_267.port_a_logical_ram_width = 8,
		ram_block1a_267.port_b_address_clear = "none",
		ram_block1a_267.port_b_address_clock = "clock1",
		ram_block1a_267.port_b_address_width = 13,
		ram_block1a_267.port_b_data_out_clear = "none",
		ram_block1a_267.port_b_data_out_clock = "clock1",
		ram_block1a_267.port_b_data_width = 1,
		ram_block1a_267.port_b_first_address = 270336,
		ram_block1a_267.port_b_first_bit_number = 3,
		ram_block1a_267.port_b_last_address = 278527,
		ram_block1a_267.port_b_logical_ram_depth = 307200,
		ram_block1a_267.port_b_logical_ram_width = 8,
		ram_block1a_267.port_b_read_enable_clock = "clock1",
		ram_block1a_267.power_up_uninitialized = "false",
		ram_block1a_267.ram_block_type = "M10K",
		ram_block1a_267.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_268
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[33]),
	.ena1(wire_rden_decode_b_eq[33]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[33]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_268portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_268.clk0_core_clock_enable = "ena0",
		ram_block1a_268.clk0_input_clock_enable = "none",
		ram_block1a_268.clk1_core_clock_enable = "ena1",
		ram_block1a_268.clk1_input_clock_enable = "none",
		ram_block1a_268.clk1_output_clock_enable = "none",
		ram_block1a_268.connectivity_checking = "OFF",
		ram_block1a_268.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_268.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_268.operation_mode = "dual_port",
		ram_block1a_268.port_a_address_width = 13,
		ram_block1a_268.port_a_data_width = 1,
		ram_block1a_268.port_a_first_address = 270336,
		ram_block1a_268.port_a_first_bit_number = 4,
		ram_block1a_268.port_a_last_address = 278527,
		ram_block1a_268.port_a_logical_ram_depth = 307200,
		ram_block1a_268.port_a_logical_ram_width = 8,
		ram_block1a_268.port_b_address_clear = "none",
		ram_block1a_268.port_b_address_clock = "clock1",
		ram_block1a_268.port_b_address_width = 13,
		ram_block1a_268.port_b_data_out_clear = "none",
		ram_block1a_268.port_b_data_out_clock = "clock1",
		ram_block1a_268.port_b_data_width = 1,
		ram_block1a_268.port_b_first_address = 270336,
		ram_block1a_268.port_b_first_bit_number = 4,
		ram_block1a_268.port_b_last_address = 278527,
		ram_block1a_268.port_b_logical_ram_depth = 307200,
		ram_block1a_268.port_b_logical_ram_width = 8,
		ram_block1a_268.port_b_read_enable_clock = "clock1",
		ram_block1a_268.power_up_uninitialized = "false",
		ram_block1a_268.ram_block_type = "M10K",
		ram_block1a_268.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_269
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[33]),
	.ena1(wire_rden_decode_b_eq[33]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[33]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_269portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_269.clk0_core_clock_enable = "ena0",
		ram_block1a_269.clk0_input_clock_enable = "none",
		ram_block1a_269.clk1_core_clock_enable = "ena1",
		ram_block1a_269.clk1_input_clock_enable = "none",
		ram_block1a_269.clk1_output_clock_enable = "none",
		ram_block1a_269.connectivity_checking = "OFF",
		ram_block1a_269.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_269.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_269.operation_mode = "dual_port",
		ram_block1a_269.port_a_address_width = 13,
		ram_block1a_269.port_a_data_width = 1,
		ram_block1a_269.port_a_first_address = 270336,
		ram_block1a_269.port_a_first_bit_number = 5,
		ram_block1a_269.port_a_last_address = 278527,
		ram_block1a_269.port_a_logical_ram_depth = 307200,
		ram_block1a_269.port_a_logical_ram_width = 8,
		ram_block1a_269.port_b_address_clear = "none",
		ram_block1a_269.port_b_address_clock = "clock1",
		ram_block1a_269.port_b_address_width = 13,
		ram_block1a_269.port_b_data_out_clear = "none",
		ram_block1a_269.port_b_data_out_clock = "clock1",
		ram_block1a_269.port_b_data_width = 1,
		ram_block1a_269.port_b_first_address = 270336,
		ram_block1a_269.port_b_first_bit_number = 5,
		ram_block1a_269.port_b_last_address = 278527,
		ram_block1a_269.port_b_logical_ram_depth = 307200,
		ram_block1a_269.port_b_logical_ram_width = 8,
		ram_block1a_269.port_b_read_enable_clock = "clock1",
		ram_block1a_269.power_up_uninitialized = "false",
		ram_block1a_269.ram_block_type = "M10K",
		ram_block1a_269.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_270
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[33]),
	.ena1(wire_rden_decode_b_eq[33]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[33]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_270portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_270.clk0_core_clock_enable = "ena0",
		ram_block1a_270.clk0_input_clock_enable = "none",
		ram_block1a_270.clk1_core_clock_enable = "ena1",
		ram_block1a_270.clk1_input_clock_enable = "none",
		ram_block1a_270.clk1_output_clock_enable = "none",
		ram_block1a_270.connectivity_checking = "OFF",
		ram_block1a_270.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_270.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_270.operation_mode = "dual_port",
		ram_block1a_270.port_a_address_width = 13,
		ram_block1a_270.port_a_data_width = 1,
		ram_block1a_270.port_a_first_address = 270336,
		ram_block1a_270.port_a_first_bit_number = 6,
		ram_block1a_270.port_a_last_address = 278527,
		ram_block1a_270.port_a_logical_ram_depth = 307200,
		ram_block1a_270.port_a_logical_ram_width = 8,
		ram_block1a_270.port_b_address_clear = "none",
		ram_block1a_270.port_b_address_clock = "clock1",
		ram_block1a_270.port_b_address_width = 13,
		ram_block1a_270.port_b_data_out_clear = "none",
		ram_block1a_270.port_b_data_out_clock = "clock1",
		ram_block1a_270.port_b_data_width = 1,
		ram_block1a_270.port_b_first_address = 270336,
		ram_block1a_270.port_b_first_bit_number = 6,
		ram_block1a_270.port_b_last_address = 278527,
		ram_block1a_270.port_b_logical_ram_depth = 307200,
		ram_block1a_270.port_b_logical_ram_width = 8,
		ram_block1a_270.port_b_read_enable_clock = "clock1",
		ram_block1a_270.power_up_uninitialized = "false",
		ram_block1a_270.ram_block_type = "M10K",
		ram_block1a_270.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_271
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[33]),
	.ena1(wire_rden_decode_b_eq[33]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[33]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_271portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_271.clk0_core_clock_enable = "ena0",
		ram_block1a_271.clk0_input_clock_enable = "none",
		ram_block1a_271.clk1_core_clock_enable = "ena1",
		ram_block1a_271.clk1_input_clock_enable = "none",
		ram_block1a_271.clk1_output_clock_enable = "none",
		ram_block1a_271.connectivity_checking = "OFF",
		ram_block1a_271.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_271.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_271.operation_mode = "dual_port",
		ram_block1a_271.port_a_address_width = 13,
		ram_block1a_271.port_a_data_width = 1,
		ram_block1a_271.port_a_first_address = 270336,
		ram_block1a_271.port_a_first_bit_number = 7,
		ram_block1a_271.port_a_last_address = 278527,
		ram_block1a_271.port_a_logical_ram_depth = 307200,
		ram_block1a_271.port_a_logical_ram_width = 8,
		ram_block1a_271.port_b_address_clear = "none",
		ram_block1a_271.port_b_address_clock = "clock1",
		ram_block1a_271.port_b_address_width = 13,
		ram_block1a_271.port_b_data_out_clear = "none",
		ram_block1a_271.port_b_data_out_clock = "clock1",
		ram_block1a_271.port_b_data_width = 1,
		ram_block1a_271.port_b_first_address = 270336,
		ram_block1a_271.port_b_first_bit_number = 7,
		ram_block1a_271.port_b_last_address = 278527,
		ram_block1a_271.port_b_logical_ram_depth = 307200,
		ram_block1a_271.port_b_logical_ram_width = 8,
		ram_block1a_271.port_b_read_enable_clock = "clock1",
		ram_block1a_271.power_up_uninitialized = "false",
		ram_block1a_271.ram_block_type = "M10K",
		ram_block1a_271.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_272
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[34]),
	.ena1(wire_rden_decode_b_eq[34]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[34]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_272portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_272.clk0_core_clock_enable = "ena0",
		ram_block1a_272.clk0_input_clock_enable = "none",
		ram_block1a_272.clk1_core_clock_enable = "ena1",
		ram_block1a_272.clk1_input_clock_enable = "none",
		ram_block1a_272.clk1_output_clock_enable = "none",
		ram_block1a_272.connectivity_checking = "OFF",
		ram_block1a_272.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_272.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_272.operation_mode = "dual_port",
		ram_block1a_272.port_a_address_width = 13,
		ram_block1a_272.port_a_data_width = 1,
		ram_block1a_272.port_a_first_address = 278528,
		ram_block1a_272.port_a_first_bit_number = 0,
		ram_block1a_272.port_a_last_address = 286719,
		ram_block1a_272.port_a_logical_ram_depth = 307200,
		ram_block1a_272.port_a_logical_ram_width = 8,
		ram_block1a_272.port_b_address_clear = "none",
		ram_block1a_272.port_b_address_clock = "clock1",
		ram_block1a_272.port_b_address_width = 13,
		ram_block1a_272.port_b_data_out_clear = "none",
		ram_block1a_272.port_b_data_out_clock = "clock1",
		ram_block1a_272.port_b_data_width = 1,
		ram_block1a_272.port_b_first_address = 278528,
		ram_block1a_272.port_b_first_bit_number = 0,
		ram_block1a_272.port_b_last_address = 286719,
		ram_block1a_272.port_b_logical_ram_depth = 307200,
		ram_block1a_272.port_b_logical_ram_width = 8,
		ram_block1a_272.port_b_read_enable_clock = "clock1",
		ram_block1a_272.power_up_uninitialized = "false",
		ram_block1a_272.ram_block_type = "M10K",
		ram_block1a_272.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_273
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[34]),
	.ena1(wire_rden_decode_b_eq[34]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[34]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_273portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_273.clk0_core_clock_enable = "ena0",
		ram_block1a_273.clk0_input_clock_enable = "none",
		ram_block1a_273.clk1_core_clock_enable = "ena1",
		ram_block1a_273.clk1_input_clock_enable = "none",
		ram_block1a_273.clk1_output_clock_enable = "none",
		ram_block1a_273.connectivity_checking = "OFF",
		ram_block1a_273.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_273.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_273.operation_mode = "dual_port",
		ram_block1a_273.port_a_address_width = 13,
		ram_block1a_273.port_a_data_width = 1,
		ram_block1a_273.port_a_first_address = 278528,
		ram_block1a_273.port_a_first_bit_number = 1,
		ram_block1a_273.port_a_last_address = 286719,
		ram_block1a_273.port_a_logical_ram_depth = 307200,
		ram_block1a_273.port_a_logical_ram_width = 8,
		ram_block1a_273.port_b_address_clear = "none",
		ram_block1a_273.port_b_address_clock = "clock1",
		ram_block1a_273.port_b_address_width = 13,
		ram_block1a_273.port_b_data_out_clear = "none",
		ram_block1a_273.port_b_data_out_clock = "clock1",
		ram_block1a_273.port_b_data_width = 1,
		ram_block1a_273.port_b_first_address = 278528,
		ram_block1a_273.port_b_first_bit_number = 1,
		ram_block1a_273.port_b_last_address = 286719,
		ram_block1a_273.port_b_logical_ram_depth = 307200,
		ram_block1a_273.port_b_logical_ram_width = 8,
		ram_block1a_273.port_b_read_enable_clock = "clock1",
		ram_block1a_273.power_up_uninitialized = "false",
		ram_block1a_273.ram_block_type = "M10K",
		ram_block1a_273.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_274
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[34]),
	.ena1(wire_rden_decode_b_eq[34]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[34]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_274portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_274.clk0_core_clock_enable = "ena0",
		ram_block1a_274.clk0_input_clock_enable = "none",
		ram_block1a_274.clk1_core_clock_enable = "ena1",
		ram_block1a_274.clk1_input_clock_enable = "none",
		ram_block1a_274.clk1_output_clock_enable = "none",
		ram_block1a_274.connectivity_checking = "OFF",
		ram_block1a_274.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_274.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_274.operation_mode = "dual_port",
		ram_block1a_274.port_a_address_width = 13,
		ram_block1a_274.port_a_data_width = 1,
		ram_block1a_274.port_a_first_address = 278528,
		ram_block1a_274.port_a_first_bit_number = 2,
		ram_block1a_274.port_a_last_address = 286719,
		ram_block1a_274.port_a_logical_ram_depth = 307200,
		ram_block1a_274.port_a_logical_ram_width = 8,
		ram_block1a_274.port_b_address_clear = "none",
		ram_block1a_274.port_b_address_clock = "clock1",
		ram_block1a_274.port_b_address_width = 13,
		ram_block1a_274.port_b_data_out_clear = "none",
		ram_block1a_274.port_b_data_out_clock = "clock1",
		ram_block1a_274.port_b_data_width = 1,
		ram_block1a_274.port_b_first_address = 278528,
		ram_block1a_274.port_b_first_bit_number = 2,
		ram_block1a_274.port_b_last_address = 286719,
		ram_block1a_274.port_b_logical_ram_depth = 307200,
		ram_block1a_274.port_b_logical_ram_width = 8,
		ram_block1a_274.port_b_read_enable_clock = "clock1",
		ram_block1a_274.power_up_uninitialized = "false",
		ram_block1a_274.ram_block_type = "M10K",
		ram_block1a_274.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_275
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[34]),
	.ena1(wire_rden_decode_b_eq[34]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[34]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_275portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_275.clk0_core_clock_enable = "ena0",
		ram_block1a_275.clk0_input_clock_enable = "none",
		ram_block1a_275.clk1_core_clock_enable = "ena1",
		ram_block1a_275.clk1_input_clock_enable = "none",
		ram_block1a_275.clk1_output_clock_enable = "none",
		ram_block1a_275.connectivity_checking = "OFF",
		ram_block1a_275.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_275.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_275.operation_mode = "dual_port",
		ram_block1a_275.port_a_address_width = 13,
		ram_block1a_275.port_a_data_width = 1,
		ram_block1a_275.port_a_first_address = 278528,
		ram_block1a_275.port_a_first_bit_number = 3,
		ram_block1a_275.port_a_last_address = 286719,
		ram_block1a_275.port_a_logical_ram_depth = 307200,
		ram_block1a_275.port_a_logical_ram_width = 8,
		ram_block1a_275.port_b_address_clear = "none",
		ram_block1a_275.port_b_address_clock = "clock1",
		ram_block1a_275.port_b_address_width = 13,
		ram_block1a_275.port_b_data_out_clear = "none",
		ram_block1a_275.port_b_data_out_clock = "clock1",
		ram_block1a_275.port_b_data_width = 1,
		ram_block1a_275.port_b_first_address = 278528,
		ram_block1a_275.port_b_first_bit_number = 3,
		ram_block1a_275.port_b_last_address = 286719,
		ram_block1a_275.port_b_logical_ram_depth = 307200,
		ram_block1a_275.port_b_logical_ram_width = 8,
		ram_block1a_275.port_b_read_enable_clock = "clock1",
		ram_block1a_275.power_up_uninitialized = "false",
		ram_block1a_275.ram_block_type = "M10K",
		ram_block1a_275.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_276
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[34]),
	.ena1(wire_rden_decode_b_eq[34]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[34]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_276portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_276.clk0_core_clock_enable = "ena0",
		ram_block1a_276.clk0_input_clock_enable = "none",
		ram_block1a_276.clk1_core_clock_enable = "ena1",
		ram_block1a_276.clk1_input_clock_enable = "none",
		ram_block1a_276.clk1_output_clock_enable = "none",
		ram_block1a_276.connectivity_checking = "OFF",
		ram_block1a_276.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_276.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_276.operation_mode = "dual_port",
		ram_block1a_276.port_a_address_width = 13,
		ram_block1a_276.port_a_data_width = 1,
		ram_block1a_276.port_a_first_address = 278528,
		ram_block1a_276.port_a_first_bit_number = 4,
		ram_block1a_276.port_a_last_address = 286719,
		ram_block1a_276.port_a_logical_ram_depth = 307200,
		ram_block1a_276.port_a_logical_ram_width = 8,
		ram_block1a_276.port_b_address_clear = "none",
		ram_block1a_276.port_b_address_clock = "clock1",
		ram_block1a_276.port_b_address_width = 13,
		ram_block1a_276.port_b_data_out_clear = "none",
		ram_block1a_276.port_b_data_out_clock = "clock1",
		ram_block1a_276.port_b_data_width = 1,
		ram_block1a_276.port_b_first_address = 278528,
		ram_block1a_276.port_b_first_bit_number = 4,
		ram_block1a_276.port_b_last_address = 286719,
		ram_block1a_276.port_b_logical_ram_depth = 307200,
		ram_block1a_276.port_b_logical_ram_width = 8,
		ram_block1a_276.port_b_read_enable_clock = "clock1",
		ram_block1a_276.power_up_uninitialized = "false",
		ram_block1a_276.ram_block_type = "M10K",
		ram_block1a_276.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_277
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[34]),
	.ena1(wire_rden_decode_b_eq[34]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[34]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_277portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_277.clk0_core_clock_enable = "ena0",
		ram_block1a_277.clk0_input_clock_enable = "none",
		ram_block1a_277.clk1_core_clock_enable = "ena1",
		ram_block1a_277.clk1_input_clock_enable = "none",
		ram_block1a_277.clk1_output_clock_enable = "none",
		ram_block1a_277.connectivity_checking = "OFF",
		ram_block1a_277.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_277.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_277.operation_mode = "dual_port",
		ram_block1a_277.port_a_address_width = 13,
		ram_block1a_277.port_a_data_width = 1,
		ram_block1a_277.port_a_first_address = 278528,
		ram_block1a_277.port_a_first_bit_number = 5,
		ram_block1a_277.port_a_last_address = 286719,
		ram_block1a_277.port_a_logical_ram_depth = 307200,
		ram_block1a_277.port_a_logical_ram_width = 8,
		ram_block1a_277.port_b_address_clear = "none",
		ram_block1a_277.port_b_address_clock = "clock1",
		ram_block1a_277.port_b_address_width = 13,
		ram_block1a_277.port_b_data_out_clear = "none",
		ram_block1a_277.port_b_data_out_clock = "clock1",
		ram_block1a_277.port_b_data_width = 1,
		ram_block1a_277.port_b_first_address = 278528,
		ram_block1a_277.port_b_first_bit_number = 5,
		ram_block1a_277.port_b_last_address = 286719,
		ram_block1a_277.port_b_logical_ram_depth = 307200,
		ram_block1a_277.port_b_logical_ram_width = 8,
		ram_block1a_277.port_b_read_enable_clock = "clock1",
		ram_block1a_277.power_up_uninitialized = "false",
		ram_block1a_277.ram_block_type = "M10K",
		ram_block1a_277.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_278
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[34]),
	.ena1(wire_rden_decode_b_eq[34]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[34]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_278portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_278.clk0_core_clock_enable = "ena0",
		ram_block1a_278.clk0_input_clock_enable = "none",
		ram_block1a_278.clk1_core_clock_enable = "ena1",
		ram_block1a_278.clk1_input_clock_enable = "none",
		ram_block1a_278.clk1_output_clock_enable = "none",
		ram_block1a_278.connectivity_checking = "OFF",
		ram_block1a_278.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_278.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_278.operation_mode = "dual_port",
		ram_block1a_278.port_a_address_width = 13,
		ram_block1a_278.port_a_data_width = 1,
		ram_block1a_278.port_a_first_address = 278528,
		ram_block1a_278.port_a_first_bit_number = 6,
		ram_block1a_278.port_a_last_address = 286719,
		ram_block1a_278.port_a_logical_ram_depth = 307200,
		ram_block1a_278.port_a_logical_ram_width = 8,
		ram_block1a_278.port_b_address_clear = "none",
		ram_block1a_278.port_b_address_clock = "clock1",
		ram_block1a_278.port_b_address_width = 13,
		ram_block1a_278.port_b_data_out_clear = "none",
		ram_block1a_278.port_b_data_out_clock = "clock1",
		ram_block1a_278.port_b_data_width = 1,
		ram_block1a_278.port_b_first_address = 278528,
		ram_block1a_278.port_b_first_bit_number = 6,
		ram_block1a_278.port_b_last_address = 286719,
		ram_block1a_278.port_b_logical_ram_depth = 307200,
		ram_block1a_278.port_b_logical_ram_width = 8,
		ram_block1a_278.port_b_read_enable_clock = "clock1",
		ram_block1a_278.power_up_uninitialized = "false",
		ram_block1a_278.ram_block_type = "M10K",
		ram_block1a_278.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_279
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[34]),
	.ena1(wire_rden_decode_b_eq[34]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[34]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_279portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_279.clk0_core_clock_enable = "ena0",
		ram_block1a_279.clk0_input_clock_enable = "none",
		ram_block1a_279.clk1_core_clock_enable = "ena1",
		ram_block1a_279.clk1_input_clock_enable = "none",
		ram_block1a_279.clk1_output_clock_enable = "none",
		ram_block1a_279.connectivity_checking = "OFF",
		ram_block1a_279.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_279.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_279.operation_mode = "dual_port",
		ram_block1a_279.port_a_address_width = 13,
		ram_block1a_279.port_a_data_width = 1,
		ram_block1a_279.port_a_first_address = 278528,
		ram_block1a_279.port_a_first_bit_number = 7,
		ram_block1a_279.port_a_last_address = 286719,
		ram_block1a_279.port_a_logical_ram_depth = 307200,
		ram_block1a_279.port_a_logical_ram_width = 8,
		ram_block1a_279.port_b_address_clear = "none",
		ram_block1a_279.port_b_address_clock = "clock1",
		ram_block1a_279.port_b_address_width = 13,
		ram_block1a_279.port_b_data_out_clear = "none",
		ram_block1a_279.port_b_data_out_clock = "clock1",
		ram_block1a_279.port_b_data_width = 1,
		ram_block1a_279.port_b_first_address = 278528,
		ram_block1a_279.port_b_first_bit_number = 7,
		ram_block1a_279.port_b_last_address = 286719,
		ram_block1a_279.port_b_logical_ram_depth = 307200,
		ram_block1a_279.port_b_logical_ram_width = 8,
		ram_block1a_279.port_b_read_enable_clock = "clock1",
		ram_block1a_279.power_up_uninitialized = "false",
		ram_block1a_279.ram_block_type = "M10K",
		ram_block1a_279.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_280
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[35]),
	.ena1(wire_rden_decode_b_eq[35]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[35]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_280portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_280.clk0_core_clock_enable = "ena0",
		ram_block1a_280.clk0_input_clock_enable = "none",
		ram_block1a_280.clk1_core_clock_enable = "ena1",
		ram_block1a_280.clk1_input_clock_enable = "none",
		ram_block1a_280.clk1_output_clock_enable = "none",
		ram_block1a_280.connectivity_checking = "OFF",
		ram_block1a_280.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_280.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_280.operation_mode = "dual_port",
		ram_block1a_280.port_a_address_width = 13,
		ram_block1a_280.port_a_data_width = 1,
		ram_block1a_280.port_a_first_address = 286720,
		ram_block1a_280.port_a_first_bit_number = 0,
		ram_block1a_280.port_a_last_address = 294911,
		ram_block1a_280.port_a_logical_ram_depth = 307200,
		ram_block1a_280.port_a_logical_ram_width = 8,
		ram_block1a_280.port_b_address_clear = "none",
		ram_block1a_280.port_b_address_clock = "clock1",
		ram_block1a_280.port_b_address_width = 13,
		ram_block1a_280.port_b_data_out_clear = "none",
		ram_block1a_280.port_b_data_out_clock = "clock1",
		ram_block1a_280.port_b_data_width = 1,
		ram_block1a_280.port_b_first_address = 286720,
		ram_block1a_280.port_b_first_bit_number = 0,
		ram_block1a_280.port_b_last_address = 294911,
		ram_block1a_280.port_b_logical_ram_depth = 307200,
		ram_block1a_280.port_b_logical_ram_width = 8,
		ram_block1a_280.port_b_read_enable_clock = "clock1",
		ram_block1a_280.power_up_uninitialized = "false",
		ram_block1a_280.ram_block_type = "M10K",
		ram_block1a_280.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_281
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[35]),
	.ena1(wire_rden_decode_b_eq[35]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[35]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_281portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_281.clk0_core_clock_enable = "ena0",
		ram_block1a_281.clk0_input_clock_enable = "none",
		ram_block1a_281.clk1_core_clock_enable = "ena1",
		ram_block1a_281.clk1_input_clock_enable = "none",
		ram_block1a_281.clk1_output_clock_enable = "none",
		ram_block1a_281.connectivity_checking = "OFF",
		ram_block1a_281.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_281.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_281.operation_mode = "dual_port",
		ram_block1a_281.port_a_address_width = 13,
		ram_block1a_281.port_a_data_width = 1,
		ram_block1a_281.port_a_first_address = 286720,
		ram_block1a_281.port_a_first_bit_number = 1,
		ram_block1a_281.port_a_last_address = 294911,
		ram_block1a_281.port_a_logical_ram_depth = 307200,
		ram_block1a_281.port_a_logical_ram_width = 8,
		ram_block1a_281.port_b_address_clear = "none",
		ram_block1a_281.port_b_address_clock = "clock1",
		ram_block1a_281.port_b_address_width = 13,
		ram_block1a_281.port_b_data_out_clear = "none",
		ram_block1a_281.port_b_data_out_clock = "clock1",
		ram_block1a_281.port_b_data_width = 1,
		ram_block1a_281.port_b_first_address = 286720,
		ram_block1a_281.port_b_first_bit_number = 1,
		ram_block1a_281.port_b_last_address = 294911,
		ram_block1a_281.port_b_logical_ram_depth = 307200,
		ram_block1a_281.port_b_logical_ram_width = 8,
		ram_block1a_281.port_b_read_enable_clock = "clock1",
		ram_block1a_281.power_up_uninitialized = "false",
		ram_block1a_281.ram_block_type = "M10K",
		ram_block1a_281.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_282
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[35]),
	.ena1(wire_rden_decode_b_eq[35]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[35]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_282portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_282.clk0_core_clock_enable = "ena0",
		ram_block1a_282.clk0_input_clock_enable = "none",
		ram_block1a_282.clk1_core_clock_enable = "ena1",
		ram_block1a_282.clk1_input_clock_enable = "none",
		ram_block1a_282.clk1_output_clock_enable = "none",
		ram_block1a_282.connectivity_checking = "OFF",
		ram_block1a_282.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_282.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_282.operation_mode = "dual_port",
		ram_block1a_282.port_a_address_width = 13,
		ram_block1a_282.port_a_data_width = 1,
		ram_block1a_282.port_a_first_address = 286720,
		ram_block1a_282.port_a_first_bit_number = 2,
		ram_block1a_282.port_a_last_address = 294911,
		ram_block1a_282.port_a_logical_ram_depth = 307200,
		ram_block1a_282.port_a_logical_ram_width = 8,
		ram_block1a_282.port_b_address_clear = "none",
		ram_block1a_282.port_b_address_clock = "clock1",
		ram_block1a_282.port_b_address_width = 13,
		ram_block1a_282.port_b_data_out_clear = "none",
		ram_block1a_282.port_b_data_out_clock = "clock1",
		ram_block1a_282.port_b_data_width = 1,
		ram_block1a_282.port_b_first_address = 286720,
		ram_block1a_282.port_b_first_bit_number = 2,
		ram_block1a_282.port_b_last_address = 294911,
		ram_block1a_282.port_b_logical_ram_depth = 307200,
		ram_block1a_282.port_b_logical_ram_width = 8,
		ram_block1a_282.port_b_read_enable_clock = "clock1",
		ram_block1a_282.power_up_uninitialized = "false",
		ram_block1a_282.ram_block_type = "M10K",
		ram_block1a_282.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_283
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[35]),
	.ena1(wire_rden_decode_b_eq[35]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[35]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_283portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_283.clk0_core_clock_enable = "ena0",
		ram_block1a_283.clk0_input_clock_enable = "none",
		ram_block1a_283.clk1_core_clock_enable = "ena1",
		ram_block1a_283.clk1_input_clock_enable = "none",
		ram_block1a_283.clk1_output_clock_enable = "none",
		ram_block1a_283.connectivity_checking = "OFF",
		ram_block1a_283.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_283.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_283.operation_mode = "dual_port",
		ram_block1a_283.port_a_address_width = 13,
		ram_block1a_283.port_a_data_width = 1,
		ram_block1a_283.port_a_first_address = 286720,
		ram_block1a_283.port_a_first_bit_number = 3,
		ram_block1a_283.port_a_last_address = 294911,
		ram_block1a_283.port_a_logical_ram_depth = 307200,
		ram_block1a_283.port_a_logical_ram_width = 8,
		ram_block1a_283.port_b_address_clear = "none",
		ram_block1a_283.port_b_address_clock = "clock1",
		ram_block1a_283.port_b_address_width = 13,
		ram_block1a_283.port_b_data_out_clear = "none",
		ram_block1a_283.port_b_data_out_clock = "clock1",
		ram_block1a_283.port_b_data_width = 1,
		ram_block1a_283.port_b_first_address = 286720,
		ram_block1a_283.port_b_first_bit_number = 3,
		ram_block1a_283.port_b_last_address = 294911,
		ram_block1a_283.port_b_logical_ram_depth = 307200,
		ram_block1a_283.port_b_logical_ram_width = 8,
		ram_block1a_283.port_b_read_enable_clock = "clock1",
		ram_block1a_283.power_up_uninitialized = "false",
		ram_block1a_283.ram_block_type = "M10K",
		ram_block1a_283.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_284
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[35]),
	.ena1(wire_rden_decode_b_eq[35]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[35]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_284portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_284.clk0_core_clock_enable = "ena0",
		ram_block1a_284.clk0_input_clock_enable = "none",
		ram_block1a_284.clk1_core_clock_enable = "ena1",
		ram_block1a_284.clk1_input_clock_enable = "none",
		ram_block1a_284.clk1_output_clock_enable = "none",
		ram_block1a_284.connectivity_checking = "OFF",
		ram_block1a_284.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_284.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_284.operation_mode = "dual_port",
		ram_block1a_284.port_a_address_width = 13,
		ram_block1a_284.port_a_data_width = 1,
		ram_block1a_284.port_a_first_address = 286720,
		ram_block1a_284.port_a_first_bit_number = 4,
		ram_block1a_284.port_a_last_address = 294911,
		ram_block1a_284.port_a_logical_ram_depth = 307200,
		ram_block1a_284.port_a_logical_ram_width = 8,
		ram_block1a_284.port_b_address_clear = "none",
		ram_block1a_284.port_b_address_clock = "clock1",
		ram_block1a_284.port_b_address_width = 13,
		ram_block1a_284.port_b_data_out_clear = "none",
		ram_block1a_284.port_b_data_out_clock = "clock1",
		ram_block1a_284.port_b_data_width = 1,
		ram_block1a_284.port_b_first_address = 286720,
		ram_block1a_284.port_b_first_bit_number = 4,
		ram_block1a_284.port_b_last_address = 294911,
		ram_block1a_284.port_b_logical_ram_depth = 307200,
		ram_block1a_284.port_b_logical_ram_width = 8,
		ram_block1a_284.port_b_read_enable_clock = "clock1",
		ram_block1a_284.power_up_uninitialized = "false",
		ram_block1a_284.ram_block_type = "M10K",
		ram_block1a_284.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_285
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[35]),
	.ena1(wire_rden_decode_b_eq[35]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[35]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_285portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_285.clk0_core_clock_enable = "ena0",
		ram_block1a_285.clk0_input_clock_enable = "none",
		ram_block1a_285.clk1_core_clock_enable = "ena1",
		ram_block1a_285.clk1_input_clock_enable = "none",
		ram_block1a_285.clk1_output_clock_enable = "none",
		ram_block1a_285.connectivity_checking = "OFF",
		ram_block1a_285.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_285.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_285.operation_mode = "dual_port",
		ram_block1a_285.port_a_address_width = 13,
		ram_block1a_285.port_a_data_width = 1,
		ram_block1a_285.port_a_first_address = 286720,
		ram_block1a_285.port_a_first_bit_number = 5,
		ram_block1a_285.port_a_last_address = 294911,
		ram_block1a_285.port_a_logical_ram_depth = 307200,
		ram_block1a_285.port_a_logical_ram_width = 8,
		ram_block1a_285.port_b_address_clear = "none",
		ram_block1a_285.port_b_address_clock = "clock1",
		ram_block1a_285.port_b_address_width = 13,
		ram_block1a_285.port_b_data_out_clear = "none",
		ram_block1a_285.port_b_data_out_clock = "clock1",
		ram_block1a_285.port_b_data_width = 1,
		ram_block1a_285.port_b_first_address = 286720,
		ram_block1a_285.port_b_first_bit_number = 5,
		ram_block1a_285.port_b_last_address = 294911,
		ram_block1a_285.port_b_logical_ram_depth = 307200,
		ram_block1a_285.port_b_logical_ram_width = 8,
		ram_block1a_285.port_b_read_enable_clock = "clock1",
		ram_block1a_285.power_up_uninitialized = "false",
		ram_block1a_285.ram_block_type = "M10K",
		ram_block1a_285.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_286
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[35]),
	.ena1(wire_rden_decode_b_eq[35]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[35]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_286portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_286.clk0_core_clock_enable = "ena0",
		ram_block1a_286.clk0_input_clock_enable = "none",
		ram_block1a_286.clk1_core_clock_enable = "ena1",
		ram_block1a_286.clk1_input_clock_enable = "none",
		ram_block1a_286.clk1_output_clock_enable = "none",
		ram_block1a_286.connectivity_checking = "OFF",
		ram_block1a_286.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_286.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_286.operation_mode = "dual_port",
		ram_block1a_286.port_a_address_width = 13,
		ram_block1a_286.port_a_data_width = 1,
		ram_block1a_286.port_a_first_address = 286720,
		ram_block1a_286.port_a_first_bit_number = 6,
		ram_block1a_286.port_a_last_address = 294911,
		ram_block1a_286.port_a_logical_ram_depth = 307200,
		ram_block1a_286.port_a_logical_ram_width = 8,
		ram_block1a_286.port_b_address_clear = "none",
		ram_block1a_286.port_b_address_clock = "clock1",
		ram_block1a_286.port_b_address_width = 13,
		ram_block1a_286.port_b_data_out_clear = "none",
		ram_block1a_286.port_b_data_out_clock = "clock1",
		ram_block1a_286.port_b_data_width = 1,
		ram_block1a_286.port_b_first_address = 286720,
		ram_block1a_286.port_b_first_bit_number = 6,
		ram_block1a_286.port_b_last_address = 294911,
		ram_block1a_286.port_b_logical_ram_depth = 307200,
		ram_block1a_286.port_b_logical_ram_width = 8,
		ram_block1a_286.port_b_read_enable_clock = "clock1",
		ram_block1a_286.power_up_uninitialized = "false",
		ram_block1a_286.ram_block_type = "M10K",
		ram_block1a_286.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_287
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[35]),
	.ena1(wire_rden_decode_b_eq[35]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[35]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_287portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_287.clk0_core_clock_enable = "ena0",
		ram_block1a_287.clk0_input_clock_enable = "none",
		ram_block1a_287.clk1_core_clock_enable = "ena1",
		ram_block1a_287.clk1_input_clock_enable = "none",
		ram_block1a_287.clk1_output_clock_enable = "none",
		ram_block1a_287.connectivity_checking = "OFF",
		ram_block1a_287.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_287.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_287.operation_mode = "dual_port",
		ram_block1a_287.port_a_address_width = 13,
		ram_block1a_287.port_a_data_width = 1,
		ram_block1a_287.port_a_first_address = 286720,
		ram_block1a_287.port_a_first_bit_number = 7,
		ram_block1a_287.port_a_last_address = 294911,
		ram_block1a_287.port_a_logical_ram_depth = 307200,
		ram_block1a_287.port_a_logical_ram_width = 8,
		ram_block1a_287.port_b_address_clear = "none",
		ram_block1a_287.port_b_address_clock = "clock1",
		ram_block1a_287.port_b_address_width = 13,
		ram_block1a_287.port_b_data_out_clear = "none",
		ram_block1a_287.port_b_data_out_clock = "clock1",
		ram_block1a_287.port_b_data_width = 1,
		ram_block1a_287.port_b_first_address = 286720,
		ram_block1a_287.port_b_first_bit_number = 7,
		ram_block1a_287.port_b_last_address = 294911,
		ram_block1a_287.port_b_logical_ram_depth = 307200,
		ram_block1a_287.port_b_logical_ram_width = 8,
		ram_block1a_287.port_b_read_enable_clock = "clock1",
		ram_block1a_287.power_up_uninitialized = "false",
		ram_block1a_287.ram_block_type = "M10K",
		ram_block1a_287.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_288
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[36]),
	.ena1(wire_rden_decode_b_eq[36]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[36]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_288portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_288.clk0_core_clock_enable = "ena0",
		ram_block1a_288.clk0_input_clock_enable = "none",
		ram_block1a_288.clk1_core_clock_enable = "ena1",
		ram_block1a_288.clk1_input_clock_enable = "none",
		ram_block1a_288.clk1_output_clock_enable = "none",
		ram_block1a_288.connectivity_checking = "OFF",
		ram_block1a_288.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_288.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_288.operation_mode = "dual_port",
		ram_block1a_288.port_a_address_width = 13,
		ram_block1a_288.port_a_data_width = 1,
		ram_block1a_288.port_a_first_address = 294912,
		ram_block1a_288.port_a_first_bit_number = 0,
		ram_block1a_288.port_a_last_address = 303103,
		ram_block1a_288.port_a_logical_ram_depth = 307200,
		ram_block1a_288.port_a_logical_ram_width = 8,
		ram_block1a_288.port_b_address_clear = "none",
		ram_block1a_288.port_b_address_clock = "clock1",
		ram_block1a_288.port_b_address_width = 13,
		ram_block1a_288.port_b_data_out_clear = "none",
		ram_block1a_288.port_b_data_out_clock = "clock1",
		ram_block1a_288.port_b_data_width = 1,
		ram_block1a_288.port_b_first_address = 294912,
		ram_block1a_288.port_b_first_bit_number = 0,
		ram_block1a_288.port_b_last_address = 303103,
		ram_block1a_288.port_b_logical_ram_depth = 307200,
		ram_block1a_288.port_b_logical_ram_width = 8,
		ram_block1a_288.port_b_read_enable_clock = "clock1",
		ram_block1a_288.power_up_uninitialized = "false",
		ram_block1a_288.ram_block_type = "M10K",
		ram_block1a_288.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_289
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[36]),
	.ena1(wire_rden_decode_b_eq[36]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[36]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_289portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_289.clk0_core_clock_enable = "ena0",
		ram_block1a_289.clk0_input_clock_enable = "none",
		ram_block1a_289.clk1_core_clock_enable = "ena1",
		ram_block1a_289.clk1_input_clock_enable = "none",
		ram_block1a_289.clk1_output_clock_enable = "none",
		ram_block1a_289.connectivity_checking = "OFF",
		ram_block1a_289.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_289.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_289.operation_mode = "dual_port",
		ram_block1a_289.port_a_address_width = 13,
		ram_block1a_289.port_a_data_width = 1,
		ram_block1a_289.port_a_first_address = 294912,
		ram_block1a_289.port_a_first_bit_number = 1,
		ram_block1a_289.port_a_last_address = 303103,
		ram_block1a_289.port_a_logical_ram_depth = 307200,
		ram_block1a_289.port_a_logical_ram_width = 8,
		ram_block1a_289.port_b_address_clear = "none",
		ram_block1a_289.port_b_address_clock = "clock1",
		ram_block1a_289.port_b_address_width = 13,
		ram_block1a_289.port_b_data_out_clear = "none",
		ram_block1a_289.port_b_data_out_clock = "clock1",
		ram_block1a_289.port_b_data_width = 1,
		ram_block1a_289.port_b_first_address = 294912,
		ram_block1a_289.port_b_first_bit_number = 1,
		ram_block1a_289.port_b_last_address = 303103,
		ram_block1a_289.port_b_logical_ram_depth = 307200,
		ram_block1a_289.port_b_logical_ram_width = 8,
		ram_block1a_289.port_b_read_enable_clock = "clock1",
		ram_block1a_289.power_up_uninitialized = "false",
		ram_block1a_289.ram_block_type = "M10K",
		ram_block1a_289.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_290
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[36]),
	.ena1(wire_rden_decode_b_eq[36]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[36]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_290portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_290.clk0_core_clock_enable = "ena0",
		ram_block1a_290.clk0_input_clock_enable = "none",
		ram_block1a_290.clk1_core_clock_enable = "ena1",
		ram_block1a_290.clk1_input_clock_enable = "none",
		ram_block1a_290.clk1_output_clock_enable = "none",
		ram_block1a_290.connectivity_checking = "OFF",
		ram_block1a_290.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_290.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_290.operation_mode = "dual_port",
		ram_block1a_290.port_a_address_width = 13,
		ram_block1a_290.port_a_data_width = 1,
		ram_block1a_290.port_a_first_address = 294912,
		ram_block1a_290.port_a_first_bit_number = 2,
		ram_block1a_290.port_a_last_address = 303103,
		ram_block1a_290.port_a_logical_ram_depth = 307200,
		ram_block1a_290.port_a_logical_ram_width = 8,
		ram_block1a_290.port_b_address_clear = "none",
		ram_block1a_290.port_b_address_clock = "clock1",
		ram_block1a_290.port_b_address_width = 13,
		ram_block1a_290.port_b_data_out_clear = "none",
		ram_block1a_290.port_b_data_out_clock = "clock1",
		ram_block1a_290.port_b_data_width = 1,
		ram_block1a_290.port_b_first_address = 294912,
		ram_block1a_290.port_b_first_bit_number = 2,
		ram_block1a_290.port_b_last_address = 303103,
		ram_block1a_290.port_b_logical_ram_depth = 307200,
		ram_block1a_290.port_b_logical_ram_width = 8,
		ram_block1a_290.port_b_read_enable_clock = "clock1",
		ram_block1a_290.power_up_uninitialized = "false",
		ram_block1a_290.ram_block_type = "M10K",
		ram_block1a_290.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_291
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[36]),
	.ena1(wire_rden_decode_b_eq[36]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[36]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_291portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_291.clk0_core_clock_enable = "ena0",
		ram_block1a_291.clk0_input_clock_enable = "none",
		ram_block1a_291.clk1_core_clock_enable = "ena1",
		ram_block1a_291.clk1_input_clock_enable = "none",
		ram_block1a_291.clk1_output_clock_enable = "none",
		ram_block1a_291.connectivity_checking = "OFF",
		ram_block1a_291.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_291.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_291.operation_mode = "dual_port",
		ram_block1a_291.port_a_address_width = 13,
		ram_block1a_291.port_a_data_width = 1,
		ram_block1a_291.port_a_first_address = 294912,
		ram_block1a_291.port_a_first_bit_number = 3,
		ram_block1a_291.port_a_last_address = 303103,
		ram_block1a_291.port_a_logical_ram_depth = 307200,
		ram_block1a_291.port_a_logical_ram_width = 8,
		ram_block1a_291.port_b_address_clear = "none",
		ram_block1a_291.port_b_address_clock = "clock1",
		ram_block1a_291.port_b_address_width = 13,
		ram_block1a_291.port_b_data_out_clear = "none",
		ram_block1a_291.port_b_data_out_clock = "clock1",
		ram_block1a_291.port_b_data_width = 1,
		ram_block1a_291.port_b_first_address = 294912,
		ram_block1a_291.port_b_first_bit_number = 3,
		ram_block1a_291.port_b_last_address = 303103,
		ram_block1a_291.port_b_logical_ram_depth = 307200,
		ram_block1a_291.port_b_logical_ram_width = 8,
		ram_block1a_291.port_b_read_enable_clock = "clock1",
		ram_block1a_291.power_up_uninitialized = "false",
		ram_block1a_291.ram_block_type = "M10K",
		ram_block1a_291.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_292
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[36]),
	.ena1(wire_rden_decode_b_eq[36]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[36]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_292portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_292.clk0_core_clock_enable = "ena0",
		ram_block1a_292.clk0_input_clock_enable = "none",
		ram_block1a_292.clk1_core_clock_enable = "ena1",
		ram_block1a_292.clk1_input_clock_enable = "none",
		ram_block1a_292.clk1_output_clock_enable = "none",
		ram_block1a_292.connectivity_checking = "OFF",
		ram_block1a_292.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_292.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_292.operation_mode = "dual_port",
		ram_block1a_292.port_a_address_width = 13,
		ram_block1a_292.port_a_data_width = 1,
		ram_block1a_292.port_a_first_address = 294912,
		ram_block1a_292.port_a_first_bit_number = 4,
		ram_block1a_292.port_a_last_address = 303103,
		ram_block1a_292.port_a_logical_ram_depth = 307200,
		ram_block1a_292.port_a_logical_ram_width = 8,
		ram_block1a_292.port_b_address_clear = "none",
		ram_block1a_292.port_b_address_clock = "clock1",
		ram_block1a_292.port_b_address_width = 13,
		ram_block1a_292.port_b_data_out_clear = "none",
		ram_block1a_292.port_b_data_out_clock = "clock1",
		ram_block1a_292.port_b_data_width = 1,
		ram_block1a_292.port_b_first_address = 294912,
		ram_block1a_292.port_b_first_bit_number = 4,
		ram_block1a_292.port_b_last_address = 303103,
		ram_block1a_292.port_b_logical_ram_depth = 307200,
		ram_block1a_292.port_b_logical_ram_width = 8,
		ram_block1a_292.port_b_read_enable_clock = "clock1",
		ram_block1a_292.power_up_uninitialized = "false",
		ram_block1a_292.ram_block_type = "M10K",
		ram_block1a_292.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_293
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[36]),
	.ena1(wire_rden_decode_b_eq[36]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[36]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_293portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_293.clk0_core_clock_enable = "ena0",
		ram_block1a_293.clk0_input_clock_enable = "none",
		ram_block1a_293.clk1_core_clock_enable = "ena1",
		ram_block1a_293.clk1_input_clock_enable = "none",
		ram_block1a_293.clk1_output_clock_enable = "none",
		ram_block1a_293.connectivity_checking = "OFF",
		ram_block1a_293.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_293.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_293.operation_mode = "dual_port",
		ram_block1a_293.port_a_address_width = 13,
		ram_block1a_293.port_a_data_width = 1,
		ram_block1a_293.port_a_first_address = 294912,
		ram_block1a_293.port_a_first_bit_number = 5,
		ram_block1a_293.port_a_last_address = 303103,
		ram_block1a_293.port_a_logical_ram_depth = 307200,
		ram_block1a_293.port_a_logical_ram_width = 8,
		ram_block1a_293.port_b_address_clear = "none",
		ram_block1a_293.port_b_address_clock = "clock1",
		ram_block1a_293.port_b_address_width = 13,
		ram_block1a_293.port_b_data_out_clear = "none",
		ram_block1a_293.port_b_data_out_clock = "clock1",
		ram_block1a_293.port_b_data_width = 1,
		ram_block1a_293.port_b_first_address = 294912,
		ram_block1a_293.port_b_first_bit_number = 5,
		ram_block1a_293.port_b_last_address = 303103,
		ram_block1a_293.port_b_logical_ram_depth = 307200,
		ram_block1a_293.port_b_logical_ram_width = 8,
		ram_block1a_293.port_b_read_enable_clock = "clock1",
		ram_block1a_293.power_up_uninitialized = "false",
		ram_block1a_293.ram_block_type = "M10K",
		ram_block1a_293.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_294
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[36]),
	.ena1(wire_rden_decode_b_eq[36]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[36]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_294portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_294.clk0_core_clock_enable = "ena0",
		ram_block1a_294.clk0_input_clock_enable = "none",
		ram_block1a_294.clk1_core_clock_enable = "ena1",
		ram_block1a_294.clk1_input_clock_enable = "none",
		ram_block1a_294.clk1_output_clock_enable = "none",
		ram_block1a_294.connectivity_checking = "OFF",
		ram_block1a_294.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_294.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_294.operation_mode = "dual_port",
		ram_block1a_294.port_a_address_width = 13,
		ram_block1a_294.port_a_data_width = 1,
		ram_block1a_294.port_a_first_address = 294912,
		ram_block1a_294.port_a_first_bit_number = 6,
		ram_block1a_294.port_a_last_address = 303103,
		ram_block1a_294.port_a_logical_ram_depth = 307200,
		ram_block1a_294.port_a_logical_ram_width = 8,
		ram_block1a_294.port_b_address_clear = "none",
		ram_block1a_294.port_b_address_clock = "clock1",
		ram_block1a_294.port_b_address_width = 13,
		ram_block1a_294.port_b_data_out_clear = "none",
		ram_block1a_294.port_b_data_out_clock = "clock1",
		ram_block1a_294.port_b_data_width = 1,
		ram_block1a_294.port_b_first_address = 294912,
		ram_block1a_294.port_b_first_bit_number = 6,
		ram_block1a_294.port_b_last_address = 303103,
		ram_block1a_294.port_b_logical_ram_depth = 307200,
		ram_block1a_294.port_b_logical_ram_width = 8,
		ram_block1a_294.port_b_read_enable_clock = "clock1",
		ram_block1a_294.power_up_uninitialized = "false",
		ram_block1a_294.ram_block_type = "M10K",
		ram_block1a_294.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_295
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[36]),
	.ena1(wire_rden_decode_b_eq[36]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[36]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_295portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_295.clk0_core_clock_enable = "ena0",
		ram_block1a_295.clk0_input_clock_enable = "none",
		ram_block1a_295.clk1_core_clock_enable = "ena1",
		ram_block1a_295.clk1_input_clock_enable = "none",
		ram_block1a_295.clk1_output_clock_enable = "none",
		ram_block1a_295.connectivity_checking = "OFF",
		ram_block1a_295.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_295.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_295.operation_mode = "dual_port",
		ram_block1a_295.port_a_address_width = 13,
		ram_block1a_295.port_a_data_width = 1,
		ram_block1a_295.port_a_first_address = 294912,
		ram_block1a_295.port_a_first_bit_number = 7,
		ram_block1a_295.port_a_last_address = 303103,
		ram_block1a_295.port_a_logical_ram_depth = 307200,
		ram_block1a_295.port_a_logical_ram_width = 8,
		ram_block1a_295.port_b_address_clear = "none",
		ram_block1a_295.port_b_address_clock = "clock1",
		ram_block1a_295.port_b_address_width = 13,
		ram_block1a_295.port_b_data_out_clear = "none",
		ram_block1a_295.port_b_data_out_clock = "clock1",
		ram_block1a_295.port_b_data_width = 1,
		ram_block1a_295.port_b_first_address = 294912,
		ram_block1a_295.port_b_first_bit_number = 7,
		ram_block1a_295.port_b_last_address = 303103,
		ram_block1a_295.port_b_logical_ram_depth = 307200,
		ram_block1a_295.port_b_logical_ram_width = 8,
		ram_block1a_295.port_b_read_enable_clock = "clock1",
		ram_block1a_295.power_up_uninitialized = "false",
		ram_block1a_295.ram_block_type = "M10K",
		ram_block1a_295.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_296
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[37]),
	.ena1(wire_rden_decode_b_eq[37]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[37]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_296portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_296.clk0_core_clock_enable = "ena0",
		ram_block1a_296.clk0_input_clock_enable = "none",
		ram_block1a_296.clk1_core_clock_enable = "ena1",
		ram_block1a_296.clk1_input_clock_enable = "none",
		ram_block1a_296.clk1_output_clock_enable = "none",
		ram_block1a_296.connectivity_checking = "OFF",
		ram_block1a_296.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_296.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_296.operation_mode = "dual_port",
		ram_block1a_296.port_a_address_width = 12,
		ram_block1a_296.port_a_data_width = 1,
		ram_block1a_296.port_a_first_address = 303104,
		ram_block1a_296.port_a_first_bit_number = 0,
		ram_block1a_296.port_a_last_address = 307199,
		ram_block1a_296.port_a_logical_ram_depth = 307200,
		ram_block1a_296.port_a_logical_ram_width = 8,
		ram_block1a_296.port_b_address_clear = "none",
		ram_block1a_296.port_b_address_clock = "clock1",
		ram_block1a_296.port_b_address_width = 12,
		ram_block1a_296.port_b_data_out_clear = "none",
		ram_block1a_296.port_b_data_out_clock = "clock1",
		ram_block1a_296.port_b_data_width = 1,
		ram_block1a_296.port_b_first_address = 303104,
		ram_block1a_296.port_b_first_bit_number = 0,
		ram_block1a_296.port_b_last_address = 307199,
		ram_block1a_296.port_b_logical_ram_depth = 307200,
		ram_block1a_296.port_b_logical_ram_width = 8,
		ram_block1a_296.port_b_read_enable_clock = "clock1",
		ram_block1a_296.power_up_uninitialized = "false",
		ram_block1a_296.ram_block_type = "M10K",
		ram_block1a_296.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_297
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[37]),
	.ena1(wire_rden_decode_b_eq[37]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[37]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_297portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_297.clk0_core_clock_enable = "ena0",
		ram_block1a_297.clk0_input_clock_enable = "none",
		ram_block1a_297.clk1_core_clock_enable = "ena1",
		ram_block1a_297.clk1_input_clock_enable = "none",
		ram_block1a_297.clk1_output_clock_enable = "none",
		ram_block1a_297.connectivity_checking = "OFF",
		ram_block1a_297.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_297.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_297.operation_mode = "dual_port",
		ram_block1a_297.port_a_address_width = 12,
		ram_block1a_297.port_a_data_width = 1,
		ram_block1a_297.port_a_first_address = 303104,
		ram_block1a_297.port_a_first_bit_number = 1,
		ram_block1a_297.port_a_last_address = 307199,
		ram_block1a_297.port_a_logical_ram_depth = 307200,
		ram_block1a_297.port_a_logical_ram_width = 8,
		ram_block1a_297.port_b_address_clear = "none",
		ram_block1a_297.port_b_address_clock = "clock1",
		ram_block1a_297.port_b_address_width = 12,
		ram_block1a_297.port_b_data_out_clear = "none",
		ram_block1a_297.port_b_data_out_clock = "clock1",
		ram_block1a_297.port_b_data_width = 1,
		ram_block1a_297.port_b_first_address = 303104,
		ram_block1a_297.port_b_first_bit_number = 1,
		ram_block1a_297.port_b_last_address = 307199,
		ram_block1a_297.port_b_logical_ram_depth = 307200,
		ram_block1a_297.port_b_logical_ram_width = 8,
		ram_block1a_297.port_b_read_enable_clock = "clock1",
		ram_block1a_297.power_up_uninitialized = "false",
		ram_block1a_297.ram_block_type = "M10K",
		ram_block1a_297.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_298
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[37]),
	.ena1(wire_rden_decode_b_eq[37]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[37]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_298portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_298.clk0_core_clock_enable = "ena0",
		ram_block1a_298.clk0_input_clock_enable = "none",
		ram_block1a_298.clk1_core_clock_enable = "ena1",
		ram_block1a_298.clk1_input_clock_enable = "none",
		ram_block1a_298.clk1_output_clock_enable = "none",
		ram_block1a_298.connectivity_checking = "OFF",
		ram_block1a_298.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_298.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_298.operation_mode = "dual_port",
		ram_block1a_298.port_a_address_width = 12,
		ram_block1a_298.port_a_data_width = 1,
		ram_block1a_298.port_a_first_address = 303104,
		ram_block1a_298.port_a_first_bit_number = 2,
		ram_block1a_298.port_a_last_address = 307199,
		ram_block1a_298.port_a_logical_ram_depth = 307200,
		ram_block1a_298.port_a_logical_ram_width = 8,
		ram_block1a_298.port_b_address_clear = "none",
		ram_block1a_298.port_b_address_clock = "clock1",
		ram_block1a_298.port_b_address_width = 12,
		ram_block1a_298.port_b_data_out_clear = "none",
		ram_block1a_298.port_b_data_out_clock = "clock1",
		ram_block1a_298.port_b_data_width = 1,
		ram_block1a_298.port_b_first_address = 303104,
		ram_block1a_298.port_b_first_bit_number = 2,
		ram_block1a_298.port_b_last_address = 307199,
		ram_block1a_298.port_b_logical_ram_depth = 307200,
		ram_block1a_298.port_b_logical_ram_width = 8,
		ram_block1a_298.port_b_read_enable_clock = "clock1",
		ram_block1a_298.power_up_uninitialized = "false",
		ram_block1a_298.ram_block_type = "M10K",
		ram_block1a_298.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_299
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[37]),
	.ena1(wire_rden_decode_b_eq[37]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[37]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_299portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_299.clk0_core_clock_enable = "ena0",
		ram_block1a_299.clk0_input_clock_enable = "none",
		ram_block1a_299.clk1_core_clock_enable = "ena1",
		ram_block1a_299.clk1_input_clock_enable = "none",
		ram_block1a_299.clk1_output_clock_enable = "none",
		ram_block1a_299.connectivity_checking = "OFF",
		ram_block1a_299.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_299.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_299.operation_mode = "dual_port",
		ram_block1a_299.port_a_address_width = 12,
		ram_block1a_299.port_a_data_width = 1,
		ram_block1a_299.port_a_first_address = 303104,
		ram_block1a_299.port_a_first_bit_number = 3,
		ram_block1a_299.port_a_last_address = 307199,
		ram_block1a_299.port_a_logical_ram_depth = 307200,
		ram_block1a_299.port_a_logical_ram_width = 8,
		ram_block1a_299.port_b_address_clear = "none",
		ram_block1a_299.port_b_address_clock = "clock1",
		ram_block1a_299.port_b_address_width = 12,
		ram_block1a_299.port_b_data_out_clear = "none",
		ram_block1a_299.port_b_data_out_clock = "clock1",
		ram_block1a_299.port_b_data_width = 1,
		ram_block1a_299.port_b_first_address = 303104,
		ram_block1a_299.port_b_first_bit_number = 3,
		ram_block1a_299.port_b_last_address = 307199,
		ram_block1a_299.port_b_logical_ram_depth = 307200,
		ram_block1a_299.port_b_logical_ram_width = 8,
		ram_block1a_299.port_b_read_enable_clock = "clock1",
		ram_block1a_299.power_up_uninitialized = "false",
		ram_block1a_299.ram_block_type = "M10K",
		ram_block1a_299.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_300
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[37]),
	.ena1(wire_rden_decode_b_eq[37]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[37]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_300portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_300.clk0_core_clock_enable = "ena0",
		ram_block1a_300.clk0_input_clock_enable = "none",
		ram_block1a_300.clk1_core_clock_enable = "ena1",
		ram_block1a_300.clk1_input_clock_enable = "none",
		ram_block1a_300.clk1_output_clock_enable = "none",
		ram_block1a_300.connectivity_checking = "OFF",
		ram_block1a_300.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_300.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_300.operation_mode = "dual_port",
		ram_block1a_300.port_a_address_width = 12,
		ram_block1a_300.port_a_data_width = 1,
		ram_block1a_300.port_a_first_address = 303104,
		ram_block1a_300.port_a_first_bit_number = 4,
		ram_block1a_300.port_a_last_address = 307199,
		ram_block1a_300.port_a_logical_ram_depth = 307200,
		ram_block1a_300.port_a_logical_ram_width = 8,
		ram_block1a_300.port_b_address_clear = "none",
		ram_block1a_300.port_b_address_clock = "clock1",
		ram_block1a_300.port_b_address_width = 12,
		ram_block1a_300.port_b_data_out_clear = "none",
		ram_block1a_300.port_b_data_out_clock = "clock1",
		ram_block1a_300.port_b_data_width = 1,
		ram_block1a_300.port_b_first_address = 303104,
		ram_block1a_300.port_b_first_bit_number = 4,
		ram_block1a_300.port_b_last_address = 307199,
		ram_block1a_300.port_b_logical_ram_depth = 307200,
		ram_block1a_300.port_b_logical_ram_width = 8,
		ram_block1a_300.port_b_read_enable_clock = "clock1",
		ram_block1a_300.power_up_uninitialized = "false",
		ram_block1a_300.ram_block_type = "M10K",
		ram_block1a_300.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_301
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[37]),
	.ena1(wire_rden_decode_b_eq[37]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[37]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_301portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_301.clk0_core_clock_enable = "ena0",
		ram_block1a_301.clk0_input_clock_enable = "none",
		ram_block1a_301.clk1_core_clock_enable = "ena1",
		ram_block1a_301.clk1_input_clock_enable = "none",
		ram_block1a_301.clk1_output_clock_enable = "none",
		ram_block1a_301.connectivity_checking = "OFF",
		ram_block1a_301.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_301.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_301.operation_mode = "dual_port",
		ram_block1a_301.port_a_address_width = 12,
		ram_block1a_301.port_a_data_width = 1,
		ram_block1a_301.port_a_first_address = 303104,
		ram_block1a_301.port_a_first_bit_number = 5,
		ram_block1a_301.port_a_last_address = 307199,
		ram_block1a_301.port_a_logical_ram_depth = 307200,
		ram_block1a_301.port_a_logical_ram_width = 8,
		ram_block1a_301.port_b_address_clear = "none",
		ram_block1a_301.port_b_address_clock = "clock1",
		ram_block1a_301.port_b_address_width = 12,
		ram_block1a_301.port_b_data_out_clear = "none",
		ram_block1a_301.port_b_data_out_clock = "clock1",
		ram_block1a_301.port_b_data_width = 1,
		ram_block1a_301.port_b_first_address = 303104,
		ram_block1a_301.port_b_first_bit_number = 5,
		ram_block1a_301.port_b_last_address = 307199,
		ram_block1a_301.port_b_logical_ram_depth = 307200,
		ram_block1a_301.port_b_logical_ram_width = 8,
		ram_block1a_301.port_b_read_enable_clock = "clock1",
		ram_block1a_301.power_up_uninitialized = "false",
		ram_block1a_301.ram_block_type = "M10K",
		ram_block1a_301.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_302
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[37]),
	.ena1(wire_rden_decode_b_eq[37]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[37]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_302portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_302.clk0_core_clock_enable = "ena0",
		ram_block1a_302.clk0_input_clock_enable = "none",
		ram_block1a_302.clk1_core_clock_enable = "ena1",
		ram_block1a_302.clk1_input_clock_enable = "none",
		ram_block1a_302.clk1_output_clock_enable = "none",
		ram_block1a_302.connectivity_checking = "OFF",
		ram_block1a_302.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_302.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_302.operation_mode = "dual_port",
		ram_block1a_302.port_a_address_width = 12,
		ram_block1a_302.port_a_data_width = 1,
		ram_block1a_302.port_a_first_address = 303104,
		ram_block1a_302.port_a_first_bit_number = 6,
		ram_block1a_302.port_a_last_address = 307199,
		ram_block1a_302.port_a_logical_ram_depth = 307200,
		ram_block1a_302.port_a_logical_ram_width = 8,
		ram_block1a_302.port_b_address_clear = "none",
		ram_block1a_302.port_b_address_clock = "clock1",
		ram_block1a_302.port_b_address_width = 12,
		ram_block1a_302.port_b_data_out_clear = "none",
		ram_block1a_302.port_b_data_out_clock = "clock1",
		ram_block1a_302.port_b_data_width = 1,
		ram_block1a_302.port_b_first_address = 303104,
		ram_block1a_302.port_b_first_bit_number = 6,
		ram_block1a_302.port_b_last_address = 307199,
		ram_block1a_302.port_b_logical_ram_depth = 307200,
		ram_block1a_302.port_b_logical_ram_width = 8,
		ram_block1a_302.port_b_read_enable_clock = "clock1",
		ram_block1a_302.power_up_uninitialized = "false",
		ram_block1a_302.ram_block_type = "M10K",
		ram_block1a_302.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_303
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_wren_decode_a_eq[37]),
	.ena1(wire_rden_decode_b_eq[37]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[37]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdataout(wire_ram_block1a_303portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_303.clk0_core_clock_enable = "ena0",
		ram_block1a_303.clk0_input_clock_enable = "none",
		ram_block1a_303.clk1_core_clock_enable = "ena1",
		ram_block1a_303.clk1_input_clock_enable = "none",
		ram_block1a_303.clk1_output_clock_enable = "none",
		ram_block1a_303.connectivity_checking = "OFF",
		ram_block1a_303.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_303.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_303.operation_mode = "dual_port",
		ram_block1a_303.port_a_address_width = 12,
		ram_block1a_303.port_a_data_width = 1,
		ram_block1a_303.port_a_first_address = 303104,
		ram_block1a_303.port_a_first_bit_number = 7,
		ram_block1a_303.port_a_last_address = 307199,
		ram_block1a_303.port_a_logical_ram_depth = 307200,
		ram_block1a_303.port_a_logical_ram_width = 8,
		ram_block1a_303.port_b_address_clear = "none",
		ram_block1a_303.port_b_address_clock = "clock1",
		ram_block1a_303.port_b_address_width = 12,
		ram_block1a_303.port_b_data_out_clear = "none",
		ram_block1a_303.port_b_data_out_clock = "clock1",
		ram_block1a_303.port_b_data_width = 1,
		ram_block1a_303.port_b_first_address = 303104,
		ram_block1a_303.port_b_first_bit_number = 7,
		ram_block1a_303.port_b_last_address = 307199,
		ram_block1a_303.port_b_logical_ram_depth = 307200,
		ram_block1a_303.port_b_logical_ram_width = 8,
		ram_block1a_303.port_b_read_enable_clock = "clock1",
		ram_block1a_303.power_up_uninitialized = "false",
		ram_block1a_303.ram_block_type = "M10K",
		ram_block1a_303.lpm_type = "cyclonev_ram_block";
	assign
		address_a_wire = address_a,
		address_b_sel = address_b[18:13],
		address_b_wire = address_b,
		q_b = wire_mux3_result,
		rden_decode_addr_sel_b = address_b_wire[18:13],
		w_addr_val_a4w = wren_decode_addr_sel_a,
		wren_decode_addr_sel_a = address_a_wire[18:13];
endmodule //ram_2port_altsyncram
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module ram_2port (
	data,
	rdaddress,
	rdclock,
	wraddress,
	wrclock,
	wren,
	q)/* synthesis synthesis_clearbox = 1 */;

	input	[7:0]  data;
	input	[18:0]  rdaddress;
	input	  rdclock;
	input	[18:0]  wraddress;
	input	  wrclock;
	input	  wren;
	output	[7:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1	  wrclock;
	tri0	  wren;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire [7:0] sub_wire0;
	wire [7:0] q = sub_wire0[7:0];

	ram_2port_altsyncram	ram_2port_altsyncram_component (
				.address_a (wraddress),
				.address_b (rdaddress),
				.clock0 (wrclock),
				.clock1 (rdclock),
				.data_a (data),
				.wren_a (wren),
				.q_b (sub_wire0));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
// Retrieval info: PRIVATE: ADDRESSSTALL_B NUMERIC "0"
// Retrieval info: PRIVATE: BYTEENA_ACLR_A NUMERIC "0"
// Retrieval info: PRIVATE: BYTEENA_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_ENABLE_A NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_ENABLE_B NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "1"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_B NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_B NUMERIC "0"
// Retrieval info: PRIVATE: CLRdata NUMERIC "0"
// Retrieval info: PRIVATE: CLRq NUMERIC "0"
// Retrieval info: PRIVATE: CLRrdaddress NUMERIC "0"
// Retrieval info: PRIVATE: CLRrren NUMERIC "0"
// Retrieval info: PRIVATE: CLRwraddress NUMERIC "0"
// Retrieval info: PRIVATE: CLRwren NUMERIC "0"
// Retrieval info: PRIVATE: Clock NUMERIC "1"
// Retrieval info: PRIVATE: Clock_A NUMERIC "0"
// Retrieval info: PRIVATE: Clock_B NUMERIC "0"
// Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
// Retrieval info: PRIVATE: INDATA_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: INDATA_REG_B NUMERIC "0"
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_B"
// Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
// Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
// Retrieval info: PRIVATE: MEMSIZE NUMERIC "2457600"
// Retrieval info: PRIVATE: MEM_IN_BITS NUMERIC "0"
// Retrieval info: PRIVATE: MIFfilename STRING ""
// Retrieval info: PRIVATE: OPERATION_MODE NUMERIC "2"
// Retrieval info: PRIVATE: OUTDATA_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: OUTDATA_REG_B NUMERIC "1"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "2"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_MIXED_PORTS NUMERIC "2"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "3"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_B NUMERIC "3"
// Retrieval info: PRIVATE: REGdata NUMERIC "1"
// Retrieval info: PRIVATE: REGq NUMERIC "1"
// Retrieval info: PRIVATE: REGrdaddress NUMERIC "1"
// Retrieval info: PRIVATE: REGrren NUMERIC "1"
// Retrieval info: PRIVATE: REGwraddress NUMERIC "1"
// Retrieval info: PRIVATE: REGwren NUMERIC "1"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: PRIVATE: USE_DIFF_CLKEN NUMERIC "0"
// Retrieval info: PRIVATE: UseDPRAM NUMERIC "1"
// Retrieval info: PRIVATE: VarWidth NUMERIC "0"
// Retrieval info: PRIVATE: WIDTH_READ_A NUMERIC "8"
// Retrieval info: PRIVATE: WIDTH_READ_B NUMERIC "8"
// Retrieval info: PRIVATE: WIDTH_WRITE_A NUMERIC "8"
// Retrieval info: PRIVATE: WIDTH_WRITE_B NUMERIC "8"
// Retrieval info: PRIVATE: WRADDR_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: WRADDR_REG_B NUMERIC "0"
// Retrieval info: PRIVATE: WRCTRL_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: enable NUMERIC "0"
// Retrieval info: PRIVATE: rden NUMERIC "0"
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: ADDRESS_ACLR_B STRING "NONE"
// Retrieval info: CONSTANT: ADDRESS_REG_B STRING "CLOCK1"
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_B STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_B STRING "BYPASS"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "307200"
// Retrieval info: CONSTANT: NUMWORDS_B NUMERIC "307200"
// Retrieval info: CONSTANT: OPERATION_MODE STRING "DUAL_PORT"
// Retrieval info: CONSTANT: OUTDATA_ACLR_B STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA_REG_B STRING "CLOCK1"
// Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE"
// Retrieval info: CONSTANT: RAM_BLOCK_TYPE STRING "M10K"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "19"
// Retrieval info: CONSTANT: WIDTHAD_B NUMERIC "19"
// Retrieval info: CONSTANT: WIDTH_A NUMERIC "8"
// Retrieval info: CONSTANT: WIDTH_B NUMERIC "8"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
// Retrieval info: USED_PORT: data 0 0 8 0 INPUT NODEFVAL "data[7..0]"
// Retrieval info: USED_PORT: q 0 0 8 0 OUTPUT NODEFVAL "q[7..0]"
// Retrieval info: USED_PORT: rdaddress 0 0 19 0 INPUT NODEFVAL "rdaddress[18..0]"
// Retrieval info: USED_PORT: rdclock 0 0 0 0 INPUT NODEFVAL "rdclock"
// Retrieval info: USED_PORT: wraddress 0 0 19 0 INPUT NODEFVAL "wraddress[18..0]"
// Retrieval info: USED_PORT: wrclock 0 0 0 0 INPUT VCC "wrclock"
// Retrieval info: USED_PORT: wren 0 0 0 0 INPUT GND "wren"
// Retrieval info: CONNECT: @address_a 0 0 19 0 wraddress 0 0 19 0
// Retrieval info: CONNECT: @address_b 0 0 19 0 rdaddress 0 0 19 0
// Retrieval info: CONNECT: @clock0 0 0 0 0 wrclock 0 0 0 0
// Retrieval info: CONNECT: @clock1 0 0 0 0 rdclock 0 0 0 0
// Retrieval info: CONNECT: @data_a 0 0 8 0 data 0 0 8 0
// Retrieval info: CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0
// Retrieval info: CONNECT: q 0 0 8 0 @q_b 0 0 8 0
// Retrieval info: GEN_FILE: TYPE_NORMAL ram_2port.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL ram_2port.inc FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL ram_2port.cmp FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL ram_2port.bsf FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL ram_2port_inst.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL ram_2port_bb.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL ram_2port_syn.v TRUE
// Retrieval info: LIB_FILE: altera_mf
