$comment
	File created using the following command:
		vcd file bitwise.msim.vcd -direction
$end
$date
	Sat Oct 16 16:24:20 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module bitwise_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var wire 1 # bitout [3] $end
$var wire 1 $ bitout [2] $end
$var wire 1 % bitout [1] $end
$var wire 1 & bitout [0] $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 . a[3]~input_o $end
$var wire 1 / b[3]~input_o $end
$var wire 1 0 inst4~combout $end
$var wire 1 1 a[2]~input_o $end
$var wire 1 2 b[2]~input_o $end
$var wire 1 3 inst3~combout $end
$var wire 1 4 b[1]~input_o $end
$var wire 1 5 a[1]~input_o $end
$var wire 1 6 inst2~combout $end
$var wire 1 7 a[0]~input_o $end
$var wire 1 8 b[0]~input_o $end
$var wire 1 9 inst~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1101 !
b1001 "
1&
0%
0$
1#
0'
1(
x)
1*
1+
1,
0-
1.
1/
10
11
02
03
04
05
06
17
18
19
$end
#1000000
