
Project_15_RealTimeOperatingSystem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000498c  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000134  08004a4c  08004a4c  00014a4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b80  08004b80  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08004b80  08004b80  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004b80  08004b80  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b80  08004b80  00014b80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004b84  08004b84  00014b84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08004b88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001afc  20000074  08004bfc  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001b70  08004bfc  00021b70  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016822  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d2d  00000000  00000000  000368be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012e8  00000000  00000000  000395f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011d0  00000000  00000000  0003a8d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002b3b  00000000  00000000  0003baa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014d65  00000000  00000000  0003e5e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a1363  00000000  00000000  00053348  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f46ab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004770  00000000  00000000  000f46fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000074 	.word	0x20000074
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004a34 	.word	0x08004a34

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000078 	.word	0x20000078
 8000104:	08004a34 	.word	0x08004a34

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 fa5e 	bl	80006e4 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f82a 	bl	8000280 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 f8ac 	bl	8000388 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000230:	f000 f87a 	bl	8000328 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000234:	f002 f8fe 	bl	8002434 <osKernelInitialize>
  /* USER CODE BEGIN RTOS_QUEUES */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000238:	4a0b      	ldr	r2, [pc, #44]	; (8000268 <main+0x48>)
 800023a:	4b0c      	ldr	r3, [pc, #48]	; (800026c <main+0x4c>)
 800023c:	2100      	movs	r1, #0
 800023e:	0018      	movs	r0, r3
 8000240:	f002 f952 	bl	80024e8 <osThreadNew>
 8000244:	0002      	movs	r2, r0
 8000246:	4b0a      	ldr	r3, [pc, #40]	; (8000270 <main+0x50>)
 8000248:	601a      	str	r2, [r3, #0]

  /* creation of Task2 */
  Task2Handle = osThreadNew(Task2_Init, NULL, &Task2_attributes);
 800024a:	4a0a      	ldr	r2, [pc, #40]	; (8000274 <main+0x54>)
 800024c:	4b0a      	ldr	r3, [pc, #40]	; (8000278 <main+0x58>)
 800024e:	2100      	movs	r1, #0
 8000250:	0018      	movs	r0, r3
 8000252:	f002 f949 	bl	80024e8 <osThreadNew>
 8000256:	0002      	movs	r2, r0
 8000258:	4b08      	ldr	r3, [pc, #32]	; (800027c <main+0x5c>)
 800025a:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800025c:	f002 f916 	bl	800248c <osKernelStart>
 8000260:	2300      	movs	r3, #0
  /* USER CODE BEGIN WHILE */
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
}
 8000262:	0018      	movs	r0, r3
 8000264:	46bd      	mov	sp, r7
 8000266:	bd80      	pop	{r7, pc}
 8000268:	08004a98 	.word	0x08004a98
 800026c:	08000419 	.word	0x08000419
 8000270:	20000114 	.word	0x20000114
 8000274:	08004abc 	.word	0x08004abc
 8000278:	08000429 	.word	0x08000429
 800027c:	20000118 	.word	0x20000118

08000280 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000280:	b590      	push	{r4, r7, lr}
 8000282:	b099      	sub	sp, #100	; 0x64
 8000284:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000286:	242c      	movs	r4, #44	; 0x2c
 8000288:	193b      	adds	r3, r7, r4
 800028a:	0018      	movs	r0, r3
 800028c:	2334      	movs	r3, #52	; 0x34
 800028e:	001a      	movs	r2, r3
 8000290:	2100      	movs	r1, #0
 8000292:	f004 fafa 	bl	800488a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000296:	231c      	movs	r3, #28
 8000298:	18fb      	adds	r3, r7, r3
 800029a:	0018      	movs	r0, r3
 800029c:	2310      	movs	r3, #16
 800029e:	001a      	movs	r2, r3
 80002a0:	2100      	movs	r1, #0
 80002a2:	f004 faf2 	bl	800488a <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002a6:	003b      	movs	r3, r7
 80002a8:	0018      	movs	r0, r3
 80002aa:	231c      	movs	r3, #28
 80002ac:	001a      	movs	r2, r3
 80002ae:	2100      	movs	r1, #0
 80002b0:	f004 faeb 	bl	800488a <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 80002b4:	193b      	adds	r3, r7, r4
 80002b6:	2220      	movs	r2, #32
 80002b8:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80002ba:	193b      	adds	r3, r7, r4
 80002bc:	2201      	movs	r2, #1
 80002be:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002c0:	193b      	adds	r3, r7, r4
 80002c2:	2200      	movs	r2, #0
 80002c4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002c6:	193b      	adds	r3, r7, r4
 80002c8:	0018      	movs	r0, r3
 80002ca:	f000 fc7f 	bl	8000bcc <HAL_RCC_OscConfig>
 80002ce:	1e03      	subs	r3, r0, #0
 80002d0:	d001      	beq.n	80002d6 <SystemClock_Config+0x56>
  {
    Error_Handler();
 80002d2:	f000 f8c3 	bl	800045c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002d6:	211c      	movs	r1, #28
 80002d8:	187b      	adds	r3, r7, r1
 80002da:	2207      	movs	r2, #7
 80002dc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 80002de:	187b      	adds	r3, r7, r1
 80002e0:	2203      	movs	r2, #3
 80002e2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002e4:	187b      	adds	r3, r7, r1
 80002e6:	2200      	movs	r2, #0
 80002e8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002ea:	187b      	adds	r3, r7, r1
 80002ec:	2200      	movs	r2, #0
 80002ee:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002f0:	187b      	adds	r3, r7, r1
 80002f2:	2101      	movs	r1, #1
 80002f4:	0018      	movs	r0, r3
 80002f6:	f000 ffef 	bl	80012d8 <HAL_RCC_ClockConfig>
 80002fa:	1e03      	subs	r3, r0, #0
 80002fc:	d001      	beq.n	8000302 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80002fe:	f000 f8ad 	bl	800045c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000302:	003b      	movs	r3, r7
 8000304:	2202      	movs	r2, #2
 8000306:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000308:	003b      	movs	r3, r7
 800030a:	2200      	movs	r2, #0
 800030c:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800030e:	003b      	movs	r3, r7
 8000310:	0018      	movs	r0, r3
 8000312:	f001 f985 	bl	8001620 <HAL_RCCEx_PeriphCLKConfig>
 8000316:	1e03      	subs	r3, r0, #0
 8000318:	d001      	beq.n	800031e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800031a:	f000 f89f 	bl	800045c <Error_Handler>
  }
}
 800031e:	46c0      	nop			; (mov r8, r8)
 8000320:	46bd      	mov	sp, r7
 8000322:	b019      	add	sp, #100	; 0x64
 8000324:	bd90      	pop	{r4, r7, pc}
	...

08000328 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_Init 0 */
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */
  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800032c:	4b14      	ldr	r3, [pc, #80]	; (8000380 <MX_USART2_UART_Init+0x58>)
 800032e:	4a15      	ldr	r2, [pc, #84]	; (8000384 <MX_USART2_UART_Init+0x5c>)
 8000330:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000332:	4b13      	ldr	r3, [pc, #76]	; (8000380 <MX_USART2_UART_Init+0x58>)
 8000334:	2296      	movs	r2, #150	; 0x96
 8000336:	0192      	lsls	r2, r2, #6
 8000338:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800033a:	4b11      	ldr	r3, [pc, #68]	; (8000380 <MX_USART2_UART_Init+0x58>)
 800033c:	2200      	movs	r2, #0
 800033e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000340:	4b0f      	ldr	r3, [pc, #60]	; (8000380 <MX_USART2_UART_Init+0x58>)
 8000342:	2200      	movs	r2, #0
 8000344:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000346:	4b0e      	ldr	r3, [pc, #56]	; (8000380 <MX_USART2_UART_Init+0x58>)
 8000348:	2200      	movs	r2, #0
 800034a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800034c:	4b0c      	ldr	r3, [pc, #48]	; (8000380 <MX_USART2_UART_Init+0x58>)
 800034e:	220c      	movs	r2, #12
 8000350:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000352:	4b0b      	ldr	r3, [pc, #44]	; (8000380 <MX_USART2_UART_Init+0x58>)
 8000354:	2200      	movs	r2, #0
 8000356:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000358:	4b09      	ldr	r3, [pc, #36]	; (8000380 <MX_USART2_UART_Init+0x58>)
 800035a:	2200      	movs	r2, #0
 800035c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800035e:	4b08      	ldr	r3, [pc, #32]	; (8000380 <MX_USART2_UART_Init+0x58>)
 8000360:	2200      	movs	r2, #0
 8000362:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000364:	4b06      	ldr	r3, [pc, #24]	; (8000380 <MX_USART2_UART_Init+0x58>)
 8000366:	2200      	movs	r2, #0
 8000368:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800036a:	4b05      	ldr	r3, [pc, #20]	; (8000380 <MX_USART2_UART_Init+0x58>)
 800036c:	0018      	movs	r0, r3
 800036e:	f001 fcc5 	bl	8001cfc <HAL_UART_Init>
 8000372:	1e03      	subs	r3, r0, #0
 8000374:	d001      	beq.n	800037a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000376:	f000 f871 	bl	800045c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  /* USER CODE END USART2_Init 2 */

}
 800037a:	46c0      	nop			; (mov r8, r8)
 800037c:	46bd      	mov	sp, r7
 800037e:	bd80      	pop	{r7, pc}
 8000380:	20000090 	.word	0x20000090
 8000384:	40004400 	.word	0x40004400

08000388 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000388:	b590      	push	{r4, r7, lr}
 800038a:	b089      	sub	sp, #36	; 0x24
 800038c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800038e:	240c      	movs	r4, #12
 8000390:	193b      	adds	r3, r7, r4
 8000392:	0018      	movs	r0, r3
 8000394:	2314      	movs	r3, #20
 8000396:	001a      	movs	r2, r3
 8000398:	2100      	movs	r1, #0
 800039a:	f004 fa76 	bl	800488a <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800039e:	4b1d      	ldr	r3, [pc, #116]	; (8000414 <MX_GPIO_Init+0x8c>)
 80003a0:	695a      	ldr	r2, [r3, #20]
 80003a2:	4b1c      	ldr	r3, [pc, #112]	; (8000414 <MX_GPIO_Init+0x8c>)
 80003a4:	2180      	movs	r1, #128	; 0x80
 80003a6:	03c9      	lsls	r1, r1, #15
 80003a8:	430a      	orrs	r2, r1
 80003aa:	615a      	str	r2, [r3, #20]
 80003ac:	4b19      	ldr	r3, [pc, #100]	; (8000414 <MX_GPIO_Init+0x8c>)
 80003ae:	695a      	ldr	r2, [r3, #20]
 80003b0:	2380      	movs	r3, #128	; 0x80
 80003b2:	03db      	lsls	r3, r3, #15
 80003b4:	4013      	ands	r3, r2
 80003b6:	60bb      	str	r3, [r7, #8]
 80003b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003ba:	4b16      	ldr	r3, [pc, #88]	; (8000414 <MX_GPIO_Init+0x8c>)
 80003bc:	695a      	ldr	r2, [r3, #20]
 80003be:	4b15      	ldr	r3, [pc, #84]	; (8000414 <MX_GPIO_Init+0x8c>)
 80003c0:	2180      	movs	r1, #128	; 0x80
 80003c2:	0289      	lsls	r1, r1, #10
 80003c4:	430a      	orrs	r2, r1
 80003c6:	615a      	str	r2, [r3, #20]
 80003c8:	4b12      	ldr	r3, [pc, #72]	; (8000414 <MX_GPIO_Init+0x8c>)
 80003ca:	695a      	ldr	r2, [r3, #20]
 80003cc:	2380      	movs	r3, #128	; 0x80
 80003ce:	029b      	lsls	r3, r3, #10
 80003d0:	4013      	ands	r3, r2
 80003d2:	607b      	str	r3, [r7, #4]
 80003d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED02_GPIO_Port, LED02_Pin, GPIO_PIN_RESET);
 80003d6:	2390      	movs	r3, #144	; 0x90
 80003d8:	05db      	lsls	r3, r3, #23
 80003da:	2200      	movs	r2, #0
 80003dc:	2120      	movs	r1, #32
 80003de:	0018      	movs	r0, r3
 80003e0:	f000 fbd6 	bl	8000b90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED02_Pin */
  GPIO_InitStruct.Pin = LED02_Pin;
 80003e4:	0021      	movs	r1, r4
 80003e6:	187b      	adds	r3, r7, r1
 80003e8:	2220      	movs	r2, #32
 80003ea:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003ec:	187b      	adds	r3, r7, r1
 80003ee:	2201      	movs	r2, #1
 80003f0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003f2:	187b      	adds	r3, r7, r1
 80003f4:	2200      	movs	r2, #0
 80003f6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003f8:	187b      	adds	r3, r7, r1
 80003fa:	2200      	movs	r2, #0
 80003fc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED02_GPIO_Port, &GPIO_InitStruct);
 80003fe:	187a      	adds	r2, r7, r1
 8000400:	2390      	movs	r3, #144	; 0x90
 8000402:	05db      	lsls	r3, r3, #23
 8000404:	0011      	movs	r1, r2
 8000406:	0018      	movs	r0, r3
 8000408:	f000 fa4a 	bl	80008a0 <HAL_GPIO_Init>

}
 800040c:	46c0      	nop			; (mov r8, r8)
 800040e:	46bd      	mov	sp, r7
 8000410:	b009      	add	sp, #36	; 0x24
 8000412:	bd90      	pop	{r4, r7, pc}
 8000414:	40021000 	.word	0x40021000

08000418 <StartDefaultTask>:
/* USER CODE END 4 */

/* USER CODE BEGIN Header_StartDefaultTask */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	b082      	sub	sp, #8
 800041c:	af00      	add	r7, sp, #0
 800041e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* USER CODE END 5 */
}
 8000420:	46c0      	nop			; (mov r8, r8)
 8000422:	46bd      	mov	sp, r7
 8000424:	b002      	add	sp, #8
 8000426:	bd80      	pop	{r7, pc}

08000428 <Task2_Init>:

/* USER CODE BEGIN Header_Task2_Init */
/* USER CODE END Header_Task2_Init */
void Task2_Init(void *argument)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	b082      	sub	sp, #8
 800042c:	af00      	add	r7, sp, #0
 800042e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task2_Init */
  /* USER CODE END Task2_Init */
}
 8000430:	46c0      	nop			; (mov r8, r8)
 8000432:	46bd      	mov	sp, r7
 8000434:	b002      	add	sp, #8
 8000436:	bd80      	pop	{r7, pc}

08000438 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	b082      	sub	sp, #8
 800043c:	af00      	add	r7, sp, #0
 800043e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	4a04      	ldr	r2, [pc, #16]	; (8000458 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000446:	4293      	cmp	r3, r2
 8000448:	d101      	bne.n	800044e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800044a:	f000 f95f 	bl	800070c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  /* USER CODE END Callback 1 */
}
 800044e:	46c0      	nop			; (mov r8, r8)
 8000450:	46bd      	mov	sp, r7
 8000452:	b002      	add	sp, #8
 8000454:	bd80      	pop	{r7, pc}
 8000456:	46c0      	nop			; (mov r8, r8)
 8000458:	40012c00 	.word	0x40012c00

0800045c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 8000460:	46c0      	nop			; (mov r8, r8)
 8000462:	46bd      	mov	sp, r7
 8000464:	bd80      	pop	{r7, pc}
	...

08000468 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	b082      	sub	sp, #8
 800046c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800046e:	4b12      	ldr	r3, [pc, #72]	; (80004b8 <HAL_MspInit+0x50>)
 8000470:	699a      	ldr	r2, [r3, #24]
 8000472:	4b11      	ldr	r3, [pc, #68]	; (80004b8 <HAL_MspInit+0x50>)
 8000474:	2101      	movs	r1, #1
 8000476:	430a      	orrs	r2, r1
 8000478:	619a      	str	r2, [r3, #24]
 800047a:	4b0f      	ldr	r3, [pc, #60]	; (80004b8 <HAL_MspInit+0x50>)
 800047c:	699b      	ldr	r3, [r3, #24]
 800047e:	2201      	movs	r2, #1
 8000480:	4013      	ands	r3, r2
 8000482:	607b      	str	r3, [r7, #4]
 8000484:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000486:	4b0c      	ldr	r3, [pc, #48]	; (80004b8 <HAL_MspInit+0x50>)
 8000488:	69da      	ldr	r2, [r3, #28]
 800048a:	4b0b      	ldr	r3, [pc, #44]	; (80004b8 <HAL_MspInit+0x50>)
 800048c:	2180      	movs	r1, #128	; 0x80
 800048e:	0549      	lsls	r1, r1, #21
 8000490:	430a      	orrs	r2, r1
 8000492:	61da      	str	r2, [r3, #28]
 8000494:	4b08      	ldr	r3, [pc, #32]	; (80004b8 <HAL_MspInit+0x50>)
 8000496:	69da      	ldr	r2, [r3, #28]
 8000498:	2380      	movs	r3, #128	; 0x80
 800049a:	055b      	lsls	r3, r3, #21
 800049c:	4013      	ands	r3, r2
 800049e:	603b      	str	r3, [r7, #0]
 80004a0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 80004a2:	2302      	movs	r3, #2
 80004a4:	425b      	negs	r3, r3
 80004a6:	2200      	movs	r2, #0
 80004a8:	2103      	movs	r1, #3
 80004aa:	0018      	movs	r0, r3
 80004ac:	f000 f9d2 	bl	8000854 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004b0:	46c0      	nop			; (mov r8, r8)
 80004b2:	46bd      	mov	sp, r7
 80004b4:	b002      	add	sp, #8
 80004b6:	bd80      	pop	{r7, pc}
 80004b8:	40021000 	.word	0x40021000

080004bc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80004bc:	b590      	push	{r4, r7, lr}
 80004be:	b08b      	sub	sp, #44	; 0x2c
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004c4:	2414      	movs	r4, #20
 80004c6:	193b      	adds	r3, r7, r4
 80004c8:	0018      	movs	r0, r3
 80004ca:	2314      	movs	r3, #20
 80004cc:	001a      	movs	r2, r3
 80004ce:	2100      	movs	r1, #0
 80004d0:	f004 f9db 	bl	800488a <memset>
  if(huart->Instance==USART2)
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	4a1c      	ldr	r2, [pc, #112]	; (800054c <HAL_UART_MspInit+0x90>)
 80004da:	4293      	cmp	r3, r2
 80004dc:	d132      	bne.n	8000544 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80004de:	4b1c      	ldr	r3, [pc, #112]	; (8000550 <HAL_UART_MspInit+0x94>)
 80004e0:	69da      	ldr	r2, [r3, #28]
 80004e2:	4b1b      	ldr	r3, [pc, #108]	; (8000550 <HAL_UART_MspInit+0x94>)
 80004e4:	2180      	movs	r1, #128	; 0x80
 80004e6:	0289      	lsls	r1, r1, #10
 80004e8:	430a      	orrs	r2, r1
 80004ea:	61da      	str	r2, [r3, #28]
 80004ec:	4b18      	ldr	r3, [pc, #96]	; (8000550 <HAL_UART_MspInit+0x94>)
 80004ee:	69da      	ldr	r2, [r3, #28]
 80004f0:	2380      	movs	r3, #128	; 0x80
 80004f2:	029b      	lsls	r3, r3, #10
 80004f4:	4013      	ands	r3, r2
 80004f6:	613b      	str	r3, [r7, #16]
 80004f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004fa:	4b15      	ldr	r3, [pc, #84]	; (8000550 <HAL_UART_MspInit+0x94>)
 80004fc:	695a      	ldr	r2, [r3, #20]
 80004fe:	4b14      	ldr	r3, [pc, #80]	; (8000550 <HAL_UART_MspInit+0x94>)
 8000500:	2180      	movs	r1, #128	; 0x80
 8000502:	0289      	lsls	r1, r1, #10
 8000504:	430a      	orrs	r2, r1
 8000506:	615a      	str	r2, [r3, #20]
 8000508:	4b11      	ldr	r3, [pc, #68]	; (8000550 <HAL_UART_MspInit+0x94>)
 800050a:	695a      	ldr	r2, [r3, #20]
 800050c:	2380      	movs	r3, #128	; 0x80
 800050e:	029b      	lsls	r3, r3, #10
 8000510:	4013      	ands	r3, r2
 8000512:	60fb      	str	r3, [r7, #12]
 8000514:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = TX02_Pin|RX02_Pin;
 8000516:	0021      	movs	r1, r4
 8000518:	187b      	adds	r3, r7, r1
 800051a:	220c      	movs	r2, #12
 800051c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800051e:	187b      	adds	r3, r7, r1
 8000520:	2202      	movs	r2, #2
 8000522:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000524:	187b      	adds	r3, r7, r1
 8000526:	2200      	movs	r2, #0
 8000528:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800052a:	187b      	adds	r3, r7, r1
 800052c:	2203      	movs	r2, #3
 800052e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000530:	187b      	adds	r3, r7, r1
 8000532:	2201      	movs	r2, #1
 8000534:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000536:	187a      	adds	r2, r7, r1
 8000538:	2390      	movs	r3, #144	; 0x90
 800053a:	05db      	lsls	r3, r3, #23
 800053c:	0011      	movs	r1, r2
 800053e:	0018      	movs	r0, r3
 8000540:	f000 f9ae 	bl	80008a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000544:	46c0      	nop			; (mov r8, r8)
 8000546:	46bd      	mov	sp, r7
 8000548:	b00b      	add	sp, #44	; 0x2c
 800054a:	bd90      	pop	{r4, r7, pc}
 800054c:	40004400 	.word	0x40004400
 8000550:	40021000 	.word	0x40021000

08000554 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000554:	b5b0      	push	{r4, r5, r7, lr}
 8000556:	b08c      	sub	sp, #48	; 0x30
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800055c:	2300      	movs	r3, #0
 800055e:	627b      	str	r3, [r7, #36]	; 0x24

  uint32_t              uwPrescalerValue = 0U;
 8000560:	2300      	movs	r3, #0
 8000562:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000564:	4b38      	ldr	r3, [pc, #224]	; (8000648 <HAL_InitTick+0xf4>)
 8000566:	699a      	ldr	r2, [r3, #24]
 8000568:	4b37      	ldr	r3, [pc, #220]	; (8000648 <HAL_InitTick+0xf4>)
 800056a:	2180      	movs	r1, #128	; 0x80
 800056c:	0109      	lsls	r1, r1, #4
 800056e:	430a      	orrs	r2, r1
 8000570:	619a      	str	r2, [r3, #24]
 8000572:	4b35      	ldr	r3, [pc, #212]	; (8000648 <HAL_InitTick+0xf4>)
 8000574:	699a      	ldr	r2, [r3, #24]
 8000576:	2380      	movs	r3, #128	; 0x80
 8000578:	011b      	lsls	r3, r3, #4
 800057a:	4013      	ands	r3, r2
 800057c:	60bb      	str	r3, [r7, #8]
 800057e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000580:	230c      	movs	r3, #12
 8000582:	18fa      	adds	r2, r7, r3
 8000584:	2410      	movs	r4, #16
 8000586:	193b      	adds	r3, r7, r4
 8000588:	0011      	movs	r1, r2
 800058a:	0018      	movs	r0, r3
 800058c:	f001 f81e 	bl	80015cc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000590:	193b      	adds	r3, r7, r4
 8000592:	68db      	ldr	r3, [r3, #12]
 8000594:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute TIM1 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000598:	2b00      	cmp	r3, #0
 800059a:	d104      	bne.n	80005a6 <HAL_InitTick+0x52>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800059c:	f001 f800 	bl	80015a0 <HAL_RCC_GetPCLK1Freq>
 80005a0:	0003      	movs	r3, r0
 80005a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80005a4:	e004      	b.n	80005b0 <HAL_InitTick+0x5c>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80005a6:	f000 fffb 	bl	80015a0 <HAL_RCC_GetPCLK1Freq>
 80005aa:	0003      	movs	r3, r0
 80005ac:	005b      	lsls	r3, r3, #1
 80005ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80005b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80005b2:	4926      	ldr	r1, [pc, #152]	; (800064c <HAL_InitTick+0xf8>)
 80005b4:	0018      	movs	r0, r3
 80005b6:	f7ff fda7 	bl	8000108 <__udivsi3>
 80005ba:	0003      	movs	r3, r0
 80005bc:	3b01      	subs	r3, #1
 80005be:	623b      	str	r3, [r7, #32]

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80005c0:	4b23      	ldr	r3, [pc, #140]	; (8000650 <HAL_InitTick+0xfc>)
 80005c2:	4a24      	ldr	r2, [pc, #144]	; (8000654 <HAL_InitTick+0x100>)
 80005c4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80005c6:	4b22      	ldr	r3, [pc, #136]	; (8000650 <HAL_InitTick+0xfc>)
 80005c8:	4a23      	ldr	r2, [pc, #140]	; (8000658 <HAL_InitTick+0x104>)
 80005ca:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80005cc:	4b20      	ldr	r3, [pc, #128]	; (8000650 <HAL_InitTick+0xfc>)
 80005ce:	6a3a      	ldr	r2, [r7, #32]
 80005d0:	605a      	str	r2, [r3, #4]
  htim1.Init.ClockDivision = 0;
 80005d2:	4b1f      	ldr	r3, [pc, #124]	; (8000650 <HAL_InitTick+0xfc>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005d8:	4b1d      	ldr	r3, [pc, #116]	; (8000650 <HAL_InitTick+0xfc>)
 80005da:	2200      	movs	r2, #0
 80005dc:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005de:	4b1c      	ldr	r3, [pc, #112]	; (8000650 <HAL_InitTick+0xfc>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80005e4:	252b      	movs	r5, #43	; 0x2b
 80005e6:	197c      	adds	r4, r7, r5
 80005e8:	4b19      	ldr	r3, [pc, #100]	; (8000650 <HAL_InitTick+0xfc>)
 80005ea:	0018      	movs	r0, r3
 80005ec:	f001 f916 	bl	800181c <HAL_TIM_Base_Init>
 80005f0:	0003      	movs	r3, r0
 80005f2:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 80005f4:	197b      	adds	r3, r7, r5
 80005f6:	781b      	ldrb	r3, [r3, #0]
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d11e      	bne.n	800063a <HAL_InitTick+0xe6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80005fc:	197c      	adds	r4, r7, r5
 80005fe:	4b14      	ldr	r3, [pc, #80]	; (8000650 <HAL_InitTick+0xfc>)
 8000600:	0018      	movs	r0, r3
 8000602:	f001 f963 	bl	80018cc <HAL_TIM_Base_Start_IT>
 8000606:	0003      	movs	r3, r0
 8000608:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 800060a:	197b      	adds	r3, r7, r5
 800060c:	781b      	ldrb	r3, [r3, #0]
 800060e:	2b00      	cmp	r3, #0
 8000610:	d113      	bne.n	800063a <HAL_InitTick+0xe6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8000612:	200d      	movs	r0, #13
 8000614:	f000 f933 	bl	800087e <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	2b03      	cmp	r3, #3
 800061c:	d809      	bhi.n	8000632 <HAL_InitTick+0xde>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, TickPriority, 0U);
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	2200      	movs	r2, #0
 8000622:	0019      	movs	r1, r3
 8000624:	200d      	movs	r0, #13
 8000626:	f000 f915 	bl	8000854 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800062a:	4b0c      	ldr	r3, [pc, #48]	; (800065c <HAL_InitTick+0x108>)
 800062c:	687a      	ldr	r2, [r7, #4]
 800062e:	601a      	str	r2, [r3, #0]
 8000630:	e003      	b.n	800063a <HAL_InitTick+0xe6>
      }
      else
      {
        status = HAL_ERROR;
 8000632:	232b      	movs	r3, #43	; 0x2b
 8000634:	18fb      	adds	r3, r7, r3
 8000636:	2201      	movs	r2, #1
 8000638:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 800063a:	232b      	movs	r3, #43	; 0x2b
 800063c:	18fb      	adds	r3, r7, r3
 800063e:	781b      	ldrb	r3, [r3, #0]
}
 8000640:	0018      	movs	r0, r3
 8000642:	46bd      	mov	sp, r7
 8000644:	b00c      	add	sp, #48	; 0x30
 8000646:	bdb0      	pop	{r4, r5, r7, pc}
 8000648:	40021000 	.word	0x40021000
 800064c:	000f4240 	.word	0x000f4240
 8000650:	2000011c 	.word	0x2000011c
 8000654:	40012c00 	.word	0x40012c00
 8000658:	000003e7 	.word	0x000003e7
 800065c:	20000004 	.word	0x20000004

08000660 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000664:	e7fe      	b.n	8000664 <NMI_Handler+0x4>

08000666 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000666:	b580      	push	{r7, lr}
 8000668:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800066a:	e7fe      	b.n	800066a <HardFault_Handler+0x4>

0800066c <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000670:	4b03      	ldr	r3, [pc, #12]	; (8000680 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8000672:	0018      	movs	r0, r3
 8000674:	f001 f97c 	bl	8001970 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8000678:	46c0      	nop			; (mov r8, r8)
 800067a:	46bd      	mov	sp, r7
 800067c:	bd80      	pop	{r7, pc}
 800067e:	46c0      	nop			; (mov r8, r8)
 8000680:	2000011c 	.word	0x2000011c

08000684 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000688:	46c0      	nop			; (mov r8, r8)
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
	...

08000690 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000690:	480d      	ldr	r0, [pc, #52]	; (80006c8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000692:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000694:	480d      	ldr	r0, [pc, #52]	; (80006cc <LoopForever+0x6>)
  ldr r1, =_edata
 8000696:	490e      	ldr	r1, [pc, #56]	; (80006d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000698:	4a0e      	ldr	r2, [pc, #56]	; (80006d4 <LoopForever+0xe>)
  movs r3, #0
 800069a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800069c:	e002      	b.n	80006a4 <LoopCopyDataInit>

0800069e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800069e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006a2:	3304      	adds	r3, #4

080006a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006a8:	d3f9      	bcc.n	800069e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006aa:	4a0b      	ldr	r2, [pc, #44]	; (80006d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80006ac:	4c0b      	ldr	r4, [pc, #44]	; (80006dc <LoopForever+0x16>)
  movs r3, #0
 80006ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006b0:	e001      	b.n	80006b6 <LoopFillZerobss>

080006b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006b4:	3204      	adds	r2, #4

080006b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006b8:	d3fb      	bcc.n	80006b2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80006ba:	f7ff ffe3 	bl	8000684 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80006be:	f004 f8b5 	bl	800482c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006c2:	f7ff fdad 	bl	8000220 <main>

080006c6 <LoopForever>:

LoopForever:
    b LoopForever
 80006c6:	e7fe      	b.n	80006c6 <LoopForever>
  ldr   r0, =_estack
 80006c8:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80006cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006d0:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80006d4:	08004b88 	.word	0x08004b88
  ldr r2, =_sbss
 80006d8:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80006dc:	20001b70 	.word	0x20001b70

080006e0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006e0:	e7fe      	b.n	80006e0 <ADC1_COMP_IRQHandler>
	...

080006e4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006e8:	4b07      	ldr	r3, [pc, #28]	; (8000708 <HAL_Init+0x24>)
 80006ea:	681a      	ldr	r2, [r3, #0]
 80006ec:	4b06      	ldr	r3, [pc, #24]	; (8000708 <HAL_Init+0x24>)
 80006ee:	2110      	movs	r1, #16
 80006f0:	430a      	orrs	r2, r1
 80006f2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80006f4:	2003      	movs	r0, #3
 80006f6:	f7ff ff2d 	bl	8000554 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006fa:	f7ff feb5 	bl	8000468 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006fe:	2300      	movs	r3, #0
}
 8000700:	0018      	movs	r0, r3
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}
 8000706:	46c0      	nop			; (mov r8, r8)
 8000708:	40022000 	.word	0x40022000

0800070c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000710:	4b05      	ldr	r3, [pc, #20]	; (8000728 <HAL_IncTick+0x1c>)
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	001a      	movs	r2, r3
 8000716:	4b05      	ldr	r3, [pc, #20]	; (800072c <HAL_IncTick+0x20>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	18d2      	adds	r2, r2, r3
 800071c:	4b03      	ldr	r3, [pc, #12]	; (800072c <HAL_IncTick+0x20>)
 800071e:	601a      	str	r2, [r3, #0]
}
 8000720:	46c0      	nop			; (mov r8, r8)
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
 8000726:	46c0      	nop			; (mov r8, r8)
 8000728:	20000008 	.word	0x20000008
 800072c:	20000164 	.word	0x20000164

08000730 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
  return uwTick;
 8000734:	4b02      	ldr	r3, [pc, #8]	; (8000740 <HAL_GetTick+0x10>)
 8000736:	681b      	ldr	r3, [r3, #0]
}
 8000738:	0018      	movs	r0, r3
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}
 800073e:	46c0      	nop			; (mov r8, r8)
 8000740:	20000164 	.word	0x20000164

08000744 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b082      	sub	sp, #8
 8000748:	af00      	add	r7, sp, #0
 800074a:	0002      	movs	r2, r0
 800074c:	1dfb      	adds	r3, r7, #7
 800074e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000750:	1dfb      	adds	r3, r7, #7
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	2b7f      	cmp	r3, #127	; 0x7f
 8000756:	d809      	bhi.n	800076c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000758:	1dfb      	adds	r3, r7, #7
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	001a      	movs	r2, r3
 800075e:	231f      	movs	r3, #31
 8000760:	401a      	ands	r2, r3
 8000762:	4b04      	ldr	r3, [pc, #16]	; (8000774 <__NVIC_EnableIRQ+0x30>)
 8000764:	2101      	movs	r1, #1
 8000766:	4091      	lsls	r1, r2
 8000768:	000a      	movs	r2, r1
 800076a:	601a      	str	r2, [r3, #0]
  }
}
 800076c:	46c0      	nop			; (mov r8, r8)
 800076e:	46bd      	mov	sp, r7
 8000770:	b002      	add	sp, #8
 8000772:	bd80      	pop	{r7, pc}
 8000774:	e000e100 	.word	0xe000e100

08000778 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000778:	b590      	push	{r4, r7, lr}
 800077a:	b083      	sub	sp, #12
 800077c:	af00      	add	r7, sp, #0
 800077e:	0002      	movs	r2, r0
 8000780:	6039      	str	r1, [r7, #0]
 8000782:	1dfb      	adds	r3, r7, #7
 8000784:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000786:	1dfb      	adds	r3, r7, #7
 8000788:	781b      	ldrb	r3, [r3, #0]
 800078a:	2b7f      	cmp	r3, #127	; 0x7f
 800078c:	d828      	bhi.n	80007e0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800078e:	4a2f      	ldr	r2, [pc, #188]	; (800084c <__NVIC_SetPriority+0xd4>)
 8000790:	1dfb      	adds	r3, r7, #7
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	b25b      	sxtb	r3, r3
 8000796:	089b      	lsrs	r3, r3, #2
 8000798:	33c0      	adds	r3, #192	; 0xc0
 800079a:	009b      	lsls	r3, r3, #2
 800079c:	589b      	ldr	r3, [r3, r2]
 800079e:	1dfa      	adds	r2, r7, #7
 80007a0:	7812      	ldrb	r2, [r2, #0]
 80007a2:	0011      	movs	r1, r2
 80007a4:	2203      	movs	r2, #3
 80007a6:	400a      	ands	r2, r1
 80007a8:	00d2      	lsls	r2, r2, #3
 80007aa:	21ff      	movs	r1, #255	; 0xff
 80007ac:	4091      	lsls	r1, r2
 80007ae:	000a      	movs	r2, r1
 80007b0:	43d2      	mvns	r2, r2
 80007b2:	401a      	ands	r2, r3
 80007b4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80007b6:	683b      	ldr	r3, [r7, #0]
 80007b8:	019b      	lsls	r3, r3, #6
 80007ba:	22ff      	movs	r2, #255	; 0xff
 80007bc:	401a      	ands	r2, r3
 80007be:	1dfb      	adds	r3, r7, #7
 80007c0:	781b      	ldrb	r3, [r3, #0]
 80007c2:	0018      	movs	r0, r3
 80007c4:	2303      	movs	r3, #3
 80007c6:	4003      	ands	r3, r0
 80007c8:	00db      	lsls	r3, r3, #3
 80007ca:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007cc:	481f      	ldr	r0, [pc, #124]	; (800084c <__NVIC_SetPriority+0xd4>)
 80007ce:	1dfb      	adds	r3, r7, #7
 80007d0:	781b      	ldrb	r3, [r3, #0]
 80007d2:	b25b      	sxtb	r3, r3
 80007d4:	089b      	lsrs	r3, r3, #2
 80007d6:	430a      	orrs	r2, r1
 80007d8:	33c0      	adds	r3, #192	; 0xc0
 80007da:	009b      	lsls	r3, r3, #2
 80007dc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80007de:	e031      	b.n	8000844 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007e0:	4a1b      	ldr	r2, [pc, #108]	; (8000850 <__NVIC_SetPriority+0xd8>)
 80007e2:	1dfb      	adds	r3, r7, #7
 80007e4:	781b      	ldrb	r3, [r3, #0]
 80007e6:	0019      	movs	r1, r3
 80007e8:	230f      	movs	r3, #15
 80007ea:	400b      	ands	r3, r1
 80007ec:	3b08      	subs	r3, #8
 80007ee:	089b      	lsrs	r3, r3, #2
 80007f0:	3306      	adds	r3, #6
 80007f2:	009b      	lsls	r3, r3, #2
 80007f4:	18d3      	adds	r3, r2, r3
 80007f6:	3304      	adds	r3, #4
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	1dfa      	adds	r2, r7, #7
 80007fc:	7812      	ldrb	r2, [r2, #0]
 80007fe:	0011      	movs	r1, r2
 8000800:	2203      	movs	r2, #3
 8000802:	400a      	ands	r2, r1
 8000804:	00d2      	lsls	r2, r2, #3
 8000806:	21ff      	movs	r1, #255	; 0xff
 8000808:	4091      	lsls	r1, r2
 800080a:	000a      	movs	r2, r1
 800080c:	43d2      	mvns	r2, r2
 800080e:	401a      	ands	r2, r3
 8000810:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000812:	683b      	ldr	r3, [r7, #0]
 8000814:	019b      	lsls	r3, r3, #6
 8000816:	22ff      	movs	r2, #255	; 0xff
 8000818:	401a      	ands	r2, r3
 800081a:	1dfb      	adds	r3, r7, #7
 800081c:	781b      	ldrb	r3, [r3, #0]
 800081e:	0018      	movs	r0, r3
 8000820:	2303      	movs	r3, #3
 8000822:	4003      	ands	r3, r0
 8000824:	00db      	lsls	r3, r3, #3
 8000826:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000828:	4809      	ldr	r0, [pc, #36]	; (8000850 <__NVIC_SetPriority+0xd8>)
 800082a:	1dfb      	adds	r3, r7, #7
 800082c:	781b      	ldrb	r3, [r3, #0]
 800082e:	001c      	movs	r4, r3
 8000830:	230f      	movs	r3, #15
 8000832:	4023      	ands	r3, r4
 8000834:	3b08      	subs	r3, #8
 8000836:	089b      	lsrs	r3, r3, #2
 8000838:	430a      	orrs	r2, r1
 800083a:	3306      	adds	r3, #6
 800083c:	009b      	lsls	r3, r3, #2
 800083e:	18c3      	adds	r3, r0, r3
 8000840:	3304      	adds	r3, #4
 8000842:	601a      	str	r2, [r3, #0]
}
 8000844:	46c0      	nop			; (mov r8, r8)
 8000846:	46bd      	mov	sp, r7
 8000848:	b003      	add	sp, #12
 800084a:	bd90      	pop	{r4, r7, pc}
 800084c:	e000e100 	.word	0xe000e100
 8000850:	e000ed00 	.word	0xe000ed00

08000854 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000854:	b580      	push	{r7, lr}
 8000856:	b084      	sub	sp, #16
 8000858:	af00      	add	r7, sp, #0
 800085a:	60b9      	str	r1, [r7, #8]
 800085c:	607a      	str	r2, [r7, #4]
 800085e:	210f      	movs	r1, #15
 8000860:	187b      	adds	r3, r7, r1
 8000862:	1c02      	adds	r2, r0, #0
 8000864:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000866:	68ba      	ldr	r2, [r7, #8]
 8000868:	187b      	adds	r3, r7, r1
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	b25b      	sxtb	r3, r3
 800086e:	0011      	movs	r1, r2
 8000870:	0018      	movs	r0, r3
 8000872:	f7ff ff81 	bl	8000778 <__NVIC_SetPriority>
}
 8000876:	46c0      	nop			; (mov r8, r8)
 8000878:	46bd      	mov	sp, r7
 800087a:	b004      	add	sp, #16
 800087c:	bd80      	pop	{r7, pc}

0800087e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800087e:	b580      	push	{r7, lr}
 8000880:	b082      	sub	sp, #8
 8000882:	af00      	add	r7, sp, #0
 8000884:	0002      	movs	r2, r0
 8000886:	1dfb      	adds	r3, r7, #7
 8000888:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800088a:	1dfb      	adds	r3, r7, #7
 800088c:	781b      	ldrb	r3, [r3, #0]
 800088e:	b25b      	sxtb	r3, r3
 8000890:	0018      	movs	r0, r3
 8000892:	f7ff ff57 	bl	8000744 <__NVIC_EnableIRQ>
}
 8000896:	46c0      	nop			; (mov r8, r8)
 8000898:	46bd      	mov	sp, r7
 800089a:	b002      	add	sp, #8
 800089c:	bd80      	pop	{r7, pc}
	...

080008a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b086      	sub	sp, #24
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
 80008a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80008aa:	2300      	movs	r3, #0
 80008ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008ae:	e155      	b.n	8000b5c <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80008b0:	683b      	ldr	r3, [r7, #0]
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	2101      	movs	r1, #1
 80008b6:	697a      	ldr	r2, [r7, #20]
 80008b8:	4091      	lsls	r1, r2
 80008ba:	000a      	movs	r2, r1
 80008bc:	4013      	ands	r3, r2
 80008be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80008c0:	68fb      	ldr	r3, [r7, #12]
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d100      	bne.n	80008c8 <HAL_GPIO_Init+0x28>
 80008c6:	e146      	b.n	8000b56 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80008c8:	683b      	ldr	r3, [r7, #0]
 80008ca:	685b      	ldr	r3, [r3, #4]
 80008cc:	2203      	movs	r2, #3
 80008ce:	4013      	ands	r3, r2
 80008d0:	2b01      	cmp	r3, #1
 80008d2:	d005      	beq.n	80008e0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	685b      	ldr	r3, [r3, #4]
 80008d8:	2203      	movs	r2, #3
 80008da:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80008dc:	2b02      	cmp	r3, #2
 80008de:	d130      	bne.n	8000942 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	689b      	ldr	r3, [r3, #8]
 80008e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80008e6:	697b      	ldr	r3, [r7, #20]
 80008e8:	005b      	lsls	r3, r3, #1
 80008ea:	2203      	movs	r2, #3
 80008ec:	409a      	lsls	r2, r3
 80008ee:	0013      	movs	r3, r2
 80008f0:	43da      	mvns	r2, r3
 80008f2:	693b      	ldr	r3, [r7, #16]
 80008f4:	4013      	ands	r3, r2
 80008f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	68da      	ldr	r2, [r3, #12]
 80008fc:	697b      	ldr	r3, [r7, #20]
 80008fe:	005b      	lsls	r3, r3, #1
 8000900:	409a      	lsls	r2, r3
 8000902:	0013      	movs	r3, r2
 8000904:	693a      	ldr	r2, [r7, #16]
 8000906:	4313      	orrs	r3, r2
 8000908:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	693a      	ldr	r2, [r7, #16]
 800090e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	685b      	ldr	r3, [r3, #4]
 8000914:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000916:	2201      	movs	r2, #1
 8000918:	697b      	ldr	r3, [r7, #20]
 800091a:	409a      	lsls	r2, r3
 800091c:	0013      	movs	r3, r2
 800091e:	43da      	mvns	r2, r3
 8000920:	693b      	ldr	r3, [r7, #16]
 8000922:	4013      	ands	r3, r2
 8000924:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	685b      	ldr	r3, [r3, #4]
 800092a:	091b      	lsrs	r3, r3, #4
 800092c:	2201      	movs	r2, #1
 800092e:	401a      	ands	r2, r3
 8000930:	697b      	ldr	r3, [r7, #20]
 8000932:	409a      	lsls	r2, r3
 8000934:	0013      	movs	r3, r2
 8000936:	693a      	ldr	r2, [r7, #16]
 8000938:	4313      	orrs	r3, r2
 800093a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	693a      	ldr	r2, [r7, #16]
 8000940:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000942:	683b      	ldr	r3, [r7, #0]
 8000944:	685b      	ldr	r3, [r3, #4]
 8000946:	2203      	movs	r2, #3
 8000948:	4013      	ands	r3, r2
 800094a:	2b03      	cmp	r3, #3
 800094c:	d017      	beq.n	800097e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	68db      	ldr	r3, [r3, #12]
 8000952:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000954:	697b      	ldr	r3, [r7, #20]
 8000956:	005b      	lsls	r3, r3, #1
 8000958:	2203      	movs	r2, #3
 800095a:	409a      	lsls	r2, r3
 800095c:	0013      	movs	r3, r2
 800095e:	43da      	mvns	r2, r3
 8000960:	693b      	ldr	r3, [r7, #16]
 8000962:	4013      	ands	r3, r2
 8000964:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000966:	683b      	ldr	r3, [r7, #0]
 8000968:	689a      	ldr	r2, [r3, #8]
 800096a:	697b      	ldr	r3, [r7, #20]
 800096c:	005b      	lsls	r3, r3, #1
 800096e:	409a      	lsls	r2, r3
 8000970:	0013      	movs	r3, r2
 8000972:	693a      	ldr	r2, [r7, #16]
 8000974:	4313      	orrs	r3, r2
 8000976:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	693a      	ldr	r2, [r7, #16]
 800097c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	685b      	ldr	r3, [r3, #4]
 8000982:	2203      	movs	r2, #3
 8000984:	4013      	ands	r3, r2
 8000986:	2b02      	cmp	r3, #2
 8000988:	d123      	bne.n	80009d2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800098a:	697b      	ldr	r3, [r7, #20]
 800098c:	08da      	lsrs	r2, r3, #3
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	3208      	adds	r2, #8
 8000992:	0092      	lsls	r2, r2, #2
 8000994:	58d3      	ldr	r3, [r2, r3]
 8000996:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000998:	697b      	ldr	r3, [r7, #20]
 800099a:	2207      	movs	r2, #7
 800099c:	4013      	ands	r3, r2
 800099e:	009b      	lsls	r3, r3, #2
 80009a0:	220f      	movs	r2, #15
 80009a2:	409a      	lsls	r2, r3
 80009a4:	0013      	movs	r3, r2
 80009a6:	43da      	mvns	r2, r3
 80009a8:	693b      	ldr	r3, [r7, #16]
 80009aa:	4013      	ands	r3, r2
 80009ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	691a      	ldr	r2, [r3, #16]
 80009b2:	697b      	ldr	r3, [r7, #20]
 80009b4:	2107      	movs	r1, #7
 80009b6:	400b      	ands	r3, r1
 80009b8:	009b      	lsls	r3, r3, #2
 80009ba:	409a      	lsls	r2, r3
 80009bc:	0013      	movs	r3, r2
 80009be:	693a      	ldr	r2, [r7, #16]
 80009c0:	4313      	orrs	r3, r2
 80009c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80009c4:	697b      	ldr	r3, [r7, #20]
 80009c6:	08da      	lsrs	r2, r3, #3
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	3208      	adds	r2, #8
 80009cc:	0092      	lsls	r2, r2, #2
 80009ce:	6939      	ldr	r1, [r7, #16]
 80009d0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80009d8:	697b      	ldr	r3, [r7, #20]
 80009da:	005b      	lsls	r3, r3, #1
 80009dc:	2203      	movs	r2, #3
 80009de:	409a      	lsls	r2, r3
 80009e0:	0013      	movs	r3, r2
 80009e2:	43da      	mvns	r2, r3
 80009e4:	693b      	ldr	r3, [r7, #16]
 80009e6:	4013      	ands	r3, r2
 80009e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80009ea:	683b      	ldr	r3, [r7, #0]
 80009ec:	685b      	ldr	r3, [r3, #4]
 80009ee:	2203      	movs	r2, #3
 80009f0:	401a      	ands	r2, r3
 80009f2:	697b      	ldr	r3, [r7, #20]
 80009f4:	005b      	lsls	r3, r3, #1
 80009f6:	409a      	lsls	r2, r3
 80009f8:	0013      	movs	r3, r2
 80009fa:	693a      	ldr	r2, [r7, #16]
 80009fc:	4313      	orrs	r3, r2
 80009fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	693a      	ldr	r2, [r7, #16]
 8000a04:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000a06:	683b      	ldr	r3, [r7, #0]
 8000a08:	685a      	ldr	r2, [r3, #4]
 8000a0a:	23c0      	movs	r3, #192	; 0xc0
 8000a0c:	029b      	lsls	r3, r3, #10
 8000a0e:	4013      	ands	r3, r2
 8000a10:	d100      	bne.n	8000a14 <HAL_GPIO_Init+0x174>
 8000a12:	e0a0      	b.n	8000b56 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a14:	4b57      	ldr	r3, [pc, #348]	; (8000b74 <HAL_GPIO_Init+0x2d4>)
 8000a16:	699a      	ldr	r2, [r3, #24]
 8000a18:	4b56      	ldr	r3, [pc, #344]	; (8000b74 <HAL_GPIO_Init+0x2d4>)
 8000a1a:	2101      	movs	r1, #1
 8000a1c:	430a      	orrs	r2, r1
 8000a1e:	619a      	str	r2, [r3, #24]
 8000a20:	4b54      	ldr	r3, [pc, #336]	; (8000b74 <HAL_GPIO_Init+0x2d4>)
 8000a22:	699b      	ldr	r3, [r3, #24]
 8000a24:	2201      	movs	r2, #1
 8000a26:	4013      	ands	r3, r2
 8000a28:	60bb      	str	r3, [r7, #8]
 8000a2a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000a2c:	4a52      	ldr	r2, [pc, #328]	; (8000b78 <HAL_GPIO_Init+0x2d8>)
 8000a2e:	697b      	ldr	r3, [r7, #20]
 8000a30:	089b      	lsrs	r3, r3, #2
 8000a32:	3302      	adds	r3, #2
 8000a34:	009b      	lsls	r3, r3, #2
 8000a36:	589b      	ldr	r3, [r3, r2]
 8000a38:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000a3a:	697b      	ldr	r3, [r7, #20]
 8000a3c:	2203      	movs	r2, #3
 8000a3e:	4013      	ands	r3, r2
 8000a40:	009b      	lsls	r3, r3, #2
 8000a42:	220f      	movs	r2, #15
 8000a44:	409a      	lsls	r2, r3
 8000a46:	0013      	movs	r3, r2
 8000a48:	43da      	mvns	r2, r3
 8000a4a:	693b      	ldr	r3, [r7, #16]
 8000a4c:	4013      	ands	r3, r2
 8000a4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000a50:	687a      	ldr	r2, [r7, #4]
 8000a52:	2390      	movs	r3, #144	; 0x90
 8000a54:	05db      	lsls	r3, r3, #23
 8000a56:	429a      	cmp	r2, r3
 8000a58:	d019      	beq.n	8000a8e <HAL_GPIO_Init+0x1ee>
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	4a47      	ldr	r2, [pc, #284]	; (8000b7c <HAL_GPIO_Init+0x2dc>)
 8000a5e:	4293      	cmp	r3, r2
 8000a60:	d013      	beq.n	8000a8a <HAL_GPIO_Init+0x1ea>
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	4a46      	ldr	r2, [pc, #280]	; (8000b80 <HAL_GPIO_Init+0x2e0>)
 8000a66:	4293      	cmp	r3, r2
 8000a68:	d00d      	beq.n	8000a86 <HAL_GPIO_Init+0x1e6>
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	4a45      	ldr	r2, [pc, #276]	; (8000b84 <HAL_GPIO_Init+0x2e4>)
 8000a6e:	4293      	cmp	r3, r2
 8000a70:	d007      	beq.n	8000a82 <HAL_GPIO_Init+0x1e2>
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	4a44      	ldr	r2, [pc, #272]	; (8000b88 <HAL_GPIO_Init+0x2e8>)
 8000a76:	4293      	cmp	r3, r2
 8000a78:	d101      	bne.n	8000a7e <HAL_GPIO_Init+0x1de>
 8000a7a:	2304      	movs	r3, #4
 8000a7c:	e008      	b.n	8000a90 <HAL_GPIO_Init+0x1f0>
 8000a7e:	2305      	movs	r3, #5
 8000a80:	e006      	b.n	8000a90 <HAL_GPIO_Init+0x1f0>
 8000a82:	2303      	movs	r3, #3
 8000a84:	e004      	b.n	8000a90 <HAL_GPIO_Init+0x1f0>
 8000a86:	2302      	movs	r3, #2
 8000a88:	e002      	b.n	8000a90 <HAL_GPIO_Init+0x1f0>
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	e000      	b.n	8000a90 <HAL_GPIO_Init+0x1f0>
 8000a8e:	2300      	movs	r3, #0
 8000a90:	697a      	ldr	r2, [r7, #20]
 8000a92:	2103      	movs	r1, #3
 8000a94:	400a      	ands	r2, r1
 8000a96:	0092      	lsls	r2, r2, #2
 8000a98:	4093      	lsls	r3, r2
 8000a9a:	693a      	ldr	r2, [r7, #16]
 8000a9c:	4313      	orrs	r3, r2
 8000a9e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000aa0:	4935      	ldr	r1, [pc, #212]	; (8000b78 <HAL_GPIO_Init+0x2d8>)
 8000aa2:	697b      	ldr	r3, [r7, #20]
 8000aa4:	089b      	lsrs	r3, r3, #2
 8000aa6:	3302      	adds	r3, #2
 8000aa8:	009b      	lsls	r3, r3, #2
 8000aaa:	693a      	ldr	r2, [r7, #16]
 8000aac:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000aae:	4b37      	ldr	r3, [pc, #220]	; (8000b8c <HAL_GPIO_Init+0x2ec>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	43da      	mvns	r2, r3
 8000ab8:	693b      	ldr	r3, [r7, #16]
 8000aba:	4013      	ands	r3, r2
 8000abc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	685a      	ldr	r2, [r3, #4]
 8000ac2:	2380      	movs	r3, #128	; 0x80
 8000ac4:	025b      	lsls	r3, r3, #9
 8000ac6:	4013      	ands	r3, r2
 8000ac8:	d003      	beq.n	8000ad2 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8000aca:	693a      	ldr	r2, [r7, #16]
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	4313      	orrs	r3, r2
 8000ad0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000ad2:	4b2e      	ldr	r3, [pc, #184]	; (8000b8c <HAL_GPIO_Init+0x2ec>)
 8000ad4:	693a      	ldr	r2, [r7, #16]
 8000ad6:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000ad8:	4b2c      	ldr	r3, [pc, #176]	; (8000b8c <HAL_GPIO_Init+0x2ec>)
 8000ada:	685b      	ldr	r3, [r3, #4]
 8000adc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	43da      	mvns	r2, r3
 8000ae2:	693b      	ldr	r3, [r7, #16]
 8000ae4:	4013      	ands	r3, r2
 8000ae6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	685a      	ldr	r2, [r3, #4]
 8000aec:	2380      	movs	r3, #128	; 0x80
 8000aee:	029b      	lsls	r3, r3, #10
 8000af0:	4013      	ands	r3, r2
 8000af2:	d003      	beq.n	8000afc <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8000af4:	693a      	ldr	r2, [r7, #16]
 8000af6:	68fb      	ldr	r3, [r7, #12]
 8000af8:	4313      	orrs	r3, r2
 8000afa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000afc:	4b23      	ldr	r3, [pc, #140]	; (8000b8c <HAL_GPIO_Init+0x2ec>)
 8000afe:	693a      	ldr	r2, [r7, #16]
 8000b00:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b02:	4b22      	ldr	r3, [pc, #136]	; (8000b8c <HAL_GPIO_Init+0x2ec>)
 8000b04:	689b      	ldr	r3, [r3, #8]
 8000b06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	43da      	mvns	r2, r3
 8000b0c:	693b      	ldr	r3, [r7, #16]
 8000b0e:	4013      	ands	r3, r2
 8000b10:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000b12:	683b      	ldr	r3, [r7, #0]
 8000b14:	685a      	ldr	r2, [r3, #4]
 8000b16:	2380      	movs	r3, #128	; 0x80
 8000b18:	035b      	lsls	r3, r3, #13
 8000b1a:	4013      	ands	r3, r2
 8000b1c:	d003      	beq.n	8000b26 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000b1e:	693a      	ldr	r2, [r7, #16]
 8000b20:	68fb      	ldr	r3, [r7, #12]
 8000b22:	4313      	orrs	r3, r2
 8000b24:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000b26:	4b19      	ldr	r3, [pc, #100]	; (8000b8c <HAL_GPIO_Init+0x2ec>)
 8000b28:	693a      	ldr	r2, [r7, #16]
 8000b2a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000b2c:	4b17      	ldr	r3, [pc, #92]	; (8000b8c <HAL_GPIO_Init+0x2ec>)
 8000b2e:	68db      	ldr	r3, [r3, #12]
 8000b30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	43da      	mvns	r2, r3
 8000b36:	693b      	ldr	r3, [r7, #16]
 8000b38:	4013      	ands	r3, r2
 8000b3a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	685a      	ldr	r2, [r3, #4]
 8000b40:	2380      	movs	r3, #128	; 0x80
 8000b42:	039b      	lsls	r3, r3, #14
 8000b44:	4013      	ands	r3, r2
 8000b46:	d003      	beq.n	8000b50 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000b48:	693a      	ldr	r2, [r7, #16]
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	4313      	orrs	r3, r2
 8000b4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000b50:	4b0e      	ldr	r3, [pc, #56]	; (8000b8c <HAL_GPIO_Init+0x2ec>)
 8000b52:	693a      	ldr	r2, [r7, #16]
 8000b54:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000b56:	697b      	ldr	r3, [r7, #20]
 8000b58:	3301      	adds	r3, #1
 8000b5a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	681a      	ldr	r2, [r3, #0]
 8000b60:	697b      	ldr	r3, [r7, #20]
 8000b62:	40da      	lsrs	r2, r3
 8000b64:	1e13      	subs	r3, r2, #0
 8000b66:	d000      	beq.n	8000b6a <HAL_GPIO_Init+0x2ca>
 8000b68:	e6a2      	b.n	80008b0 <HAL_GPIO_Init+0x10>
  } 
}
 8000b6a:	46c0      	nop			; (mov r8, r8)
 8000b6c:	46c0      	nop			; (mov r8, r8)
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	b006      	add	sp, #24
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	40021000 	.word	0x40021000
 8000b78:	40010000 	.word	0x40010000
 8000b7c:	48000400 	.word	0x48000400
 8000b80:	48000800 	.word	0x48000800
 8000b84:	48000c00 	.word	0x48000c00
 8000b88:	48001000 	.word	0x48001000
 8000b8c:	40010400 	.word	0x40010400

08000b90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
 8000b98:	0008      	movs	r0, r1
 8000b9a:	0011      	movs	r1, r2
 8000b9c:	1cbb      	adds	r3, r7, #2
 8000b9e:	1c02      	adds	r2, r0, #0
 8000ba0:	801a      	strh	r2, [r3, #0]
 8000ba2:	1c7b      	adds	r3, r7, #1
 8000ba4:	1c0a      	adds	r2, r1, #0
 8000ba6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ba8:	1c7b      	adds	r3, r7, #1
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d004      	beq.n	8000bba <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000bb0:	1cbb      	adds	r3, r7, #2
 8000bb2:	881a      	ldrh	r2, [r3, #0]
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000bb8:	e003      	b.n	8000bc2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000bba:	1cbb      	adds	r3, r7, #2
 8000bbc:	881a      	ldrh	r2, [r3, #0]
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000bc2:	46c0      	nop			; (mov r8, r8)
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	b002      	add	sp, #8
 8000bc8:	bd80      	pop	{r7, pc}
	...

08000bcc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b088      	sub	sp, #32
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d102      	bne.n	8000be0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	f000 fb76 	bl	80012cc <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	2201      	movs	r2, #1
 8000be6:	4013      	ands	r3, r2
 8000be8:	d100      	bne.n	8000bec <HAL_RCC_OscConfig+0x20>
 8000bea:	e08e      	b.n	8000d0a <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000bec:	4bc5      	ldr	r3, [pc, #788]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	220c      	movs	r2, #12
 8000bf2:	4013      	ands	r3, r2
 8000bf4:	2b04      	cmp	r3, #4
 8000bf6:	d00e      	beq.n	8000c16 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000bf8:	4bc2      	ldr	r3, [pc, #776]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	220c      	movs	r2, #12
 8000bfe:	4013      	ands	r3, r2
 8000c00:	2b08      	cmp	r3, #8
 8000c02:	d117      	bne.n	8000c34 <HAL_RCC_OscConfig+0x68>
 8000c04:	4bbf      	ldr	r3, [pc, #764]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000c06:	685a      	ldr	r2, [r3, #4]
 8000c08:	23c0      	movs	r3, #192	; 0xc0
 8000c0a:	025b      	lsls	r3, r3, #9
 8000c0c:	401a      	ands	r2, r3
 8000c0e:	2380      	movs	r3, #128	; 0x80
 8000c10:	025b      	lsls	r3, r3, #9
 8000c12:	429a      	cmp	r2, r3
 8000c14:	d10e      	bne.n	8000c34 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c16:	4bbb      	ldr	r3, [pc, #748]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000c18:	681a      	ldr	r2, [r3, #0]
 8000c1a:	2380      	movs	r3, #128	; 0x80
 8000c1c:	029b      	lsls	r3, r3, #10
 8000c1e:	4013      	ands	r3, r2
 8000c20:	d100      	bne.n	8000c24 <HAL_RCC_OscConfig+0x58>
 8000c22:	e071      	b.n	8000d08 <HAL_RCC_OscConfig+0x13c>
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	685b      	ldr	r3, [r3, #4]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d000      	beq.n	8000c2e <HAL_RCC_OscConfig+0x62>
 8000c2c:	e06c      	b.n	8000d08 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8000c2e:	2301      	movs	r3, #1
 8000c30:	f000 fb4c 	bl	80012cc <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	685b      	ldr	r3, [r3, #4]
 8000c38:	2b01      	cmp	r3, #1
 8000c3a:	d107      	bne.n	8000c4c <HAL_RCC_OscConfig+0x80>
 8000c3c:	4bb1      	ldr	r3, [pc, #708]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000c3e:	681a      	ldr	r2, [r3, #0]
 8000c40:	4bb0      	ldr	r3, [pc, #704]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000c42:	2180      	movs	r1, #128	; 0x80
 8000c44:	0249      	lsls	r1, r1, #9
 8000c46:	430a      	orrs	r2, r1
 8000c48:	601a      	str	r2, [r3, #0]
 8000c4a:	e02f      	b.n	8000cac <HAL_RCC_OscConfig+0xe0>
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	685b      	ldr	r3, [r3, #4]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d10c      	bne.n	8000c6e <HAL_RCC_OscConfig+0xa2>
 8000c54:	4bab      	ldr	r3, [pc, #684]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000c56:	681a      	ldr	r2, [r3, #0]
 8000c58:	4baa      	ldr	r3, [pc, #680]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000c5a:	49ab      	ldr	r1, [pc, #684]	; (8000f08 <HAL_RCC_OscConfig+0x33c>)
 8000c5c:	400a      	ands	r2, r1
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	4ba8      	ldr	r3, [pc, #672]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000c62:	681a      	ldr	r2, [r3, #0]
 8000c64:	4ba7      	ldr	r3, [pc, #668]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000c66:	49a9      	ldr	r1, [pc, #676]	; (8000f0c <HAL_RCC_OscConfig+0x340>)
 8000c68:	400a      	ands	r2, r1
 8000c6a:	601a      	str	r2, [r3, #0]
 8000c6c:	e01e      	b.n	8000cac <HAL_RCC_OscConfig+0xe0>
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	685b      	ldr	r3, [r3, #4]
 8000c72:	2b05      	cmp	r3, #5
 8000c74:	d10e      	bne.n	8000c94 <HAL_RCC_OscConfig+0xc8>
 8000c76:	4ba3      	ldr	r3, [pc, #652]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000c78:	681a      	ldr	r2, [r3, #0]
 8000c7a:	4ba2      	ldr	r3, [pc, #648]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000c7c:	2180      	movs	r1, #128	; 0x80
 8000c7e:	02c9      	lsls	r1, r1, #11
 8000c80:	430a      	orrs	r2, r1
 8000c82:	601a      	str	r2, [r3, #0]
 8000c84:	4b9f      	ldr	r3, [pc, #636]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000c86:	681a      	ldr	r2, [r3, #0]
 8000c88:	4b9e      	ldr	r3, [pc, #632]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000c8a:	2180      	movs	r1, #128	; 0x80
 8000c8c:	0249      	lsls	r1, r1, #9
 8000c8e:	430a      	orrs	r2, r1
 8000c90:	601a      	str	r2, [r3, #0]
 8000c92:	e00b      	b.n	8000cac <HAL_RCC_OscConfig+0xe0>
 8000c94:	4b9b      	ldr	r3, [pc, #620]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000c96:	681a      	ldr	r2, [r3, #0]
 8000c98:	4b9a      	ldr	r3, [pc, #616]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000c9a:	499b      	ldr	r1, [pc, #620]	; (8000f08 <HAL_RCC_OscConfig+0x33c>)
 8000c9c:	400a      	ands	r2, r1
 8000c9e:	601a      	str	r2, [r3, #0]
 8000ca0:	4b98      	ldr	r3, [pc, #608]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000ca2:	681a      	ldr	r2, [r3, #0]
 8000ca4:	4b97      	ldr	r3, [pc, #604]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000ca6:	4999      	ldr	r1, [pc, #612]	; (8000f0c <HAL_RCC_OscConfig+0x340>)
 8000ca8:	400a      	ands	r2, r1
 8000caa:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	685b      	ldr	r3, [r3, #4]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d014      	beq.n	8000cde <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cb4:	f7ff fd3c 	bl	8000730 <HAL_GetTick>
 8000cb8:	0003      	movs	r3, r0
 8000cba:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cbc:	e008      	b.n	8000cd0 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000cbe:	f7ff fd37 	bl	8000730 <HAL_GetTick>
 8000cc2:	0002      	movs	r2, r0
 8000cc4:	69bb      	ldr	r3, [r7, #24]
 8000cc6:	1ad3      	subs	r3, r2, r3
 8000cc8:	2b64      	cmp	r3, #100	; 0x64
 8000cca:	d901      	bls.n	8000cd0 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8000ccc:	2303      	movs	r3, #3
 8000cce:	e2fd      	b.n	80012cc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cd0:	4b8c      	ldr	r3, [pc, #560]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000cd2:	681a      	ldr	r2, [r3, #0]
 8000cd4:	2380      	movs	r3, #128	; 0x80
 8000cd6:	029b      	lsls	r3, r3, #10
 8000cd8:	4013      	ands	r3, r2
 8000cda:	d0f0      	beq.n	8000cbe <HAL_RCC_OscConfig+0xf2>
 8000cdc:	e015      	b.n	8000d0a <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cde:	f7ff fd27 	bl	8000730 <HAL_GetTick>
 8000ce2:	0003      	movs	r3, r0
 8000ce4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ce6:	e008      	b.n	8000cfa <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ce8:	f7ff fd22 	bl	8000730 <HAL_GetTick>
 8000cec:	0002      	movs	r2, r0
 8000cee:	69bb      	ldr	r3, [r7, #24]
 8000cf0:	1ad3      	subs	r3, r2, r3
 8000cf2:	2b64      	cmp	r3, #100	; 0x64
 8000cf4:	d901      	bls.n	8000cfa <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8000cf6:	2303      	movs	r3, #3
 8000cf8:	e2e8      	b.n	80012cc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cfa:	4b82      	ldr	r3, [pc, #520]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000cfc:	681a      	ldr	r2, [r3, #0]
 8000cfe:	2380      	movs	r3, #128	; 0x80
 8000d00:	029b      	lsls	r3, r3, #10
 8000d02:	4013      	ands	r3, r2
 8000d04:	d1f0      	bne.n	8000ce8 <HAL_RCC_OscConfig+0x11c>
 8000d06:	e000      	b.n	8000d0a <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d08:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	2202      	movs	r2, #2
 8000d10:	4013      	ands	r3, r2
 8000d12:	d100      	bne.n	8000d16 <HAL_RCC_OscConfig+0x14a>
 8000d14:	e06c      	b.n	8000df0 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000d16:	4b7b      	ldr	r3, [pc, #492]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000d18:	685b      	ldr	r3, [r3, #4]
 8000d1a:	220c      	movs	r2, #12
 8000d1c:	4013      	ands	r3, r2
 8000d1e:	d00e      	beq.n	8000d3e <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000d20:	4b78      	ldr	r3, [pc, #480]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000d22:	685b      	ldr	r3, [r3, #4]
 8000d24:	220c      	movs	r2, #12
 8000d26:	4013      	ands	r3, r2
 8000d28:	2b08      	cmp	r3, #8
 8000d2a:	d11f      	bne.n	8000d6c <HAL_RCC_OscConfig+0x1a0>
 8000d2c:	4b75      	ldr	r3, [pc, #468]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000d2e:	685a      	ldr	r2, [r3, #4]
 8000d30:	23c0      	movs	r3, #192	; 0xc0
 8000d32:	025b      	lsls	r3, r3, #9
 8000d34:	401a      	ands	r2, r3
 8000d36:	2380      	movs	r3, #128	; 0x80
 8000d38:	021b      	lsls	r3, r3, #8
 8000d3a:	429a      	cmp	r2, r3
 8000d3c:	d116      	bne.n	8000d6c <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d3e:	4b71      	ldr	r3, [pc, #452]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	2202      	movs	r2, #2
 8000d44:	4013      	ands	r3, r2
 8000d46:	d005      	beq.n	8000d54 <HAL_RCC_OscConfig+0x188>
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	68db      	ldr	r3, [r3, #12]
 8000d4c:	2b01      	cmp	r3, #1
 8000d4e:	d001      	beq.n	8000d54 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8000d50:	2301      	movs	r3, #1
 8000d52:	e2bb      	b.n	80012cc <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d54:	4b6b      	ldr	r3, [pc, #428]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	22f8      	movs	r2, #248	; 0xf8
 8000d5a:	4393      	bics	r3, r2
 8000d5c:	0019      	movs	r1, r3
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	691b      	ldr	r3, [r3, #16]
 8000d62:	00da      	lsls	r2, r3, #3
 8000d64:	4b67      	ldr	r3, [pc, #412]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000d66:	430a      	orrs	r2, r1
 8000d68:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d6a:	e041      	b.n	8000df0 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	68db      	ldr	r3, [r3, #12]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d024      	beq.n	8000dbe <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d74:	4b63      	ldr	r3, [pc, #396]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000d76:	681a      	ldr	r2, [r3, #0]
 8000d78:	4b62      	ldr	r3, [pc, #392]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000d7a:	2101      	movs	r1, #1
 8000d7c:	430a      	orrs	r2, r1
 8000d7e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d80:	f7ff fcd6 	bl	8000730 <HAL_GetTick>
 8000d84:	0003      	movs	r3, r0
 8000d86:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d88:	e008      	b.n	8000d9c <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d8a:	f7ff fcd1 	bl	8000730 <HAL_GetTick>
 8000d8e:	0002      	movs	r2, r0
 8000d90:	69bb      	ldr	r3, [r7, #24]
 8000d92:	1ad3      	subs	r3, r2, r3
 8000d94:	2b02      	cmp	r3, #2
 8000d96:	d901      	bls.n	8000d9c <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8000d98:	2303      	movs	r3, #3
 8000d9a:	e297      	b.n	80012cc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d9c:	4b59      	ldr	r3, [pc, #356]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	2202      	movs	r2, #2
 8000da2:	4013      	ands	r3, r2
 8000da4:	d0f1      	beq.n	8000d8a <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000da6:	4b57      	ldr	r3, [pc, #348]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	22f8      	movs	r2, #248	; 0xf8
 8000dac:	4393      	bics	r3, r2
 8000dae:	0019      	movs	r1, r3
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	691b      	ldr	r3, [r3, #16]
 8000db4:	00da      	lsls	r2, r3, #3
 8000db6:	4b53      	ldr	r3, [pc, #332]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000db8:	430a      	orrs	r2, r1
 8000dba:	601a      	str	r2, [r3, #0]
 8000dbc:	e018      	b.n	8000df0 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000dbe:	4b51      	ldr	r3, [pc, #324]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000dc0:	681a      	ldr	r2, [r3, #0]
 8000dc2:	4b50      	ldr	r3, [pc, #320]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000dc4:	2101      	movs	r1, #1
 8000dc6:	438a      	bics	r2, r1
 8000dc8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dca:	f7ff fcb1 	bl	8000730 <HAL_GetTick>
 8000dce:	0003      	movs	r3, r0
 8000dd0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000dd2:	e008      	b.n	8000de6 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000dd4:	f7ff fcac 	bl	8000730 <HAL_GetTick>
 8000dd8:	0002      	movs	r2, r0
 8000dda:	69bb      	ldr	r3, [r7, #24]
 8000ddc:	1ad3      	subs	r3, r2, r3
 8000dde:	2b02      	cmp	r3, #2
 8000de0:	d901      	bls.n	8000de6 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8000de2:	2303      	movs	r3, #3
 8000de4:	e272      	b.n	80012cc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000de6:	4b47      	ldr	r3, [pc, #284]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	2202      	movs	r2, #2
 8000dec:	4013      	ands	r3, r2
 8000dee:	d1f1      	bne.n	8000dd4 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	2208      	movs	r2, #8
 8000df6:	4013      	ands	r3, r2
 8000df8:	d036      	beq.n	8000e68 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	69db      	ldr	r3, [r3, #28]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d019      	beq.n	8000e36 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e02:	4b40      	ldr	r3, [pc, #256]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000e04:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e06:	4b3f      	ldr	r3, [pc, #252]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000e08:	2101      	movs	r1, #1
 8000e0a:	430a      	orrs	r2, r1
 8000e0c:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e0e:	f7ff fc8f 	bl	8000730 <HAL_GetTick>
 8000e12:	0003      	movs	r3, r0
 8000e14:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e16:	e008      	b.n	8000e2a <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e18:	f7ff fc8a 	bl	8000730 <HAL_GetTick>
 8000e1c:	0002      	movs	r2, r0
 8000e1e:	69bb      	ldr	r3, [r7, #24]
 8000e20:	1ad3      	subs	r3, r2, r3
 8000e22:	2b02      	cmp	r3, #2
 8000e24:	d901      	bls.n	8000e2a <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8000e26:	2303      	movs	r3, #3
 8000e28:	e250      	b.n	80012cc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e2a:	4b36      	ldr	r3, [pc, #216]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e2e:	2202      	movs	r2, #2
 8000e30:	4013      	ands	r3, r2
 8000e32:	d0f1      	beq.n	8000e18 <HAL_RCC_OscConfig+0x24c>
 8000e34:	e018      	b.n	8000e68 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e36:	4b33      	ldr	r3, [pc, #204]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000e38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e3a:	4b32      	ldr	r3, [pc, #200]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	438a      	bics	r2, r1
 8000e40:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e42:	f7ff fc75 	bl	8000730 <HAL_GetTick>
 8000e46:	0003      	movs	r3, r0
 8000e48:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e4a:	e008      	b.n	8000e5e <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e4c:	f7ff fc70 	bl	8000730 <HAL_GetTick>
 8000e50:	0002      	movs	r2, r0
 8000e52:	69bb      	ldr	r3, [r7, #24]
 8000e54:	1ad3      	subs	r3, r2, r3
 8000e56:	2b02      	cmp	r3, #2
 8000e58:	d901      	bls.n	8000e5e <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8000e5a:	2303      	movs	r3, #3
 8000e5c:	e236      	b.n	80012cc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e5e:	4b29      	ldr	r3, [pc, #164]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e62:	2202      	movs	r2, #2
 8000e64:	4013      	ands	r3, r2
 8000e66:	d1f1      	bne.n	8000e4c <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	2204      	movs	r2, #4
 8000e6e:	4013      	ands	r3, r2
 8000e70:	d100      	bne.n	8000e74 <HAL_RCC_OscConfig+0x2a8>
 8000e72:	e0b5      	b.n	8000fe0 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e74:	201f      	movs	r0, #31
 8000e76:	183b      	adds	r3, r7, r0
 8000e78:	2200      	movs	r2, #0
 8000e7a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e7c:	4b21      	ldr	r3, [pc, #132]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000e7e:	69da      	ldr	r2, [r3, #28]
 8000e80:	2380      	movs	r3, #128	; 0x80
 8000e82:	055b      	lsls	r3, r3, #21
 8000e84:	4013      	ands	r3, r2
 8000e86:	d110      	bne.n	8000eaa <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e88:	4b1e      	ldr	r3, [pc, #120]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000e8a:	69da      	ldr	r2, [r3, #28]
 8000e8c:	4b1d      	ldr	r3, [pc, #116]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000e8e:	2180      	movs	r1, #128	; 0x80
 8000e90:	0549      	lsls	r1, r1, #21
 8000e92:	430a      	orrs	r2, r1
 8000e94:	61da      	str	r2, [r3, #28]
 8000e96:	4b1b      	ldr	r3, [pc, #108]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000e98:	69da      	ldr	r2, [r3, #28]
 8000e9a:	2380      	movs	r3, #128	; 0x80
 8000e9c:	055b      	lsls	r3, r3, #21
 8000e9e:	4013      	ands	r3, r2
 8000ea0:	60fb      	str	r3, [r7, #12]
 8000ea2:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000ea4:	183b      	adds	r3, r7, r0
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000eaa:	4b19      	ldr	r3, [pc, #100]	; (8000f10 <HAL_RCC_OscConfig+0x344>)
 8000eac:	681a      	ldr	r2, [r3, #0]
 8000eae:	2380      	movs	r3, #128	; 0x80
 8000eb0:	005b      	lsls	r3, r3, #1
 8000eb2:	4013      	ands	r3, r2
 8000eb4:	d11a      	bne.n	8000eec <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000eb6:	4b16      	ldr	r3, [pc, #88]	; (8000f10 <HAL_RCC_OscConfig+0x344>)
 8000eb8:	681a      	ldr	r2, [r3, #0]
 8000eba:	4b15      	ldr	r3, [pc, #84]	; (8000f10 <HAL_RCC_OscConfig+0x344>)
 8000ebc:	2180      	movs	r1, #128	; 0x80
 8000ebe:	0049      	lsls	r1, r1, #1
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000ec4:	f7ff fc34 	bl	8000730 <HAL_GetTick>
 8000ec8:	0003      	movs	r3, r0
 8000eca:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ecc:	e008      	b.n	8000ee0 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ece:	f7ff fc2f 	bl	8000730 <HAL_GetTick>
 8000ed2:	0002      	movs	r2, r0
 8000ed4:	69bb      	ldr	r3, [r7, #24]
 8000ed6:	1ad3      	subs	r3, r2, r3
 8000ed8:	2b64      	cmp	r3, #100	; 0x64
 8000eda:	d901      	bls.n	8000ee0 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8000edc:	2303      	movs	r3, #3
 8000ede:	e1f5      	b.n	80012cc <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ee0:	4b0b      	ldr	r3, [pc, #44]	; (8000f10 <HAL_RCC_OscConfig+0x344>)
 8000ee2:	681a      	ldr	r2, [r3, #0]
 8000ee4:	2380      	movs	r3, #128	; 0x80
 8000ee6:	005b      	lsls	r3, r3, #1
 8000ee8:	4013      	ands	r3, r2
 8000eea:	d0f0      	beq.n	8000ece <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	689b      	ldr	r3, [r3, #8]
 8000ef0:	2b01      	cmp	r3, #1
 8000ef2:	d10f      	bne.n	8000f14 <HAL_RCC_OscConfig+0x348>
 8000ef4:	4b03      	ldr	r3, [pc, #12]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000ef6:	6a1a      	ldr	r2, [r3, #32]
 8000ef8:	4b02      	ldr	r3, [pc, #8]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000efa:	2101      	movs	r1, #1
 8000efc:	430a      	orrs	r2, r1
 8000efe:	621a      	str	r2, [r3, #32]
 8000f00:	e036      	b.n	8000f70 <HAL_RCC_OscConfig+0x3a4>
 8000f02:	46c0      	nop			; (mov r8, r8)
 8000f04:	40021000 	.word	0x40021000
 8000f08:	fffeffff 	.word	0xfffeffff
 8000f0c:	fffbffff 	.word	0xfffbffff
 8000f10:	40007000 	.word	0x40007000
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	689b      	ldr	r3, [r3, #8]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d10c      	bne.n	8000f36 <HAL_RCC_OscConfig+0x36a>
 8000f1c:	4bca      	ldr	r3, [pc, #808]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8000f1e:	6a1a      	ldr	r2, [r3, #32]
 8000f20:	4bc9      	ldr	r3, [pc, #804]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8000f22:	2101      	movs	r1, #1
 8000f24:	438a      	bics	r2, r1
 8000f26:	621a      	str	r2, [r3, #32]
 8000f28:	4bc7      	ldr	r3, [pc, #796]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8000f2a:	6a1a      	ldr	r2, [r3, #32]
 8000f2c:	4bc6      	ldr	r3, [pc, #792]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8000f2e:	2104      	movs	r1, #4
 8000f30:	438a      	bics	r2, r1
 8000f32:	621a      	str	r2, [r3, #32]
 8000f34:	e01c      	b.n	8000f70 <HAL_RCC_OscConfig+0x3a4>
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	689b      	ldr	r3, [r3, #8]
 8000f3a:	2b05      	cmp	r3, #5
 8000f3c:	d10c      	bne.n	8000f58 <HAL_RCC_OscConfig+0x38c>
 8000f3e:	4bc2      	ldr	r3, [pc, #776]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8000f40:	6a1a      	ldr	r2, [r3, #32]
 8000f42:	4bc1      	ldr	r3, [pc, #772]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8000f44:	2104      	movs	r1, #4
 8000f46:	430a      	orrs	r2, r1
 8000f48:	621a      	str	r2, [r3, #32]
 8000f4a:	4bbf      	ldr	r3, [pc, #764]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8000f4c:	6a1a      	ldr	r2, [r3, #32]
 8000f4e:	4bbe      	ldr	r3, [pc, #760]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8000f50:	2101      	movs	r1, #1
 8000f52:	430a      	orrs	r2, r1
 8000f54:	621a      	str	r2, [r3, #32]
 8000f56:	e00b      	b.n	8000f70 <HAL_RCC_OscConfig+0x3a4>
 8000f58:	4bbb      	ldr	r3, [pc, #748]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8000f5a:	6a1a      	ldr	r2, [r3, #32]
 8000f5c:	4bba      	ldr	r3, [pc, #744]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8000f5e:	2101      	movs	r1, #1
 8000f60:	438a      	bics	r2, r1
 8000f62:	621a      	str	r2, [r3, #32]
 8000f64:	4bb8      	ldr	r3, [pc, #736]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8000f66:	6a1a      	ldr	r2, [r3, #32]
 8000f68:	4bb7      	ldr	r3, [pc, #732]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8000f6a:	2104      	movs	r1, #4
 8000f6c:	438a      	bics	r2, r1
 8000f6e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	689b      	ldr	r3, [r3, #8]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d014      	beq.n	8000fa2 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f78:	f7ff fbda 	bl	8000730 <HAL_GetTick>
 8000f7c:	0003      	movs	r3, r0
 8000f7e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f80:	e009      	b.n	8000f96 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f82:	f7ff fbd5 	bl	8000730 <HAL_GetTick>
 8000f86:	0002      	movs	r2, r0
 8000f88:	69bb      	ldr	r3, [r7, #24]
 8000f8a:	1ad3      	subs	r3, r2, r3
 8000f8c:	4aaf      	ldr	r2, [pc, #700]	; (800124c <HAL_RCC_OscConfig+0x680>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	d901      	bls.n	8000f96 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8000f92:	2303      	movs	r3, #3
 8000f94:	e19a      	b.n	80012cc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f96:	4bac      	ldr	r3, [pc, #688]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8000f98:	6a1b      	ldr	r3, [r3, #32]
 8000f9a:	2202      	movs	r2, #2
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	d0f0      	beq.n	8000f82 <HAL_RCC_OscConfig+0x3b6>
 8000fa0:	e013      	b.n	8000fca <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fa2:	f7ff fbc5 	bl	8000730 <HAL_GetTick>
 8000fa6:	0003      	movs	r3, r0
 8000fa8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000faa:	e009      	b.n	8000fc0 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000fac:	f7ff fbc0 	bl	8000730 <HAL_GetTick>
 8000fb0:	0002      	movs	r2, r0
 8000fb2:	69bb      	ldr	r3, [r7, #24]
 8000fb4:	1ad3      	subs	r3, r2, r3
 8000fb6:	4aa5      	ldr	r2, [pc, #660]	; (800124c <HAL_RCC_OscConfig+0x680>)
 8000fb8:	4293      	cmp	r3, r2
 8000fba:	d901      	bls.n	8000fc0 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8000fbc:	2303      	movs	r3, #3
 8000fbe:	e185      	b.n	80012cc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fc0:	4ba1      	ldr	r3, [pc, #644]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8000fc2:	6a1b      	ldr	r3, [r3, #32]
 8000fc4:	2202      	movs	r2, #2
 8000fc6:	4013      	ands	r3, r2
 8000fc8:	d1f0      	bne.n	8000fac <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000fca:	231f      	movs	r3, #31
 8000fcc:	18fb      	adds	r3, r7, r3
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	2b01      	cmp	r3, #1
 8000fd2:	d105      	bne.n	8000fe0 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000fd4:	4b9c      	ldr	r3, [pc, #624]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8000fd6:	69da      	ldr	r2, [r3, #28]
 8000fd8:	4b9b      	ldr	r3, [pc, #620]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8000fda:	499d      	ldr	r1, [pc, #628]	; (8001250 <HAL_RCC_OscConfig+0x684>)
 8000fdc:	400a      	ands	r2, r1
 8000fde:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	2210      	movs	r2, #16
 8000fe6:	4013      	ands	r3, r2
 8000fe8:	d063      	beq.n	80010b2 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	695b      	ldr	r3, [r3, #20]
 8000fee:	2b01      	cmp	r3, #1
 8000ff0:	d12a      	bne.n	8001048 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000ff2:	4b95      	ldr	r3, [pc, #596]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8000ff4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ff6:	4b94      	ldr	r3, [pc, #592]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8000ff8:	2104      	movs	r1, #4
 8000ffa:	430a      	orrs	r2, r1
 8000ffc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8000ffe:	4b92      	ldr	r3, [pc, #584]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8001000:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001002:	4b91      	ldr	r3, [pc, #580]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8001004:	2101      	movs	r1, #1
 8001006:	430a      	orrs	r2, r1
 8001008:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800100a:	f7ff fb91 	bl	8000730 <HAL_GetTick>
 800100e:	0003      	movs	r3, r0
 8001010:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001012:	e008      	b.n	8001026 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001014:	f7ff fb8c 	bl	8000730 <HAL_GetTick>
 8001018:	0002      	movs	r2, r0
 800101a:	69bb      	ldr	r3, [r7, #24]
 800101c:	1ad3      	subs	r3, r2, r3
 800101e:	2b02      	cmp	r3, #2
 8001020:	d901      	bls.n	8001026 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8001022:	2303      	movs	r3, #3
 8001024:	e152      	b.n	80012cc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001026:	4b88      	ldr	r3, [pc, #544]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8001028:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800102a:	2202      	movs	r2, #2
 800102c:	4013      	ands	r3, r2
 800102e:	d0f1      	beq.n	8001014 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001030:	4b85      	ldr	r3, [pc, #532]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8001032:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001034:	22f8      	movs	r2, #248	; 0xf8
 8001036:	4393      	bics	r3, r2
 8001038:	0019      	movs	r1, r3
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	699b      	ldr	r3, [r3, #24]
 800103e:	00da      	lsls	r2, r3, #3
 8001040:	4b81      	ldr	r3, [pc, #516]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8001042:	430a      	orrs	r2, r1
 8001044:	635a      	str	r2, [r3, #52]	; 0x34
 8001046:	e034      	b.n	80010b2 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	695b      	ldr	r3, [r3, #20]
 800104c:	3305      	adds	r3, #5
 800104e:	d111      	bne.n	8001074 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001050:	4b7d      	ldr	r3, [pc, #500]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8001052:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001054:	4b7c      	ldr	r3, [pc, #496]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8001056:	2104      	movs	r1, #4
 8001058:	438a      	bics	r2, r1
 800105a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800105c:	4b7a      	ldr	r3, [pc, #488]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 800105e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001060:	22f8      	movs	r2, #248	; 0xf8
 8001062:	4393      	bics	r3, r2
 8001064:	0019      	movs	r1, r3
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	699b      	ldr	r3, [r3, #24]
 800106a:	00da      	lsls	r2, r3, #3
 800106c:	4b76      	ldr	r3, [pc, #472]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 800106e:	430a      	orrs	r2, r1
 8001070:	635a      	str	r2, [r3, #52]	; 0x34
 8001072:	e01e      	b.n	80010b2 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001074:	4b74      	ldr	r3, [pc, #464]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8001076:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001078:	4b73      	ldr	r3, [pc, #460]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 800107a:	2104      	movs	r1, #4
 800107c:	430a      	orrs	r2, r1
 800107e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001080:	4b71      	ldr	r3, [pc, #452]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8001082:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001084:	4b70      	ldr	r3, [pc, #448]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8001086:	2101      	movs	r1, #1
 8001088:	438a      	bics	r2, r1
 800108a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800108c:	f7ff fb50 	bl	8000730 <HAL_GetTick>
 8001090:	0003      	movs	r3, r0
 8001092:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001094:	e008      	b.n	80010a8 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001096:	f7ff fb4b 	bl	8000730 <HAL_GetTick>
 800109a:	0002      	movs	r2, r0
 800109c:	69bb      	ldr	r3, [r7, #24]
 800109e:	1ad3      	subs	r3, r2, r3
 80010a0:	2b02      	cmp	r3, #2
 80010a2:	d901      	bls.n	80010a8 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80010a4:	2303      	movs	r3, #3
 80010a6:	e111      	b.n	80012cc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80010a8:	4b67      	ldr	r3, [pc, #412]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 80010aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010ac:	2202      	movs	r2, #2
 80010ae:	4013      	ands	r3, r2
 80010b0:	d1f1      	bne.n	8001096 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	2220      	movs	r2, #32
 80010b8:	4013      	ands	r3, r2
 80010ba:	d05c      	beq.n	8001176 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80010bc:	4b62      	ldr	r3, [pc, #392]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	220c      	movs	r2, #12
 80010c2:	4013      	ands	r3, r2
 80010c4:	2b0c      	cmp	r3, #12
 80010c6:	d00e      	beq.n	80010e6 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80010c8:	4b5f      	ldr	r3, [pc, #380]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	220c      	movs	r2, #12
 80010ce:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80010d0:	2b08      	cmp	r3, #8
 80010d2:	d114      	bne.n	80010fe <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80010d4:	4b5c      	ldr	r3, [pc, #368]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 80010d6:	685a      	ldr	r2, [r3, #4]
 80010d8:	23c0      	movs	r3, #192	; 0xc0
 80010da:	025b      	lsls	r3, r3, #9
 80010dc:	401a      	ands	r2, r3
 80010de:	23c0      	movs	r3, #192	; 0xc0
 80010e0:	025b      	lsls	r3, r3, #9
 80010e2:	429a      	cmp	r2, r3
 80010e4:	d10b      	bne.n	80010fe <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80010e6:	4b58      	ldr	r3, [pc, #352]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 80010e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010ea:	2380      	movs	r3, #128	; 0x80
 80010ec:	025b      	lsls	r3, r3, #9
 80010ee:	4013      	ands	r3, r2
 80010f0:	d040      	beq.n	8001174 <HAL_RCC_OscConfig+0x5a8>
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	6a1b      	ldr	r3, [r3, #32]
 80010f6:	2b01      	cmp	r3, #1
 80010f8:	d03c      	beq.n	8001174 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80010fa:	2301      	movs	r3, #1
 80010fc:	e0e6      	b.n	80012cc <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	6a1b      	ldr	r3, [r3, #32]
 8001102:	2b00      	cmp	r3, #0
 8001104:	d01b      	beq.n	800113e <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001106:	4b50      	ldr	r3, [pc, #320]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8001108:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800110a:	4b4f      	ldr	r3, [pc, #316]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 800110c:	2180      	movs	r1, #128	; 0x80
 800110e:	0249      	lsls	r1, r1, #9
 8001110:	430a      	orrs	r2, r1
 8001112:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001114:	f7ff fb0c 	bl	8000730 <HAL_GetTick>
 8001118:	0003      	movs	r3, r0
 800111a:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800111c:	e008      	b.n	8001130 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800111e:	f7ff fb07 	bl	8000730 <HAL_GetTick>
 8001122:	0002      	movs	r2, r0
 8001124:	69bb      	ldr	r3, [r7, #24]
 8001126:	1ad3      	subs	r3, r2, r3
 8001128:	2b02      	cmp	r3, #2
 800112a:	d901      	bls.n	8001130 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 800112c:	2303      	movs	r3, #3
 800112e:	e0cd      	b.n	80012cc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001130:	4b45      	ldr	r3, [pc, #276]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8001132:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001134:	2380      	movs	r3, #128	; 0x80
 8001136:	025b      	lsls	r3, r3, #9
 8001138:	4013      	ands	r3, r2
 800113a:	d0f0      	beq.n	800111e <HAL_RCC_OscConfig+0x552>
 800113c:	e01b      	b.n	8001176 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800113e:	4b42      	ldr	r3, [pc, #264]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8001140:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001142:	4b41      	ldr	r3, [pc, #260]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8001144:	4943      	ldr	r1, [pc, #268]	; (8001254 <HAL_RCC_OscConfig+0x688>)
 8001146:	400a      	ands	r2, r1
 8001148:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800114a:	f7ff faf1 	bl	8000730 <HAL_GetTick>
 800114e:	0003      	movs	r3, r0
 8001150:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001152:	e008      	b.n	8001166 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001154:	f7ff faec 	bl	8000730 <HAL_GetTick>
 8001158:	0002      	movs	r2, r0
 800115a:	69bb      	ldr	r3, [r7, #24]
 800115c:	1ad3      	subs	r3, r2, r3
 800115e:	2b02      	cmp	r3, #2
 8001160:	d901      	bls.n	8001166 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8001162:	2303      	movs	r3, #3
 8001164:	e0b2      	b.n	80012cc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001166:	4b38      	ldr	r3, [pc, #224]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8001168:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800116a:	2380      	movs	r3, #128	; 0x80
 800116c:	025b      	lsls	r3, r3, #9
 800116e:	4013      	ands	r3, r2
 8001170:	d1f0      	bne.n	8001154 <HAL_RCC_OscConfig+0x588>
 8001172:	e000      	b.n	8001176 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001174:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800117a:	2b00      	cmp	r3, #0
 800117c:	d100      	bne.n	8001180 <HAL_RCC_OscConfig+0x5b4>
 800117e:	e0a4      	b.n	80012ca <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001180:	4b31      	ldr	r3, [pc, #196]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	220c      	movs	r2, #12
 8001186:	4013      	ands	r3, r2
 8001188:	2b08      	cmp	r3, #8
 800118a:	d100      	bne.n	800118e <HAL_RCC_OscConfig+0x5c2>
 800118c:	e078      	b.n	8001280 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001192:	2b02      	cmp	r3, #2
 8001194:	d14c      	bne.n	8001230 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001196:	4b2c      	ldr	r3, [pc, #176]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8001198:	681a      	ldr	r2, [r3, #0]
 800119a:	4b2b      	ldr	r3, [pc, #172]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 800119c:	492e      	ldr	r1, [pc, #184]	; (8001258 <HAL_RCC_OscConfig+0x68c>)
 800119e:	400a      	ands	r2, r1
 80011a0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011a2:	f7ff fac5 	bl	8000730 <HAL_GetTick>
 80011a6:	0003      	movs	r3, r0
 80011a8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011aa:	e008      	b.n	80011be <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011ac:	f7ff fac0 	bl	8000730 <HAL_GetTick>
 80011b0:	0002      	movs	r2, r0
 80011b2:	69bb      	ldr	r3, [r7, #24]
 80011b4:	1ad3      	subs	r3, r2, r3
 80011b6:	2b02      	cmp	r3, #2
 80011b8:	d901      	bls.n	80011be <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80011ba:	2303      	movs	r3, #3
 80011bc:	e086      	b.n	80012cc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011be:	4b22      	ldr	r3, [pc, #136]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 80011c0:	681a      	ldr	r2, [r3, #0]
 80011c2:	2380      	movs	r3, #128	; 0x80
 80011c4:	049b      	lsls	r3, r3, #18
 80011c6:	4013      	ands	r3, r2
 80011c8:	d1f0      	bne.n	80011ac <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80011ca:	4b1f      	ldr	r3, [pc, #124]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 80011cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011ce:	220f      	movs	r2, #15
 80011d0:	4393      	bics	r3, r2
 80011d2:	0019      	movs	r1, r3
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011d8:	4b1b      	ldr	r3, [pc, #108]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 80011da:	430a      	orrs	r2, r1
 80011dc:	62da      	str	r2, [r3, #44]	; 0x2c
 80011de:	4b1a      	ldr	r3, [pc, #104]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	4a1e      	ldr	r2, [pc, #120]	; (800125c <HAL_RCC_OscConfig+0x690>)
 80011e4:	4013      	ands	r3, r2
 80011e6:	0019      	movs	r1, r3
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011f0:	431a      	orrs	r2, r3
 80011f2:	4b15      	ldr	r3, [pc, #84]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 80011f4:	430a      	orrs	r2, r1
 80011f6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80011f8:	4b13      	ldr	r3, [pc, #76]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 80011fa:	681a      	ldr	r2, [r3, #0]
 80011fc:	4b12      	ldr	r3, [pc, #72]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 80011fe:	2180      	movs	r1, #128	; 0x80
 8001200:	0449      	lsls	r1, r1, #17
 8001202:	430a      	orrs	r2, r1
 8001204:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001206:	f7ff fa93 	bl	8000730 <HAL_GetTick>
 800120a:	0003      	movs	r3, r0
 800120c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800120e:	e008      	b.n	8001222 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001210:	f7ff fa8e 	bl	8000730 <HAL_GetTick>
 8001214:	0002      	movs	r2, r0
 8001216:	69bb      	ldr	r3, [r7, #24]
 8001218:	1ad3      	subs	r3, r2, r3
 800121a:	2b02      	cmp	r3, #2
 800121c:	d901      	bls.n	8001222 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 800121e:	2303      	movs	r3, #3
 8001220:	e054      	b.n	80012cc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001222:	4b09      	ldr	r3, [pc, #36]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8001224:	681a      	ldr	r2, [r3, #0]
 8001226:	2380      	movs	r3, #128	; 0x80
 8001228:	049b      	lsls	r3, r3, #18
 800122a:	4013      	ands	r3, r2
 800122c:	d0f0      	beq.n	8001210 <HAL_RCC_OscConfig+0x644>
 800122e:	e04c      	b.n	80012ca <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001230:	4b05      	ldr	r3, [pc, #20]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8001232:	681a      	ldr	r2, [r3, #0]
 8001234:	4b04      	ldr	r3, [pc, #16]	; (8001248 <HAL_RCC_OscConfig+0x67c>)
 8001236:	4908      	ldr	r1, [pc, #32]	; (8001258 <HAL_RCC_OscConfig+0x68c>)
 8001238:	400a      	ands	r2, r1
 800123a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800123c:	f7ff fa78 	bl	8000730 <HAL_GetTick>
 8001240:	0003      	movs	r3, r0
 8001242:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001244:	e015      	b.n	8001272 <HAL_RCC_OscConfig+0x6a6>
 8001246:	46c0      	nop			; (mov r8, r8)
 8001248:	40021000 	.word	0x40021000
 800124c:	00001388 	.word	0x00001388
 8001250:	efffffff 	.word	0xefffffff
 8001254:	fffeffff 	.word	0xfffeffff
 8001258:	feffffff 	.word	0xfeffffff
 800125c:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001260:	f7ff fa66 	bl	8000730 <HAL_GetTick>
 8001264:	0002      	movs	r2, r0
 8001266:	69bb      	ldr	r3, [r7, #24]
 8001268:	1ad3      	subs	r3, r2, r3
 800126a:	2b02      	cmp	r3, #2
 800126c:	d901      	bls.n	8001272 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 800126e:	2303      	movs	r3, #3
 8001270:	e02c      	b.n	80012cc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001272:	4b18      	ldr	r3, [pc, #96]	; (80012d4 <HAL_RCC_OscConfig+0x708>)
 8001274:	681a      	ldr	r2, [r3, #0]
 8001276:	2380      	movs	r3, #128	; 0x80
 8001278:	049b      	lsls	r3, r3, #18
 800127a:	4013      	ands	r3, r2
 800127c:	d1f0      	bne.n	8001260 <HAL_RCC_OscConfig+0x694>
 800127e:	e024      	b.n	80012ca <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001284:	2b01      	cmp	r3, #1
 8001286:	d101      	bne.n	800128c <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8001288:	2301      	movs	r3, #1
 800128a:	e01f      	b.n	80012cc <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800128c:	4b11      	ldr	r3, [pc, #68]	; (80012d4 <HAL_RCC_OscConfig+0x708>)
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001292:	4b10      	ldr	r3, [pc, #64]	; (80012d4 <HAL_RCC_OscConfig+0x708>)
 8001294:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001296:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001298:	697a      	ldr	r2, [r7, #20]
 800129a:	23c0      	movs	r3, #192	; 0xc0
 800129c:	025b      	lsls	r3, r3, #9
 800129e:	401a      	ands	r2, r3
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012a4:	429a      	cmp	r2, r3
 80012a6:	d10e      	bne.n	80012c6 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80012a8:	693b      	ldr	r3, [r7, #16]
 80012aa:	220f      	movs	r2, #15
 80012ac:	401a      	ands	r2, r3
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80012b2:	429a      	cmp	r2, r3
 80012b4:	d107      	bne.n	80012c6 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80012b6:	697a      	ldr	r2, [r7, #20]
 80012b8:	23f0      	movs	r3, #240	; 0xf0
 80012ba:	039b      	lsls	r3, r3, #14
 80012bc:	401a      	ands	r2, r3
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80012c2:	429a      	cmp	r2, r3
 80012c4:	d001      	beq.n	80012ca <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 80012c6:	2301      	movs	r3, #1
 80012c8:	e000      	b.n	80012cc <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 80012ca:	2300      	movs	r3, #0
}
 80012cc:	0018      	movs	r0, r3
 80012ce:	46bd      	mov	sp, r7
 80012d0:	b008      	add	sp, #32
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	40021000 	.word	0x40021000

080012d8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
 80012e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d101      	bne.n	80012ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80012e8:	2301      	movs	r3, #1
 80012ea:	e0bf      	b.n	800146c <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80012ec:	4b61      	ldr	r3, [pc, #388]	; (8001474 <HAL_RCC_ClockConfig+0x19c>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	2201      	movs	r2, #1
 80012f2:	4013      	ands	r3, r2
 80012f4:	683a      	ldr	r2, [r7, #0]
 80012f6:	429a      	cmp	r2, r3
 80012f8:	d911      	bls.n	800131e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012fa:	4b5e      	ldr	r3, [pc, #376]	; (8001474 <HAL_RCC_ClockConfig+0x19c>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	2201      	movs	r2, #1
 8001300:	4393      	bics	r3, r2
 8001302:	0019      	movs	r1, r3
 8001304:	4b5b      	ldr	r3, [pc, #364]	; (8001474 <HAL_RCC_ClockConfig+0x19c>)
 8001306:	683a      	ldr	r2, [r7, #0]
 8001308:	430a      	orrs	r2, r1
 800130a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800130c:	4b59      	ldr	r3, [pc, #356]	; (8001474 <HAL_RCC_ClockConfig+0x19c>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	2201      	movs	r2, #1
 8001312:	4013      	ands	r3, r2
 8001314:	683a      	ldr	r2, [r7, #0]
 8001316:	429a      	cmp	r2, r3
 8001318:	d001      	beq.n	800131e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800131a:	2301      	movs	r3, #1
 800131c:	e0a6      	b.n	800146c <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	2202      	movs	r2, #2
 8001324:	4013      	ands	r3, r2
 8001326:	d015      	beq.n	8001354 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	2204      	movs	r2, #4
 800132e:	4013      	ands	r3, r2
 8001330:	d006      	beq.n	8001340 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001332:	4b51      	ldr	r3, [pc, #324]	; (8001478 <HAL_RCC_ClockConfig+0x1a0>)
 8001334:	685a      	ldr	r2, [r3, #4]
 8001336:	4b50      	ldr	r3, [pc, #320]	; (8001478 <HAL_RCC_ClockConfig+0x1a0>)
 8001338:	21e0      	movs	r1, #224	; 0xe0
 800133a:	00c9      	lsls	r1, r1, #3
 800133c:	430a      	orrs	r2, r1
 800133e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001340:	4b4d      	ldr	r3, [pc, #308]	; (8001478 <HAL_RCC_ClockConfig+0x1a0>)
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	22f0      	movs	r2, #240	; 0xf0
 8001346:	4393      	bics	r3, r2
 8001348:	0019      	movs	r1, r3
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	689a      	ldr	r2, [r3, #8]
 800134e:	4b4a      	ldr	r3, [pc, #296]	; (8001478 <HAL_RCC_ClockConfig+0x1a0>)
 8001350:	430a      	orrs	r2, r1
 8001352:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	2201      	movs	r2, #1
 800135a:	4013      	ands	r3, r2
 800135c:	d04c      	beq.n	80013f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	2b01      	cmp	r3, #1
 8001364:	d107      	bne.n	8001376 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001366:	4b44      	ldr	r3, [pc, #272]	; (8001478 <HAL_RCC_ClockConfig+0x1a0>)
 8001368:	681a      	ldr	r2, [r3, #0]
 800136a:	2380      	movs	r3, #128	; 0x80
 800136c:	029b      	lsls	r3, r3, #10
 800136e:	4013      	ands	r3, r2
 8001370:	d120      	bne.n	80013b4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001372:	2301      	movs	r3, #1
 8001374:	e07a      	b.n	800146c <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	2b02      	cmp	r3, #2
 800137c:	d107      	bne.n	800138e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800137e:	4b3e      	ldr	r3, [pc, #248]	; (8001478 <HAL_RCC_ClockConfig+0x1a0>)
 8001380:	681a      	ldr	r2, [r3, #0]
 8001382:	2380      	movs	r3, #128	; 0x80
 8001384:	049b      	lsls	r3, r3, #18
 8001386:	4013      	ands	r3, r2
 8001388:	d114      	bne.n	80013b4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800138a:	2301      	movs	r3, #1
 800138c:	e06e      	b.n	800146c <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	2b03      	cmp	r3, #3
 8001394:	d107      	bne.n	80013a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001396:	4b38      	ldr	r3, [pc, #224]	; (8001478 <HAL_RCC_ClockConfig+0x1a0>)
 8001398:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800139a:	2380      	movs	r3, #128	; 0x80
 800139c:	025b      	lsls	r3, r3, #9
 800139e:	4013      	ands	r3, r2
 80013a0:	d108      	bne.n	80013b4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80013a2:	2301      	movs	r3, #1
 80013a4:	e062      	b.n	800146c <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013a6:	4b34      	ldr	r3, [pc, #208]	; (8001478 <HAL_RCC_ClockConfig+0x1a0>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	2202      	movs	r2, #2
 80013ac:	4013      	ands	r3, r2
 80013ae:	d101      	bne.n	80013b4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80013b0:	2301      	movs	r3, #1
 80013b2:	e05b      	b.n	800146c <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013b4:	4b30      	ldr	r3, [pc, #192]	; (8001478 <HAL_RCC_ClockConfig+0x1a0>)
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	2203      	movs	r2, #3
 80013ba:	4393      	bics	r3, r2
 80013bc:	0019      	movs	r1, r3
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	685a      	ldr	r2, [r3, #4]
 80013c2:	4b2d      	ldr	r3, [pc, #180]	; (8001478 <HAL_RCC_ClockConfig+0x1a0>)
 80013c4:	430a      	orrs	r2, r1
 80013c6:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013c8:	f7ff f9b2 	bl	8000730 <HAL_GetTick>
 80013cc:	0003      	movs	r3, r0
 80013ce:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013d0:	e009      	b.n	80013e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013d2:	f7ff f9ad 	bl	8000730 <HAL_GetTick>
 80013d6:	0002      	movs	r2, r0
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	1ad3      	subs	r3, r2, r3
 80013dc:	4a27      	ldr	r2, [pc, #156]	; (800147c <HAL_RCC_ClockConfig+0x1a4>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d901      	bls.n	80013e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80013e2:	2303      	movs	r3, #3
 80013e4:	e042      	b.n	800146c <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013e6:	4b24      	ldr	r3, [pc, #144]	; (8001478 <HAL_RCC_ClockConfig+0x1a0>)
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	220c      	movs	r2, #12
 80013ec:	401a      	ands	r2, r3
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	009b      	lsls	r3, r3, #2
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d1ec      	bne.n	80013d2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80013f8:	4b1e      	ldr	r3, [pc, #120]	; (8001474 <HAL_RCC_ClockConfig+0x19c>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	2201      	movs	r2, #1
 80013fe:	4013      	ands	r3, r2
 8001400:	683a      	ldr	r2, [r7, #0]
 8001402:	429a      	cmp	r2, r3
 8001404:	d211      	bcs.n	800142a <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001406:	4b1b      	ldr	r3, [pc, #108]	; (8001474 <HAL_RCC_ClockConfig+0x19c>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	2201      	movs	r2, #1
 800140c:	4393      	bics	r3, r2
 800140e:	0019      	movs	r1, r3
 8001410:	4b18      	ldr	r3, [pc, #96]	; (8001474 <HAL_RCC_ClockConfig+0x19c>)
 8001412:	683a      	ldr	r2, [r7, #0]
 8001414:	430a      	orrs	r2, r1
 8001416:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001418:	4b16      	ldr	r3, [pc, #88]	; (8001474 <HAL_RCC_ClockConfig+0x19c>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	2201      	movs	r2, #1
 800141e:	4013      	ands	r3, r2
 8001420:	683a      	ldr	r2, [r7, #0]
 8001422:	429a      	cmp	r2, r3
 8001424:	d001      	beq.n	800142a <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8001426:	2301      	movs	r3, #1
 8001428:	e020      	b.n	800146c <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	2204      	movs	r2, #4
 8001430:	4013      	ands	r3, r2
 8001432:	d009      	beq.n	8001448 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001434:	4b10      	ldr	r3, [pc, #64]	; (8001478 <HAL_RCC_ClockConfig+0x1a0>)
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	4a11      	ldr	r2, [pc, #68]	; (8001480 <HAL_RCC_ClockConfig+0x1a8>)
 800143a:	4013      	ands	r3, r2
 800143c:	0019      	movs	r1, r3
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	68da      	ldr	r2, [r3, #12]
 8001442:	4b0d      	ldr	r3, [pc, #52]	; (8001478 <HAL_RCC_ClockConfig+0x1a0>)
 8001444:	430a      	orrs	r2, r1
 8001446:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001448:	f000 f820 	bl	800148c <HAL_RCC_GetSysClockFreq>
 800144c:	0001      	movs	r1, r0
 800144e:	4b0a      	ldr	r3, [pc, #40]	; (8001478 <HAL_RCC_ClockConfig+0x1a0>)
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	091b      	lsrs	r3, r3, #4
 8001454:	220f      	movs	r2, #15
 8001456:	4013      	ands	r3, r2
 8001458:	4a0a      	ldr	r2, [pc, #40]	; (8001484 <HAL_RCC_ClockConfig+0x1ac>)
 800145a:	5cd3      	ldrb	r3, [r2, r3]
 800145c:	000a      	movs	r2, r1
 800145e:	40da      	lsrs	r2, r3
 8001460:	4b09      	ldr	r3, [pc, #36]	; (8001488 <HAL_RCC_ClockConfig+0x1b0>)
 8001462:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001464:	2003      	movs	r0, #3
 8001466:	f7ff f875 	bl	8000554 <HAL_InitTick>
  
  return HAL_OK;
 800146a:	2300      	movs	r3, #0
}
 800146c:	0018      	movs	r0, r3
 800146e:	46bd      	mov	sp, r7
 8001470:	b004      	add	sp, #16
 8001472:	bd80      	pop	{r7, pc}
 8001474:	40022000 	.word	0x40022000
 8001478:	40021000 	.word	0x40021000
 800147c:	00001388 	.word	0x00001388
 8001480:	fffff8ff 	.word	0xfffff8ff
 8001484:	08004ae0 	.word	0x08004ae0
 8001488:	20000000 	.word	0x20000000

0800148c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800148c:	b590      	push	{r4, r7, lr}
 800148e:	b08f      	sub	sp, #60	; 0x3c
 8001490:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001492:	2314      	movs	r3, #20
 8001494:	18fb      	adds	r3, r7, r3
 8001496:	4a38      	ldr	r2, [pc, #224]	; (8001578 <HAL_RCC_GetSysClockFreq+0xec>)
 8001498:	ca13      	ldmia	r2!, {r0, r1, r4}
 800149a:	c313      	stmia	r3!, {r0, r1, r4}
 800149c:	6812      	ldr	r2, [r2, #0]
 800149e:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80014a0:	1d3b      	adds	r3, r7, #4
 80014a2:	4a36      	ldr	r2, [pc, #216]	; (800157c <HAL_RCC_GetSysClockFreq+0xf0>)
 80014a4:	ca13      	ldmia	r2!, {r0, r1, r4}
 80014a6:	c313      	stmia	r3!, {r0, r1, r4}
 80014a8:	6812      	ldr	r2, [r2, #0]
 80014aa:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80014ac:	2300      	movs	r3, #0
 80014ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 80014b0:	2300      	movs	r3, #0
 80014b2:	62bb      	str	r3, [r7, #40]	; 0x28
 80014b4:	2300      	movs	r3, #0
 80014b6:	637b      	str	r3, [r7, #52]	; 0x34
 80014b8:	2300      	movs	r3, #0
 80014ba:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80014bc:	2300      	movs	r3, #0
 80014be:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80014c0:	4b2f      	ldr	r3, [pc, #188]	; (8001580 <HAL_RCC_GetSysClockFreq+0xf4>)
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80014c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014c8:	220c      	movs	r2, #12
 80014ca:	4013      	ands	r3, r2
 80014cc:	2b0c      	cmp	r3, #12
 80014ce:	d047      	beq.n	8001560 <HAL_RCC_GetSysClockFreq+0xd4>
 80014d0:	d849      	bhi.n	8001566 <HAL_RCC_GetSysClockFreq+0xda>
 80014d2:	2b04      	cmp	r3, #4
 80014d4:	d002      	beq.n	80014dc <HAL_RCC_GetSysClockFreq+0x50>
 80014d6:	2b08      	cmp	r3, #8
 80014d8:	d003      	beq.n	80014e2 <HAL_RCC_GetSysClockFreq+0x56>
 80014da:	e044      	b.n	8001566 <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80014dc:	4b29      	ldr	r3, [pc, #164]	; (8001584 <HAL_RCC_GetSysClockFreq+0xf8>)
 80014de:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80014e0:	e044      	b.n	800156c <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80014e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014e4:	0c9b      	lsrs	r3, r3, #18
 80014e6:	220f      	movs	r2, #15
 80014e8:	4013      	ands	r3, r2
 80014ea:	2214      	movs	r2, #20
 80014ec:	18ba      	adds	r2, r7, r2
 80014ee:	5cd3      	ldrb	r3, [r2, r3]
 80014f0:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80014f2:	4b23      	ldr	r3, [pc, #140]	; (8001580 <HAL_RCC_GetSysClockFreq+0xf4>)
 80014f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014f6:	220f      	movs	r2, #15
 80014f8:	4013      	ands	r3, r2
 80014fa:	1d3a      	adds	r2, r7, #4
 80014fc:	5cd3      	ldrb	r3, [r2, r3]
 80014fe:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001500:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001502:	23c0      	movs	r3, #192	; 0xc0
 8001504:	025b      	lsls	r3, r3, #9
 8001506:	401a      	ands	r2, r3
 8001508:	2380      	movs	r3, #128	; 0x80
 800150a:	025b      	lsls	r3, r3, #9
 800150c:	429a      	cmp	r2, r3
 800150e:	d109      	bne.n	8001524 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001510:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001512:	481c      	ldr	r0, [pc, #112]	; (8001584 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001514:	f7fe fdf8 	bl	8000108 <__udivsi3>
 8001518:	0003      	movs	r3, r0
 800151a:	001a      	movs	r2, r3
 800151c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800151e:	4353      	muls	r3, r2
 8001520:	637b      	str	r3, [r7, #52]	; 0x34
 8001522:	e01a      	b.n	800155a <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001524:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001526:	23c0      	movs	r3, #192	; 0xc0
 8001528:	025b      	lsls	r3, r3, #9
 800152a:	401a      	ands	r2, r3
 800152c:	23c0      	movs	r3, #192	; 0xc0
 800152e:	025b      	lsls	r3, r3, #9
 8001530:	429a      	cmp	r2, r3
 8001532:	d109      	bne.n	8001548 <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001534:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001536:	4814      	ldr	r0, [pc, #80]	; (8001588 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001538:	f7fe fde6 	bl	8000108 <__udivsi3>
 800153c:	0003      	movs	r3, r0
 800153e:	001a      	movs	r2, r3
 8001540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001542:	4353      	muls	r3, r2
 8001544:	637b      	str	r3, [r7, #52]	; 0x34
 8001546:	e008      	b.n	800155a <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001548:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800154a:	480e      	ldr	r0, [pc, #56]	; (8001584 <HAL_RCC_GetSysClockFreq+0xf8>)
 800154c:	f7fe fddc 	bl	8000108 <__udivsi3>
 8001550:	0003      	movs	r3, r0
 8001552:	001a      	movs	r2, r3
 8001554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001556:	4353      	muls	r3, r2
 8001558:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800155a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800155c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800155e:	e005      	b.n	800156c <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8001560:	4b09      	ldr	r3, [pc, #36]	; (8001588 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001562:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001564:	e002      	b.n	800156c <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001566:	4b07      	ldr	r3, [pc, #28]	; (8001584 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001568:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800156a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800156c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800156e:	0018      	movs	r0, r3
 8001570:	46bd      	mov	sp, r7
 8001572:	b00f      	add	sp, #60	; 0x3c
 8001574:	bd90      	pop	{r4, r7, pc}
 8001576:	46c0      	nop			; (mov r8, r8)
 8001578:	08004a60 	.word	0x08004a60
 800157c:	08004a70 	.word	0x08004a70
 8001580:	40021000 	.word	0x40021000
 8001584:	007a1200 	.word	0x007a1200
 8001588:	02dc6c00 	.word	0x02dc6c00

0800158c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001590:	4b02      	ldr	r3, [pc, #8]	; (800159c <HAL_RCC_GetHCLKFreq+0x10>)
 8001592:	681b      	ldr	r3, [r3, #0]
}
 8001594:	0018      	movs	r0, r3
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
 800159a:	46c0      	nop			; (mov r8, r8)
 800159c:	20000000 	.word	0x20000000

080015a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80015a4:	f7ff fff2 	bl	800158c <HAL_RCC_GetHCLKFreq>
 80015a8:	0001      	movs	r1, r0
 80015aa:	4b06      	ldr	r3, [pc, #24]	; (80015c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	0a1b      	lsrs	r3, r3, #8
 80015b0:	2207      	movs	r2, #7
 80015b2:	4013      	ands	r3, r2
 80015b4:	4a04      	ldr	r2, [pc, #16]	; (80015c8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80015b6:	5cd3      	ldrb	r3, [r2, r3]
 80015b8:	40d9      	lsrs	r1, r3
 80015ba:	000b      	movs	r3, r1
}    
 80015bc:	0018      	movs	r0, r3
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	46c0      	nop			; (mov r8, r8)
 80015c4:	40021000 	.word	0x40021000
 80015c8:	08004af0 	.word	0x08004af0

080015cc <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
 80015d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2207      	movs	r2, #7
 80015da:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80015dc:	4b0e      	ldr	r3, [pc, #56]	; (8001618 <HAL_RCC_GetClockConfig+0x4c>)
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	2203      	movs	r2, #3
 80015e2:	401a      	ands	r2, r3
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 80015e8:	4b0b      	ldr	r3, [pc, #44]	; (8001618 <HAL_RCC_GetClockConfig+0x4c>)
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	22f0      	movs	r2, #240	; 0xf0
 80015ee:	401a      	ands	r2, r3
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 80015f4:	4b08      	ldr	r3, [pc, #32]	; (8001618 <HAL_RCC_GetClockConfig+0x4c>)
 80015f6:	685a      	ldr	r2, [r3, #4]
 80015f8:	23e0      	movs	r3, #224	; 0xe0
 80015fa:	00db      	lsls	r3, r3, #3
 80015fc:	401a      	ands	r2, r3
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	60da      	str	r2, [r3, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = __HAL_FLASH_GET_LATENCY(); 
 8001602:	4b06      	ldr	r3, [pc, #24]	; (800161c <HAL_RCC_GetClockConfig+0x50>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	2201      	movs	r2, #1
 8001608:	401a      	ands	r2, r3
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	601a      	str	r2, [r3, #0]
}
 800160e:	46c0      	nop			; (mov r8, r8)
 8001610:	46bd      	mov	sp, r7
 8001612:	b002      	add	sp, #8
 8001614:	bd80      	pop	{r7, pc}
 8001616:	46c0      	nop			; (mov r8, r8)
 8001618:	40021000 	.word	0x40021000
 800161c:	40022000 	.word	0x40022000

08001620 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b086      	sub	sp, #24
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001628:	2300      	movs	r3, #0
 800162a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 800162c:	2300      	movs	r3, #0
 800162e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681a      	ldr	r2, [r3, #0]
 8001634:	2380      	movs	r3, #128	; 0x80
 8001636:	025b      	lsls	r3, r3, #9
 8001638:	4013      	ands	r3, r2
 800163a:	d100      	bne.n	800163e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800163c:	e08e      	b.n	800175c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800163e:	2017      	movs	r0, #23
 8001640:	183b      	adds	r3, r7, r0
 8001642:	2200      	movs	r2, #0
 8001644:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001646:	4b6e      	ldr	r3, [pc, #440]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001648:	69da      	ldr	r2, [r3, #28]
 800164a:	2380      	movs	r3, #128	; 0x80
 800164c:	055b      	lsls	r3, r3, #21
 800164e:	4013      	ands	r3, r2
 8001650:	d110      	bne.n	8001674 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001652:	4b6b      	ldr	r3, [pc, #428]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001654:	69da      	ldr	r2, [r3, #28]
 8001656:	4b6a      	ldr	r3, [pc, #424]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001658:	2180      	movs	r1, #128	; 0x80
 800165a:	0549      	lsls	r1, r1, #21
 800165c:	430a      	orrs	r2, r1
 800165e:	61da      	str	r2, [r3, #28]
 8001660:	4b67      	ldr	r3, [pc, #412]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001662:	69da      	ldr	r2, [r3, #28]
 8001664:	2380      	movs	r3, #128	; 0x80
 8001666:	055b      	lsls	r3, r3, #21
 8001668:	4013      	ands	r3, r2
 800166a:	60bb      	str	r3, [r7, #8]
 800166c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800166e:	183b      	adds	r3, r7, r0
 8001670:	2201      	movs	r2, #1
 8001672:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001674:	4b63      	ldr	r3, [pc, #396]	; (8001804 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001676:	681a      	ldr	r2, [r3, #0]
 8001678:	2380      	movs	r3, #128	; 0x80
 800167a:	005b      	lsls	r3, r3, #1
 800167c:	4013      	ands	r3, r2
 800167e:	d11a      	bne.n	80016b6 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001680:	4b60      	ldr	r3, [pc, #384]	; (8001804 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	4b5f      	ldr	r3, [pc, #380]	; (8001804 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001686:	2180      	movs	r1, #128	; 0x80
 8001688:	0049      	lsls	r1, r1, #1
 800168a:	430a      	orrs	r2, r1
 800168c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800168e:	f7ff f84f 	bl	8000730 <HAL_GetTick>
 8001692:	0003      	movs	r3, r0
 8001694:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001696:	e008      	b.n	80016aa <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001698:	f7ff f84a 	bl	8000730 <HAL_GetTick>
 800169c:	0002      	movs	r2, r0
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	2b64      	cmp	r3, #100	; 0x64
 80016a4:	d901      	bls.n	80016aa <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80016a6:	2303      	movs	r3, #3
 80016a8:	e0a6      	b.n	80017f8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016aa:	4b56      	ldr	r3, [pc, #344]	; (8001804 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	2380      	movs	r3, #128	; 0x80
 80016b0:	005b      	lsls	r3, r3, #1
 80016b2:	4013      	ands	r3, r2
 80016b4:	d0f0      	beq.n	8001698 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80016b6:	4b52      	ldr	r3, [pc, #328]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80016b8:	6a1a      	ldr	r2, [r3, #32]
 80016ba:	23c0      	movs	r3, #192	; 0xc0
 80016bc:	009b      	lsls	r3, r3, #2
 80016be:	4013      	ands	r3, r2
 80016c0:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d034      	beq.n	8001732 <HAL_RCCEx_PeriphCLKConfig+0x112>
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	685a      	ldr	r2, [r3, #4]
 80016cc:	23c0      	movs	r3, #192	; 0xc0
 80016ce:	009b      	lsls	r3, r3, #2
 80016d0:	4013      	ands	r3, r2
 80016d2:	68fa      	ldr	r2, [r7, #12]
 80016d4:	429a      	cmp	r2, r3
 80016d6:	d02c      	beq.n	8001732 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80016d8:	4b49      	ldr	r3, [pc, #292]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80016da:	6a1b      	ldr	r3, [r3, #32]
 80016dc:	4a4a      	ldr	r2, [pc, #296]	; (8001808 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80016de:	4013      	ands	r3, r2
 80016e0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80016e2:	4b47      	ldr	r3, [pc, #284]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80016e4:	6a1a      	ldr	r2, [r3, #32]
 80016e6:	4b46      	ldr	r3, [pc, #280]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80016e8:	2180      	movs	r1, #128	; 0x80
 80016ea:	0249      	lsls	r1, r1, #9
 80016ec:	430a      	orrs	r2, r1
 80016ee:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80016f0:	4b43      	ldr	r3, [pc, #268]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80016f2:	6a1a      	ldr	r2, [r3, #32]
 80016f4:	4b42      	ldr	r3, [pc, #264]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80016f6:	4945      	ldr	r1, [pc, #276]	; (800180c <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 80016f8:	400a      	ands	r2, r1
 80016fa:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80016fc:	4b40      	ldr	r3, [pc, #256]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80016fe:	68fa      	ldr	r2, [r7, #12]
 8001700:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	2201      	movs	r2, #1
 8001706:	4013      	ands	r3, r2
 8001708:	d013      	beq.n	8001732 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800170a:	f7ff f811 	bl	8000730 <HAL_GetTick>
 800170e:	0003      	movs	r3, r0
 8001710:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001712:	e009      	b.n	8001728 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001714:	f7ff f80c 	bl	8000730 <HAL_GetTick>
 8001718:	0002      	movs	r2, r0
 800171a:	693b      	ldr	r3, [r7, #16]
 800171c:	1ad3      	subs	r3, r2, r3
 800171e:	4a3c      	ldr	r2, [pc, #240]	; (8001810 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8001720:	4293      	cmp	r3, r2
 8001722:	d901      	bls.n	8001728 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001724:	2303      	movs	r3, #3
 8001726:	e067      	b.n	80017f8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001728:	4b35      	ldr	r3, [pc, #212]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800172a:	6a1b      	ldr	r3, [r3, #32]
 800172c:	2202      	movs	r2, #2
 800172e:	4013      	ands	r3, r2
 8001730:	d0f0      	beq.n	8001714 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001732:	4b33      	ldr	r3, [pc, #204]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001734:	6a1b      	ldr	r3, [r3, #32]
 8001736:	4a34      	ldr	r2, [pc, #208]	; (8001808 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8001738:	4013      	ands	r3, r2
 800173a:	0019      	movs	r1, r3
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	685a      	ldr	r2, [r3, #4]
 8001740:	4b2f      	ldr	r3, [pc, #188]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001742:	430a      	orrs	r2, r1
 8001744:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001746:	2317      	movs	r3, #23
 8001748:	18fb      	adds	r3, r7, r3
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	2b01      	cmp	r3, #1
 800174e:	d105      	bne.n	800175c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001750:	4b2b      	ldr	r3, [pc, #172]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001752:	69da      	ldr	r2, [r3, #28]
 8001754:	4b2a      	ldr	r3, [pc, #168]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001756:	492f      	ldr	r1, [pc, #188]	; (8001814 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8001758:	400a      	ands	r2, r1
 800175a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	2201      	movs	r2, #1
 8001762:	4013      	ands	r3, r2
 8001764:	d009      	beq.n	800177a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001766:	4b26      	ldr	r3, [pc, #152]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176a:	2203      	movs	r2, #3
 800176c:	4393      	bics	r3, r2
 800176e:	0019      	movs	r1, r3
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	689a      	ldr	r2, [r3, #8]
 8001774:	4b22      	ldr	r3, [pc, #136]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001776:	430a      	orrs	r2, r1
 8001778:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	2202      	movs	r2, #2
 8001780:	4013      	ands	r3, r2
 8001782:	d009      	beq.n	8001798 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001784:	4b1e      	ldr	r3, [pc, #120]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001786:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001788:	4a23      	ldr	r2, [pc, #140]	; (8001818 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800178a:	4013      	ands	r3, r2
 800178c:	0019      	movs	r1, r3
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	68da      	ldr	r2, [r3, #12]
 8001792:	4b1b      	ldr	r3, [pc, #108]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001794:	430a      	orrs	r2, r1
 8001796:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	2220      	movs	r2, #32
 800179e:	4013      	ands	r3, r2
 80017a0:	d009      	beq.n	80017b6 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80017a2:	4b17      	ldr	r3, [pc, #92]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80017a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a6:	2210      	movs	r2, #16
 80017a8:	4393      	bics	r3, r2
 80017aa:	0019      	movs	r1, r3
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	691a      	ldr	r2, [r3, #16]
 80017b0:	4b13      	ldr	r3, [pc, #76]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80017b2:	430a      	orrs	r2, r1
 80017b4:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	2380      	movs	r3, #128	; 0x80
 80017bc:	029b      	lsls	r3, r3, #10
 80017be:	4013      	ands	r3, r2
 80017c0:	d009      	beq.n	80017d6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80017c2:	4b0f      	ldr	r3, [pc, #60]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c6:	2280      	movs	r2, #128	; 0x80
 80017c8:	4393      	bics	r3, r2
 80017ca:	0019      	movs	r1, r3
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	699a      	ldr	r2, [r3, #24]
 80017d0:	4b0b      	ldr	r3, [pc, #44]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80017d2:	430a      	orrs	r2, r1
 80017d4:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	2380      	movs	r3, #128	; 0x80
 80017dc:	00db      	lsls	r3, r3, #3
 80017de:	4013      	ands	r3, r2
 80017e0:	d009      	beq.n	80017f6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80017e2:	4b07      	ldr	r3, [pc, #28]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80017e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e6:	2240      	movs	r2, #64	; 0x40
 80017e8:	4393      	bics	r3, r2
 80017ea:	0019      	movs	r1, r3
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	695a      	ldr	r2, [r3, #20]
 80017f0:	4b03      	ldr	r3, [pc, #12]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80017f2:	430a      	orrs	r2, r1
 80017f4:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80017f6:	2300      	movs	r3, #0
}
 80017f8:	0018      	movs	r0, r3
 80017fa:	46bd      	mov	sp, r7
 80017fc:	b006      	add	sp, #24
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	40021000 	.word	0x40021000
 8001804:	40007000 	.word	0x40007000
 8001808:	fffffcff 	.word	0xfffffcff
 800180c:	fffeffff 	.word	0xfffeffff
 8001810:	00001388 	.word	0x00001388
 8001814:	efffffff 	.word	0xefffffff
 8001818:	fffcffff 	.word	0xfffcffff

0800181c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d101      	bne.n	800182e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
 800182c:	e042      	b.n	80018b4 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	223d      	movs	r2, #61	; 0x3d
 8001832:	5c9b      	ldrb	r3, [r3, r2]
 8001834:	b2db      	uxtb	r3, r3
 8001836:	2b00      	cmp	r3, #0
 8001838:	d107      	bne.n	800184a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	223c      	movs	r2, #60	; 0x3c
 800183e:	2100      	movs	r1, #0
 8001840:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	0018      	movs	r0, r3
 8001846:	f000 f839 	bl	80018bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	223d      	movs	r2, #61	; 0x3d
 800184e:	2102      	movs	r1, #2
 8001850:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681a      	ldr	r2, [r3, #0]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	3304      	adds	r3, #4
 800185a:	0019      	movs	r1, r3
 800185c:	0010      	movs	r0, r2
 800185e:	f000 f9bd 	bl	8001bdc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2246      	movs	r2, #70	; 0x46
 8001866:	2101      	movs	r1, #1
 8001868:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	223e      	movs	r2, #62	; 0x3e
 800186e:	2101      	movs	r1, #1
 8001870:	5499      	strb	r1, [r3, r2]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	223f      	movs	r2, #63	; 0x3f
 8001876:	2101      	movs	r1, #1
 8001878:	5499      	strb	r1, [r3, r2]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2240      	movs	r2, #64	; 0x40
 800187e:	2101      	movs	r1, #1
 8001880:	5499      	strb	r1, [r3, r2]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2241      	movs	r2, #65	; 0x41
 8001886:	2101      	movs	r1, #1
 8001888:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	2242      	movs	r2, #66	; 0x42
 800188e:	2101      	movs	r1, #1
 8001890:	5499      	strb	r1, [r3, r2]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2243      	movs	r2, #67	; 0x43
 8001896:	2101      	movs	r1, #1
 8001898:	5499      	strb	r1, [r3, r2]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2244      	movs	r2, #68	; 0x44
 800189e:	2101      	movs	r1, #1
 80018a0:	5499      	strb	r1, [r3, r2]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	2245      	movs	r2, #69	; 0x45
 80018a6:	2101      	movs	r1, #1
 80018a8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	223d      	movs	r2, #61	; 0x3d
 80018ae:	2101      	movs	r1, #1
 80018b0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80018b2:	2300      	movs	r3, #0
}
 80018b4:	0018      	movs	r0, r3
 80018b6:	46bd      	mov	sp, r7
 80018b8:	b002      	add	sp, #8
 80018ba:	bd80      	pop	{r7, pc}

080018bc <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80018c4:	46c0      	nop			; (mov r8, r8)
 80018c6:	46bd      	mov	sp, r7
 80018c8:	b002      	add	sp, #8
 80018ca:	bd80      	pop	{r7, pc}

080018cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b084      	sub	sp, #16
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	223d      	movs	r2, #61	; 0x3d
 80018d8:	5c9b      	ldrb	r3, [r3, r2]
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	2b01      	cmp	r3, #1
 80018de:	d001      	beq.n	80018e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80018e0:	2301      	movs	r3, #1
 80018e2:	e03b      	b.n	800195c <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	223d      	movs	r2, #61	; 0x3d
 80018e8:	2102      	movs	r1, #2
 80018ea:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	68da      	ldr	r2, [r3, #12]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	2101      	movs	r1, #1
 80018f8:	430a      	orrs	r2, r1
 80018fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4a18      	ldr	r2, [pc, #96]	; (8001964 <HAL_TIM_Base_Start_IT+0x98>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d00f      	beq.n	8001926 <HAL_TIM_Base_Start_IT+0x5a>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681a      	ldr	r2, [r3, #0]
 800190a:	2380      	movs	r3, #128	; 0x80
 800190c:	05db      	lsls	r3, r3, #23
 800190e:	429a      	cmp	r2, r3
 8001910:	d009      	beq.n	8001926 <HAL_TIM_Base_Start_IT+0x5a>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4a14      	ldr	r2, [pc, #80]	; (8001968 <HAL_TIM_Base_Start_IT+0x9c>)
 8001918:	4293      	cmp	r3, r2
 800191a:	d004      	beq.n	8001926 <HAL_TIM_Base_Start_IT+0x5a>
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a12      	ldr	r2, [pc, #72]	; (800196c <HAL_TIM_Base_Start_IT+0xa0>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d111      	bne.n	800194a <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	2207      	movs	r2, #7
 800192e:	4013      	ands	r3, r2
 8001930:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	2b06      	cmp	r3, #6
 8001936:	d010      	beq.n	800195a <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	681a      	ldr	r2, [r3, #0]
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	2101      	movs	r1, #1
 8001944:	430a      	orrs	r2, r1
 8001946:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001948:	e007      	b.n	800195a <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	2101      	movs	r1, #1
 8001956:	430a      	orrs	r2, r1
 8001958:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800195a:	2300      	movs	r3, #0
}
 800195c:	0018      	movs	r0, r3
 800195e:	46bd      	mov	sp, r7
 8001960:	b004      	add	sp, #16
 8001962:	bd80      	pop	{r7, pc}
 8001964:	40012c00 	.word	0x40012c00
 8001968:	40000400 	.word	0x40000400
 800196c:	40014000 	.word	0x40014000

08001970 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	691b      	ldr	r3, [r3, #16]
 800197e:	2202      	movs	r2, #2
 8001980:	4013      	ands	r3, r2
 8001982:	2b02      	cmp	r3, #2
 8001984:	d124      	bne.n	80019d0 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	68db      	ldr	r3, [r3, #12]
 800198c:	2202      	movs	r2, #2
 800198e:	4013      	ands	r3, r2
 8001990:	2b02      	cmp	r3, #2
 8001992:	d11d      	bne.n	80019d0 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	2203      	movs	r2, #3
 800199a:	4252      	negs	r2, r2
 800199c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2201      	movs	r2, #1
 80019a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	699b      	ldr	r3, [r3, #24]
 80019aa:	2203      	movs	r2, #3
 80019ac:	4013      	ands	r3, r2
 80019ae:	d004      	beq.n	80019ba <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	0018      	movs	r0, r3
 80019b4:	f000 f8fa 	bl	8001bac <HAL_TIM_IC_CaptureCallback>
 80019b8:	e007      	b.n	80019ca <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	0018      	movs	r0, r3
 80019be:	f000 f8ed 	bl	8001b9c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	0018      	movs	r0, r3
 80019c6:	f000 f8f9 	bl	8001bbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2200      	movs	r2, #0
 80019ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	691b      	ldr	r3, [r3, #16]
 80019d6:	2204      	movs	r2, #4
 80019d8:	4013      	ands	r3, r2
 80019da:	2b04      	cmp	r3, #4
 80019dc:	d125      	bne.n	8001a2a <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	68db      	ldr	r3, [r3, #12]
 80019e4:	2204      	movs	r2, #4
 80019e6:	4013      	ands	r3, r2
 80019e8:	2b04      	cmp	r3, #4
 80019ea:	d11e      	bne.n	8001a2a <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	2205      	movs	r2, #5
 80019f2:	4252      	negs	r2, r2
 80019f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2202      	movs	r2, #2
 80019fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	699a      	ldr	r2, [r3, #24]
 8001a02:	23c0      	movs	r3, #192	; 0xc0
 8001a04:	009b      	lsls	r3, r3, #2
 8001a06:	4013      	ands	r3, r2
 8001a08:	d004      	beq.n	8001a14 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	0018      	movs	r0, r3
 8001a0e:	f000 f8cd 	bl	8001bac <HAL_TIM_IC_CaptureCallback>
 8001a12:	e007      	b.n	8001a24 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	0018      	movs	r0, r3
 8001a18:	f000 f8c0 	bl	8001b9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	0018      	movs	r0, r3
 8001a20:	f000 f8cc 	bl	8001bbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2200      	movs	r2, #0
 8001a28:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	691b      	ldr	r3, [r3, #16]
 8001a30:	2208      	movs	r2, #8
 8001a32:	4013      	ands	r3, r2
 8001a34:	2b08      	cmp	r3, #8
 8001a36:	d124      	bne.n	8001a82 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	68db      	ldr	r3, [r3, #12]
 8001a3e:	2208      	movs	r2, #8
 8001a40:	4013      	ands	r3, r2
 8001a42:	2b08      	cmp	r3, #8
 8001a44:	d11d      	bne.n	8001a82 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	2209      	movs	r2, #9
 8001a4c:	4252      	negs	r2, r2
 8001a4e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2204      	movs	r2, #4
 8001a54:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	69db      	ldr	r3, [r3, #28]
 8001a5c:	2203      	movs	r2, #3
 8001a5e:	4013      	ands	r3, r2
 8001a60:	d004      	beq.n	8001a6c <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	0018      	movs	r0, r3
 8001a66:	f000 f8a1 	bl	8001bac <HAL_TIM_IC_CaptureCallback>
 8001a6a:	e007      	b.n	8001a7c <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	0018      	movs	r0, r3
 8001a70:	f000 f894 	bl	8001b9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	0018      	movs	r0, r3
 8001a78:	f000 f8a0 	bl	8001bbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2200      	movs	r2, #0
 8001a80:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	691b      	ldr	r3, [r3, #16]
 8001a88:	2210      	movs	r2, #16
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	2b10      	cmp	r3, #16
 8001a8e:	d125      	bne.n	8001adc <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	68db      	ldr	r3, [r3, #12]
 8001a96:	2210      	movs	r2, #16
 8001a98:	4013      	ands	r3, r2
 8001a9a:	2b10      	cmp	r3, #16
 8001a9c:	d11e      	bne.n	8001adc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	2211      	movs	r2, #17
 8001aa4:	4252      	negs	r2, r2
 8001aa6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2208      	movs	r2, #8
 8001aac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	69da      	ldr	r2, [r3, #28]
 8001ab4:	23c0      	movs	r3, #192	; 0xc0
 8001ab6:	009b      	lsls	r3, r3, #2
 8001ab8:	4013      	ands	r3, r2
 8001aba:	d004      	beq.n	8001ac6 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	0018      	movs	r0, r3
 8001ac0:	f000 f874 	bl	8001bac <HAL_TIM_IC_CaptureCallback>
 8001ac4:	e007      	b.n	8001ad6 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	0018      	movs	r0, r3
 8001aca:	f000 f867 	bl	8001b9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	0018      	movs	r0, r3
 8001ad2:	f000 f873 	bl	8001bbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	691b      	ldr	r3, [r3, #16]
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	2b01      	cmp	r3, #1
 8001ae8:	d10f      	bne.n	8001b0a <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	68db      	ldr	r3, [r3, #12]
 8001af0:	2201      	movs	r2, #1
 8001af2:	4013      	ands	r3, r2
 8001af4:	2b01      	cmp	r3, #1
 8001af6:	d108      	bne.n	8001b0a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	2202      	movs	r2, #2
 8001afe:	4252      	negs	r2, r2
 8001b00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	0018      	movs	r0, r3
 8001b06:	f7fe fc97 	bl	8000438 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	691b      	ldr	r3, [r3, #16]
 8001b10:	2280      	movs	r2, #128	; 0x80
 8001b12:	4013      	ands	r3, r2
 8001b14:	2b80      	cmp	r3, #128	; 0x80
 8001b16:	d10f      	bne.n	8001b38 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	68db      	ldr	r3, [r3, #12]
 8001b1e:	2280      	movs	r2, #128	; 0x80
 8001b20:	4013      	ands	r3, r2
 8001b22:	2b80      	cmp	r3, #128	; 0x80
 8001b24:	d108      	bne.n	8001b38 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	2281      	movs	r2, #129	; 0x81
 8001b2c:	4252      	negs	r2, r2
 8001b2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	0018      	movs	r0, r3
 8001b34:	f000 f8da 	bl	8001cec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	691b      	ldr	r3, [r3, #16]
 8001b3e:	2240      	movs	r2, #64	; 0x40
 8001b40:	4013      	ands	r3, r2
 8001b42:	2b40      	cmp	r3, #64	; 0x40
 8001b44:	d10f      	bne.n	8001b66 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	2240      	movs	r2, #64	; 0x40
 8001b4e:	4013      	ands	r3, r2
 8001b50:	2b40      	cmp	r3, #64	; 0x40
 8001b52:	d108      	bne.n	8001b66 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	2241      	movs	r2, #65	; 0x41
 8001b5a:	4252      	negs	r2, r2
 8001b5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	0018      	movs	r0, r3
 8001b62:	f000 f833 	bl	8001bcc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	691b      	ldr	r3, [r3, #16]
 8001b6c:	2220      	movs	r2, #32
 8001b6e:	4013      	ands	r3, r2
 8001b70:	2b20      	cmp	r3, #32
 8001b72:	d10f      	bne.n	8001b94 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	68db      	ldr	r3, [r3, #12]
 8001b7a:	2220      	movs	r2, #32
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	2b20      	cmp	r3, #32
 8001b80:	d108      	bne.n	8001b94 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	2221      	movs	r2, #33	; 0x21
 8001b88:	4252      	negs	r2, r2
 8001b8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	0018      	movs	r0, r3
 8001b90:	f000 f8a4 	bl	8001cdc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001b94:	46c0      	nop			; (mov r8, r8)
 8001b96:	46bd      	mov	sp, r7
 8001b98:	b002      	add	sp, #8
 8001b9a:	bd80      	pop	{r7, pc}

08001b9c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001ba4:	46c0      	nop			; (mov r8, r8)
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	b002      	add	sp, #8
 8001baa:	bd80      	pop	{r7, pc}

08001bac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b082      	sub	sp, #8
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001bb4:	46c0      	nop			; (mov r8, r8)
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	b002      	add	sp, #8
 8001bba:	bd80      	pop	{r7, pc}

08001bbc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001bc4:	46c0      	nop			; (mov r8, r8)
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	b002      	add	sp, #8
 8001bca:	bd80      	pop	{r7, pc}

08001bcc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001bd4:	46c0      	nop			; (mov r8, r8)
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	b002      	add	sp, #8
 8001bda:	bd80      	pop	{r7, pc}

08001bdc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b084      	sub	sp, #16
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
 8001be4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	4a34      	ldr	r2, [pc, #208]	; (8001cc0 <TIM_Base_SetConfig+0xe4>)
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	d008      	beq.n	8001c06 <TIM_Base_SetConfig+0x2a>
 8001bf4:	687a      	ldr	r2, [r7, #4]
 8001bf6:	2380      	movs	r3, #128	; 0x80
 8001bf8:	05db      	lsls	r3, r3, #23
 8001bfa:	429a      	cmp	r2, r3
 8001bfc:	d003      	beq.n	8001c06 <TIM_Base_SetConfig+0x2a>
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	4a30      	ldr	r2, [pc, #192]	; (8001cc4 <TIM_Base_SetConfig+0xe8>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d108      	bne.n	8001c18 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	2270      	movs	r2, #112	; 0x70
 8001c0a:	4393      	bics	r3, r2
 8001c0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	68fa      	ldr	r2, [r7, #12]
 8001c14:	4313      	orrs	r3, r2
 8001c16:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	4a29      	ldr	r2, [pc, #164]	; (8001cc0 <TIM_Base_SetConfig+0xe4>)
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d018      	beq.n	8001c52 <TIM_Base_SetConfig+0x76>
 8001c20:	687a      	ldr	r2, [r7, #4]
 8001c22:	2380      	movs	r3, #128	; 0x80
 8001c24:	05db      	lsls	r3, r3, #23
 8001c26:	429a      	cmp	r2, r3
 8001c28:	d013      	beq.n	8001c52 <TIM_Base_SetConfig+0x76>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	4a25      	ldr	r2, [pc, #148]	; (8001cc4 <TIM_Base_SetConfig+0xe8>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d00f      	beq.n	8001c52 <TIM_Base_SetConfig+0x76>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	4a24      	ldr	r2, [pc, #144]	; (8001cc8 <TIM_Base_SetConfig+0xec>)
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d00b      	beq.n	8001c52 <TIM_Base_SetConfig+0x76>
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	4a23      	ldr	r2, [pc, #140]	; (8001ccc <TIM_Base_SetConfig+0xf0>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d007      	beq.n	8001c52 <TIM_Base_SetConfig+0x76>
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	4a22      	ldr	r2, [pc, #136]	; (8001cd0 <TIM_Base_SetConfig+0xf4>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d003      	beq.n	8001c52 <TIM_Base_SetConfig+0x76>
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	4a21      	ldr	r2, [pc, #132]	; (8001cd4 <TIM_Base_SetConfig+0xf8>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d108      	bne.n	8001c64 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	4a20      	ldr	r2, [pc, #128]	; (8001cd8 <TIM_Base_SetConfig+0xfc>)
 8001c56:	4013      	ands	r3, r2
 8001c58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	68db      	ldr	r3, [r3, #12]
 8001c5e:	68fa      	ldr	r2, [r7, #12]
 8001c60:	4313      	orrs	r3, r2
 8001c62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	2280      	movs	r2, #128	; 0x80
 8001c68:	4393      	bics	r3, r2
 8001c6a:	001a      	movs	r2, r3
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	695b      	ldr	r3, [r3, #20]
 8001c70:	4313      	orrs	r3, r2
 8001c72:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	68fa      	ldr	r2, [r7, #12]
 8001c78:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	689a      	ldr	r2, [r3, #8]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	681a      	ldr	r2, [r3, #0]
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	4a0c      	ldr	r2, [pc, #48]	; (8001cc0 <TIM_Base_SetConfig+0xe4>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d00b      	beq.n	8001caa <TIM_Base_SetConfig+0xce>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	4a0d      	ldr	r2, [pc, #52]	; (8001ccc <TIM_Base_SetConfig+0xf0>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d007      	beq.n	8001caa <TIM_Base_SetConfig+0xce>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	4a0c      	ldr	r2, [pc, #48]	; (8001cd0 <TIM_Base_SetConfig+0xf4>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d003      	beq.n	8001caa <TIM_Base_SetConfig+0xce>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	4a0b      	ldr	r2, [pc, #44]	; (8001cd4 <TIM_Base_SetConfig+0xf8>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d103      	bne.n	8001cb2 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	691a      	ldr	r2, [r3, #16]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	615a      	str	r2, [r3, #20]
}
 8001cb8:	46c0      	nop			; (mov r8, r8)
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	b004      	add	sp, #16
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	40012c00 	.word	0x40012c00
 8001cc4:	40000400 	.word	0x40000400
 8001cc8:	40002000 	.word	0x40002000
 8001ccc:	40014000 	.word	0x40014000
 8001cd0:	40014400 	.word	0x40014400
 8001cd4:	40014800 	.word	0x40014800
 8001cd8:	fffffcff 	.word	0xfffffcff

08001cdc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b082      	sub	sp, #8
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001ce4:	46c0      	nop			; (mov r8, r8)
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	b002      	add	sp, #8
 8001cea:	bd80      	pop	{r7, pc}

08001cec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b082      	sub	sp, #8
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001cf4:	46c0      	nop			; (mov r8, r8)
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	b002      	add	sp, #8
 8001cfa:	bd80      	pop	{r7, pc}

08001cfc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d101      	bne.n	8001d0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	e044      	b.n	8001d98 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d107      	bne.n	8001d26 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2274      	movs	r2, #116	; 0x74
 8001d1a:	2100      	movs	r1, #0
 8001d1c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	0018      	movs	r0, r3
 8001d22:	f7fe fbcb 	bl	80004bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2224      	movs	r2, #36	; 0x24
 8001d2a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	681a      	ldr	r2, [r3, #0]
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	2101      	movs	r1, #1
 8001d38:	438a      	bics	r2, r1
 8001d3a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	0018      	movs	r0, r3
 8001d40:	f000 f830 	bl	8001da4 <UART_SetConfig>
 8001d44:	0003      	movs	r3, r0
 8001d46:	2b01      	cmp	r3, #1
 8001d48:	d101      	bne.n	8001d4e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	e024      	b.n	8001d98 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d003      	beq.n	8001d5e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	0018      	movs	r0, r3
 8001d5a:	f000 f9ab 	bl	80020b4 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	685a      	ldr	r2, [r3, #4]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	490d      	ldr	r1, [pc, #52]	; (8001da0 <HAL_UART_Init+0xa4>)
 8001d6a:	400a      	ands	r2, r1
 8001d6c:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	689a      	ldr	r2, [r3, #8]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	212a      	movs	r1, #42	; 0x2a
 8001d7a:	438a      	bics	r2, r1
 8001d7c:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	2101      	movs	r1, #1
 8001d8a:	430a      	orrs	r2, r1
 8001d8c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	0018      	movs	r0, r3
 8001d92:	f000 fa43 	bl	800221c <UART_CheckIdleState>
 8001d96:	0003      	movs	r3, r0
}
 8001d98:	0018      	movs	r0, r3
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	b002      	add	sp, #8
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	ffffb7ff 	.word	0xffffb7ff

08001da4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b088      	sub	sp, #32
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001dac:	231e      	movs	r3, #30
 8001dae:	18fb      	adds	r3, r7, r3
 8001db0:	2200      	movs	r2, #0
 8001db2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	689a      	ldr	r2, [r3, #8]
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	691b      	ldr	r3, [r3, #16]
 8001dbc:	431a      	orrs	r2, r3
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	695b      	ldr	r3, [r3, #20]
 8001dc2:	431a      	orrs	r2, r3
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	69db      	ldr	r3, [r3, #28]
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4aaf      	ldr	r2, [pc, #700]	; (8002090 <UART_SetConfig+0x2ec>)
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	0019      	movs	r1, r3
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	697a      	ldr	r2, [r7, #20]
 8001dde:	430a      	orrs	r2, r1
 8001de0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	4aaa      	ldr	r2, [pc, #680]	; (8002094 <UART_SetConfig+0x2f0>)
 8001dea:	4013      	ands	r3, r2
 8001dec:	0019      	movs	r1, r3
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	68da      	ldr	r2, [r3, #12]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	430a      	orrs	r2, r1
 8001df8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	699b      	ldr	r3, [r3, #24]
 8001dfe:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6a1b      	ldr	r3, [r3, #32]
 8001e04:	697a      	ldr	r2, [r7, #20]
 8001e06:	4313      	orrs	r3, r2
 8001e08:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	4aa1      	ldr	r2, [pc, #644]	; (8002098 <UART_SetConfig+0x2f4>)
 8001e12:	4013      	ands	r3, r2
 8001e14:	0019      	movs	r1, r3
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	697a      	ldr	r2, [r7, #20]
 8001e1c:	430a      	orrs	r2, r1
 8001e1e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a9d      	ldr	r2, [pc, #628]	; (800209c <UART_SetConfig+0x2f8>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d127      	bne.n	8001e7a <UART_SetConfig+0xd6>
 8001e2a:	4b9d      	ldr	r3, [pc, #628]	; (80020a0 <UART_SetConfig+0x2fc>)
 8001e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e2e:	2203      	movs	r2, #3
 8001e30:	4013      	ands	r3, r2
 8001e32:	2b03      	cmp	r3, #3
 8001e34:	d00d      	beq.n	8001e52 <UART_SetConfig+0xae>
 8001e36:	d81b      	bhi.n	8001e70 <UART_SetConfig+0xcc>
 8001e38:	2b02      	cmp	r3, #2
 8001e3a:	d014      	beq.n	8001e66 <UART_SetConfig+0xc2>
 8001e3c:	d818      	bhi.n	8001e70 <UART_SetConfig+0xcc>
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d002      	beq.n	8001e48 <UART_SetConfig+0xa4>
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d00a      	beq.n	8001e5c <UART_SetConfig+0xb8>
 8001e46:	e013      	b.n	8001e70 <UART_SetConfig+0xcc>
 8001e48:	231f      	movs	r3, #31
 8001e4a:	18fb      	adds	r3, r7, r3
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	701a      	strb	r2, [r3, #0]
 8001e50:	e065      	b.n	8001f1e <UART_SetConfig+0x17a>
 8001e52:	231f      	movs	r3, #31
 8001e54:	18fb      	adds	r3, r7, r3
 8001e56:	2202      	movs	r2, #2
 8001e58:	701a      	strb	r2, [r3, #0]
 8001e5a:	e060      	b.n	8001f1e <UART_SetConfig+0x17a>
 8001e5c:	231f      	movs	r3, #31
 8001e5e:	18fb      	adds	r3, r7, r3
 8001e60:	2204      	movs	r2, #4
 8001e62:	701a      	strb	r2, [r3, #0]
 8001e64:	e05b      	b.n	8001f1e <UART_SetConfig+0x17a>
 8001e66:	231f      	movs	r3, #31
 8001e68:	18fb      	adds	r3, r7, r3
 8001e6a:	2208      	movs	r2, #8
 8001e6c:	701a      	strb	r2, [r3, #0]
 8001e6e:	e056      	b.n	8001f1e <UART_SetConfig+0x17a>
 8001e70:	231f      	movs	r3, #31
 8001e72:	18fb      	adds	r3, r7, r3
 8001e74:	2210      	movs	r2, #16
 8001e76:	701a      	strb	r2, [r3, #0]
 8001e78:	e051      	b.n	8001f1e <UART_SetConfig+0x17a>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a89      	ldr	r2, [pc, #548]	; (80020a4 <UART_SetConfig+0x300>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d134      	bne.n	8001eee <UART_SetConfig+0x14a>
 8001e84:	4b86      	ldr	r3, [pc, #536]	; (80020a0 <UART_SetConfig+0x2fc>)
 8001e86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e88:	23c0      	movs	r3, #192	; 0xc0
 8001e8a:	029b      	lsls	r3, r3, #10
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	22c0      	movs	r2, #192	; 0xc0
 8001e90:	0292      	lsls	r2, r2, #10
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d017      	beq.n	8001ec6 <UART_SetConfig+0x122>
 8001e96:	22c0      	movs	r2, #192	; 0xc0
 8001e98:	0292      	lsls	r2, r2, #10
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d822      	bhi.n	8001ee4 <UART_SetConfig+0x140>
 8001e9e:	2280      	movs	r2, #128	; 0x80
 8001ea0:	0292      	lsls	r2, r2, #10
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d019      	beq.n	8001eda <UART_SetConfig+0x136>
 8001ea6:	2280      	movs	r2, #128	; 0x80
 8001ea8:	0292      	lsls	r2, r2, #10
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d81a      	bhi.n	8001ee4 <UART_SetConfig+0x140>
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d004      	beq.n	8001ebc <UART_SetConfig+0x118>
 8001eb2:	2280      	movs	r2, #128	; 0x80
 8001eb4:	0252      	lsls	r2, r2, #9
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d00a      	beq.n	8001ed0 <UART_SetConfig+0x12c>
 8001eba:	e013      	b.n	8001ee4 <UART_SetConfig+0x140>
 8001ebc:	231f      	movs	r3, #31
 8001ebe:	18fb      	adds	r3, r7, r3
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	701a      	strb	r2, [r3, #0]
 8001ec4:	e02b      	b.n	8001f1e <UART_SetConfig+0x17a>
 8001ec6:	231f      	movs	r3, #31
 8001ec8:	18fb      	adds	r3, r7, r3
 8001eca:	2202      	movs	r2, #2
 8001ecc:	701a      	strb	r2, [r3, #0]
 8001ece:	e026      	b.n	8001f1e <UART_SetConfig+0x17a>
 8001ed0:	231f      	movs	r3, #31
 8001ed2:	18fb      	adds	r3, r7, r3
 8001ed4:	2204      	movs	r2, #4
 8001ed6:	701a      	strb	r2, [r3, #0]
 8001ed8:	e021      	b.n	8001f1e <UART_SetConfig+0x17a>
 8001eda:	231f      	movs	r3, #31
 8001edc:	18fb      	adds	r3, r7, r3
 8001ede:	2208      	movs	r2, #8
 8001ee0:	701a      	strb	r2, [r3, #0]
 8001ee2:	e01c      	b.n	8001f1e <UART_SetConfig+0x17a>
 8001ee4:	231f      	movs	r3, #31
 8001ee6:	18fb      	adds	r3, r7, r3
 8001ee8:	2210      	movs	r2, #16
 8001eea:	701a      	strb	r2, [r3, #0]
 8001eec:	e017      	b.n	8001f1e <UART_SetConfig+0x17a>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a6d      	ldr	r2, [pc, #436]	; (80020a8 <UART_SetConfig+0x304>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d104      	bne.n	8001f02 <UART_SetConfig+0x15e>
 8001ef8:	231f      	movs	r3, #31
 8001efa:	18fb      	adds	r3, r7, r3
 8001efc:	2200      	movs	r2, #0
 8001efe:	701a      	strb	r2, [r3, #0]
 8001f00:	e00d      	b.n	8001f1e <UART_SetConfig+0x17a>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a69      	ldr	r2, [pc, #420]	; (80020ac <UART_SetConfig+0x308>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d104      	bne.n	8001f16 <UART_SetConfig+0x172>
 8001f0c:	231f      	movs	r3, #31
 8001f0e:	18fb      	adds	r3, r7, r3
 8001f10:	2200      	movs	r2, #0
 8001f12:	701a      	strb	r2, [r3, #0]
 8001f14:	e003      	b.n	8001f1e <UART_SetConfig+0x17a>
 8001f16:	231f      	movs	r3, #31
 8001f18:	18fb      	adds	r3, r7, r3
 8001f1a:	2210      	movs	r2, #16
 8001f1c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	69da      	ldr	r2, [r3, #28]
 8001f22:	2380      	movs	r3, #128	; 0x80
 8001f24:	021b      	lsls	r3, r3, #8
 8001f26:	429a      	cmp	r2, r3
 8001f28:	d15d      	bne.n	8001fe6 <UART_SetConfig+0x242>
  {
    switch (clocksource)
 8001f2a:	231f      	movs	r3, #31
 8001f2c:	18fb      	adds	r3, r7, r3
 8001f2e:	781b      	ldrb	r3, [r3, #0]
 8001f30:	2b08      	cmp	r3, #8
 8001f32:	d015      	beq.n	8001f60 <UART_SetConfig+0x1bc>
 8001f34:	dc18      	bgt.n	8001f68 <UART_SetConfig+0x1c4>
 8001f36:	2b04      	cmp	r3, #4
 8001f38:	d00d      	beq.n	8001f56 <UART_SetConfig+0x1b2>
 8001f3a:	dc15      	bgt.n	8001f68 <UART_SetConfig+0x1c4>
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d002      	beq.n	8001f46 <UART_SetConfig+0x1a2>
 8001f40:	2b02      	cmp	r3, #2
 8001f42:	d005      	beq.n	8001f50 <UART_SetConfig+0x1ac>
 8001f44:	e010      	b.n	8001f68 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001f46:	f7ff fb2b 	bl	80015a0 <HAL_RCC_GetPCLK1Freq>
 8001f4a:	0003      	movs	r3, r0
 8001f4c:	61bb      	str	r3, [r7, #24]
        break;
 8001f4e:	e012      	b.n	8001f76 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001f50:	4b57      	ldr	r3, [pc, #348]	; (80020b0 <UART_SetConfig+0x30c>)
 8001f52:	61bb      	str	r3, [r7, #24]
        break;
 8001f54:	e00f      	b.n	8001f76 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001f56:	f7ff fa99 	bl	800148c <HAL_RCC_GetSysClockFreq>
 8001f5a:	0003      	movs	r3, r0
 8001f5c:	61bb      	str	r3, [r7, #24]
        break;
 8001f5e:	e00a      	b.n	8001f76 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001f60:	2380      	movs	r3, #128	; 0x80
 8001f62:	021b      	lsls	r3, r3, #8
 8001f64:	61bb      	str	r3, [r7, #24]
        break;
 8001f66:	e006      	b.n	8001f76 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8001f6c:	231e      	movs	r3, #30
 8001f6e:	18fb      	adds	r3, r7, r3
 8001f70:	2201      	movs	r2, #1
 8001f72:	701a      	strb	r2, [r3, #0]
        break;
 8001f74:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8001f76:	69bb      	ldr	r3, [r7, #24]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d100      	bne.n	8001f7e <UART_SetConfig+0x1da>
 8001f7c:	e07b      	b.n	8002076 <UART_SetConfig+0x2d2>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001f7e:	69bb      	ldr	r3, [r7, #24]
 8001f80:	005a      	lsls	r2, r3, #1
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	085b      	lsrs	r3, r3, #1
 8001f88:	18d2      	adds	r2, r2, r3
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	0019      	movs	r1, r3
 8001f90:	0010      	movs	r0, r2
 8001f92:	f7fe f8b9 	bl	8000108 <__udivsi3>
 8001f96:	0003      	movs	r3, r0
 8001f98:	b29b      	uxth	r3, r3
 8001f9a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001f9c:	693b      	ldr	r3, [r7, #16]
 8001f9e:	2b0f      	cmp	r3, #15
 8001fa0:	d91c      	bls.n	8001fdc <UART_SetConfig+0x238>
 8001fa2:	693a      	ldr	r2, [r7, #16]
 8001fa4:	2380      	movs	r3, #128	; 0x80
 8001fa6:	025b      	lsls	r3, r3, #9
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d217      	bcs.n	8001fdc <UART_SetConfig+0x238>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001fac:	693b      	ldr	r3, [r7, #16]
 8001fae:	b29a      	uxth	r2, r3
 8001fb0:	200e      	movs	r0, #14
 8001fb2:	183b      	adds	r3, r7, r0
 8001fb4:	210f      	movs	r1, #15
 8001fb6:	438a      	bics	r2, r1
 8001fb8:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	085b      	lsrs	r3, r3, #1
 8001fbe:	b29b      	uxth	r3, r3
 8001fc0:	2207      	movs	r2, #7
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	b299      	uxth	r1, r3
 8001fc6:	183b      	adds	r3, r7, r0
 8001fc8:	183a      	adds	r2, r7, r0
 8001fca:	8812      	ldrh	r2, [r2, #0]
 8001fcc:	430a      	orrs	r2, r1
 8001fce:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	183a      	adds	r2, r7, r0
 8001fd6:	8812      	ldrh	r2, [r2, #0]
 8001fd8:	60da      	str	r2, [r3, #12]
 8001fda:	e04c      	b.n	8002076 <UART_SetConfig+0x2d2>
      }
      else
      {
        ret = HAL_ERROR;
 8001fdc:	231e      	movs	r3, #30
 8001fde:	18fb      	adds	r3, r7, r3
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	701a      	strb	r2, [r3, #0]
 8001fe4:	e047      	b.n	8002076 <UART_SetConfig+0x2d2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8001fe6:	231f      	movs	r3, #31
 8001fe8:	18fb      	adds	r3, r7, r3
 8001fea:	781b      	ldrb	r3, [r3, #0]
 8001fec:	2b08      	cmp	r3, #8
 8001fee:	d015      	beq.n	800201c <UART_SetConfig+0x278>
 8001ff0:	dc18      	bgt.n	8002024 <UART_SetConfig+0x280>
 8001ff2:	2b04      	cmp	r3, #4
 8001ff4:	d00d      	beq.n	8002012 <UART_SetConfig+0x26e>
 8001ff6:	dc15      	bgt.n	8002024 <UART_SetConfig+0x280>
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d002      	beq.n	8002002 <UART_SetConfig+0x25e>
 8001ffc:	2b02      	cmp	r3, #2
 8001ffe:	d005      	beq.n	800200c <UART_SetConfig+0x268>
 8002000:	e010      	b.n	8002024 <UART_SetConfig+0x280>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002002:	f7ff facd 	bl	80015a0 <HAL_RCC_GetPCLK1Freq>
 8002006:	0003      	movs	r3, r0
 8002008:	61bb      	str	r3, [r7, #24]
        break;
 800200a:	e012      	b.n	8002032 <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800200c:	4b28      	ldr	r3, [pc, #160]	; (80020b0 <UART_SetConfig+0x30c>)
 800200e:	61bb      	str	r3, [r7, #24]
        break;
 8002010:	e00f      	b.n	8002032 <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002012:	f7ff fa3b 	bl	800148c <HAL_RCC_GetSysClockFreq>
 8002016:	0003      	movs	r3, r0
 8002018:	61bb      	str	r3, [r7, #24]
        break;
 800201a:	e00a      	b.n	8002032 <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800201c:	2380      	movs	r3, #128	; 0x80
 800201e:	021b      	lsls	r3, r3, #8
 8002020:	61bb      	str	r3, [r7, #24]
        break;
 8002022:	e006      	b.n	8002032 <UART_SetConfig+0x28e>
      default:
        pclk = 0U;
 8002024:	2300      	movs	r3, #0
 8002026:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002028:	231e      	movs	r3, #30
 800202a:	18fb      	adds	r3, r7, r3
 800202c:	2201      	movs	r2, #1
 800202e:	701a      	strb	r2, [r3, #0]
        break;
 8002030:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002032:	69bb      	ldr	r3, [r7, #24]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d01e      	beq.n	8002076 <UART_SetConfig+0x2d2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	085a      	lsrs	r2, r3, #1
 800203e:	69bb      	ldr	r3, [r7, #24]
 8002040:	18d2      	adds	r2, r2, r3
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	0019      	movs	r1, r3
 8002048:	0010      	movs	r0, r2
 800204a:	f7fe f85d 	bl	8000108 <__udivsi3>
 800204e:	0003      	movs	r3, r0
 8002050:	b29b      	uxth	r3, r3
 8002052:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002054:	693b      	ldr	r3, [r7, #16]
 8002056:	2b0f      	cmp	r3, #15
 8002058:	d909      	bls.n	800206e <UART_SetConfig+0x2ca>
 800205a:	693a      	ldr	r2, [r7, #16]
 800205c:	2380      	movs	r3, #128	; 0x80
 800205e:	025b      	lsls	r3, r3, #9
 8002060:	429a      	cmp	r2, r3
 8002062:	d204      	bcs.n	800206e <UART_SetConfig+0x2ca>
      {
        huart->Instance->BRR = usartdiv;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	693a      	ldr	r2, [r7, #16]
 800206a:	60da      	str	r2, [r3, #12]
 800206c:	e003      	b.n	8002076 <UART_SetConfig+0x2d2>
      }
      else
      {
        ret = HAL_ERROR;
 800206e:	231e      	movs	r3, #30
 8002070:	18fb      	adds	r3, r7, r3
 8002072:	2201      	movs	r2, #1
 8002074:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2200      	movs	r2, #0
 800207a:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2200      	movs	r2, #0
 8002080:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002082:	231e      	movs	r3, #30
 8002084:	18fb      	adds	r3, r7, r3
 8002086:	781b      	ldrb	r3, [r3, #0]
}
 8002088:	0018      	movs	r0, r3
 800208a:	46bd      	mov	sp, r7
 800208c:	b008      	add	sp, #32
 800208e:	bd80      	pop	{r7, pc}
 8002090:	efff69f3 	.word	0xefff69f3
 8002094:	ffffcfff 	.word	0xffffcfff
 8002098:	fffff4ff 	.word	0xfffff4ff
 800209c:	40013800 	.word	0x40013800
 80020a0:	40021000 	.word	0x40021000
 80020a4:	40004400 	.word	0x40004400
 80020a8:	40004800 	.word	0x40004800
 80020ac:	40004c00 	.word	0x40004c00
 80020b0:	007a1200 	.word	0x007a1200

080020b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020c0:	2201      	movs	r2, #1
 80020c2:	4013      	ands	r3, r2
 80020c4:	d00b      	beq.n	80020de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	4a4a      	ldr	r2, [pc, #296]	; (80021f8 <UART_AdvFeatureConfig+0x144>)
 80020ce:	4013      	ands	r3, r2
 80020d0:	0019      	movs	r1, r3
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	430a      	orrs	r2, r1
 80020dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020e2:	2202      	movs	r2, #2
 80020e4:	4013      	ands	r3, r2
 80020e6:	d00b      	beq.n	8002100 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	4a43      	ldr	r2, [pc, #268]	; (80021fc <UART_AdvFeatureConfig+0x148>)
 80020f0:	4013      	ands	r3, r2
 80020f2:	0019      	movs	r1, r3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	430a      	orrs	r2, r1
 80020fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002104:	2204      	movs	r2, #4
 8002106:	4013      	ands	r3, r2
 8002108:	d00b      	beq.n	8002122 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	4a3b      	ldr	r2, [pc, #236]	; (8002200 <UART_AdvFeatureConfig+0x14c>)
 8002112:	4013      	ands	r3, r2
 8002114:	0019      	movs	r1, r3
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	430a      	orrs	r2, r1
 8002120:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002126:	2208      	movs	r2, #8
 8002128:	4013      	ands	r3, r2
 800212a:	d00b      	beq.n	8002144 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	4a34      	ldr	r2, [pc, #208]	; (8002204 <UART_AdvFeatureConfig+0x150>)
 8002134:	4013      	ands	r3, r2
 8002136:	0019      	movs	r1, r3
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	430a      	orrs	r2, r1
 8002142:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002148:	2210      	movs	r2, #16
 800214a:	4013      	ands	r3, r2
 800214c:	d00b      	beq.n	8002166 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	4a2c      	ldr	r2, [pc, #176]	; (8002208 <UART_AdvFeatureConfig+0x154>)
 8002156:	4013      	ands	r3, r2
 8002158:	0019      	movs	r1, r3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	430a      	orrs	r2, r1
 8002164:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800216a:	2220      	movs	r2, #32
 800216c:	4013      	ands	r3, r2
 800216e:	d00b      	beq.n	8002188 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	4a25      	ldr	r2, [pc, #148]	; (800220c <UART_AdvFeatureConfig+0x158>)
 8002178:	4013      	ands	r3, r2
 800217a:	0019      	movs	r1, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	430a      	orrs	r2, r1
 8002186:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800218c:	2240      	movs	r2, #64	; 0x40
 800218e:	4013      	ands	r3, r2
 8002190:	d01d      	beq.n	80021ce <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	4a1d      	ldr	r2, [pc, #116]	; (8002210 <UART_AdvFeatureConfig+0x15c>)
 800219a:	4013      	ands	r3, r2
 800219c:	0019      	movs	r1, r3
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	430a      	orrs	r2, r1
 80021a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80021ae:	2380      	movs	r3, #128	; 0x80
 80021b0:	035b      	lsls	r3, r3, #13
 80021b2:	429a      	cmp	r2, r3
 80021b4:	d10b      	bne.n	80021ce <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	4a15      	ldr	r2, [pc, #84]	; (8002214 <UART_AdvFeatureConfig+0x160>)
 80021be:	4013      	ands	r3, r2
 80021c0:	0019      	movs	r1, r3
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	430a      	orrs	r2, r1
 80021cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021d2:	2280      	movs	r2, #128	; 0x80
 80021d4:	4013      	ands	r3, r2
 80021d6:	d00b      	beq.n	80021f0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	4a0e      	ldr	r2, [pc, #56]	; (8002218 <UART_AdvFeatureConfig+0x164>)
 80021e0:	4013      	ands	r3, r2
 80021e2:	0019      	movs	r1, r3
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	430a      	orrs	r2, r1
 80021ee:	605a      	str	r2, [r3, #4]
  }
}
 80021f0:	46c0      	nop			; (mov r8, r8)
 80021f2:	46bd      	mov	sp, r7
 80021f4:	b002      	add	sp, #8
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	fffdffff 	.word	0xfffdffff
 80021fc:	fffeffff 	.word	0xfffeffff
 8002200:	fffbffff 	.word	0xfffbffff
 8002204:	ffff7fff 	.word	0xffff7fff
 8002208:	ffffefff 	.word	0xffffefff
 800220c:	ffffdfff 	.word	0xffffdfff
 8002210:	ffefffff 	.word	0xffefffff
 8002214:	ff9fffff 	.word	0xff9fffff
 8002218:	fff7ffff 	.word	0xfff7ffff

0800221c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b086      	sub	sp, #24
 8002220:	af02      	add	r7, sp, #8
 8002222:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2280      	movs	r2, #128	; 0x80
 8002228:	2100      	movs	r1, #0
 800222a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800222c:	f7fe fa80 	bl	8000730 <HAL_GetTick>
 8002230:	0003      	movs	r3, r0
 8002232:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	2208      	movs	r2, #8
 800223c:	4013      	ands	r3, r2
 800223e:	2b08      	cmp	r3, #8
 8002240:	d10c      	bne.n	800225c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	2280      	movs	r2, #128	; 0x80
 8002246:	0391      	lsls	r1, r2, #14
 8002248:	6878      	ldr	r0, [r7, #4]
 800224a:	4a17      	ldr	r2, [pc, #92]	; (80022a8 <UART_CheckIdleState+0x8c>)
 800224c:	9200      	str	r2, [sp, #0]
 800224e:	2200      	movs	r2, #0
 8002250:	f000 f82c 	bl	80022ac <UART_WaitOnFlagUntilTimeout>
 8002254:	1e03      	subs	r3, r0, #0
 8002256:	d001      	beq.n	800225c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002258:	2303      	movs	r3, #3
 800225a:	e021      	b.n	80022a0 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	2204      	movs	r2, #4
 8002264:	4013      	ands	r3, r2
 8002266:	2b04      	cmp	r3, #4
 8002268:	d10c      	bne.n	8002284 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	2280      	movs	r2, #128	; 0x80
 800226e:	03d1      	lsls	r1, r2, #15
 8002270:	6878      	ldr	r0, [r7, #4]
 8002272:	4a0d      	ldr	r2, [pc, #52]	; (80022a8 <UART_CheckIdleState+0x8c>)
 8002274:	9200      	str	r2, [sp, #0]
 8002276:	2200      	movs	r2, #0
 8002278:	f000 f818 	bl	80022ac <UART_WaitOnFlagUntilTimeout>
 800227c:	1e03      	subs	r3, r0, #0
 800227e:	d001      	beq.n	8002284 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002280:	2303      	movs	r3, #3
 8002282:	e00d      	b.n	80022a0 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2220      	movs	r2, #32
 8002288:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2220      	movs	r2, #32
 800228e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2200      	movs	r2, #0
 8002294:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2274      	movs	r2, #116	; 0x74
 800229a:	2100      	movs	r1, #0
 800229c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800229e:	2300      	movs	r3, #0
}
 80022a0:	0018      	movs	r0, r3
 80022a2:	46bd      	mov	sp, r7
 80022a4:	b004      	add	sp, #16
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	01ffffff 	.word	0x01ffffff

080022ac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b094      	sub	sp, #80	; 0x50
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	60f8      	str	r0, [r7, #12]
 80022b4:	60b9      	str	r1, [r7, #8]
 80022b6:	603b      	str	r3, [r7, #0]
 80022b8:	1dfb      	adds	r3, r7, #7
 80022ba:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022bc:	e0a3      	b.n	8002406 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022be:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80022c0:	3301      	adds	r3, #1
 80022c2:	d100      	bne.n	80022c6 <UART_WaitOnFlagUntilTimeout+0x1a>
 80022c4:	e09f      	b.n	8002406 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022c6:	f7fe fa33 	bl	8000730 <HAL_GetTick>
 80022ca:	0002      	movs	r2, r0
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	1ad3      	subs	r3, r2, r3
 80022d0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80022d2:	429a      	cmp	r2, r3
 80022d4:	d302      	bcc.n	80022dc <UART_WaitOnFlagUntilTimeout+0x30>
 80022d6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d13d      	bne.n	8002358 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80022dc:	f3ef 8310 	mrs	r3, PRIMASK
 80022e0:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80022e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80022e4:	647b      	str	r3, [r7, #68]	; 0x44
 80022e6:	2301      	movs	r3, #1
 80022e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022ec:	f383 8810 	msr	PRIMASK, r3
}
 80022f0:	46c0      	nop			; (mov r8, r8)
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	681a      	ldr	r2, [r3, #0]
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	494c      	ldr	r1, [pc, #304]	; (8002430 <UART_WaitOnFlagUntilTimeout+0x184>)
 80022fe:	400a      	ands	r2, r1
 8002300:	601a      	str	r2, [r3, #0]
 8002302:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002304:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002308:	f383 8810 	msr	PRIMASK, r3
}
 800230c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800230e:	f3ef 8310 	mrs	r3, PRIMASK
 8002312:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8002314:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002316:	643b      	str	r3, [r7, #64]	; 0x40
 8002318:	2301      	movs	r3, #1
 800231a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800231c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800231e:	f383 8810 	msr	PRIMASK, r3
}
 8002322:	46c0      	nop			; (mov r8, r8)
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	689a      	ldr	r2, [r3, #8]
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	2101      	movs	r1, #1
 8002330:	438a      	bics	r2, r1
 8002332:	609a      	str	r2, [r3, #8]
 8002334:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002336:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002338:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800233a:	f383 8810 	msr	PRIMASK, r3
}
 800233e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	2220      	movs	r2, #32
 8002344:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	2220      	movs	r2, #32
 800234a:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	2274      	movs	r2, #116	; 0x74
 8002350:	2100      	movs	r1, #0
 8002352:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002354:	2303      	movs	r3, #3
 8002356:	e067      	b.n	8002428 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	2204      	movs	r2, #4
 8002360:	4013      	ands	r3, r2
 8002362:	d050      	beq.n	8002406 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	69da      	ldr	r2, [r3, #28]
 800236a:	2380      	movs	r3, #128	; 0x80
 800236c:	011b      	lsls	r3, r3, #4
 800236e:	401a      	ands	r2, r3
 8002370:	2380      	movs	r3, #128	; 0x80
 8002372:	011b      	lsls	r3, r3, #4
 8002374:	429a      	cmp	r2, r3
 8002376:	d146      	bne.n	8002406 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	2280      	movs	r2, #128	; 0x80
 800237e:	0112      	lsls	r2, r2, #4
 8002380:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002382:	f3ef 8310 	mrs	r3, PRIMASK
 8002386:	613b      	str	r3, [r7, #16]
  return(result);
 8002388:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800238a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800238c:	2301      	movs	r3, #1
 800238e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	f383 8810 	msr	PRIMASK, r3
}
 8002396:	46c0      	nop			; (mov r8, r8)
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	681a      	ldr	r2, [r3, #0]
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4923      	ldr	r1, [pc, #140]	; (8002430 <UART_WaitOnFlagUntilTimeout+0x184>)
 80023a4:	400a      	ands	r2, r1
 80023a6:	601a      	str	r2, [r3, #0]
 80023a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023aa:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023ac:	69bb      	ldr	r3, [r7, #24]
 80023ae:	f383 8810 	msr	PRIMASK, r3
}
 80023b2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80023b4:	f3ef 8310 	mrs	r3, PRIMASK
 80023b8:	61fb      	str	r3, [r7, #28]
  return(result);
 80023ba:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80023bc:	64bb      	str	r3, [r7, #72]	; 0x48
 80023be:	2301      	movs	r3, #1
 80023c0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023c2:	6a3b      	ldr	r3, [r7, #32]
 80023c4:	f383 8810 	msr	PRIMASK, r3
}
 80023c8:	46c0      	nop			; (mov r8, r8)
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	689a      	ldr	r2, [r3, #8]
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	2101      	movs	r1, #1
 80023d6:	438a      	bics	r2, r1
 80023d8:	609a      	str	r2, [r3, #8]
 80023da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80023dc:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e0:	f383 8810 	msr	PRIMASK, r3
}
 80023e4:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	2220      	movs	r2, #32
 80023ea:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	2220      	movs	r2, #32
 80023f0:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	2280      	movs	r2, #128	; 0x80
 80023f6:	2120      	movs	r1, #32
 80023f8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	2274      	movs	r2, #116	; 0x74
 80023fe:	2100      	movs	r1, #0
 8002400:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002402:	2303      	movs	r3, #3
 8002404:	e010      	b.n	8002428 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	69db      	ldr	r3, [r3, #28]
 800240c:	68ba      	ldr	r2, [r7, #8]
 800240e:	4013      	ands	r3, r2
 8002410:	68ba      	ldr	r2, [r7, #8]
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	425a      	negs	r2, r3
 8002416:	4153      	adcs	r3, r2
 8002418:	b2db      	uxtb	r3, r3
 800241a:	001a      	movs	r2, r3
 800241c:	1dfb      	adds	r3, r7, #7
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	429a      	cmp	r2, r3
 8002422:	d100      	bne.n	8002426 <UART_WaitOnFlagUntilTimeout+0x17a>
 8002424:	e74b      	b.n	80022be <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002426:	2300      	movs	r3, #0
}
 8002428:	0018      	movs	r0, r3
 800242a:	46bd      	mov	sp, r7
 800242c:	b014      	add	sp, #80	; 0x50
 800242e:	bd80      	pop	{r7, pc}
 8002430:	fffffe5f 	.word	0xfffffe5f

08002434 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002434:	b580      	push	{r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800243a:	f3ef 8305 	mrs	r3, IPSR
 800243e:	60bb      	str	r3, [r7, #8]
  return(result);
 8002440:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002442:	2b00      	cmp	r3, #0
 8002444:	d109      	bne.n	800245a <osKernelInitialize+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002446:	f3ef 8310 	mrs	r3, PRIMASK
 800244a:	607b      	str	r3, [r7, #4]
  return(result);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d007      	beq.n	8002462 <osKernelInitialize+0x2e>
 8002452:	4b0d      	ldr	r3, [pc, #52]	; (8002488 <osKernelInitialize+0x54>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	2b02      	cmp	r3, #2
 8002458:	d103      	bne.n	8002462 <osKernelInitialize+0x2e>
    stat = osErrorISR;
 800245a:	2306      	movs	r3, #6
 800245c:	425b      	negs	r3, r3
 800245e:	60fb      	str	r3, [r7, #12]
 8002460:	e00c      	b.n	800247c <osKernelInitialize+0x48>
  }
  else {
    if (KernelState == osKernelInactive) {
 8002462:	4b09      	ldr	r3, [pc, #36]	; (8002488 <osKernelInitialize+0x54>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d105      	bne.n	8002476 <osKernelInitialize+0x42>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 800246a:	4b07      	ldr	r3, [pc, #28]	; (8002488 <osKernelInitialize+0x54>)
 800246c:	2201      	movs	r2, #1
 800246e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002470:	2300      	movs	r3, #0
 8002472:	60fb      	str	r3, [r7, #12]
 8002474:	e002      	b.n	800247c <osKernelInitialize+0x48>
    } else {
      stat = osError;
 8002476:	2301      	movs	r3, #1
 8002478:	425b      	negs	r3, r3
 800247a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800247c:	68fb      	ldr	r3, [r7, #12]
}
 800247e:	0018      	movs	r0, r3
 8002480:	46bd      	mov	sp, r7
 8002482:	b004      	add	sp, #16
 8002484:	bd80      	pop	{r7, pc}
 8002486:	46c0      	nop			; (mov r8, r8)
 8002488:	20000168 	.word	0x20000168

0800248c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800248c:	b580      	push	{r7, lr}
 800248e:	b084      	sub	sp, #16
 8002490:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002492:	f3ef 8305 	mrs	r3, IPSR
 8002496:	60bb      	str	r3, [r7, #8]
  return(result);
 8002498:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800249a:	2b00      	cmp	r3, #0
 800249c:	d109      	bne.n	80024b2 <osKernelStart+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800249e:	f3ef 8310 	mrs	r3, PRIMASK
 80024a2:	607b      	str	r3, [r7, #4]
  return(result);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d007      	beq.n	80024ba <osKernelStart+0x2e>
 80024aa:	4b0e      	ldr	r3, [pc, #56]	; (80024e4 <osKernelStart+0x58>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	2b02      	cmp	r3, #2
 80024b0:	d103      	bne.n	80024ba <osKernelStart+0x2e>
    stat = osErrorISR;
 80024b2:	2306      	movs	r3, #6
 80024b4:	425b      	negs	r3, r3
 80024b6:	60fb      	str	r3, [r7, #12]
 80024b8:	e00e      	b.n	80024d8 <osKernelStart+0x4c>
  }
  else {
    if (KernelState == osKernelReady) {
 80024ba:	4b0a      	ldr	r3, [pc, #40]	; (80024e4 <osKernelStart+0x58>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	2b01      	cmp	r3, #1
 80024c0:	d107      	bne.n	80024d2 <osKernelStart+0x46>
      KernelState = osKernelRunning;
 80024c2:	4b08      	ldr	r3, [pc, #32]	; (80024e4 <osKernelStart+0x58>)
 80024c4:	2202      	movs	r2, #2
 80024c6:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 80024c8:	f000 ff46 	bl	8003358 <vTaskStartScheduler>
      stat = osOK;
 80024cc:	2300      	movs	r3, #0
 80024ce:	60fb      	str	r3, [r7, #12]
 80024d0:	e002      	b.n	80024d8 <osKernelStart+0x4c>
    } else {
      stat = osError;
 80024d2:	2301      	movs	r3, #1
 80024d4:	425b      	negs	r3, r3
 80024d6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80024d8:	68fb      	ldr	r3, [r7, #12]
}
 80024da:	0018      	movs	r0, r3
 80024dc:	46bd      	mov	sp, r7
 80024de:	b004      	add	sp, #16
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	46c0      	nop			; (mov r8, r8)
 80024e4:	20000168 	.word	0x20000168

080024e8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80024e8:	b5b0      	push	{r4, r5, r7, lr}
 80024ea:	b090      	sub	sp, #64	; 0x40
 80024ec:	af04      	add	r7, sp, #16
 80024ee:	60f8      	str	r0, [r7, #12]
 80024f0:	60b9      	str	r1, [r7, #8]
 80024f2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80024f4:	2300      	movs	r3, #0
 80024f6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80024f8:	f3ef 8305 	mrs	r3, IPSR
 80024fc:	61fb      	str	r3, [r7, #28]
  return(result);
 80024fe:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8002500:	2b00      	cmp	r3, #0
 8002502:	d000      	beq.n	8002506 <osThreadNew+0x1e>
 8002504:	e090      	b.n	8002628 <osThreadNew+0x140>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002506:	f3ef 8310 	mrs	r3, PRIMASK
 800250a:	61bb      	str	r3, [r7, #24]
  return(result);
 800250c:	69bb      	ldr	r3, [r7, #24]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d004      	beq.n	800251c <osThreadNew+0x34>
 8002512:	4b48      	ldr	r3, [pc, #288]	; (8002634 <osThreadNew+0x14c>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	2b02      	cmp	r3, #2
 8002518:	d100      	bne.n	800251c <osThreadNew+0x34>
 800251a:	e085      	b.n	8002628 <osThreadNew+0x140>
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d100      	bne.n	8002524 <osThreadNew+0x3c>
 8002522:	e081      	b.n	8002628 <osThreadNew+0x140>
    stack = configMINIMAL_STACK_SIZE;
 8002524:	2380      	movs	r3, #128	; 0x80
 8002526:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8002528:	2318      	movs	r3, #24
 800252a:	627b      	str	r3, [r7, #36]	; 0x24

    empty = '\0';
 800252c:	2117      	movs	r1, #23
 800252e:	187b      	adds	r3, r7, r1
 8002530:	2200      	movs	r2, #0
 8002532:	701a      	strb	r2, [r3, #0]
    name  = &empty;
 8002534:	187b      	adds	r3, r7, r1
 8002536:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem   = -1;
 8002538:	2301      	movs	r3, #1
 800253a:	425b      	negs	r3, r3
 800253c:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d044      	beq.n	80025ce <osThreadNew+0xe6>
      if (attr->name != NULL) {
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d002      	beq.n	8002552 <osThreadNew+0x6a>
        name = attr->name;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	699b      	ldr	r3, [r3, #24]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d002      	beq.n	8002560 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	699b      	ldr	r3, [r3, #24]
 800255e:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002562:	2b00      	cmp	r3, #0
 8002564:	d007      	beq.n	8002576 <osThreadNew+0x8e>
 8002566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002568:	2b38      	cmp	r3, #56	; 0x38
 800256a:	d804      	bhi.n	8002576 <osThreadNew+0x8e>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	2201      	movs	r2, #1
 8002572:	4013      	ands	r3, r2
 8002574:	d001      	beq.n	800257a <osThreadNew+0x92>
        return (NULL);
 8002576:	2300      	movs	r3, #0
 8002578:	e057      	b.n	800262a <osThreadNew+0x142>
      }

      if (attr->stack_size > 0U) {
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	695b      	ldr	r3, [r3, #20]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d003      	beq.n	800258a <osThreadNew+0xa2>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	695b      	ldr	r3, [r3, #20]
 8002586:	089b      	lsrs	r3, r3, #2
 8002588:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d00e      	beq.n	80025b0 <osThreadNew+0xc8>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	68db      	ldr	r3, [r3, #12]
 8002596:	2bbb      	cmp	r3, #187	; 0xbb
 8002598:	d90a      	bls.n	80025b0 <osThreadNew+0xc8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d006      	beq.n	80025b0 <osThreadNew+0xc8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	695b      	ldr	r3, [r3, #20]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d002      	beq.n	80025b0 <osThreadNew+0xc8>
        mem = 1;
 80025aa:	2301      	movs	r3, #1
 80025ac:	623b      	str	r3, [r7, #32]
 80025ae:	e010      	b.n	80025d2 <osThreadNew+0xea>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d10c      	bne.n	80025d2 <osThreadNew+0xea>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d108      	bne.n	80025d2 <osThreadNew+0xea>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	691b      	ldr	r3, [r3, #16]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d104      	bne.n	80025d2 <osThreadNew+0xea>
          mem = 0;
 80025c8:	2300      	movs	r3, #0
 80025ca:	623b      	str	r3, [r7, #32]
 80025cc:	e001      	b.n	80025d2 <osThreadNew+0xea>
        }
      }
    }
    else {
      mem = 0;
 80025ce:	2300      	movs	r3, #0
 80025d0:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80025d2:	6a3b      	ldr	r3, [r7, #32]
 80025d4:	2b01      	cmp	r3, #1
 80025d6:	d112      	bne.n	80025fe <osThreadNew+0x116>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	691a      	ldr	r2, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	689b      	ldr	r3, [r3, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80025e0:	68bd      	ldr	r5, [r7, #8]
 80025e2:	6abc      	ldr	r4, [r7, #40]	; 0x28
 80025e4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80025e6:	68f8      	ldr	r0, [r7, #12]
 80025e8:	9302      	str	r3, [sp, #8]
 80025ea:	9201      	str	r2, [sp, #4]
 80025ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ee:	9300      	str	r3, [sp, #0]
 80025f0:	002b      	movs	r3, r5
 80025f2:	0022      	movs	r2, r4
 80025f4:	f000 fd21 	bl	800303a <xTaskCreateStatic>
 80025f8:	0003      	movs	r3, r0
 80025fa:	613b      	str	r3, [r7, #16]
 80025fc:	e014      	b.n	8002628 <osThreadNew+0x140>
    }
    else {
      if (mem == 0) {
 80025fe:	6a3b      	ldr	r3, [r7, #32]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d111      	bne.n	8002628 <osThreadNew+0x140>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002604:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002606:	b29a      	uxth	r2, r3
 8002608:	68bc      	ldr	r4, [r7, #8]
 800260a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800260c:	68f8      	ldr	r0, [r7, #12]
 800260e:	2310      	movs	r3, #16
 8002610:	18fb      	adds	r3, r7, r3
 8002612:	9301      	str	r3, [sp, #4]
 8002614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002616:	9300      	str	r3, [sp, #0]
 8002618:	0023      	movs	r3, r4
 800261a:	f000 fd51 	bl	80030c0 <xTaskCreate>
 800261e:	0003      	movs	r3, r0
 8002620:	2b01      	cmp	r3, #1
 8002622:	d001      	beq.n	8002628 <osThreadNew+0x140>
          hTask = NULL;
 8002624:	2300      	movs	r3, #0
 8002626:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8002628:	693b      	ldr	r3, [r7, #16]
}
 800262a:	0018      	movs	r0, r3
 800262c:	46bd      	mov	sp, r7
 800262e:	b00c      	add	sp, #48	; 0x30
 8002630:	bdb0      	pop	{r4, r5, r7, pc}
 8002632:	46c0      	nop			; (mov r8, r8)
 8002634:	20000168 	.word	0x20000168

08002638 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002638:	b580      	push	{r7, lr}
 800263a:	b084      	sub	sp, #16
 800263c:	af00      	add	r7, sp, #0
 800263e:	60f8      	str	r0, [r7, #12]
 8002640:	60b9      	str	r1, [r7, #8]
 8002642:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	4a06      	ldr	r2, [pc, #24]	; (8002660 <vApplicationGetIdleTaskMemory+0x28>)
 8002648:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	4a05      	ldr	r2, [pc, #20]	; (8002664 <vApplicationGetIdleTaskMemory+0x2c>)
 800264e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2280      	movs	r2, #128	; 0x80
 8002654:	601a      	str	r2, [r3, #0]
}
 8002656:	46c0      	nop			; (mov r8, r8)
 8002658:	46bd      	mov	sp, r7
 800265a:	b004      	add	sp, #16
 800265c:	bd80      	pop	{r7, pc}
 800265e:	46c0      	nop			; (mov r8, r8)
 8002660:	2000016c 	.word	0x2000016c
 8002664:	20000228 	.word	0x20000228

08002668 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	60b9      	str	r1, [r7, #8]
 8002672:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	4a06      	ldr	r2, [pc, #24]	; (8002690 <vApplicationGetTimerTaskMemory+0x28>)
 8002678:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	4a05      	ldr	r2, [pc, #20]	; (8002694 <vApplicationGetTimerTaskMemory+0x2c>)
 800267e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2280      	movs	r2, #128	; 0x80
 8002684:	0052      	lsls	r2, r2, #1
 8002686:	601a      	str	r2, [r3, #0]
}
 8002688:	46c0      	nop			; (mov r8, r8)
 800268a:	46bd      	mov	sp, r7
 800268c:	b004      	add	sp, #16
 800268e:	bd80      	pop	{r7, pc}
 8002690:	20000428 	.word	0x20000428
 8002694:	200004e4 	.word	0x200004e4

08002698 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b082      	sub	sp, #8
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	3308      	adds	r3, #8
 80026a4:	001a      	movs	r2, r3
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2201      	movs	r2, #1
 80026ae:	4252      	negs	r2, r2
 80026b0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	3308      	adds	r3, #8
 80026b6:	001a      	movs	r2, r3
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	3308      	adds	r3, #8
 80026c0:	001a      	movs	r2, r3
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2200      	movs	r2, #0
 80026ca:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80026cc:	46c0      	nop			; (mov r8, r8)
 80026ce:	46bd      	mov	sp, r7
 80026d0:	b002      	add	sp, #8
 80026d2:	bd80      	pop	{r7, pc}

080026d4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b082      	sub	sp, #8
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2200      	movs	r2, #0
 80026e0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80026e2:	46c0      	nop			; (mov r8, r8)
 80026e4:	46bd      	mov	sp, r7
 80026e6:	b002      	add	sp, #8
 80026e8:	bd80      	pop	{r7, pc}

080026ea <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80026ea:	b580      	push	{r7, lr}
 80026ec:	b084      	sub	sp, #16
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	6078      	str	r0, [r7, #4]
 80026f2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	68fa      	ldr	r2, [r7, #12]
 80026fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	689a      	ldr	r2, [r3, #8]
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	683a      	ldr	r2, [r7, #0]
 800270e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	683a      	ldr	r2, [r7, #0]
 8002714:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	687a      	ldr	r2, [r7, #4]
 800271a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	1c5a      	adds	r2, r3, #1
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	601a      	str	r2, [r3, #0]
}
 8002726:	46c0      	nop			; (mov r8, r8)
 8002728:	46bd      	mov	sp, r7
 800272a:	b004      	add	sp, #16
 800272c:	bd80      	pop	{r7, pc}

0800272e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800272e:	b580      	push	{r7, lr}
 8002730:	b084      	sub	sp, #16
 8002732:	af00      	add	r7, sp, #0
 8002734:	6078      	str	r0, [r7, #4]
 8002736:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	3301      	adds	r3, #1
 8002742:	d103      	bne.n	800274c <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	691b      	ldr	r3, [r3, #16]
 8002748:	60fb      	str	r3, [r7, #12]
 800274a:	e00c      	b.n	8002766 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	3308      	adds	r3, #8
 8002750:	60fb      	str	r3, [r7, #12]
 8002752:	e002      	b.n	800275a <vListInsert+0x2c>
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	60fb      	str	r3, [r7, #12]
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	68ba      	ldr	r2, [r7, #8]
 8002762:	429a      	cmp	r2, r3
 8002764:	d2f6      	bcs.n	8002754 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	685a      	ldr	r2, [r3, #4]
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	683a      	ldr	r2, [r7, #0]
 8002774:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	68fa      	ldr	r2, [r7, #12]
 800277a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	683a      	ldr	r2, [r7, #0]
 8002780:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	687a      	ldr	r2, [r7, #4]
 8002786:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	1c5a      	adds	r2, r3, #1
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	601a      	str	r2, [r3, #0]
}
 8002792:	46c0      	nop			; (mov r8, r8)
 8002794:	46bd      	mov	sp, r7
 8002796:	b004      	add	sp, #16
 8002798:	bd80      	pop	{r7, pc}

0800279a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800279a:	b580      	push	{r7, lr}
 800279c:	b084      	sub	sp, #16
 800279e:	af00      	add	r7, sp, #0
 80027a0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	691b      	ldr	r3, [r3, #16]
 80027a6:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	687a      	ldr	r2, [r7, #4]
 80027ae:	6892      	ldr	r2, [r2, #8]
 80027b0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	687a      	ldr	r2, [r7, #4]
 80027b8:	6852      	ldr	r2, [r2, #4]
 80027ba:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	687a      	ldr	r2, [r7, #4]
 80027c2:	429a      	cmp	r2, r3
 80027c4:	d103      	bne.n	80027ce <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	689a      	ldr	r2, [r3, #8]
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2200      	movs	r2, #0
 80027d2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	1e5a      	subs	r2, r3, #1
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
}
 80027e2:	0018      	movs	r0, r3
 80027e4:	46bd      	mov	sp, r7
 80027e6:	b004      	add	sp, #16
 80027e8:	bd80      	pop	{r7, pc}

080027ea <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80027ea:	b580      	push	{r7, lr}
 80027ec:	b084      	sub	sp, #16
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	6078      	str	r0, [r7, #4]
 80027f2:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d101      	bne.n	8002802 <xQueueGenericReset+0x18>
 80027fe:	b672      	cpsid	i
 8002800:	e7fe      	b.n	8002800 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 8002802:	f001 fdd5 	bl	80043b0 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002812:	434b      	muls	r3, r1
 8002814:	18d2      	adds	r2, r2, r3
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	2200      	movs	r2, #0
 800281e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002830:	1e59      	subs	r1, r3, #1
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002836:	434b      	muls	r3, r1
 8002838:	18d2      	adds	r2, r2, r3
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	2244      	movs	r2, #68	; 0x44
 8002842:	21ff      	movs	r1, #255	; 0xff
 8002844:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	2245      	movs	r2, #69	; 0x45
 800284a:	21ff      	movs	r1, #255	; 0xff
 800284c:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d10d      	bne.n	8002870 <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	691b      	ldr	r3, [r3, #16]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d013      	beq.n	8002884 <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	3310      	adds	r3, #16
 8002860:	0018      	movs	r0, r3
 8002862:	f000 ffcf 	bl	8003804 <xTaskRemoveFromEventList>
 8002866:	1e03      	subs	r3, r0, #0
 8002868:	d00c      	beq.n	8002884 <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800286a:	f001 fd91 	bl	8004390 <vPortYield>
 800286e:	e009      	b.n	8002884 <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	3310      	adds	r3, #16
 8002874:	0018      	movs	r0, r3
 8002876:	f7ff ff0f 	bl	8002698 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	3324      	adds	r3, #36	; 0x24
 800287e:	0018      	movs	r0, r3
 8002880:	f7ff ff0a 	bl	8002698 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002884:	f001 fda6 	bl	80043d4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002888:	2301      	movs	r3, #1
}
 800288a:	0018      	movs	r0, r3
 800288c:	46bd      	mov	sp, r7
 800288e:	b004      	add	sp, #16
 8002890:	bd80      	pop	{r7, pc}

08002892 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002892:	b590      	push	{r4, r7, lr}
 8002894:	b089      	sub	sp, #36	; 0x24
 8002896:	af02      	add	r7, sp, #8
 8002898:	60f8      	str	r0, [r7, #12]
 800289a:	60b9      	str	r1, [r7, #8]
 800289c:	607a      	str	r2, [r7, #4]
 800289e:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d101      	bne.n	80028aa <xQueueGenericCreateStatic+0x18>
 80028a6:	b672      	cpsid	i
 80028a8:	e7fe      	b.n	80028a8 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d101      	bne.n	80028b4 <xQueueGenericCreateStatic+0x22>
 80028b0:	b672      	cpsid	i
 80028b2:	e7fe      	b.n	80028b2 <xQueueGenericCreateStatic+0x20>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d002      	beq.n	80028c0 <xQueueGenericCreateStatic+0x2e>
 80028ba:	68bb      	ldr	r3, [r7, #8]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d001      	beq.n	80028c4 <xQueueGenericCreateStatic+0x32>
 80028c0:	2301      	movs	r3, #1
 80028c2:	e000      	b.n	80028c6 <xQueueGenericCreateStatic+0x34>
 80028c4:	2300      	movs	r3, #0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d101      	bne.n	80028ce <xQueueGenericCreateStatic+0x3c>
 80028ca:	b672      	cpsid	i
 80028cc:	e7fe      	b.n	80028cc <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d102      	bne.n	80028da <xQueueGenericCreateStatic+0x48>
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d101      	bne.n	80028de <xQueueGenericCreateStatic+0x4c>
 80028da:	2301      	movs	r3, #1
 80028dc:	e000      	b.n	80028e0 <xQueueGenericCreateStatic+0x4e>
 80028de:	2300      	movs	r3, #0
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d101      	bne.n	80028e8 <xQueueGenericCreateStatic+0x56>
 80028e4:	b672      	cpsid	i
 80028e6:	e7fe      	b.n	80028e6 <xQueueGenericCreateStatic+0x54>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80028e8:	2350      	movs	r3, #80	; 0x50
 80028ea:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 80028ec:	693b      	ldr	r3, [r7, #16]
 80028ee:	2b50      	cmp	r3, #80	; 0x50
 80028f0:	d001      	beq.n	80028f6 <xQueueGenericCreateStatic+0x64>
 80028f2:	b672      	cpsid	i
 80028f4:	e7fe      	b.n	80028f4 <xQueueGenericCreateStatic+0x62>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d00e      	beq.n	800291e <xQueueGenericCreateStatic+0x8c>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	2246      	movs	r2, #70	; 0x46
 8002904:	2101      	movs	r1, #1
 8002906:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002908:	2328      	movs	r3, #40	; 0x28
 800290a:	18fb      	adds	r3, r7, r3
 800290c:	781c      	ldrb	r4, [r3, #0]
 800290e:	687a      	ldr	r2, [r7, #4]
 8002910:	68b9      	ldr	r1, [r7, #8]
 8002912:	68f8      	ldr	r0, [r7, #12]
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	9300      	str	r3, [sp, #0]
 8002918:	0023      	movs	r3, r4
 800291a:	f000 f805 	bl	8002928 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800291e:	697b      	ldr	r3, [r7, #20]
	}
 8002920:	0018      	movs	r0, r3
 8002922:	46bd      	mov	sp, r7
 8002924:	b007      	add	sp, #28
 8002926:	bd90      	pop	{r4, r7, pc}

08002928 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0
 800292e:	60f8      	str	r0, [r7, #12]
 8002930:	60b9      	str	r1, [r7, #8]
 8002932:	607a      	str	r2, [r7, #4]
 8002934:	001a      	movs	r2, r3
 8002936:	1cfb      	adds	r3, r7, #3
 8002938:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800293a:	68bb      	ldr	r3, [r7, #8]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d103      	bne.n	8002948 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002940:	69bb      	ldr	r3, [r7, #24]
 8002942:	69ba      	ldr	r2, [r7, #24]
 8002944:	601a      	str	r2, [r3, #0]
 8002946:	e002      	b.n	800294e <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002948:	69bb      	ldr	r3, [r7, #24]
 800294a:	687a      	ldr	r2, [r7, #4]
 800294c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800294e:	69bb      	ldr	r3, [r7, #24]
 8002950:	68fa      	ldr	r2, [r7, #12]
 8002952:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002954:	69bb      	ldr	r3, [r7, #24]
 8002956:	68ba      	ldr	r2, [r7, #8]
 8002958:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800295a:	69bb      	ldr	r3, [r7, #24]
 800295c:	2101      	movs	r1, #1
 800295e:	0018      	movs	r0, r3
 8002960:	f7ff ff43 	bl	80027ea <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002964:	69bb      	ldr	r3, [r7, #24]
 8002966:	1cfa      	adds	r2, r7, #3
 8002968:	214c      	movs	r1, #76	; 0x4c
 800296a:	7812      	ldrb	r2, [r2, #0]
 800296c:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800296e:	46c0      	nop			; (mov r8, r8)
 8002970:	46bd      	mov	sp, r7
 8002972:	b004      	add	sp, #16
 8002974:	bd80      	pop	{r7, pc}

08002976 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002976:	b580      	push	{r7, lr}
 8002978:	b08a      	sub	sp, #40	; 0x28
 800297a:	af00      	add	r7, sp, #0
 800297c:	60f8      	str	r0, [r7, #12]
 800297e:	60b9      	str	r1, [r7, #8]
 8002980:	607a      	str	r2, [r7, #4]
 8002982:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002984:	2300      	movs	r3, #0
 8002986:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 800298c:	6a3b      	ldr	r3, [r7, #32]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d101      	bne.n	8002996 <xQueueGenericSend+0x20>
 8002992:	b672      	cpsid	i
 8002994:	e7fe      	b.n	8002994 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d103      	bne.n	80029a4 <xQueueGenericSend+0x2e>
 800299c:	6a3b      	ldr	r3, [r7, #32]
 800299e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d101      	bne.n	80029a8 <xQueueGenericSend+0x32>
 80029a4:	2301      	movs	r3, #1
 80029a6:	e000      	b.n	80029aa <xQueueGenericSend+0x34>
 80029a8:	2300      	movs	r3, #0
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d101      	bne.n	80029b2 <xQueueGenericSend+0x3c>
 80029ae:	b672      	cpsid	i
 80029b0:	e7fe      	b.n	80029b0 <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	2b02      	cmp	r3, #2
 80029b6:	d103      	bne.n	80029c0 <xQueueGenericSend+0x4a>
 80029b8:	6a3b      	ldr	r3, [r7, #32]
 80029ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d101      	bne.n	80029c4 <xQueueGenericSend+0x4e>
 80029c0:	2301      	movs	r3, #1
 80029c2:	e000      	b.n	80029c6 <xQueueGenericSend+0x50>
 80029c4:	2300      	movs	r3, #0
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d101      	bne.n	80029ce <xQueueGenericSend+0x58>
 80029ca:	b672      	cpsid	i
 80029cc:	e7fe      	b.n	80029cc <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80029ce:	f001 f8b7 	bl	8003b40 <xTaskGetSchedulerState>
 80029d2:	1e03      	subs	r3, r0, #0
 80029d4:	d102      	bne.n	80029dc <xQueueGenericSend+0x66>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d101      	bne.n	80029e0 <xQueueGenericSend+0x6a>
 80029dc:	2301      	movs	r3, #1
 80029de:	e000      	b.n	80029e2 <xQueueGenericSend+0x6c>
 80029e0:	2300      	movs	r3, #0
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d101      	bne.n	80029ea <xQueueGenericSend+0x74>
 80029e6:	b672      	cpsid	i
 80029e8:	e7fe      	b.n	80029e8 <xQueueGenericSend+0x72>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80029ea:	f001 fce1 	bl	80043b0 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80029ee:	6a3b      	ldr	r3, [r7, #32]
 80029f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80029f2:	6a3b      	ldr	r3, [r7, #32]
 80029f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029f6:	429a      	cmp	r2, r3
 80029f8:	d302      	bcc.n	8002a00 <xQueueGenericSend+0x8a>
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	2b02      	cmp	r3, #2
 80029fe:	d11e      	bne.n	8002a3e <xQueueGenericSend+0xc8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002a00:	683a      	ldr	r2, [r7, #0]
 8002a02:	68b9      	ldr	r1, [r7, #8]
 8002a04:	6a3b      	ldr	r3, [r7, #32]
 8002a06:	0018      	movs	r0, r3
 8002a08:	f000 f99f 	bl	8002d4a <prvCopyDataToQueue>
 8002a0c:	0003      	movs	r3, r0
 8002a0e:	61fb      	str	r3, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002a10:	6a3b      	ldr	r3, [r7, #32]
 8002a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d009      	beq.n	8002a2c <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002a18:	6a3b      	ldr	r3, [r7, #32]
 8002a1a:	3324      	adds	r3, #36	; 0x24
 8002a1c:	0018      	movs	r0, r3
 8002a1e:	f000 fef1 	bl	8003804 <xTaskRemoveFromEventList>
 8002a22:	1e03      	subs	r3, r0, #0
 8002a24:	d007      	beq.n	8002a36 <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002a26:	f001 fcb3 	bl	8004390 <vPortYield>
 8002a2a:	e004      	b.n	8002a36 <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002a2c:	69fb      	ldr	r3, [r7, #28]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d001      	beq.n	8002a36 <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002a32:	f001 fcad 	bl	8004390 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002a36:	f001 fccd 	bl	80043d4 <vPortExitCritical>
				return pdPASS;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e05b      	b.n	8002af6 <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d103      	bne.n	8002a4c <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002a44:	f001 fcc6 	bl	80043d4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	e054      	b.n	8002af6 <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d106      	bne.n	8002a60 <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002a52:	2314      	movs	r3, #20
 8002a54:	18fb      	adds	r3, r7, r3
 8002a56:	0018      	movs	r0, r3
 8002a58:	f000 ff30 	bl	80038bc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002a60:	f001 fcb8 	bl	80043d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002a64:	f000 fcd6 	bl	8003414 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002a68:	f001 fca2 	bl	80043b0 <vPortEnterCritical>
 8002a6c:	6a3b      	ldr	r3, [r7, #32]
 8002a6e:	2244      	movs	r2, #68	; 0x44
 8002a70:	5c9b      	ldrb	r3, [r3, r2]
 8002a72:	b25b      	sxtb	r3, r3
 8002a74:	3301      	adds	r3, #1
 8002a76:	d103      	bne.n	8002a80 <xQueueGenericSend+0x10a>
 8002a78:	6a3b      	ldr	r3, [r7, #32]
 8002a7a:	2244      	movs	r2, #68	; 0x44
 8002a7c:	2100      	movs	r1, #0
 8002a7e:	5499      	strb	r1, [r3, r2]
 8002a80:	6a3b      	ldr	r3, [r7, #32]
 8002a82:	2245      	movs	r2, #69	; 0x45
 8002a84:	5c9b      	ldrb	r3, [r3, r2]
 8002a86:	b25b      	sxtb	r3, r3
 8002a88:	3301      	adds	r3, #1
 8002a8a:	d103      	bne.n	8002a94 <xQueueGenericSend+0x11e>
 8002a8c:	6a3b      	ldr	r3, [r7, #32]
 8002a8e:	2245      	movs	r2, #69	; 0x45
 8002a90:	2100      	movs	r1, #0
 8002a92:	5499      	strb	r1, [r3, r2]
 8002a94:	f001 fc9e 	bl	80043d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002a98:	1d3a      	adds	r2, r7, #4
 8002a9a:	2314      	movs	r3, #20
 8002a9c:	18fb      	adds	r3, r7, r3
 8002a9e:	0011      	movs	r1, r2
 8002aa0:	0018      	movs	r0, r3
 8002aa2:	f000 ff1f 	bl	80038e4 <xTaskCheckForTimeOut>
 8002aa6:	1e03      	subs	r3, r0, #0
 8002aa8:	d11e      	bne.n	8002ae8 <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002aaa:	6a3b      	ldr	r3, [r7, #32]
 8002aac:	0018      	movs	r0, r3
 8002aae:	f000 fa51 	bl	8002f54 <prvIsQueueFull>
 8002ab2:	1e03      	subs	r3, r0, #0
 8002ab4:	d011      	beq.n	8002ada <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002ab6:	6a3b      	ldr	r3, [r7, #32]
 8002ab8:	3310      	adds	r3, #16
 8002aba:	687a      	ldr	r2, [r7, #4]
 8002abc:	0011      	movs	r1, r2
 8002abe:	0018      	movs	r0, r3
 8002ac0:	f000 fe5c 	bl	800377c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002ac4:	6a3b      	ldr	r3, [r7, #32]
 8002ac6:	0018      	movs	r0, r3
 8002ac8:	f000 f9d0 	bl	8002e6c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002acc:	f000 fcae 	bl	800342c <xTaskResumeAll>
 8002ad0:	1e03      	subs	r3, r0, #0
 8002ad2:	d18a      	bne.n	80029ea <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 8002ad4:	f001 fc5c 	bl	8004390 <vPortYield>
 8002ad8:	e787      	b.n	80029ea <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002ada:	6a3b      	ldr	r3, [r7, #32]
 8002adc:	0018      	movs	r0, r3
 8002ade:	f000 f9c5 	bl	8002e6c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002ae2:	f000 fca3 	bl	800342c <xTaskResumeAll>
 8002ae6:	e780      	b.n	80029ea <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002ae8:	6a3b      	ldr	r3, [r7, #32]
 8002aea:	0018      	movs	r0, r3
 8002aec:	f000 f9be 	bl	8002e6c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002af0:	f000 fc9c 	bl	800342c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002af4:	2300      	movs	r3, #0
		}
	}
}
 8002af6:	0018      	movs	r0, r3
 8002af8:	46bd      	mov	sp, r7
 8002afa:	b00a      	add	sp, #40	; 0x28
 8002afc:	bd80      	pop	{r7, pc}

08002afe <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002afe:	b590      	push	{r4, r7, lr}
 8002b00:	b089      	sub	sp, #36	; 0x24
 8002b02:	af00      	add	r7, sp, #0
 8002b04:	60f8      	str	r0, [r7, #12]
 8002b06:	60b9      	str	r1, [r7, #8]
 8002b08:	607a      	str	r2, [r7, #4]
 8002b0a:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
 8002b10:	69bb      	ldr	r3, [r7, #24]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d101      	bne.n	8002b1a <xQueueGenericSendFromISR+0x1c>
 8002b16:	b672      	cpsid	i
 8002b18:	e7fe      	b.n	8002b18 <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d103      	bne.n	8002b28 <xQueueGenericSendFromISR+0x2a>
 8002b20:	69bb      	ldr	r3, [r7, #24]
 8002b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d101      	bne.n	8002b2c <xQueueGenericSendFromISR+0x2e>
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e000      	b.n	8002b2e <xQueueGenericSendFromISR+0x30>
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d101      	bne.n	8002b36 <xQueueGenericSendFromISR+0x38>
 8002b32:	b672      	cpsid	i
 8002b34:	e7fe      	b.n	8002b34 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	2b02      	cmp	r3, #2
 8002b3a:	d103      	bne.n	8002b44 <xQueueGenericSendFromISR+0x46>
 8002b3c:	69bb      	ldr	r3, [r7, #24]
 8002b3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	d101      	bne.n	8002b48 <xQueueGenericSendFromISR+0x4a>
 8002b44:	2301      	movs	r3, #1
 8002b46:	e000      	b.n	8002b4a <xQueueGenericSendFromISR+0x4c>
 8002b48:	2300      	movs	r3, #0
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d101      	bne.n	8002b52 <xQueueGenericSendFromISR+0x54>
 8002b4e:	b672      	cpsid	i
 8002b50:	e7fe      	b.n	8002b50 <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002b52:	f001 fc57 	bl	8004404 <ulSetInterruptMaskFromISR>
 8002b56:	0003      	movs	r3, r0
 8002b58:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002b5a:	69bb      	ldr	r3, [r7, #24]
 8002b5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b5e:	69bb      	ldr	r3, [r7, #24]
 8002b60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b62:	429a      	cmp	r2, r3
 8002b64:	d302      	bcc.n	8002b6c <xQueueGenericSendFromISR+0x6e>
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	2b02      	cmp	r3, #2
 8002b6a:	d12e      	bne.n	8002bca <xQueueGenericSendFromISR+0xcc>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002b6c:	2413      	movs	r4, #19
 8002b6e:	193b      	adds	r3, r7, r4
 8002b70:	69ba      	ldr	r2, [r7, #24]
 8002b72:	2145      	movs	r1, #69	; 0x45
 8002b74:	5c52      	ldrb	r2, [r2, r1]
 8002b76:	701a      	strb	r2, [r3, #0]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002b78:	683a      	ldr	r2, [r7, #0]
 8002b7a:	68b9      	ldr	r1, [r7, #8]
 8002b7c:	69bb      	ldr	r3, [r7, #24]
 8002b7e:	0018      	movs	r0, r3
 8002b80:	f000 f8e3 	bl	8002d4a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002b84:	193b      	adds	r3, r7, r4
 8002b86:	781b      	ldrb	r3, [r3, #0]
 8002b88:	b25b      	sxtb	r3, r3
 8002b8a:	3301      	adds	r3, #1
 8002b8c:	d111      	bne.n	8002bb2 <xQueueGenericSendFromISR+0xb4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002b8e:	69bb      	ldr	r3, [r7, #24]
 8002b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d016      	beq.n	8002bc4 <xQueueGenericSendFromISR+0xc6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002b96:	69bb      	ldr	r3, [r7, #24]
 8002b98:	3324      	adds	r3, #36	; 0x24
 8002b9a:	0018      	movs	r0, r3
 8002b9c:	f000 fe32 	bl	8003804 <xTaskRemoveFromEventList>
 8002ba0:	1e03      	subs	r3, r0, #0
 8002ba2:	d00f      	beq.n	8002bc4 <xQueueGenericSendFromISR+0xc6>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d00c      	beq.n	8002bc4 <xQueueGenericSendFromISR+0xc6>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2201      	movs	r2, #1
 8002bae:	601a      	str	r2, [r3, #0]
 8002bb0:	e008      	b.n	8002bc4 <xQueueGenericSendFromISR+0xc6>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002bb2:	2313      	movs	r3, #19
 8002bb4:	18fb      	adds	r3, r7, r3
 8002bb6:	781b      	ldrb	r3, [r3, #0]
 8002bb8:	3301      	adds	r3, #1
 8002bba:	b2db      	uxtb	r3, r3
 8002bbc:	b259      	sxtb	r1, r3
 8002bbe:	69bb      	ldr	r3, [r7, #24]
 8002bc0:	2245      	movs	r2, #69	; 0x45
 8002bc2:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	61fb      	str	r3, [r7, #28]
		{
 8002bc8:	e001      	b.n	8002bce <xQueueGenericSendFromISR+0xd0>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	0018      	movs	r0, r3
 8002bd2:	f001 fc1d 	bl	8004410 <vClearInterruptMaskFromISR>

	return xReturn;
 8002bd6:	69fb      	ldr	r3, [r7, #28]
}
 8002bd8:	0018      	movs	r0, r3
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	b009      	add	sp, #36	; 0x24
 8002bde:	bd90      	pop	{r4, r7, pc}

08002be0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b08a      	sub	sp, #40	; 0x28
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	60f8      	str	r0, [r7, #12]
 8002be8:	60b9      	str	r1, [r7, #8]
 8002bea:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002bec:	2300      	movs	r3, #0
 8002bee:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002bf4:	6a3b      	ldr	r3, [r7, #32]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d101      	bne.n	8002bfe <xQueueReceive+0x1e>
 8002bfa:	b672      	cpsid	i
 8002bfc:	e7fe      	b.n	8002bfc <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d103      	bne.n	8002c0c <xQueueReceive+0x2c>
 8002c04:	6a3b      	ldr	r3, [r7, #32]
 8002c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d101      	bne.n	8002c10 <xQueueReceive+0x30>
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	e000      	b.n	8002c12 <xQueueReceive+0x32>
 8002c10:	2300      	movs	r3, #0
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d101      	bne.n	8002c1a <xQueueReceive+0x3a>
 8002c16:	b672      	cpsid	i
 8002c18:	e7fe      	b.n	8002c18 <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002c1a:	f000 ff91 	bl	8003b40 <xTaskGetSchedulerState>
 8002c1e:	1e03      	subs	r3, r0, #0
 8002c20:	d102      	bne.n	8002c28 <xQueueReceive+0x48>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d101      	bne.n	8002c2c <xQueueReceive+0x4c>
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e000      	b.n	8002c2e <xQueueReceive+0x4e>
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d101      	bne.n	8002c36 <xQueueReceive+0x56>
 8002c32:	b672      	cpsid	i
 8002c34:	e7fe      	b.n	8002c34 <xQueueReceive+0x54>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8002c36:	f001 fbbb 	bl	80043b0 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002c3a:	6a3b      	ldr	r3, [r7, #32]
 8002c3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c3e:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002c40:	69fb      	ldr	r3, [r7, #28]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d01a      	beq.n	8002c7c <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002c46:	68ba      	ldr	r2, [r7, #8]
 8002c48:	6a3b      	ldr	r3, [r7, #32]
 8002c4a:	0011      	movs	r1, r2
 8002c4c:	0018      	movs	r0, r3
 8002c4e:	f000 f8e7 	bl	8002e20 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002c52:	69fb      	ldr	r3, [r7, #28]
 8002c54:	1e5a      	subs	r2, r3, #1
 8002c56:	6a3b      	ldr	r3, [r7, #32]
 8002c58:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002c5a:	6a3b      	ldr	r3, [r7, #32]
 8002c5c:	691b      	ldr	r3, [r3, #16]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d008      	beq.n	8002c74 <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002c62:	6a3b      	ldr	r3, [r7, #32]
 8002c64:	3310      	adds	r3, #16
 8002c66:	0018      	movs	r0, r3
 8002c68:	f000 fdcc 	bl	8003804 <xTaskRemoveFromEventList>
 8002c6c:	1e03      	subs	r3, r0, #0
 8002c6e:	d001      	beq.n	8002c74 <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002c70:	f001 fb8e 	bl	8004390 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002c74:	f001 fbae 	bl	80043d4 <vPortExitCritical>
				return pdPASS;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	e062      	b.n	8002d42 <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d103      	bne.n	8002c8a <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002c82:	f001 fba7 	bl	80043d4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002c86:	2300      	movs	r3, #0
 8002c88:	e05b      	b.n	8002d42 <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d106      	bne.n	8002c9e <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002c90:	2314      	movs	r3, #20
 8002c92:	18fb      	adds	r3, r7, r3
 8002c94:	0018      	movs	r0, r3
 8002c96:	f000 fe11 	bl	80038bc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002c9e:	f001 fb99 	bl	80043d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002ca2:	f000 fbb7 	bl	8003414 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002ca6:	f001 fb83 	bl	80043b0 <vPortEnterCritical>
 8002caa:	6a3b      	ldr	r3, [r7, #32]
 8002cac:	2244      	movs	r2, #68	; 0x44
 8002cae:	5c9b      	ldrb	r3, [r3, r2]
 8002cb0:	b25b      	sxtb	r3, r3
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	d103      	bne.n	8002cbe <xQueueReceive+0xde>
 8002cb6:	6a3b      	ldr	r3, [r7, #32]
 8002cb8:	2244      	movs	r2, #68	; 0x44
 8002cba:	2100      	movs	r1, #0
 8002cbc:	5499      	strb	r1, [r3, r2]
 8002cbe:	6a3b      	ldr	r3, [r7, #32]
 8002cc0:	2245      	movs	r2, #69	; 0x45
 8002cc2:	5c9b      	ldrb	r3, [r3, r2]
 8002cc4:	b25b      	sxtb	r3, r3
 8002cc6:	3301      	adds	r3, #1
 8002cc8:	d103      	bne.n	8002cd2 <xQueueReceive+0xf2>
 8002cca:	6a3b      	ldr	r3, [r7, #32]
 8002ccc:	2245      	movs	r2, #69	; 0x45
 8002cce:	2100      	movs	r1, #0
 8002cd0:	5499      	strb	r1, [r3, r2]
 8002cd2:	f001 fb7f 	bl	80043d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002cd6:	1d3a      	adds	r2, r7, #4
 8002cd8:	2314      	movs	r3, #20
 8002cda:	18fb      	adds	r3, r7, r3
 8002cdc:	0011      	movs	r1, r2
 8002cde:	0018      	movs	r0, r3
 8002ce0:	f000 fe00 	bl	80038e4 <xTaskCheckForTimeOut>
 8002ce4:	1e03      	subs	r3, r0, #0
 8002ce6:	d11e      	bne.n	8002d26 <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002ce8:	6a3b      	ldr	r3, [r7, #32]
 8002cea:	0018      	movs	r0, r3
 8002cec:	f000 f91c 	bl	8002f28 <prvIsQueueEmpty>
 8002cf0:	1e03      	subs	r3, r0, #0
 8002cf2:	d011      	beq.n	8002d18 <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002cf4:	6a3b      	ldr	r3, [r7, #32]
 8002cf6:	3324      	adds	r3, #36	; 0x24
 8002cf8:	687a      	ldr	r2, [r7, #4]
 8002cfa:	0011      	movs	r1, r2
 8002cfc:	0018      	movs	r0, r3
 8002cfe:	f000 fd3d 	bl	800377c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002d02:	6a3b      	ldr	r3, [r7, #32]
 8002d04:	0018      	movs	r0, r3
 8002d06:	f000 f8b1 	bl	8002e6c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002d0a:	f000 fb8f 	bl	800342c <xTaskResumeAll>
 8002d0e:	1e03      	subs	r3, r0, #0
 8002d10:	d191      	bne.n	8002c36 <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 8002d12:	f001 fb3d 	bl	8004390 <vPortYield>
 8002d16:	e78e      	b.n	8002c36 <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002d18:	6a3b      	ldr	r3, [r7, #32]
 8002d1a:	0018      	movs	r0, r3
 8002d1c:	f000 f8a6 	bl	8002e6c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002d20:	f000 fb84 	bl	800342c <xTaskResumeAll>
 8002d24:	e787      	b.n	8002c36 <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002d26:	6a3b      	ldr	r3, [r7, #32]
 8002d28:	0018      	movs	r0, r3
 8002d2a:	f000 f89f 	bl	8002e6c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002d2e:	f000 fb7d 	bl	800342c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002d32:	6a3b      	ldr	r3, [r7, #32]
 8002d34:	0018      	movs	r0, r3
 8002d36:	f000 f8f7 	bl	8002f28 <prvIsQueueEmpty>
 8002d3a:	1e03      	subs	r3, r0, #0
 8002d3c:	d100      	bne.n	8002d40 <xQueueReceive+0x160>
 8002d3e:	e77a      	b.n	8002c36 <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002d40:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8002d42:	0018      	movs	r0, r3
 8002d44:	46bd      	mov	sp, r7
 8002d46:	b00a      	add	sp, #40	; 0x28
 8002d48:	bd80      	pop	{r7, pc}

08002d4a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002d4a:	b580      	push	{r7, lr}
 8002d4c:	b086      	sub	sp, #24
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	60f8      	str	r0, [r7, #12]
 8002d52:	60b9      	str	r1, [r7, #8]
 8002d54:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002d56:	2300      	movs	r3, #0
 8002d58:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d5e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d10e      	bne.n	8002d86 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d14e      	bne.n	8002e0e <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	0018      	movs	r0, r3
 8002d76:	f000 feff 	bl	8003b78 <xTaskPriorityDisinherit>
 8002d7a:	0003      	movs	r3, r0
 8002d7c:	617b      	str	r3, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	2200      	movs	r2, #0
 8002d82:	605a      	str	r2, [r3, #4]
 8002d84:	e043      	b.n	8002e0e <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d119      	bne.n	8002dc0 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	6898      	ldr	r0, [r3, #8]
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	0019      	movs	r1, r3
 8002d98:	f001 fd6e 	bl	8004878 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	689a      	ldr	r2, [r3, #8]
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da4:	18d2      	adds	r2, r2, r3
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	689a      	ldr	r2, [r3, #8]
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	429a      	cmp	r2, r3
 8002db4:	d32b      	bcc.n	8002e0e <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	609a      	str	r2, [r3, #8]
 8002dbe:	e026      	b.n	8002e0e <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	68d8      	ldr	r0, [r3, #12]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	0019      	movs	r1, r3
 8002dcc:	f001 fd54 	bl	8004878 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	68da      	ldr	r2, [r3, #12]
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd8:	425b      	negs	r3, r3
 8002dda:	18d2      	adds	r2, r2, r3
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	68da      	ldr	r2, [r3, #12]
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	429a      	cmp	r2, r3
 8002dea:	d207      	bcs.n	8002dfc <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	685a      	ldr	r2, [r3, #4]
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df4:	425b      	negs	r3, r3
 8002df6:	18d2      	adds	r2, r2, r3
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2b02      	cmp	r3, #2
 8002e00:	d105      	bne.n	8002e0e <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d002      	beq.n	8002e0e <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002e08:	693b      	ldr	r3, [r7, #16]
 8002e0a:	3b01      	subs	r3, #1
 8002e0c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002e0e:	693b      	ldr	r3, [r7, #16]
 8002e10:	1c5a      	adds	r2, r3, #1
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8002e16:	697b      	ldr	r3, [r7, #20]
}
 8002e18:	0018      	movs	r0, r3
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	b006      	add	sp, #24
 8002e1e:	bd80      	pop	{r7, pc}

08002e20 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b082      	sub	sp, #8
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
 8002e28:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d018      	beq.n	8002e64 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	68da      	ldr	r2, [r3, #12]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3a:	18d2      	adds	r2, r2, r3
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	68da      	ldr	r2, [r3, #12]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	429a      	cmp	r2, r3
 8002e4a:	d303      	bcc.n	8002e54 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681a      	ldr	r2, [r3, #0]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	68d9      	ldr	r1, [r3, #12]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	0018      	movs	r0, r3
 8002e60:	f001 fd0a 	bl	8004878 <memcpy>
	}
}
 8002e64:	46c0      	nop			; (mov r8, r8)
 8002e66:	46bd      	mov	sp, r7
 8002e68:	b002      	add	sp, #8
 8002e6a:	bd80      	pop	{r7, pc}

08002e6c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b084      	sub	sp, #16
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002e74:	f001 fa9c 	bl	80043b0 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002e78:	230f      	movs	r3, #15
 8002e7a:	18fb      	adds	r3, r7, r3
 8002e7c:	687a      	ldr	r2, [r7, #4]
 8002e7e:	2145      	movs	r1, #69	; 0x45
 8002e80:	5c52      	ldrb	r2, [r2, r1]
 8002e82:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002e84:	e013      	b.n	8002eae <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d016      	beq.n	8002ebc <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	3324      	adds	r3, #36	; 0x24
 8002e92:	0018      	movs	r0, r3
 8002e94:	f000 fcb6 	bl	8003804 <xTaskRemoveFromEventList>
 8002e98:	1e03      	subs	r3, r0, #0
 8002e9a:	d001      	beq.n	8002ea0 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002e9c:	f000 fd72 	bl	8003984 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002ea0:	210f      	movs	r1, #15
 8002ea2:	187b      	adds	r3, r7, r1
 8002ea4:	781b      	ldrb	r3, [r3, #0]
 8002ea6:	3b01      	subs	r3, #1
 8002ea8:	b2da      	uxtb	r2, r3
 8002eaa:	187b      	adds	r3, r7, r1
 8002eac:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002eae:	230f      	movs	r3, #15
 8002eb0:	18fb      	adds	r3, r7, r3
 8002eb2:	781b      	ldrb	r3, [r3, #0]
 8002eb4:	b25b      	sxtb	r3, r3
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	dce5      	bgt.n	8002e86 <prvUnlockQueue+0x1a>
 8002eba:	e000      	b.n	8002ebe <prvUnlockQueue+0x52>
					break;
 8002ebc:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2245      	movs	r2, #69	; 0x45
 8002ec2:	21ff      	movs	r1, #255	; 0xff
 8002ec4:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8002ec6:	f001 fa85 	bl	80043d4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002eca:	f001 fa71 	bl	80043b0 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002ece:	230e      	movs	r3, #14
 8002ed0:	18fb      	adds	r3, r7, r3
 8002ed2:	687a      	ldr	r2, [r7, #4]
 8002ed4:	2144      	movs	r1, #68	; 0x44
 8002ed6:	5c52      	ldrb	r2, [r2, r1]
 8002ed8:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002eda:	e013      	b.n	8002f04 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	691b      	ldr	r3, [r3, #16]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d016      	beq.n	8002f12 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	3310      	adds	r3, #16
 8002ee8:	0018      	movs	r0, r3
 8002eea:	f000 fc8b 	bl	8003804 <xTaskRemoveFromEventList>
 8002eee:	1e03      	subs	r3, r0, #0
 8002ef0:	d001      	beq.n	8002ef6 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 8002ef2:	f000 fd47 	bl	8003984 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002ef6:	210e      	movs	r1, #14
 8002ef8:	187b      	adds	r3, r7, r1
 8002efa:	781b      	ldrb	r3, [r3, #0]
 8002efc:	3b01      	subs	r3, #1
 8002efe:	b2da      	uxtb	r2, r3
 8002f00:	187b      	adds	r3, r7, r1
 8002f02:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002f04:	230e      	movs	r3, #14
 8002f06:	18fb      	adds	r3, r7, r3
 8002f08:	781b      	ldrb	r3, [r3, #0]
 8002f0a:	b25b      	sxtb	r3, r3
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	dce5      	bgt.n	8002edc <prvUnlockQueue+0x70>
 8002f10:	e000      	b.n	8002f14 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 8002f12:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2244      	movs	r2, #68	; 0x44
 8002f18:	21ff      	movs	r1, #255	; 0xff
 8002f1a:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8002f1c:	f001 fa5a 	bl	80043d4 <vPortExitCritical>
}
 8002f20:	46c0      	nop			; (mov r8, r8)
 8002f22:	46bd      	mov	sp, r7
 8002f24:	b004      	add	sp, #16
 8002f26:	bd80      	pop	{r7, pc}

08002f28 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b084      	sub	sp, #16
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002f30:	f001 fa3e 	bl	80043b0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d102      	bne.n	8002f42 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	60fb      	str	r3, [r7, #12]
 8002f40:	e001      	b.n	8002f46 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002f42:	2300      	movs	r3, #0
 8002f44:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002f46:	f001 fa45 	bl	80043d4 <vPortExitCritical>

	return xReturn;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
}
 8002f4c:	0018      	movs	r0, r3
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	b004      	add	sp, #16
 8002f52:	bd80      	pop	{r7, pc}

08002f54 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b084      	sub	sp, #16
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002f5c:	f001 fa28 	bl	80043b0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	d102      	bne.n	8002f72 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	60fb      	str	r3, [r7, #12]
 8002f70:	e001      	b.n	8002f76 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002f72:	2300      	movs	r3, #0
 8002f74:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002f76:	f001 fa2d 	bl	80043d4 <vPortExitCritical>

	return xReturn;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
}
 8002f7c:	0018      	movs	r0, r3
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	b004      	add	sp, #16
 8002f82:	bd80      	pop	{r7, pc}

08002f84 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b084      	sub	sp, #16
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
 8002f8c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002f8e:	2300      	movs	r3, #0
 8002f90:	60fb      	str	r3, [r7, #12]
 8002f92:	e015      	b.n	8002fc0 <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002f94:	4b0e      	ldr	r3, [pc, #56]	; (8002fd0 <vQueueAddToRegistry+0x4c>)
 8002f96:	68fa      	ldr	r2, [r7, #12]
 8002f98:	00d2      	lsls	r2, r2, #3
 8002f9a:	58d3      	ldr	r3, [r2, r3]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d10c      	bne.n	8002fba <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002fa0:	4b0b      	ldr	r3, [pc, #44]	; (8002fd0 <vQueueAddToRegistry+0x4c>)
 8002fa2:	68fa      	ldr	r2, [r7, #12]
 8002fa4:	00d2      	lsls	r2, r2, #3
 8002fa6:	6839      	ldr	r1, [r7, #0]
 8002fa8:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8002faa:	4a09      	ldr	r2, [pc, #36]	; (8002fd0 <vQueueAddToRegistry+0x4c>)
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	00db      	lsls	r3, r3, #3
 8002fb0:	18d3      	adds	r3, r2, r3
 8002fb2:	3304      	adds	r3, #4
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8002fb8:	e006      	b.n	8002fc8 <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	3301      	adds	r3, #1
 8002fbe:	60fb      	str	r3, [r7, #12]
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2b07      	cmp	r3, #7
 8002fc4:	d9e6      	bls.n	8002f94 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8002fc6:	46c0      	nop			; (mov r8, r8)
 8002fc8:	46c0      	nop			; (mov r8, r8)
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	b004      	add	sp, #16
 8002fce:	bd80      	pop	{r7, pc}
 8002fd0:	200008e4 	.word	0x200008e4

08002fd4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b086      	sub	sp, #24
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	60f8      	str	r0, [r7, #12]
 8002fdc:	60b9      	str	r1, [r7, #8]
 8002fde:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002fe4:	f001 f9e4 	bl	80043b0 <vPortEnterCritical>
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	2244      	movs	r2, #68	; 0x44
 8002fec:	5c9b      	ldrb	r3, [r3, r2]
 8002fee:	b25b      	sxtb	r3, r3
 8002ff0:	3301      	adds	r3, #1
 8002ff2:	d103      	bne.n	8002ffc <vQueueWaitForMessageRestricted+0x28>
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	2244      	movs	r2, #68	; 0x44
 8002ff8:	2100      	movs	r1, #0
 8002ffa:	5499      	strb	r1, [r3, r2]
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	2245      	movs	r2, #69	; 0x45
 8003000:	5c9b      	ldrb	r3, [r3, r2]
 8003002:	b25b      	sxtb	r3, r3
 8003004:	3301      	adds	r3, #1
 8003006:	d103      	bne.n	8003010 <vQueueWaitForMessageRestricted+0x3c>
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	2245      	movs	r2, #69	; 0x45
 800300c:	2100      	movs	r1, #0
 800300e:	5499      	strb	r1, [r3, r2]
 8003010:	f001 f9e0 	bl	80043d4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003018:	2b00      	cmp	r3, #0
 800301a:	d106      	bne.n	800302a <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	3324      	adds	r3, #36	; 0x24
 8003020:	687a      	ldr	r2, [r7, #4]
 8003022:	68b9      	ldr	r1, [r7, #8]
 8003024:	0018      	movs	r0, r3
 8003026:	f000 fbc7 	bl	80037b8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800302a:	697b      	ldr	r3, [r7, #20]
 800302c:	0018      	movs	r0, r3
 800302e:	f7ff ff1d 	bl	8002e6c <prvUnlockQueue>
	}
 8003032:	46c0      	nop			; (mov r8, r8)
 8003034:	46bd      	mov	sp, r7
 8003036:	b006      	add	sp, #24
 8003038:	bd80      	pop	{r7, pc}

0800303a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800303a:	b590      	push	{r4, r7, lr}
 800303c:	b08d      	sub	sp, #52	; 0x34
 800303e:	af04      	add	r7, sp, #16
 8003040:	60f8      	str	r0, [r7, #12]
 8003042:	60b9      	str	r1, [r7, #8]
 8003044:	607a      	str	r2, [r7, #4]
 8003046:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003048:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800304a:	2b00      	cmp	r3, #0
 800304c:	d101      	bne.n	8003052 <xTaskCreateStatic+0x18>
 800304e:	b672      	cpsid	i
 8003050:	e7fe      	b.n	8003050 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 8003052:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003054:	2b00      	cmp	r3, #0
 8003056:	d101      	bne.n	800305c <xTaskCreateStatic+0x22>
 8003058:	b672      	cpsid	i
 800305a:	e7fe      	b.n	800305a <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800305c:	23bc      	movs	r3, #188	; 0xbc
 800305e:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003060:	697b      	ldr	r3, [r7, #20]
 8003062:	2bbc      	cmp	r3, #188	; 0xbc
 8003064:	d001      	beq.n	800306a <xTaskCreateStatic+0x30>
 8003066:	b672      	cpsid	i
 8003068:	e7fe      	b.n	8003068 <xTaskCreateStatic+0x2e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800306a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800306c:	2b00      	cmp	r3, #0
 800306e:	d020      	beq.n	80030b2 <xTaskCreateStatic+0x78>
 8003070:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003072:	2b00      	cmp	r3, #0
 8003074:	d01d      	beq.n	80030b2 <xTaskCreateStatic+0x78>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003076:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003078:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800307a:	69fb      	ldr	r3, [r7, #28]
 800307c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800307e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003080:	69fb      	ldr	r3, [r7, #28]
 8003082:	22b9      	movs	r2, #185	; 0xb9
 8003084:	2102      	movs	r1, #2
 8003086:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003088:	683c      	ldr	r4, [r7, #0]
 800308a:	687a      	ldr	r2, [r7, #4]
 800308c:	68b9      	ldr	r1, [r7, #8]
 800308e:	68f8      	ldr	r0, [r7, #12]
 8003090:	2300      	movs	r3, #0
 8003092:	9303      	str	r3, [sp, #12]
 8003094:	69fb      	ldr	r3, [r7, #28]
 8003096:	9302      	str	r3, [sp, #8]
 8003098:	2318      	movs	r3, #24
 800309a:	18fb      	adds	r3, r7, r3
 800309c:	9301      	str	r3, [sp, #4]
 800309e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030a0:	9300      	str	r3, [sp, #0]
 80030a2:	0023      	movs	r3, r4
 80030a4:	f000 f858 	bl	8003158 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80030a8:	69fb      	ldr	r3, [r7, #28]
 80030aa:	0018      	movs	r0, r3
 80030ac:	f000 f8ec 	bl	8003288 <prvAddNewTaskToReadyList>
 80030b0:	e001      	b.n	80030b6 <xTaskCreateStatic+0x7c>
		}
		else
		{
			xReturn = NULL;
 80030b2:	2300      	movs	r3, #0
 80030b4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80030b6:	69bb      	ldr	r3, [r7, #24]
	}
 80030b8:	0018      	movs	r0, r3
 80030ba:	46bd      	mov	sp, r7
 80030bc:	b009      	add	sp, #36	; 0x24
 80030be:	bd90      	pop	{r4, r7, pc}

080030c0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80030c0:	b590      	push	{r4, r7, lr}
 80030c2:	b08d      	sub	sp, #52	; 0x34
 80030c4:	af04      	add	r7, sp, #16
 80030c6:	60f8      	str	r0, [r7, #12]
 80030c8:	60b9      	str	r1, [r7, #8]
 80030ca:	603b      	str	r3, [r7, #0]
 80030cc:	1dbb      	adds	r3, r7, #6
 80030ce:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80030d0:	1dbb      	adds	r3, r7, #6
 80030d2:	881b      	ldrh	r3, [r3, #0]
 80030d4:	009b      	lsls	r3, r3, #2
 80030d6:	0018      	movs	r0, r3
 80030d8:	f001 fa02 	bl	80044e0 <pvPortMalloc>
 80030dc:	0003      	movs	r3, r0
 80030de:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d010      	beq.n	8003108 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80030e6:	20bc      	movs	r0, #188	; 0xbc
 80030e8:	f001 f9fa 	bl	80044e0 <pvPortMalloc>
 80030ec:	0003      	movs	r3, r0
 80030ee:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 80030f0:	69fb      	ldr	r3, [r7, #28]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d003      	beq.n	80030fe <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80030f6:	69fb      	ldr	r3, [r7, #28]
 80030f8:	697a      	ldr	r2, [r7, #20]
 80030fa:	631a      	str	r2, [r3, #48]	; 0x30
 80030fc:	e006      	b.n	800310c <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	0018      	movs	r0, r3
 8003102:	f001 fa93 	bl	800462c <vPortFree>
 8003106:	e001      	b.n	800310c <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003108:	2300      	movs	r3, #0
 800310a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800310c:	69fb      	ldr	r3, [r7, #28]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d01a      	beq.n	8003148 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003112:	69fb      	ldr	r3, [r7, #28]
 8003114:	22b9      	movs	r2, #185	; 0xb9
 8003116:	2100      	movs	r1, #0
 8003118:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800311a:	1dbb      	adds	r3, r7, #6
 800311c:	881a      	ldrh	r2, [r3, #0]
 800311e:	683c      	ldr	r4, [r7, #0]
 8003120:	68b9      	ldr	r1, [r7, #8]
 8003122:	68f8      	ldr	r0, [r7, #12]
 8003124:	2300      	movs	r3, #0
 8003126:	9303      	str	r3, [sp, #12]
 8003128:	69fb      	ldr	r3, [r7, #28]
 800312a:	9302      	str	r3, [sp, #8]
 800312c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800312e:	9301      	str	r3, [sp, #4]
 8003130:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003132:	9300      	str	r3, [sp, #0]
 8003134:	0023      	movs	r3, r4
 8003136:	f000 f80f 	bl	8003158 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800313a:	69fb      	ldr	r3, [r7, #28]
 800313c:	0018      	movs	r0, r3
 800313e:	f000 f8a3 	bl	8003288 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003142:	2301      	movs	r3, #1
 8003144:	61bb      	str	r3, [r7, #24]
 8003146:	e002      	b.n	800314e <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003148:	2301      	movs	r3, #1
 800314a:	425b      	negs	r3, r3
 800314c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800314e:	69bb      	ldr	r3, [r7, #24]
	}
 8003150:	0018      	movs	r0, r3
 8003152:	46bd      	mov	sp, r7
 8003154:	b009      	add	sp, #36	; 0x24
 8003156:	bd90      	pop	{r4, r7, pc}

08003158 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b086      	sub	sp, #24
 800315c:	af00      	add	r7, sp, #0
 800315e:	60f8      	str	r0, [r7, #12]
 8003160:	60b9      	str	r1, [r7, #8]
 8003162:	607a      	str	r2, [r7, #4]
 8003164:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003166:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003168:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	009b      	lsls	r3, r3, #2
 800316e:	001a      	movs	r2, r3
 8003170:	21a5      	movs	r1, #165	; 0xa5
 8003172:	f001 fb8a 	bl	800488a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8003176:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003178:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	493e      	ldr	r1, [pc, #248]	; (8003278 <prvInitialiseNewTask+0x120>)
 800317e:	468c      	mov	ip, r1
 8003180:	4463      	add	r3, ip
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	18d3      	adds	r3, r2, r3
 8003186:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	2207      	movs	r2, #7
 800318c:	4393      	bics	r3, r2
 800318e:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003190:	693b      	ldr	r3, [r7, #16]
 8003192:	2207      	movs	r2, #7
 8003194:	4013      	ands	r3, r2
 8003196:	d001      	beq.n	800319c <prvInitialiseNewTask+0x44>
 8003198:	b672      	cpsid	i
 800319a:	e7fe      	b.n	800319a <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800319c:	2300      	movs	r3, #0
 800319e:	617b      	str	r3, [r7, #20]
 80031a0:	e013      	b.n	80031ca <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80031a2:	68ba      	ldr	r2, [r7, #8]
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	18d3      	adds	r3, r2, r3
 80031a8:	7818      	ldrb	r0, [r3, #0]
 80031aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80031ac:	2134      	movs	r1, #52	; 0x34
 80031ae:	697b      	ldr	r3, [r7, #20]
 80031b0:	18d3      	adds	r3, r2, r3
 80031b2:	185b      	adds	r3, r3, r1
 80031b4:	1c02      	adds	r2, r0, #0
 80031b6:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80031b8:	68ba      	ldr	r2, [r7, #8]
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	18d3      	adds	r3, r2, r3
 80031be:	781b      	ldrb	r3, [r3, #0]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d006      	beq.n	80031d2 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	3301      	adds	r3, #1
 80031c8:	617b      	str	r3, [r7, #20]
 80031ca:	697b      	ldr	r3, [r7, #20]
 80031cc:	2b0f      	cmp	r3, #15
 80031ce:	d9e8      	bls.n	80031a2 <prvInitialiseNewTask+0x4a>
 80031d0:	e000      	b.n	80031d4 <prvInitialiseNewTask+0x7c>
		{
			break;
 80031d2:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80031d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031d6:	2243      	movs	r2, #67	; 0x43
 80031d8:	2100      	movs	r1, #0
 80031da:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80031dc:	6a3b      	ldr	r3, [r7, #32]
 80031de:	2b37      	cmp	r3, #55	; 0x37
 80031e0:	d901      	bls.n	80031e6 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80031e2:	2337      	movs	r3, #55	; 0x37
 80031e4:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80031e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031e8:	6a3a      	ldr	r2, [r7, #32]
 80031ea:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80031ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031ee:	6a3a      	ldr	r2, [r7, #32]
 80031f0:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80031f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031f4:	2200      	movs	r2, #0
 80031f6:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80031f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031fa:	3304      	adds	r3, #4
 80031fc:	0018      	movs	r0, r3
 80031fe:	f7ff fa69 	bl	80026d4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003202:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003204:	3318      	adds	r3, #24
 8003206:	0018      	movs	r0, r3
 8003208:	f7ff fa64 	bl	80026d4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800320c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800320e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003210:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003212:	6a3b      	ldr	r3, [r7, #32]
 8003214:	2238      	movs	r2, #56	; 0x38
 8003216:	1ad2      	subs	r2, r2, r3
 8003218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800321a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800321c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800321e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003220:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003222:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003224:	22b4      	movs	r2, #180	; 0xb4
 8003226:	2100      	movs	r1, #0
 8003228:	5099      	str	r1, [r3, r2]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800322a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800322c:	22b8      	movs	r2, #184	; 0xb8
 800322e:	2100      	movs	r1, #0
 8003230:	5499      	strb	r1, [r3, r2]
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003232:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003234:	3354      	adds	r3, #84	; 0x54
 8003236:	2260      	movs	r2, #96	; 0x60
 8003238:	2100      	movs	r1, #0
 800323a:	0018      	movs	r0, r3
 800323c:	f001 fb25 	bl	800488a <memset>
 8003240:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003242:	4a0e      	ldr	r2, [pc, #56]	; (800327c <prvInitialiseNewTask+0x124>)
 8003244:	659a      	str	r2, [r3, #88]	; 0x58
 8003246:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003248:	4a0d      	ldr	r2, [pc, #52]	; (8003280 <prvInitialiseNewTask+0x128>)
 800324a:	65da      	str	r2, [r3, #92]	; 0x5c
 800324c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800324e:	4a0d      	ldr	r2, [pc, #52]	; (8003284 <prvInitialiseNewTask+0x12c>)
 8003250:	661a      	str	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003252:	683a      	ldr	r2, [r7, #0]
 8003254:	68f9      	ldr	r1, [r7, #12]
 8003256:	693b      	ldr	r3, [r7, #16]
 8003258:	0018      	movs	r0, r3
 800325a:	f001 f80d 	bl	8004278 <pxPortInitialiseStack>
 800325e:	0002      	movs	r2, r0
 8003260:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003262:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8003264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003266:	2b00      	cmp	r3, #0
 8003268:	d002      	beq.n	8003270 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800326a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800326c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800326e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003270:	46c0      	nop			; (mov r8, r8)
 8003272:	46bd      	mov	sp, r7
 8003274:	b006      	add	sp, #24
 8003276:	bd80      	pop	{r7, pc}
 8003278:	3fffffff 	.word	0x3fffffff
 800327c:	08004b40 	.word	0x08004b40
 8003280:	08004b60 	.word	0x08004b60
 8003284:	08004b20 	.word	0x08004b20

08003288 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b082      	sub	sp, #8
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003290:	f001 f88e 	bl	80043b0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003294:	4b2a      	ldr	r3, [pc, #168]	; (8003340 <prvAddNewTaskToReadyList+0xb8>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	1c5a      	adds	r2, r3, #1
 800329a:	4b29      	ldr	r3, [pc, #164]	; (8003340 <prvAddNewTaskToReadyList+0xb8>)
 800329c:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 800329e:	4b29      	ldr	r3, [pc, #164]	; (8003344 <prvAddNewTaskToReadyList+0xbc>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d109      	bne.n	80032ba <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80032a6:	4b27      	ldr	r3, [pc, #156]	; (8003344 <prvAddNewTaskToReadyList+0xbc>)
 80032a8:	687a      	ldr	r2, [r7, #4]
 80032aa:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80032ac:	4b24      	ldr	r3, [pc, #144]	; (8003340 <prvAddNewTaskToReadyList+0xb8>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d110      	bne.n	80032d6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80032b4:	f000 fb80 	bl	80039b8 <prvInitialiseTaskLists>
 80032b8:	e00d      	b.n	80032d6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80032ba:	4b23      	ldr	r3, [pc, #140]	; (8003348 <prvAddNewTaskToReadyList+0xc0>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d109      	bne.n	80032d6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80032c2:	4b20      	ldr	r3, [pc, #128]	; (8003344 <prvAddNewTaskToReadyList+0xbc>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d802      	bhi.n	80032d6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80032d0:	4b1c      	ldr	r3, [pc, #112]	; (8003344 <prvAddNewTaskToReadyList+0xbc>)
 80032d2:	687a      	ldr	r2, [r7, #4]
 80032d4:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80032d6:	4b1d      	ldr	r3, [pc, #116]	; (800334c <prvAddNewTaskToReadyList+0xc4>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	1c5a      	adds	r2, r3, #1
 80032dc:	4b1b      	ldr	r3, [pc, #108]	; (800334c <prvAddNewTaskToReadyList+0xc4>)
 80032de:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80032e0:	4b1a      	ldr	r3, [pc, #104]	; (800334c <prvAddNewTaskToReadyList+0xc4>)
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032ec:	4b18      	ldr	r3, [pc, #96]	; (8003350 <prvAddNewTaskToReadyList+0xc8>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	429a      	cmp	r2, r3
 80032f2:	d903      	bls.n	80032fc <prvAddNewTaskToReadyList+0x74>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032f8:	4b15      	ldr	r3, [pc, #84]	; (8003350 <prvAddNewTaskToReadyList+0xc8>)
 80032fa:	601a      	str	r2, [r3, #0]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003300:	0013      	movs	r3, r2
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	189b      	adds	r3, r3, r2
 8003306:	009b      	lsls	r3, r3, #2
 8003308:	4a12      	ldr	r2, [pc, #72]	; (8003354 <prvAddNewTaskToReadyList+0xcc>)
 800330a:	189a      	adds	r2, r3, r2
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	3304      	adds	r3, #4
 8003310:	0019      	movs	r1, r3
 8003312:	0010      	movs	r0, r2
 8003314:	f7ff f9e9 	bl	80026ea <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003318:	f001 f85c 	bl	80043d4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800331c:	4b0a      	ldr	r3, [pc, #40]	; (8003348 <prvAddNewTaskToReadyList+0xc0>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d008      	beq.n	8003336 <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003324:	4b07      	ldr	r3, [pc, #28]	; (8003344 <prvAddNewTaskToReadyList+0xbc>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800332e:	429a      	cmp	r2, r3
 8003330:	d201      	bcs.n	8003336 <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003332:	f001 f82d 	bl	8004390 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003336:	46c0      	nop			; (mov r8, r8)
 8003338:	46bd      	mov	sp, r7
 800333a:	b002      	add	sp, #8
 800333c:	bd80      	pop	{r7, pc}
 800333e:	46c0      	nop			; (mov r8, r8)
 8003340:	20000df8 	.word	0x20000df8
 8003344:	20000924 	.word	0x20000924
 8003348:	20000e04 	.word	0x20000e04
 800334c:	20000e14 	.word	0x20000e14
 8003350:	20000e00 	.word	0x20000e00
 8003354:	20000928 	.word	0x20000928

08003358 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003358:	b590      	push	{r4, r7, lr}
 800335a:	b089      	sub	sp, #36	; 0x24
 800335c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800335e:	2300      	movs	r3, #0
 8003360:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003362:	2300      	movs	r3, #0
 8003364:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003366:	003a      	movs	r2, r7
 8003368:	1d39      	adds	r1, r7, #4
 800336a:	2308      	movs	r3, #8
 800336c:	18fb      	adds	r3, r7, r3
 800336e:	0018      	movs	r0, r3
 8003370:	f7ff f962 	bl	8002638 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003374:	683c      	ldr	r4, [r7, #0]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	68ba      	ldr	r2, [r7, #8]
 800337a:	491e      	ldr	r1, [pc, #120]	; (80033f4 <vTaskStartScheduler+0x9c>)
 800337c:	481e      	ldr	r0, [pc, #120]	; (80033f8 <vTaskStartScheduler+0xa0>)
 800337e:	9202      	str	r2, [sp, #8]
 8003380:	9301      	str	r3, [sp, #4]
 8003382:	2300      	movs	r3, #0
 8003384:	9300      	str	r3, [sp, #0]
 8003386:	2300      	movs	r3, #0
 8003388:	0022      	movs	r2, r4
 800338a:	f7ff fe56 	bl	800303a <xTaskCreateStatic>
 800338e:	0002      	movs	r2, r0
 8003390:	4b1a      	ldr	r3, [pc, #104]	; (80033fc <vTaskStartScheduler+0xa4>)
 8003392:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003394:	4b19      	ldr	r3, [pc, #100]	; (80033fc <vTaskStartScheduler+0xa4>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d002      	beq.n	80033a2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800339c:	2301      	movs	r3, #1
 800339e:	60fb      	str	r3, [r7, #12]
 80033a0:	e001      	b.n	80033a6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80033a2:	2300      	movs	r3, #0
 80033a4:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d103      	bne.n	80033b4 <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 80033ac:	f000 fc94 	bl	8003cd8 <xTimerCreateTimerTask>
 80033b0:	0003      	movs	r3, r0
 80033b2:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	2b01      	cmp	r3, #1
 80033b8:	d113      	bne.n	80033e2 <vTaskStartScheduler+0x8a>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 80033ba:	b672      	cpsid	i

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80033bc:	4b10      	ldr	r3, [pc, #64]	; (8003400 <vTaskStartScheduler+0xa8>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	3354      	adds	r3, #84	; 0x54
 80033c2:	001a      	movs	r2, r3
 80033c4:	4b0f      	ldr	r3, [pc, #60]	; (8003404 <vTaskStartScheduler+0xac>)
 80033c6:	601a      	str	r2, [r3, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80033c8:	4b0f      	ldr	r3, [pc, #60]	; (8003408 <vTaskStartScheduler+0xb0>)
 80033ca:	2201      	movs	r2, #1
 80033cc:	4252      	negs	r2, r2
 80033ce:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80033d0:	4b0e      	ldr	r3, [pc, #56]	; (800340c <vTaskStartScheduler+0xb4>)
 80033d2:	2201      	movs	r2, #1
 80033d4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80033d6:	4b0e      	ldr	r3, [pc, #56]	; (8003410 <vTaskStartScheduler+0xb8>)
 80033d8:	2200      	movs	r2, #0
 80033da:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80033dc:	f000 ffb4 	bl	8004348 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80033e0:	e004      	b.n	80033ec <vTaskStartScheduler+0x94>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	3301      	adds	r3, #1
 80033e6:	d101      	bne.n	80033ec <vTaskStartScheduler+0x94>
 80033e8:	b672      	cpsid	i
 80033ea:	e7fe      	b.n	80033ea <vTaskStartScheduler+0x92>
}
 80033ec:	46c0      	nop			; (mov r8, r8)
 80033ee:	46bd      	mov	sp, r7
 80033f0:	b005      	add	sp, #20
 80033f2:	bd90      	pop	{r4, r7, pc}
 80033f4:	08004a80 	.word	0x08004a80
 80033f8:	08003999 	.word	0x08003999
 80033fc:	20000e1c 	.word	0x20000e1c
 8003400:	20000924 	.word	0x20000924
 8003404:	20000010 	.word	0x20000010
 8003408:	20000e18 	.word	0x20000e18
 800340c:	20000e04 	.word	0x20000e04
 8003410:	20000dfc 	.word	0x20000dfc

08003414 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003414:	b580      	push	{r7, lr}
 8003416:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003418:	4b03      	ldr	r3, [pc, #12]	; (8003428 <vTaskSuspendAll+0x14>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	1c5a      	adds	r2, r3, #1
 800341e:	4b02      	ldr	r3, [pc, #8]	; (8003428 <vTaskSuspendAll+0x14>)
 8003420:	601a      	str	r2, [r3, #0]
}
 8003422:	46c0      	nop			; (mov r8, r8)
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}
 8003428:	20000e20 	.word	0x20000e20

0800342c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b084      	sub	sp, #16
 8003430:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003432:	2300      	movs	r3, #0
 8003434:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003436:	2300      	movs	r3, #0
 8003438:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800343a:	4b3a      	ldr	r3, [pc, #232]	; (8003524 <xTaskResumeAll+0xf8>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d101      	bne.n	8003446 <xTaskResumeAll+0x1a>
 8003442:	b672      	cpsid	i
 8003444:	e7fe      	b.n	8003444 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003446:	f000 ffb3 	bl	80043b0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800344a:	4b36      	ldr	r3, [pc, #216]	; (8003524 <xTaskResumeAll+0xf8>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	1e5a      	subs	r2, r3, #1
 8003450:	4b34      	ldr	r3, [pc, #208]	; (8003524 <xTaskResumeAll+0xf8>)
 8003452:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003454:	4b33      	ldr	r3, [pc, #204]	; (8003524 <xTaskResumeAll+0xf8>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d15b      	bne.n	8003514 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800345c:	4b32      	ldr	r3, [pc, #200]	; (8003528 <xTaskResumeAll+0xfc>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d057      	beq.n	8003514 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003464:	e02f      	b.n	80034c6 <xTaskResumeAll+0x9a>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003466:	4b31      	ldr	r3, [pc, #196]	; (800352c <xTaskResumeAll+0x100>)
 8003468:	68db      	ldr	r3, [r3, #12]
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	3318      	adds	r3, #24
 8003472:	0018      	movs	r0, r3
 8003474:	f7ff f991 	bl	800279a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	3304      	adds	r3, #4
 800347c:	0018      	movs	r0, r3
 800347e:	f7ff f98c 	bl	800279a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003486:	4b2a      	ldr	r3, [pc, #168]	; (8003530 <xTaskResumeAll+0x104>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	429a      	cmp	r2, r3
 800348c:	d903      	bls.n	8003496 <xTaskResumeAll+0x6a>
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003492:	4b27      	ldr	r3, [pc, #156]	; (8003530 <xTaskResumeAll+0x104>)
 8003494:	601a      	str	r2, [r3, #0]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800349a:	0013      	movs	r3, r2
 800349c:	009b      	lsls	r3, r3, #2
 800349e:	189b      	adds	r3, r3, r2
 80034a0:	009b      	lsls	r3, r3, #2
 80034a2:	4a24      	ldr	r2, [pc, #144]	; (8003534 <xTaskResumeAll+0x108>)
 80034a4:	189a      	adds	r2, r3, r2
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	3304      	adds	r3, #4
 80034aa:	0019      	movs	r1, r3
 80034ac:	0010      	movs	r0, r2
 80034ae:	f7ff f91c 	bl	80026ea <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034b6:	4b20      	ldr	r3, [pc, #128]	; (8003538 <xTaskResumeAll+0x10c>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034bc:	429a      	cmp	r2, r3
 80034be:	d302      	bcc.n	80034c6 <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 80034c0:	4b1e      	ldr	r3, [pc, #120]	; (800353c <xTaskResumeAll+0x110>)
 80034c2:	2201      	movs	r2, #1
 80034c4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80034c6:	4b19      	ldr	r3, [pc, #100]	; (800352c <xTaskResumeAll+0x100>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d1cb      	bne.n	8003466 <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d001      	beq.n	80034d8 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80034d4:	f000 fb10 	bl	8003af8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80034d8:	4b19      	ldr	r3, [pc, #100]	; (8003540 <xTaskResumeAll+0x114>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d00f      	beq.n	8003504 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80034e4:	f000 f83c 	bl	8003560 <xTaskIncrementTick>
 80034e8:	1e03      	subs	r3, r0, #0
 80034ea:	d002      	beq.n	80034f2 <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 80034ec:	4b13      	ldr	r3, [pc, #76]	; (800353c <xTaskResumeAll+0x110>)
 80034ee:	2201      	movs	r2, #1
 80034f0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	3b01      	subs	r3, #1
 80034f6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d1f2      	bne.n	80034e4 <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
 80034fe:	4b10      	ldr	r3, [pc, #64]	; (8003540 <xTaskResumeAll+0x114>)
 8003500:	2200      	movs	r2, #0
 8003502:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003504:	4b0d      	ldr	r3, [pc, #52]	; (800353c <xTaskResumeAll+0x110>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d003      	beq.n	8003514 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800350c:	2301      	movs	r3, #1
 800350e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003510:	f000 ff3e 	bl	8004390 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003514:	f000 ff5e 	bl	80043d4 <vPortExitCritical>

	return xAlreadyYielded;
 8003518:	68bb      	ldr	r3, [r7, #8]
}
 800351a:	0018      	movs	r0, r3
 800351c:	46bd      	mov	sp, r7
 800351e:	b004      	add	sp, #16
 8003520:	bd80      	pop	{r7, pc}
 8003522:	46c0      	nop			; (mov r8, r8)
 8003524:	20000e20 	.word	0x20000e20
 8003528:	20000df8 	.word	0x20000df8
 800352c:	20000db8 	.word	0x20000db8
 8003530:	20000e00 	.word	0x20000e00
 8003534:	20000928 	.word	0x20000928
 8003538:	20000924 	.word	0x20000924
 800353c:	20000e0c 	.word	0x20000e0c
 8003540:	20000e08 	.word	0x20000e08

08003544 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b082      	sub	sp, #8
 8003548:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800354a:	4b04      	ldr	r3, [pc, #16]	; (800355c <xTaskGetTickCount+0x18>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003550:	687b      	ldr	r3, [r7, #4]
}
 8003552:	0018      	movs	r0, r3
 8003554:	46bd      	mov	sp, r7
 8003556:	b002      	add	sp, #8
 8003558:	bd80      	pop	{r7, pc}
 800355a:	46c0      	nop			; (mov r8, r8)
 800355c:	20000dfc 	.word	0x20000dfc

08003560 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b086      	sub	sp, #24
 8003564:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003566:	2300      	movs	r3, #0
 8003568:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800356a:	4b4c      	ldr	r3, [pc, #304]	; (800369c <xTaskIncrementTick+0x13c>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d000      	beq.n	8003574 <xTaskIncrementTick+0x14>
 8003572:	e083      	b.n	800367c <xTaskIncrementTick+0x11c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003574:	4b4a      	ldr	r3, [pc, #296]	; (80036a0 <xTaskIncrementTick+0x140>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	3301      	adds	r3, #1
 800357a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800357c:	4b48      	ldr	r3, [pc, #288]	; (80036a0 <xTaskIncrementTick+0x140>)
 800357e:	693a      	ldr	r2, [r7, #16]
 8003580:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d117      	bne.n	80035b8 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 8003588:	4b46      	ldr	r3, [pc, #280]	; (80036a4 <xTaskIncrementTick+0x144>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d001      	beq.n	8003596 <xTaskIncrementTick+0x36>
 8003592:	b672      	cpsid	i
 8003594:	e7fe      	b.n	8003594 <xTaskIncrementTick+0x34>
 8003596:	4b43      	ldr	r3, [pc, #268]	; (80036a4 <xTaskIncrementTick+0x144>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	60fb      	str	r3, [r7, #12]
 800359c:	4b42      	ldr	r3, [pc, #264]	; (80036a8 <xTaskIncrementTick+0x148>)
 800359e:	681a      	ldr	r2, [r3, #0]
 80035a0:	4b40      	ldr	r3, [pc, #256]	; (80036a4 <xTaskIncrementTick+0x144>)
 80035a2:	601a      	str	r2, [r3, #0]
 80035a4:	4b40      	ldr	r3, [pc, #256]	; (80036a8 <xTaskIncrementTick+0x148>)
 80035a6:	68fa      	ldr	r2, [r7, #12]
 80035a8:	601a      	str	r2, [r3, #0]
 80035aa:	4b40      	ldr	r3, [pc, #256]	; (80036ac <xTaskIncrementTick+0x14c>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	1c5a      	adds	r2, r3, #1
 80035b0:	4b3e      	ldr	r3, [pc, #248]	; (80036ac <xTaskIncrementTick+0x14c>)
 80035b2:	601a      	str	r2, [r3, #0]
 80035b4:	f000 faa0 	bl	8003af8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80035b8:	4b3d      	ldr	r3, [pc, #244]	; (80036b0 <xTaskIncrementTick+0x150>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	693a      	ldr	r2, [r7, #16]
 80035be:	429a      	cmp	r2, r3
 80035c0:	d34e      	bcc.n	8003660 <xTaskIncrementTick+0x100>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80035c2:	4b38      	ldr	r3, [pc, #224]	; (80036a4 <xTaskIncrementTick+0x144>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d101      	bne.n	80035d0 <xTaskIncrementTick+0x70>
 80035cc:	2301      	movs	r3, #1
 80035ce:	e000      	b.n	80035d2 <xTaskIncrementTick+0x72>
 80035d0:	2300      	movs	r3, #0
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d004      	beq.n	80035e0 <xTaskIncrementTick+0x80>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80035d6:	4b36      	ldr	r3, [pc, #216]	; (80036b0 <xTaskIncrementTick+0x150>)
 80035d8:	2201      	movs	r2, #1
 80035da:	4252      	negs	r2, r2
 80035dc:	601a      	str	r2, [r3, #0]
					break;
 80035de:	e03f      	b.n	8003660 <xTaskIncrementTick+0x100>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80035e0:	4b30      	ldr	r3, [pc, #192]	; (80036a4 <xTaskIncrementTick+0x144>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	68db      	ldr	r3, [r3, #12]
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80035f0:	693a      	ldr	r2, [r7, #16]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d203      	bcs.n	8003600 <xTaskIncrementTick+0xa0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80035f8:	4b2d      	ldr	r3, [pc, #180]	; (80036b0 <xTaskIncrementTick+0x150>)
 80035fa:	687a      	ldr	r2, [r7, #4]
 80035fc:	601a      	str	r2, [r3, #0]
						break;
 80035fe:	e02f      	b.n	8003660 <xTaskIncrementTick+0x100>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	3304      	adds	r3, #4
 8003604:	0018      	movs	r0, r3
 8003606:	f7ff f8c8 	bl	800279a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800360e:	2b00      	cmp	r3, #0
 8003610:	d004      	beq.n	800361c <xTaskIncrementTick+0xbc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003612:	68bb      	ldr	r3, [r7, #8]
 8003614:	3318      	adds	r3, #24
 8003616:	0018      	movs	r0, r3
 8003618:	f7ff f8bf 	bl	800279a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003620:	4b24      	ldr	r3, [pc, #144]	; (80036b4 <xTaskIncrementTick+0x154>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	429a      	cmp	r2, r3
 8003626:	d903      	bls.n	8003630 <xTaskIncrementTick+0xd0>
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800362c:	4b21      	ldr	r3, [pc, #132]	; (80036b4 <xTaskIncrementTick+0x154>)
 800362e:	601a      	str	r2, [r3, #0]
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003634:	0013      	movs	r3, r2
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	189b      	adds	r3, r3, r2
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	4a1e      	ldr	r2, [pc, #120]	; (80036b8 <xTaskIncrementTick+0x158>)
 800363e:	189a      	adds	r2, r3, r2
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	3304      	adds	r3, #4
 8003644:	0019      	movs	r1, r3
 8003646:	0010      	movs	r0, r2
 8003648:	f7ff f84f 	bl	80026ea <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003650:	4b1a      	ldr	r3, [pc, #104]	; (80036bc <xTaskIncrementTick+0x15c>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003656:	429a      	cmp	r2, r3
 8003658:	d3b3      	bcc.n	80035c2 <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 800365a:	2301      	movs	r3, #1
 800365c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800365e:	e7b0      	b.n	80035c2 <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003660:	4b16      	ldr	r3, [pc, #88]	; (80036bc <xTaskIncrementTick+0x15c>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003666:	4914      	ldr	r1, [pc, #80]	; (80036b8 <xTaskIncrementTick+0x158>)
 8003668:	0013      	movs	r3, r2
 800366a:	009b      	lsls	r3, r3, #2
 800366c:	189b      	adds	r3, r3, r2
 800366e:	009b      	lsls	r3, r3, #2
 8003670:	585b      	ldr	r3, [r3, r1]
 8003672:	2b01      	cmp	r3, #1
 8003674:	d907      	bls.n	8003686 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8003676:	2301      	movs	r3, #1
 8003678:	617b      	str	r3, [r7, #20]
 800367a:	e004      	b.n	8003686 <xTaskIncrementTick+0x126>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800367c:	4b10      	ldr	r3, [pc, #64]	; (80036c0 <xTaskIncrementTick+0x160>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	1c5a      	adds	r2, r3, #1
 8003682:	4b0f      	ldr	r3, [pc, #60]	; (80036c0 <xTaskIncrementTick+0x160>)
 8003684:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8003686:	4b0f      	ldr	r3, [pc, #60]	; (80036c4 <xTaskIncrementTick+0x164>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d001      	beq.n	8003692 <xTaskIncrementTick+0x132>
		{
			xSwitchRequired = pdTRUE;
 800368e:	2301      	movs	r3, #1
 8003690:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8003692:	697b      	ldr	r3, [r7, #20]
}
 8003694:	0018      	movs	r0, r3
 8003696:	46bd      	mov	sp, r7
 8003698:	b006      	add	sp, #24
 800369a:	bd80      	pop	{r7, pc}
 800369c:	20000e20 	.word	0x20000e20
 80036a0:	20000dfc 	.word	0x20000dfc
 80036a4:	20000db0 	.word	0x20000db0
 80036a8:	20000db4 	.word	0x20000db4
 80036ac:	20000e10 	.word	0x20000e10
 80036b0:	20000e18 	.word	0x20000e18
 80036b4:	20000e00 	.word	0x20000e00
 80036b8:	20000928 	.word	0x20000928
 80036bc:	20000924 	.word	0x20000924
 80036c0:	20000e08 	.word	0x20000e08
 80036c4:	20000e0c 	.word	0x20000e0c

080036c8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b082      	sub	sp, #8
 80036cc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80036ce:	4b25      	ldr	r3, [pc, #148]	; (8003764 <vTaskSwitchContext+0x9c>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d003      	beq.n	80036de <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80036d6:	4b24      	ldr	r3, [pc, #144]	; (8003768 <vTaskSwitchContext+0xa0>)
 80036d8:	2201      	movs	r2, #1
 80036da:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80036dc:	e03d      	b.n	800375a <vTaskSwitchContext+0x92>
		xYieldPending = pdFALSE;
 80036de:	4b22      	ldr	r3, [pc, #136]	; (8003768 <vTaskSwitchContext+0xa0>)
 80036e0:	2200      	movs	r2, #0
 80036e2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80036e4:	4b21      	ldr	r3, [pc, #132]	; (800376c <vTaskSwitchContext+0xa4>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	607b      	str	r3, [r7, #4]
 80036ea:	e007      	b.n	80036fc <vTaskSwitchContext+0x34>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d101      	bne.n	80036f6 <vTaskSwitchContext+0x2e>
 80036f2:	b672      	cpsid	i
 80036f4:	e7fe      	b.n	80036f4 <vTaskSwitchContext+0x2c>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	3b01      	subs	r3, #1
 80036fa:	607b      	str	r3, [r7, #4]
 80036fc:	491c      	ldr	r1, [pc, #112]	; (8003770 <vTaskSwitchContext+0xa8>)
 80036fe:	687a      	ldr	r2, [r7, #4]
 8003700:	0013      	movs	r3, r2
 8003702:	009b      	lsls	r3, r3, #2
 8003704:	189b      	adds	r3, r3, r2
 8003706:	009b      	lsls	r3, r3, #2
 8003708:	585b      	ldr	r3, [r3, r1]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d0ee      	beq.n	80036ec <vTaskSwitchContext+0x24>
 800370e:	687a      	ldr	r2, [r7, #4]
 8003710:	0013      	movs	r3, r2
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	189b      	adds	r3, r3, r2
 8003716:	009b      	lsls	r3, r3, #2
 8003718:	4a15      	ldr	r2, [pc, #84]	; (8003770 <vTaskSwitchContext+0xa8>)
 800371a:	189b      	adds	r3, r3, r2
 800371c:	603b      	str	r3, [r7, #0]
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	685a      	ldr	r2, [r3, #4]
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	605a      	str	r2, [r3, #4]
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	685a      	ldr	r2, [r3, #4]
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	3308      	adds	r3, #8
 8003730:	429a      	cmp	r2, r3
 8003732:	d104      	bne.n	800373e <vTaskSwitchContext+0x76>
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	685a      	ldr	r2, [r3, #4]
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	605a      	str	r2, [r3, #4]
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	68da      	ldr	r2, [r3, #12]
 8003744:	4b0b      	ldr	r3, [pc, #44]	; (8003774 <vTaskSwitchContext+0xac>)
 8003746:	601a      	str	r2, [r3, #0]
 8003748:	4b08      	ldr	r3, [pc, #32]	; (800376c <vTaskSwitchContext+0xa4>)
 800374a:	687a      	ldr	r2, [r7, #4]
 800374c:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800374e:	4b09      	ldr	r3, [pc, #36]	; (8003774 <vTaskSwitchContext+0xac>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	3354      	adds	r3, #84	; 0x54
 8003754:	001a      	movs	r2, r3
 8003756:	4b08      	ldr	r3, [pc, #32]	; (8003778 <vTaskSwitchContext+0xb0>)
 8003758:	601a      	str	r2, [r3, #0]
}
 800375a:	46c0      	nop			; (mov r8, r8)
 800375c:	46bd      	mov	sp, r7
 800375e:	b002      	add	sp, #8
 8003760:	bd80      	pop	{r7, pc}
 8003762:	46c0      	nop			; (mov r8, r8)
 8003764:	20000e20 	.word	0x20000e20
 8003768:	20000e0c 	.word	0x20000e0c
 800376c:	20000e00 	.word	0x20000e00
 8003770:	20000928 	.word	0x20000928
 8003774:	20000924 	.word	0x20000924
 8003778:	20000010 	.word	0x20000010

0800377c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b082      	sub	sp, #8
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
 8003784:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d101      	bne.n	8003790 <vTaskPlaceOnEventList+0x14>
 800378c:	b672      	cpsid	i
 800378e:	e7fe      	b.n	800378e <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003790:	4b08      	ldr	r3, [pc, #32]	; (80037b4 <vTaskPlaceOnEventList+0x38>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	3318      	adds	r3, #24
 8003796:	001a      	movs	r2, r3
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	0011      	movs	r1, r2
 800379c:	0018      	movs	r0, r3
 800379e:	f7fe ffc6 	bl	800272e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	2101      	movs	r1, #1
 80037a6:	0018      	movs	r0, r3
 80037a8:	f000 fa42 	bl	8003c30 <prvAddCurrentTaskToDelayedList>
}
 80037ac:	46c0      	nop			; (mov r8, r8)
 80037ae:	46bd      	mov	sp, r7
 80037b0:	b002      	add	sp, #8
 80037b2:	bd80      	pop	{r7, pc}
 80037b4:	20000924 	.word	0x20000924

080037b8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b084      	sub	sp, #16
 80037bc:	af00      	add	r7, sp, #0
 80037be:	60f8      	str	r0, [r7, #12]
 80037c0:	60b9      	str	r1, [r7, #8]
 80037c2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d101      	bne.n	80037ce <vTaskPlaceOnEventListRestricted+0x16>
 80037ca:	b672      	cpsid	i
 80037cc:	e7fe      	b.n	80037cc <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80037ce:	4b0c      	ldr	r3, [pc, #48]	; (8003800 <vTaskPlaceOnEventListRestricted+0x48>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	3318      	adds	r3, #24
 80037d4:	001a      	movs	r2, r3
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	0011      	movs	r1, r2
 80037da:	0018      	movs	r0, r3
 80037dc:	f7fe ff85 	bl	80026ea <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d002      	beq.n	80037ec <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
 80037e6:	2301      	movs	r3, #1
 80037e8:	425b      	negs	r3, r3
 80037ea:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80037ec:	687a      	ldr	r2, [r7, #4]
 80037ee:	68bb      	ldr	r3, [r7, #8]
 80037f0:	0011      	movs	r1, r2
 80037f2:	0018      	movs	r0, r3
 80037f4:	f000 fa1c 	bl	8003c30 <prvAddCurrentTaskToDelayedList>
	}
 80037f8:	46c0      	nop			; (mov r8, r8)
 80037fa:	46bd      	mov	sp, r7
 80037fc:	b004      	add	sp, #16
 80037fe:	bd80      	pop	{r7, pc}
 8003800:	20000924 	.word	0x20000924

08003804 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b084      	sub	sp, #16
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	68db      	ldr	r3, [r3, #12]
 8003810:	68db      	ldr	r3, [r3, #12]
 8003812:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d101      	bne.n	800381e <xTaskRemoveFromEventList+0x1a>
 800381a:	b672      	cpsid	i
 800381c:	e7fe      	b.n	800381c <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	3318      	adds	r3, #24
 8003822:	0018      	movs	r0, r3
 8003824:	f7fe ffb9 	bl	800279a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003828:	4b1e      	ldr	r3, [pc, #120]	; (80038a4 <xTaskRemoveFromEventList+0xa0>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d11d      	bne.n	800386c <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	3304      	adds	r3, #4
 8003834:	0018      	movs	r0, r3
 8003836:	f7fe ffb0 	bl	800279a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800383e:	4b1a      	ldr	r3, [pc, #104]	; (80038a8 <xTaskRemoveFromEventList+0xa4>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	429a      	cmp	r2, r3
 8003844:	d903      	bls.n	800384e <xTaskRemoveFromEventList+0x4a>
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800384a:	4b17      	ldr	r3, [pc, #92]	; (80038a8 <xTaskRemoveFromEventList+0xa4>)
 800384c:	601a      	str	r2, [r3, #0]
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003852:	0013      	movs	r3, r2
 8003854:	009b      	lsls	r3, r3, #2
 8003856:	189b      	adds	r3, r3, r2
 8003858:	009b      	lsls	r3, r3, #2
 800385a:	4a14      	ldr	r2, [pc, #80]	; (80038ac <xTaskRemoveFromEventList+0xa8>)
 800385c:	189a      	adds	r2, r3, r2
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	3304      	adds	r3, #4
 8003862:	0019      	movs	r1, r3
 8003864:	0010      	movs	r0, r2
 8003866:	f7fe ff40 	bl	80026ea <vListInsertEnd>
 800386a:	e007      	b.n	800387c <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	3318      	adds	r3, #24
 8003870:	001a      	movs	r2, r3
 8003872:	4b0f      	ldr	r3, [pc, #60]	; (80038b0 <xTaskRemoveFromEventList+0xac>)
 8003874:	0011      	movs	r1, r2
 8003876:	0018      	movs	r0, r3
 8003878:	f7fe ff37 	bl	80026ea <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003880:	4b0c      	ldr	r3, [pc, #48]	; (80038b4 <xTaskRemoveFromEventList+0xb0>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003886:	429a      	cmp	r2, r3
 8003888:	d905      	bls.n	8003896 <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800388a:	2301      	movs	r3, #1
 800388c:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800388e:	4b0a      	ldr	r3, [pc, #40]	; (80038b8 <xTaskRemoveFromEventList+0xb4>)
 8003890:	2201      	movs	r2, #1
 8003892:	601a      	str	r2, [r3, #0]
 8003894:	e001      	b.n	800389a <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 8003896:	2300      	movs	r3, #0
 8003898:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800389a:	68fb      	ldr	r3, [r7, #12]
}
 800389c:	0018      	movs	r0, r3
 800389e:	46bd      	mov	sp, r7
 80038a0:	b004      	add	sp, #16
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	20000e20 	.word	0x20000e20
 80038a8:	20000e00 	.word	0x20000e00
 80038ac:	20000928 	.word	0x20000928
 80038b0:	20000db8 	.word	0x20000db8
 80038b4:	20000924 	.word	0x20000924
 80038b8:	20000e0c 	.word	0x20000e0c

080038bc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80038c4:	4b05      	ldr	r3, [pc, #20]	; (80038dc <vTaskInternalSetTimeOutState+0x20>)
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80038cc:	4b04      	ldr	r3, [pc, #16]	; (80038e0 <vTaskInternalSetTimeOutState+0x24>)
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	605a      	str	r2, [r3, #4]
}
 80038d4:	46c0      	nop			; (mov r8, r8)
 80038d6:	46bd      	mov	sp, r7
 80038d8:	b002      	add	sp, #8
 80038da:	bd80      	pop	{r7, pc}
 80038dc:	20000e10 	.word	0x20000e10
 80038e0:	20000dfc 	.word	0x20000dfc

080038e4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b086      	sub	sp, #24
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d101      	bne.n	80038f8 <xTaskCheckForTimeOut+0x14>
 80038f4:	b672      	cpsid	i
 80038f6:	e7fe      	b.n	80038f6 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d101      	bne.n	8003902 <xTaskCheckForTimeOut+0x1e>
 80038fe:	b672      	cpsid	i
 8003900:	e7fe      	b.n	8003900 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 8003902:	f000 fd55 	bl	80043b0 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003906:	4b1d      	ldr	r3, [pc, #116]	; (800397c <xTaskCheckForTimeOut+0x98>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	693a      	ldr	r2, [r7, #16]
 8003912:	1ad3      	subs	r3, r2, r3
 8003914:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	3301      	adds	r3, #1
 800391c:	d102      	bne.n	8003924 <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800391e:	2300      	movs	r3, #0
 8003920:	617b      	str	r3, [r7, #20]
 8003922:	e024      	b.n	800396e <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681a      	ldr	r2, [r3, #0]
 8003928:	4b15      	ldr	r3, [pc, #84]	; (8003980 <xTaskCheckForTimeOut+0x9c>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	429a      	cmp	r2, r3
 800392e:	d007      	beq.n	8003940 <xTaskCheckForTimeOut+0x5c>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	693a      	ldr	r2, [r7, #16]
 8003936:	429a      	cmp	r2, r3
 8003938:	d302      	bcc.n	8003940 <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800393a:	2301      	movs	r3, #1
 800393c:	617b      	str	r3, [r7, #20]
 800393e:	e016      	b.n	800396e <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	68fa      	ldr	r2, [r7, #12]
 8003946:	429a      	cmp	r2, r3
 8003948:	d20c      	bcs.n	8003964 <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	681a      	ldr	r2, [r3, #0]
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	1ad2      	subs	r2, r2, r3
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	0018      	movs	r0, r3
 800395a:	f7ff ffaf 	bl	80038bc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800395e:	2300      	movs	r3, #0
 8003960:	617b      	str	r3, [r7, #20]
 8003962:	e004      	b.n	800396e <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	2200      	movs	r2, #0
 8003968:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800396a:	2301      	movs	r3, #1
 800396c:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800396e:	f000 fd31 	bl	80043d4 <vPortExitCritical>

	return xReturn;
 8003972:	697b      	ldr	r3, [r7, #20]
}
 8003974:	0018      	movs	r0, r3
 8003976:	46bd      	mov	sp, r7
 8003978:	b006      	add	sp, #24
 800397a:	bd80      	pop	{r7, pc}
 800397c:	20000dfc 	.word	0x20000dfc
 8003980:	20000e10 	.word	0x20000e10

08003984 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003984:	b580      	push	{r7, lr}
 8003986:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003988:	4b02      	ldr	r3, [pc, #8]	; (8003994 <vTaskMissedYield+0x10>)
 800398a:	2201      	movs	r2, #1
 800398c:	601a      	str	r2, [r3, #0]
}
 800398e:	46c0      	nop			; (mov r8, r8)
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}
 8003994:	20000e0c 	.word	0x20000e0c

08003998 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b082      	sub	sp, #8
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80039a0:	f000 f84e 	bl	8003a40 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80039a4:	4b03      	ldr	r3, [pc, #12]	; (80039b4 <prvIdleTask+0x1c>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	2b01      	cmp	r3, #1
 80039aa:	d9f9      	bls.n	80039a0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80039ac:	f000 fcf0 	bl	8004390 <vPortYield>
		prvCheckTasksWaitingTermination();
 80039b0:	e7f6      	b.n	80039a0 <prvIdleTask+0x8>
 80039b2:	46c0      	nop			; (mov r8, r8)
 80039b4:	20000928 	.word	0x20000928

080039b8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b082      	sub	sp, #8
 80039bc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80039be:	2300      	movs	r3, #0
 80039c0:	607b      	str	r3, [r7, #4]
 80039c2:	e00c      	b.n	80039de <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80039c4:	687a      	ldr	r2, [r7, #4]
 80039c6:	0013      	movs	r3, r2
 80039c8:	009b      	lsls	r3, r3, #2
 80039ca:	189b      	adds	r3, r3, r2
 80039cc:	009b      	lsls	r3, r3, #2
 80039ce:	4a14      	ldr	r2, [pc, #80]	; (8003a20 <prvInitialiseTaskLists+0x68>)
 80039d0:	189b      	adds	r3, r3, r2
 80039d2:	0018      	movs	r0, r3
 80039d4:	f7fe fe60 	bl	8002698 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	3301      	adds	r3, #1
 80039dc:	607b      	str	r3, [r7, #4]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2b37      	cmp	r3, #55	; 0x37
 80039e2:	d9ef      	bls.n	80039c4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80039e4:	4b0f      	ldr	r3, [pc, #60]	; (8003a24 <prvInitialiseTaskLists+0x6c>)
 80039e6:	0018      	movs	r0, r3
 80039e8:	f7fe fe56 	bl	8002698 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80039ec:	4b0e      	ldr	r3, [pc, #56]	; (8003a28 <prvInitialiseTaskLists+0x70>)
 80039ee:	0018      	movs	r0, r3
 80039f0:	f7fe fe52 	bl	8002698 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80039f4:	4b0d      	ldr	r3, [pc, #52]	; (8003a2c <prvInitialiseTaskLists+0x74>)
 80039f6:	0018      	movs	r0, r3
 80039f8:	f7fe fe4e 	bl	8002698 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80039fc:	4b0c      	ldr	r3, [pc, #48]	; (8003a30 <prvInitialiseTaskLists+0x78>)
 80039fe:	0018      	movs	r0, r3
 8003a00:	f7fe fe4a 	bl	8002698 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003a04:	4b0b      	ldr	r3, [pc, #44]	; (8003a34 <prvInitialiseTaskLists+0x7c>)
 8003a06:	0018      	movs	r0, r3
 8003a08:	f7fe fe46 	bl	8002698 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003a0c:	4b0a      	ldr	r3, [pc, #40]	; (8003a38 <prvInitialiseTaskLists+0x80>)
 8003a0e:	4a05      	ldr	r2, [pc, #20]	; (8003a24 <prvInitialiseTaskLists+0x6c>)
 8003a10:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003a12:	4b0a      	ldr	r3, [pc, #40]	; (8003a3c <prvInitialiseTaskLists+0x84>)
 8003a14:	4a04      	ldr	r2, [pc, #16]	; (8003a28 <prvInitialiseTaskLists+0x70>)
 8003a16:	601a      	str	r2, [r3, #0]
}
 8003a18:	46c0      	nop			; (mov r8, r8)
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	b002      	add	sp, #8
 8003a1e:	bd80      	pop	{r7, pc}
 8003a20:	20000928 	.word	0x20000928
 8003a24:	20000d88 	.word	0x20000d88
 8003a28:	20000d9c 	.word	0x20000d9c
 8003a2c:	20000db8 	.word	0x20000db8
 8003a30:	20000dcc 	.word	0x20000dcc
 8003a34:	20000de4 	.word	0x20000de4
 8003a38:	20000db0 	.word	0x20000db0
 8003a3c:	20000db4 	.word	0x20000db4

08003a40 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b082      	sub	sp, #8
 8003a44:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003a46:	e01a      	b.n	8003a7e <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8003a48:	f000 fcb2 	bl	80043b0 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003a4c:	4b10      	ldr	r3, [pc, #64]	; (8003a90 <prvCheckTasksWaitingTermination+0x50>)
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	68db      	ldr	r3, [r3, #12]
 8003a52:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	3304      	adds	r3, #4
 8003a58:	0018      	movs	r0, r3
 8003a5a:	f7fe fe9e 	bl	800279a <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003a5e:	4b0d      	ldr	r3, [pc, #52]	; (8003a94 <prvCheckTasksWaitingTermination+0x54>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	1e5a      	subs	r2, r3, #1
 8003a64:	4b0b      	ldr	r3, [pc, #44]	; (8003a94 <prvCheckTasksWaitingTermination+0x54>)
 8003a66:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003a68:	4b0b      	ldr	r3, [pc, #44]	; (8003a98 <prvCheckTasksWaitingTermination+0x58>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	1e5a      	subs	r2, r3, #1
 8003a6e:	4b0a      	ldr	r3, [pc, #40]	; (8003a98 <prvCheckTasksWaitingTermination+0x58>)
 8003a70:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 8003a72:	f000 fcaf 	bl	80043d4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	0018      	movs	r0, r3
 8003a7a:	f000 f80f 	bl	8003a9c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003a7e:	4b06      	ldr	r3, [pc, #24]	; (8003a98 <prvCheckTasksWaitingTermination+0x58>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d1e0      	bne.n	8003a48 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003a86:	46c0      	nop			; (mov r8, r8)
 8003a88:	46c0      	nop			; (mov r8, r8)
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	b002      	add	sp, #8
 8003a8e:	bd80      	pop	{r7, pc}
 8003a90:	20000dcc 	.word	0x20000dcc
 8003a94:	20000df8 	.word	0x20000df8
 8003a98:	20000de0 	.word	0x20000de0

08003a9c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b082      	sub	sp, #8
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	3354      	adds	r3, #84	; 0x54
 8003aa8:	0018      	movs	r0, r3
 8003aaa:	f000 ff03 	bl	80048b4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	22b9      	movs	r2, #185	; 0xb9
 8003ab2:	5c9b      	ldrb	r3, [r3, r2]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d109      	bne.n	8003acc <prvDeleteTCB+0x30>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003abc:	0018      	movs	r0, r3
 8003abe:	f000 fdb5 	bl	800462c <vPortFree>
				vPortFree( pxTCB );
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	0018      	movs	r0, r3
 8003ac6:	f000 fdb1 	bl	800462c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003aca:	e010      	b.n	8003aee <prvDeleteTCB+0x52>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	22b9      	movs	r2, #185	; 0xb9
 8003ad0:	5c9b      	ldrb	r3, [r3, r2]
 8003ad2:	2b01      	cmp	r3, #1
 8003ad4:	d104      	bne.n	8003ae0 <prvDeleteTCB+0x44>
				vPortFree( pxTCB );
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	0018      	movs	r0, r3
 8003ada:	f000 fda7 	bl	800462c <vPortFree>
	}
 8003ade:	e006      	b.n	8003aee <prvDeleteTCB+0x52>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	22b9      	movs	r2, #185	; 0xb9
 8003ae4:	5c9b      	ldrb	r3, [r3, r2]
 8003ae6:	2b02      	cmp	r3, #2
 8003ae8:	d001      	beq.n	8003aee <prvDeleteTCB+0x52>
 8003aea:	b672      	cpsid	i
 8003aec:	e7fe      	b.n	8003aec <prvDeleteTCB+0x50>
	}
 8003aee:	46c0      	nop			; (mov r8, r8)
 8003af0:	46bd      	mov	sp, r7
 8003af2:	b002      	add	sp, #8
 8003af4:	bd80      	pop	{r7, pc}
	...

08003af8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b082      	sub	sp, #8
 8003afc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003afe:	4b0e      	ldr	r3, [pc, #56]	; (8003b38 <prvResetNextTaskUnblockTime+0x40>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d101      	bne.n	8003b0c <prvResetNextTaskUnblockTime+0x14>
 8003b08:	2301      	movs	r3, #1
 8003b0a:	e000      	b.n	8003b0e <prvResetNextTaskUnblockTime+0x16>
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d004      	beq.n	8003b1c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003b12:	4b0a      	ldr	r3, [pc, #40]	; (8003b3c <prvResetNextTaskUnblockTime+0x44>)
 8003b14:	2201      	movs	r2, #1
 8003b16:	4252      	negs	r2, r2
 8003b18:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003b1a:	e008      	b.n	8003b2e <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003b1c:	4b06      	ldr	r3, [pc, #24]	; (8003b38 <prvResetNextTaskUnblockTime+0x40>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	68db      	ldr	r3, [r3, #12]
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	685a      	ldr	r2, [r3, #4]
 8003b2a:	4b04      	ldr	r3, [pc, #16]	; (8003b3c <prvResetNextTaskUnblockTime+0x44>)
 8003b2c:	601a      	str	r2, [r3, #0]
}
 8003b2e:	46c0      	nop			; (mov r8, r8)
 8003b30:	46bd      	mov	sp, r7
 8003b32:	b002      	add	sp, #8
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	46c0      	nop			; (mov r8, r8)
 8003b38:	20000db0 	.word	0x20000db0
 8003b3c:	20000e18 	.word	0x20000e18

08003b40 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b082      	sub	sp, #8
 8003b44:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003b46:	4b0a      	ldr	r3, [pc, #40]	; (8003b70 <xTaskGetSchedulerState+0x30>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d102      	bne.n	8003b54 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	607b      	str	r3, [r7, #4]
 8003b52:	e008      	b.n	8003b66 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b54:	4b07      	ldr	r3, [pc, #28]	; (8003b74 <xTaskGetSchedulerState+0x34>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d102      	bne.n	8003b62 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003b5c:	2302      	movs	r3, #2
 8003b5e:	607b      	str	r3, [r7, #4]
 8003b60:	e001      	b.n	8003b66 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003b62:	2300      	movs	r3, #0
 8003b64:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003b66:	687b      	ldr	r3, [r7, #4]
	}
 8003b68:	0018      	movs	r0, r3
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	b002      	add	sp, #8
 8003b6e:	bd80      	pop	{r7, pc}
 8003b70:	20000e04 	.word	0x20000e04
 8003b74:	20000e20 	.word	0x20000e20

08003b78 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b084      	sub	sp, #16
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8003b84:	2300      	movs	r3, #0
 8003b86:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d044      	beq.n	8003c18 <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003b8e:	4b25      	ldr	r3, [pc, #148]	; (8003c24 <xTaskPriorityDisinherit+0xac>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	68ba      	ldr	r2, [r7, #8]
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d001      	beq.n	8003b9c <xTaskPriorityDisinherit+0x24>
 8003b98:	b672      	cpsid	i
 8003b9a:	e7fe      	b.n	8003b9a <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d101      	bne.n	8003ba8 <xTaskPriorityDisinherit+0x30>
 8003ba4:	b672      	cpsid	i
 8003ba6:	e7fe      	b.n	8003ba6 <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003bac:	1e5a      	subs	r2, r3, #1
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bba:	429a      	cmp	r2, r3
 8003bbc:	d02c      	beq.n	8003c18 <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d128      	bne.n	8003c18 <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	3304      	adds	r3, #4
 8003bca:	0018      	movs	r0, r3
 8003bcc:	f7fe fde5 	bl	800279a <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bdc:	2238      	movs	r2, #56	; 0x38
 8003bde:	1ad2      	subs	r2, r2, r3
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003be8:	4b0f      	ldr	r3, [pc, #60]	; (8003c28 <xTaskPriorityDisinherit+0xb0>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	429a      	cmp	r2, r3
 8003bee:	d903      	bls.n	8003bf8 <xTaskPriorityDisinherit+0x80>
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bf4:	4b0c      	ldr	r3, [pc, #48]	; (8003c28 <xTaskPriorityDisinherit+0xb0>)
 8003bf6:	601a      	str	r2, [r3, #0]
 8003bf8:	68bb      	ldr	r3, [r7, #8]
 8003bfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bfc:	0013      	movs	r3, r2
 8003bfe:	009b      	lsls	r3, r3, #2
 8003c00:	189b      	adds	r3, r3, r2
 8003c02:	009b      	lsls	r3, r3, #2
 8003c04:	4a09      	ldr	r2, [pc, #36]	; (8003c2c <xTaskPriorityDisinherit+0xb4>)
 8003c06:	189a      	adds	r2, r3, r2
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	3304      	adds	r3, #4
 8003c0c:	0019      	movs	r1, r3
 8003c0e:	0010      	movs	r0, r2
 8003c10:	f7fe fd6b 	bl	80026ea <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003c14:	2301      	movs	r3, #1
 8003c16:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003c18:	68fb      	ldr	r3, [r7, #12]
	}
 8003c1a:	0018      	movs	r0, r3
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	b004      	add	sp, #16
 8003c20:	bd80      	pop	{r7, pc}
 8003c22:	46c0      	nop			; (mov r8, r8)
 8003c24:	20000924 	.word	0x20000924
 8003c28:	20000e00 	.word	0x20000e00
 8003c2c:	20000928 	.word	0x20000928

08003c30 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b084      	sub	sp, #16
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
 8003c38:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003c3a:	4b21      	ldr	r3, [pc, #132]	; (8003cc0 <prvAddCurrentTaskToDelayedList+0x90>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003c40:	4b20      	ldr	r3, [pc, #128]	; (8003cc4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	3304      	adds	r3, #4
 8003c46:	0018      	movs	r0, r3
 8003c48:	f7fe fda7 	bl	800279a <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	3301      	adds	r3, #1
 8003c50:	d10b      	bne.n	8003c6a <prvAddCurrentTaskToDelayedList+0x3a>
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d008      	beq.n	8003c6a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003c58:	4b1a      	ldr	r3, [pc, #104]	; (8003cc4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	1d1a      	adds	r2, r3, #4
 8003c5e:	4b1a      	ldr	r3, [pc, #104]	; (8003cc8 <prvAddCurrentTaskToDelayedList+0x98>)
 8003c60:	0011      	movs	r1, r2
 8003c62:	0018      	movs	r0, r3
 8003c64:	f7fe fd41 	bl	80026ea <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003c68:	e026      	b.n	8003cb8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003c6a:	68fa      	ldr	r2, [r7, #12]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	18d3      	adds	r3, r2, r3
 8003c70:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003c72:	4b14      	ldr	r3, [pc, #80]	; (8003cc4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	68ba      	ldr	r2, [r7, #8]
 8003c78:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003c7a:	68ba      	ldr	r2, [r7, #8]
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	429a      	cmp	r2, r3
 8003c80:	d209      	bcs.n	8003c96 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003c82:	4b12      	ldr	r3, [pc, #72]	; (8003ccc <prvAddCurrentTaskToDelayedList+0x9c>)
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	4b0f      	ldr	r3, [pc, #60]	; (8003cc4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	3304      	adds	r3, #4
 8003c8c:	0019      	movs	r1, r3
 8003c8e:	0010      	movs	r0, r2
 8003c90:	f7fe fd4d 	bl	800272e <vListInsert>
}
 8003c94:	e010      	b.n	8003cb8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003c96:	4b0e      	ldr	r3, [pc, #56]	; (8003cd0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8003c98:	681a      	ldr	r2, [r3, #0]
 8003c9a:	4b0a      	ldr	r3, [pc, #40]	; (8003cc4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	3304      	adds	r3, #4
 8003ca0:	0019      	movs	r1, r3
 8003ca2:	0010      	movs	r0, r2
 8003ca4:	f7fe fd43 	bl	800272e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003ca8:	4b0a      	ldr	r3, [pc, #40]	; (8003cd4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	68ba      	ldr	r2, [r7, #8]
 8003cae:	429a      	cmp	r2, r3
 8003cb0:	d202      	bcs.n	8003cb8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8003cb2:	4b08      	ldr	r3, [pc, #32]	; (8003cd4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003cb4:	68ba      	ldr	r2, [r7, #8]
 8003cb6:	601a      	str	r2, [r3, #0]
}
 8003cb8:	46c0      	nop			; (mov r8, r8)
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	b004      	add	sp, #16
 8003cbe:	bd80      	pop	{r7, pc}
 8003cc0:	20000dfc 	.word	0x20000dfc
 8003cc4:	20000924 	.word	0x20000924
 8003cc8:	20000de4 	.word	0x20000de4
 8003ccc:	20000db4 	.word	0x20000db4
 8003cd0:	20000db0 	.word	0x20000db0
 8003cd4:	20000e18 	.word	0x20000e18

08003cd8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8003cd8:	b590      	push	{r4, r7, lr}
 8003cda:	b089      	sub	sp, #36	; 0x24
 8003cdc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8003ce2:	f000 fa87 	bl	80041f4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8003ce6:	4b17      	ldr	r3, [pc, #92]	; (8003d44 <xTimerCreateTimerTask+0x6c>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d020      	beq.n	8003d30 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8003cf6:	003a      	movs	r2, r7
 8003cf8:	1d39      	adds	r1, r7, #4
 8003cfa:	2308      	movs	r3, #8
 8003cfc:	18fb      	adds	r3, r7, r3
 8003cfe:	0018      	movs	r0, r3
 8003d00:	f7fe fcb2 	bl	8002668 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8003d04:	683c      	ldr	r4, [r7, #0]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	68ba      	ldr	r2, [r7, #8]
 8003d0a:	490f      	ldr	r1, [pc, #60]	; (8003d48 <xTimerCreateTimerTask+0x70>)
 8003d0c:	480f      	ldr	r0, [pc, #60]	; (8003d4c <xTimerCreateTimerTask+0x74>)
 8003d0e:	9202      	str	r2, [sp, #8]
 8003d10:	9301      	str	r3, [sp, #4]
 8003d12:	2302      	movs	r3, #2
 8003d14:	9300      	str	r3, [sp, #0]
 8003d16:	2300      	movs	r3, #0
 8003d18:	0022      	movs	r2, r4
 8003d1a:	f7ff f98e 	bl	800303a <xTaskCreateStatic>
 8003d1e:	0002      	movs	r2, r0
 8003d20:	4b0b      	ldr	r3, [pc, #44]	; (8003d50 <xTimerCreateTimerTask+0x78>)
 8003d22:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8003d24:	4b0a      	ldr	r3, [pc, #40]	; (8003d50 <xTimerCreateTimerTask+0x78>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d001      	beq.n	8003d30 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d101      	bne.n	8003d3a <xTimerCreateTimerTask+0x62>
 8003d36:	b672      	cpsid	i
 8003d38:	e7fe      	b.n	8003d38 <xTimerCreateTimerTask+0x60>
	return xReturn;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
}
 8003d3c:	0018      	movs	r0, r3
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	b005      	add	sp, #20
 8003d42:	bd90      	pop	{r4, r7, pc}
 8003d44:	20000e54 	.word	0x20000e54
 8003d48:	08004a88 	.word	0x08004a88
 8003d4c:	08003e59 	.word	0x08003e59
 8003d50:	20000e58 	.word	0x20000e58

08003d54 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8003d54:	b590      	push	{r4, r7, lr}
 8003d56:	b08b      	sub	sp, #44	; 0x2c
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	60f8      	str	r0, [r7, #12]
 8003d5c:	60b9      	str	r1, [r7, #8]
 8003d5e:	607a      	str	r2, [r7, #4]
 8003d60:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8003d62:	2300      	movs	r3, #0
 8003d64:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d101      	bne.n	8003d70 <xTimerGenericCommand+0x1c>
 8003d6c:	b672      	cpsid	i
 8003d6e:	e7fe      	b.n	8003d6e <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003d70:	4b1c      	ldr	r3, [pc, #112]	; (8003de4 <xTimerGenericCommand+0x90>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d030      	beq.n	8003dda <xTimerGenericCommand+0x86>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8003d78:	2414      	movs	r4, #20
 8003d7a:	193b      	adds	r3, r7, r4
 8003d7c:	68ba      	ldr	r2, [r7, #8]
 8003d7e:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003d80:	193b      	adds	r3, r7, r4
 8003d82:	687a      	ldr	r2, [r7, #4]
 8003d84:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8003d86:	193b      	adds	r3, r7, r4
 8003d88:	68fa      	ldr	r2, [r7, #12]
 8003d8a:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	2b05      	cmp	r3, #5
 8003d90:	dc19      	bgt.n	8003dc6 <xTimerGenericCommand+0x72>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003d92:	f7ff fed5 	bl	8003b40 <xTaskGetSchedulerState>
 8003d96:	0003      	movs	r3, r0
 8003d98:	2b02      	cmp	r3, #2
 8003d9a:	d109      	bne.n	8003db0 <xTimerGenericCommand+0x5c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003d9c:	4b11      	ldr	r3, [pc, #68]	; (8003de4 <xTimerGenericCommand+0x90>)
 8003d9e:	6818      	ldr	r0, [r3, #0]
 8003da0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003da2:	1939      	adds	r1, r7, r4
 8003da4:	2300      	movs	r3, #0
 8003da6:	f7fe fde6 	bl	8002976 <xQueueGenericSend>
 8003daa:	0003      	movs	r3, r0
 8003dac:	627b      	str	r3, [r7, #36]	; 0x24
 8003dae:	e014      	b.n	8003dda <xTimerGenericCommand+0x86>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003db0:	4b0c      	ldr	r3, [pc, #48]	; (8003de4 <xTimerGenericCommand+0x90>)
 8003db2:	6818      	ldr	r0, [r3, #0]
 8003db4:	2314      	movs	r3, #20
 8003db6:	18f9      	adds	r1, r7, r3
 8003db8:	2300      	movs	r3, #0
 8003dba:	2200      	movs	r2, #0
 8003dbc:	f7fe fddb 	bl	8002976 <xQueueGenericSend>
 8003dc0:	0003      	movs	r3, r0
 8003dc2:	627b      	str	r3, [r7, #36]	; 0x24
 8003dc4:	e009      	b.n	8003dda <xTimerGenericCommand+0x86>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003dc6:	4b07      	ldr	r3, [pc, #28]	; (8003de4 <xTimerGenericCommand+0x90>)
 8003dc8:	6818      	ldr	r0, [r3, #0]
 8003dca:	683a      	ldr	r2, [r7, #0]
 8003dcc:	2314      	movs	r3, #20
 8003dce:	18f9      	adds	r1, r7, r3
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	f7fe fe94 	bl	8002afe <xQueueGenericSendFromISR>
 8003dd6:	0003      	movs	r3, r0
 8003dd8:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8003dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003ddc:	0018      	movs	r0, r3
 8003dde:	46bd      	mov	sp, r7
 8003de0:	b00b      	add	sp, #44	; 0x2c
 8003de2:	bd90      	pop	{r4, r7, pc}
 8003de4:	20000e54 	.word	0x20000e54

08003de8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b086      	sub	sp, #24
 8003dec:	af02      	add	r7, sp, #8
 8003dee:	6078      	str	r0, [r7, #4]
 8003df0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003df2:	4b18      	ldr	r3, [pc, #96]	; (8003e54 <prvProcessExpiredTimer+0x6c>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	68db      	ldr	r3, [r3, #12]
 8003df8:	68db      	ldr	r3, [r3, #12]
 8003dfa:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	3304      	adds	r3, #4
 8003e00:	0018      	movs	r0, r3
 8003e02:	f7fe fcca 	bl	800279a <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	69db      	ldr	r3, [r3, #28]
 8003e0a:	2b01      	cmp	r3, #1
 8003e0c:	d119      	bne.n	8003e42 <prvProcessExpiredTimer+0x5a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	699a      	ldr	r2, [r3, #24]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	18d1      	adds	r1, r2, r3
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	683a      	ldr	r2, [r7, #0]
 8003e1a:	68f8      	ldr	r0, [r7, #12]
 8003e1c:	f000 f8b6 	bl	8003f8c <prvInsertTimerInActiveList>
 8003e20:	1e03      	subs	r3, r0, #0
 8003e22:	d00e      	beq.n	8003e42 <prvProcessExpiredTimer+0x5a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003e24:	687a      	ldr	r2, [r7, #4]
 8003e26:	68f8      	ldr	r0, [r7, #12]
 8003e28:	2300      	movs	r3, #0
 8003e2a:	9300      	str	r3, [sp, #0]
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	2100      	movs	r1, #0
 8003e30:	f7ff ff90 	bl	8003d54 <xTimerGenericCommand>
 8003e34:	0003      	movs	r3, r0
 8003e36:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d101      	bne.n	8003e42 <prvProcessExpiredTimer+0x5a>
 8003e3e:	b672      	cpsid	i
 8003e40:	e7fe      	b.n	8003e40 <prvProcessExpiredTimer+0x58>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e46:	68fa      	ldr	r2, [r7, #12]
 8003e48:	0010      	movs	r0, r2
 8003e4a:	4798      	blx	r3
}
 8003e4c:	46c0      	nop			; (mov r8, r8)
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	b004      	add	sp, #16
 8003e52:	bd80      	pop	{r7, pc}
 8003e54:	20000e4c 	.word	0x20000e4c

08003e58 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b084      	sub	sp, #16
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003e60:	2308      	movs	r3, #8
 8003e62:	18fb      	adds	r3, r7, r3
 8003e64:	0018      	movs	r0, r3
 8003e66:	f000 f851 	bl	8003f0c <prvGetNextExpireTime>
 8003e6a:	0003      	movs	r3, r0
 8003e6c:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003e6e:	68ba      	ldr	r2, [r7, #8]
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	0011      	movs	r1, r2
 8003e74:	0018      	movs	r0, r3
 8003e76:	f000 f803 	bl	8003e80 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8003e7a:	f000 f8c9 	bl	8004010 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003e7e:	e7ef      	b.n	8003e60 <prvTimerTask+0x8>

08003e80 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b084      	sub	sp, #16
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
 8003e88:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8003e8a:	f7ff fac3 	bl	8003414 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003e8e:	2308      	movs	r3, #8
 8003e90:	18fb      	adds	r3, r7, r3
 8003e92:	0018      	movs	r0, r3
 8003e94:	f000 f85a 	bl	8003f4c <prvSampleTimeNow>
 8003e98:	0003      	movs	r3, r0
 8003e9a:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d129      	bne.n	8003ef6 <prvProcessTimerOrBlockTask+0x76>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d10c      	bne.n	8003ec2 <prvProcessTimerOrBlockTask+0x42>
 8003ea8:	687a      	ldr	r2, [r7, #4]
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	429a      	cmp	r2, r3
 8003eae:	d808      	bhi.n	8003ec2 <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 8003eb0:	f7ff fabc 	bl	800342c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003eb4:	68fa      	ldr	r2, [r7, #12]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	0011      	movs	r1, r2
 8003eba:	0018      	movs	r0, r3
 8003ebc:	f7ff ff94 	bl	8003de8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8003ec0:	e01b      	b.n	8003efa <prvProcessTimerOrBlockTask+0x7a>
				if( xListWasEmpty != pdFALSE )
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d006      	beq.n	8003ed6 <prvProcessTimerOrBlockTask+0x56>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003ec8:	4b0e      	ldr	r3, [pc, #56]	; (8003f04 <prvProcessTimerOrBlockTask+0x84>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	425a      	negs	r2, r3
 8003ed0:	4153      	adcs	r3, r2
 8003ed2:	b2db      	uxtb	r3, r3
 8003ed4:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003ed6:	4b0c      	ldr	r3, [pc, #48]	; (8003f08 <prvProcessTimerOrBlockTask+0x88>)
 8003ed8:	6818      	ldr	r0, [r3, #0]
 8003eda:	687a      	ldr	r2, [r7, #4]
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	1ad3      	subs	r3, r2, r3
 8003ee0:	683a      	ldr	r2, [r7, #0]
 8003ee2:	0019      	movs	r1, r3
 8003ee4:	f7ff f876 	bl	8002fd4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8003ee8:	f7ff faa0 	bl	800342c <xTaskResumeAll>
 8003eec:	1e03      	subs	r3, r0, #0
 8003eee:	d104      	bne.n	8003efa <prvProcessTimerOrBlockTask+0x7a>
					portYIELD_WITHIN_API();
 8003ef0:	f000 fa4e 	bl	8004390 <vPortYield>
}
 8003ef4:	e001      	b.n	8003efa <prvProcessTimerOrBlockTask+0x7a>
			( void ) xTaskResumeAll();
 8003ef6:	f7ff fa99 	bl	800342c <xTaskResumeAll>
}
 8003efa:	46c0      	nop			; (mov r8, r8)
 8003efc:	46bd      	mov	sp, r7
 8003efe:	b004      	add	sp, #16
 8003f00:	bd80      	pop	{r7, pc}
 8003f02:	46c0      	nop			; (mov r8, r8)
 8003f04:	20000e50 	.word	0x20000e50
 8003f08:	20000e54 	.word	0x20000e54

08003f0c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b084      	sub	sp, #16
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003f14:	4b0c      	ldr	r3, [pc, #48]	; (8003f48 <prvGetNextExpireTime+0x3c>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	425a      	negs	r2, r3
 8003f1c:	4153      	adcs	r3, r2
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	001a      	movs	r2, r3
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d105      	bne.n	8003f3a <prvGetNextExpireTime+0x2e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003f2e:	4b06      	ldr	r3, [pc, #24]	; (8003f48 <prvGetNextExpireTime+0x3c>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	68db      	ldr	r3, [r3, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	60fb      	str	r3, [r7, #12]
 8003f38:	e001      	b.n	8003f3e <prvGetNextExpireTime+0x32>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
}
 8003f40:	0018      	movs	r0, r3
 8003f42:	46bd      	mov	sp, r7
 8003f44:	b004      	add	sp, #16
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	20000e4c 	.word	0x20000e4c

08003f4c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b084      	sub	sp, #16
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003f54:	f7ff faf6 	bl	8003544 <xTaskGetTickCount>
 8003f58:	0003      	movs	r3, r0
 8003f5a:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 8003f5c:	4b0a      	ldr	r3, [pc, #40]	; (8003f88 <prvSampleTimeNow+0x3c>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	68fa      	ldr	r2, [r7, #12]
 8003f62:	429a      	cmp	r2, r3
 8003f64:	d205      	bcs.n	8003f72 <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 8003f66:	f000 f8eb 	bl	8004140 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2201      	movs	r2, #1
 8003f6e:	601a      	str	r2, [r3, #0]
 8003f70:	e002      	b.n	8003f78 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2200      	movs	r2, #0
 8003f76:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8003f78:	4b03      	ldr	r3, [pc, #12]	; (8003f88 <prvSampleTimeNow+0x3c>)
 8003f7a:	68fa      	ldr	r2, [r7, #12]
 8003f7c:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
}
 8003f80:	0018      	movs	r0, r3
 8003f82:	46bd      	mov	sp, r7
 8003f84:	b004      	add	sp, #16
 8003f86:	bd80      	pop	{r7, pc}
 8003f88:	20000e5c 	.word	0x20000e5c

08003f8c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b086      	sub	sp, #24
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	60f8      	str	r0, [r7, #12]
 8003f94:	60b9      	str	r1, [r7, #8]
 8003f96:	607a      	str	r2, [r7, #4]
 8003f98:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	68ba      	ldr	r2, [r7, #8]
 8003fa2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	68fa      	ldr	r2, [r7, #12]
 8003fa8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8003faa:	68ba      	ldr	r2, [r7, #8]
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	429a      	cmp	r2, r3
 8003fb0:	d812      	bhi.n	8003fd8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	1ad2      	subs	r2, r2, r3
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	699b      	ldr	r3, [r3, #24]
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d302      	bcc.n	8003fc6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	617b      	str	r3, [r7, #20]
 8003fc4:	e01b      	b.n	8003ffe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003fc6:	4b10      	ldr	r3, [pc, #64]	; (8004008 <prvInsertTimerInActiveList+0x7c>)
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	3304      	adds	r3, #4
 8003fce:	0019      	movs	r1, r3
 8003fd0:	0010      	movs	r0, r2
 8003fd2:	f7fe fbac 	bl	800272e <vListInsert>
 8003fd6:	e012      	b.n	8003ffe <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003fd8:	687a      	ldr	r2, [r7, #4]
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d206      	bcs.n	8003fee <prvInsertTimerInActiveList+0x62>
 8003fe0:	68ba      	ldr	r2, [r7, #8]
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	429a      	cmp	r2, r3
 8003fe6:	d302      	bcc.n	8003fee <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003fe8:	2301      	movs	r3, #1
 8003fea:	617b      	str	r3, [r7, #20]
 8003fec:	e007      	b.n	8003ffe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003fee:	4b07      	ldr	r3, [pc, #28]	; (800400c <prvInsertTimerInActiveList+0x80>)
 8003ff0:	681a      	ldr	r2, [r3, #0]
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	3304      	adds	r3, #4
 8003ff6:	0019      	movs	r1, r3
 8003ff8:	0010      	movs	r0, r2
 8003ffa:	f7fe fb98 	bl	800272e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8003ffe:	697b      	ldr	r3, [r7, #20]
}
 8004000:	0018      	movs	r0, r3
 8004002:	46bd      	mov	sp, r7
 8004004:	b006      	add	sp, #24
 8004006:	bd80      	pop	{r7, pc}
 8004008:	20000e50 	.word	0x20000e50
 800400c:	20000e4c 	.word	0x20000e4c

08004010 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004010:	b590      	push	{r4, r7, lr}
 8004012:	b08d      	sub	sp, #52	; 0x34
 8004014:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004016:	e07f      	b.n	8004118 <prvProcessReceivedCommands+0x108>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004018:	2208      	movs	r2, #8
 800401a:	18bb      	adds	r3, r7, r2
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	2b00      	cmp	r3, #0
 8004020:	da0f      	bge.n	8004042 <prvProcessReceivedCommands+0x32>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004022:	18bb      	adds	r3, r7, r2
 8004024:	3304      	adds	r3, #4
 8004026:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800402a:	2b00      	cmp	r3, #0
 800402c:	d101      	bne.n	8004032 <prvProcessReceivedCommands+0x22>
 800402e:	b672      	cpsid	i
 8004030:	e7fe      	b.n	8004030 <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004034:	681a      	ldr	r2, [r3, #0]
 8004036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004038:	6858      	ldr	r0, [r3, #4]
 800403a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800403c:	689b      	ldr	r3, [r3, #8]
 800403e:	0019      	movs	r1, r3
 8004040:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004042:	2208      	movs	r2, #8
 8004044:	18bb      	adds	r3, r7, r2
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	2b00      	cmp	r3, #0
 800404a:	db64      	blt.n	8004116 <prvProcessReceivedCommands+0x106>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800404c:	18bb      	adds	r3, r7, r2
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004052:	6a3b      	ldr	r3, [r7, #32]
 8004054:	695b      	ldr	r3, [r3, #20]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d004      	beq.n	8004064 <prvProcessReceivedCommands+0x54>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800405a:	6a3b      	ldr	r3, [r7, #32]
 800405c:	3304      	adds	r3, #4
 800405e:	0018      	movs	r0, r3
 8004060:	f7fe fb9b 	bl	800279a <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004064:	1d3b      	adds	r3, r7, #4
 8004066:	0018      	movs	r0, r3
 8004068:	f7ff ff70 	bl	8003f4c <prvSampleTimeNow>
 800406c:	0003      	movs	r3, r0
 800406e:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 8004070:	2308      	movs	r3, #8
 8004072:	18fb      	adds	r3, r7, r3
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	2b09      	cmp	r3, #9
 8004078:	d84e      	bhi.n	8004118 <prvProcessReceivedCommands+0x108>
 800407a:	009a      	lsls	r2, r3, #2
 800407c:	4b2e      	ldr	r3, [pc, #184]	; (8004138 <prvProcessReceivedCommands+0x128>)
 800407e:	18d3      	adds	r3, r2, r3
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	469f      	mov	pc, r3
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004084:	2408      	movs	r4, #8
 8004086:	193b      	adds	r3, r7, r4
 8004088:	685a      	ldr	r2, [r3, #4]
 800408a:	6a3b      	ldr	r3, [r7, #32]
 800408c:	699b      	ldr	r3, [r3, #24]
 800408e:	18d1      	adds	r1, r2, r3
 8004090:	193b      	adds	r3, r7, r4
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	69fa      	ldr	r2, [r7, #28]
 8004096:	6a38      	ldr	r0, [r7, #32]
 8004098:	f7ff ff78 	bl	8003f8c <prvInsertTimerInActiveList>
 800409c:	1e03      	subs	r3, r0, #0
 800409e:	d03b      	beq.n	8004118 <prvProcessReceivedCommands+0x108>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80040a0:	6a3b      	ldr	r3, [r7, #32]
 80040a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040a4:	6a3a      	ldr	r2, [r7, #32]
 80040a6:	0010      	movs	r0, r2
 80040a8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80040aa:	6a3b      	ldr	r3, [r7, #32]
 80040ac:	69db      	ldr	r3, [r3, #28]
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d132      	bne.n	8004118 <prvProcessReceivedCommands+0x108>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80040b2:	193b      	adds	r3, r7, r4
 80040b4:	685a      	ldr	r2, [r3, #4]
 80040b6:	6a3b      	ldr	r3, [r7, #32]
 80040b8:	699b      	ldr	r3, [r3, #24]
 80040ba:	18d2      	adds	r2, r2, r3
 80040bc:	6a38      	ldr	r0, [r7, #32]
 80040be:	2300      	movs	r3, #0
 80040c0:	9300      	str	r3, [sp, #0]
 80040c2:	2300      	movs	r3, #0
 80040c4:	2100      	movs	r1, #0
 80040c6:	f7ff fe45 	bl	8003d54 <xTimerGenericCommand>
 80040ca:	0003      	movs	r3, r0
 80040cc:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 80040ce:	69bb      	ldr	r3, [r7, #24]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d121      	bne.n	8004118 <prvProcessReceivedCommands+0x108>
 80040d4:	b672      	cpsid	i
 80040d6:	e7fe      	b.n	80040d6 <prvProcessReceivedCommands+0xc6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80040d8:	2308      	movs	r3, #8
 80040da:	18fb      	adds	r3, r7, r3
 80040dc:	685a      	ldr	r2, [r3, #4]
 80040de:	6a3b      	ldr	r3, [r7, #32]
 80040e0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80040e2:	6a3b      	ldr	r3, [r7, #32]
 80040e4:	699b      	ldr	r3, [r3, #24]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d101      	bne.n	80040ee <prvProcessReceivedCommands+0xde>
 80040ea:	b672      	cpsid	i
 80040ec:	e7fe      	b.n	80040ec <prvProcessReceivedCommands+0xdc>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80040ee:	6a3b      	ldr	r3, [r7, #32]
 80040f0:	699a      	ldr	r2, [r3, #24]
 80040f2:	69fb      	ldr	r3, [r7, #28]
 80040f4:	18d1      	adds	r1, r2, r3
 80040f6:	69fb      	ldr	r3, [r7, #28]
 80040f8:	69fa      	ldr	r2, [r7, #28]
 80040fa:	6a38      	ldr	r0, [r7, #32]
 80040fc:	f7ff ff46 	bl	8003f8c <prvInsertTimerInActiveList>
					break;
 8004100:	e00a      	b.n	8004118 <prvProcessReceivedCommands+0x108>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8004102:	6a3b      	ldr	r3, [r7, #32]
 8004104:	222c      	movs	r2, #44	; 0x2c
 8004106:	5c9b      	ldrb	r3, [r3, r2]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d105      	bne.n	8004118 <prvProcessReceivedCommands+0x108>
						{
							vPortFree( pxTimer );
 800410c:	6a3b      	ldr	r3, [r7, #32]
 800410e:	0018      	movs	r0, r3
 8004110:	f000 fa8c 	bl	800462c <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004114:	e000      	b.n	8004118 <prvProcessReceivedCommands+0x108>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8004116:	46c0      	nop			; (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004118:	4b08      	ldr	r3, [pc, #32]	; (800413c <prvProcessReceivedCommands+0x12c>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	2208      	movs	r2, #8
 800411e:	18b9      	adds	r1, r7, r2
 8004120:	2200      	movs	r2, #0
 8004122:	0018      	movs	r0, r3
 8004124:	f7fe fd5c 	bl	8002be0 <xQueueReceive>
 8004128:	1e03      	subs	r3, r0, #0
 800412a:	d000      	beq.n	800412e <prvProcessReceivedCommands+0x11e>
 800412c:	e774      	b.n	8004018 <prvProcessReceivedCommands+0x8>
	}
}
 800412e:	46c0      	nop			; (mov r8, r8)
 8004130:	46c0      	nop			; (mov r8, r8)
 8004132:	46bd      	mov	sp, r7
 8004134:	b00b      	add	sp, #44	; 0x2c
 8004136:	bd90      	pop	{r4, r7, pc}
 8004138:	08004af8 	.word	0x08004af8
 800413c:	20000e54 	.word	0x20000e54

08004140 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b088      	sub	sp, #32
 8004144:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004146:	e03e      	b.n	80041c6 <prvSwitchTimerLists+0x86>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004148:	4b28      	ldr	r3, [pc, #160]	; (80041ec <prvSwitchTimerLists+0xac>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	68db      	ldr	r3, [r3, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004152:	4b26      	ldr	r3, [pc, #152]	; (80041ec <prvSwitchTimerLists+0xac>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	68db      	ldr	r3, [r3, #12]
 8004158:	68db      	ldr	r3, [r3, #12]
 800415a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	3304      	adds	r3, #4
 8004160:	0018      	movs	r0, r3
 8004162:	f7fe fb1a 	bl	800279a <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800416a:	68fa      	ldr	r2, [r7, #12]
 800416c:	0010      	movs	r0, r2
 800416e:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	69db      	ldr	r3, [r3, #28]
 8004174:	2b01      	cmp	r3, #1
 8004176:	d126      	bne.n	80041c6 <prvSwitchTimerLists+0x86>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	699b      	ldr	r3, [r3, #24]
 800417c:	693a      	ldr	r2, [r7, #16]
 800417e:	18d3      	adds	r3, r2, r3
 8004180:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004182:	68ba      	ldr	r2, [r7, #8]
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	429a      	cmp	r2, r3
 8004188:	d90e      	bls.n	80041a8 <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	68ba      	ldr	r2, [r7, #8]
 800418e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	68fa      	ldr	r2, [r7, #12]
 8004194:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004196:	4b15      	ldr	r3, [pc, #84]	; (80041ec <prvSwitchTimerLists+0xac>)
 8004198:	681a      	ldr	r2, [r3, #0]
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	3304      	adds	r3, #4
 800419e:	0019      	movs	r1, r3
 80041a0:	0010      	movs	r0, r2
 80041a2:	f7fe fac4 	bl	800272e <vListInsert>
 80041a6:	e00e      	b.n	80041c6 <prvSwitchTimerLists+0x86>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80041a8:	693a      	ldr	r2, [r7, #16]
 80041aa:	68f8      	ldr	r0, [r7, #12]
 80041ac:	2300      	movs	r3, #0
 80041ae:	9300      	str	r3, [sp, #0]
 80041b0:	2300      	movs	r3, #0
 80041b2:	2100      	movs	r1, #0
 80041b4:	f7ff fdce 	bl	8003d54 <xTimerGenericCommand>
 80041b8:	0003      	movs	r3, r0
 80041ba:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d101      	bne.n	80041c6 <prvSwitchTimerLists+0x86>
 80041c2:	b672      	cpsid	i
 80041c4:	e7fe      	b.n	80041c4 <prvSwitchTimerLists+0x84>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80041c6:	4b09      	ldr	r3, [pc, #36]	; (80041ec <prvSwitchTimerLists+0xac>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d1bb      	bne.n	8004148 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80041d0:	4b06      	ldr	r3, [pc, #24]	; (80041ec <prvSwitchTimerLists+0xac>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80041d6:	4b06      	ldr	r3, [pc, #24]	; (80041f0 <prvSwitchTimerLists+0xb0>)
 80041d8:	681a      	ldr	r2, [r3, #0]
 80041da:	4b04      	ldr	r3, [pc, #16]	; (80041ec <prvSwitchTimerLists+0xac>)
 80041dc:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 80041de:	4b04      	ldr	r3, [pc, #16]	; (80041f0 <prvSwitchTimerLists+0xb0>)
 80041e0:	697a      	ldr	r2, [r7, #20]
 80041e2:	601a      	str	r2, [r3, #0]
}
 80041e4:	46c0      	nop			; (mov r8, r8)
 80041e6:	46bd      	mov	sp, r7
 80041e8:	b006      	add	sp, #24
 80041ea:	bd80      	pop	{r7, pc}
 80041ec:	20000e4c 	.word	0x20000e4c
 80041f0:	20000e50 	.word	0x20000e50

080041f4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b082      	sub	sp, #8
 80041f8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80041fa:	f000 f8d9 	bl	80043b0 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80041fe:	4b16      	ldr	r3, [pc, #88]	; (8004258 <prvCheckForValidListAndQueue+0x64>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d123      	bne.n	800424e <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 8004206:	4b15      	ldr	r3, [pc, #84]	; (800425c <prvCheckForValidListAndQueue+0x68>)
 8004208:	0018      	movs	r0, r3
 800420a:	f7fe fa45 	bl	8002698 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800420e:	4b14      	ldr	r3, [pc, #80]	; (8004260 <prvCheckForValidListAndQueue+0x6c>)
 8004210:	0018      	movs	r0, r3
 8004212:	f7fe fa41 	bl	8002698 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004216:	4b13      	ldr	r3, [pc, #76]	; (8004264 <prvCheckForValidListAndQueue+0x70>)
 8004218:	4a10      	ldr	r2, [pc, #64]	; (800425c <prvCheckForValidListAndQueue+0x68>)
 800421a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800421c:	4b12      	ldr	r3, [pc, #72]	; (8004268 <prvCheckForValidListAndQueue+0x74>)
 800421e:	4a10      	ldr	r2, [pc, #64]	; (8004260 <prvCheckForValidListAndQueue+0x6c>)
 8004220:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004222:	4b12      	ldr	r3, [pc, #72]	; (800426c <prvCheckForValidListAndQueue+0x78>)
 8004224:	4a12      	ldr	r2, [pc, #72]	; (8004270 <prvCheckForValidListAndQueue+0x7c>)
 8004226:	2100      	movs	r1, #0
 8004228:	9100      	str	r1, [sp, #0]
 800422a:	2110      	movs	r1, #16
 800422c:	200a      	movs	r0, #10
 800422e:	f7fe fb30 	bl	8002892 <xQueueGenericCreateStatic>
 8004232:	0002      	movs	r2, r0
 8004234:	4b08      	ldr	r3, [pc, #32]	; (8004258 <prvCheckForValidListAndQueue+0x64>)
 8004236:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004238:	4b07      	ldr	r3, [pc, #28]	; (8004258 <prvCheckForValidListAndQueue+0x64>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d006      	beq.n	800424e <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004240:	4b05      	ldr	r3, [pc, #20]	; (8004258 <prvCheckForValidListAndQueue+0x64>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a0b      	ldr	r2, [pc, #44]	; (8004274 <prvCheckForValidListAndQueue+0x80>)
 8004246:	0011      	movs	r1, r2
 8004248:	0018      	movs	r0, r3
 800424a:	f7fe fe9b 	bl	8002f84 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800424e:	f000 f8c1 	bl	80043d4 <vPortExitCritical>
}
 8004252:	46c0      	nop			; (mov r8, r8)
 8004254:	46bd      	mov	sp, r7
 8004256:	bd80      	pop	{r7, pc}
 8004258:	20000e54 	.word	0x20000e54
 800425c:	20000e24 	.word	0x20000e24
 8004260:	20000e38 	.word	0x20000e38
 8004264:	20000e4c 	.word	0x20000e4c
 8004268:	20000e50 	.word	0x20000e50
 800426c:	20000f00 	.word	0x20000f00
 8004270:	20000e60 	.word	0x20000e60
 8004274:	08004a90 	.word	0x08004a90

08004278 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b084      	sub	sp, #16
 800427c:	af00      	add	r7, sp, #0
 800427e:	60f8      	str	r0, [r7, #12]
 8004280:	60b9      	str	r1, [r7, #8]
 8004282:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	3b04      	subs	r3, #4
 8004288:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2280      	movs	r2, #128	; 0x80
 800428e:	0452      	lsls	r2, r2, #17
 8004290:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	3b04      	subs	r3, #4
 8004296:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8004298:	68ba      	ldr	r2, [r7, #8]
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	3b04      	subs	r3, #4
 80042a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80042a4:	4a08      	ldr	r2, [pc, #32]	; (80042c8 <pxPortInitialiseStack+0x50>)
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	3b14      	subs	r3, #20
 80042ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80042b0:	687a      	ldr	r2, [r7, #4]
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	3b20      	subs	r3, #32
 80042ba:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80042bc:	68fb      	ldr	r3, [r7, #12]
}
 80042be:	0018      	movs	r0, r3
 80042c0:	46bd      	mov	sp, r7
 80042c2:	b004      	add	sp, #16
 80042c4:	bd80      	pop	{r7, pc}
 80042c6:	46c0      	nop			; (mov r8, r8)
 80042c8:	080042cd 	.word	0x080042cd

080042cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b082      	sub	sp, #8
 80042d0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80042d2:	2300      	movs	r3, #0
 80042d4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80042d6:	4b08      	ldr	r3, [pc, #32]	; (80042f8 <prvTaskExitError+0x2c>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	3301      	adds	r3, #1
 80042dc:	d001      	beq.n	80042e2 <prvTaskExitError+0x16>
 80042de:	b672      	cpsid	i
 80042e0:	e7fe      	b.n	80042e0 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 80042e2:	b672      	cpsid	i
	while( ulDummy == 0 )
 80042e4:	46c0      	nop			; (mov r8, r8)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d0fc      	beq.n	80042e6 <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80042ec:	46c0      	nop			; (mov r8, r8)
 80042ee:	46c0      	nop			; (mov r8, r8)
 80042f0:	46bd      	mov	sp, r7
 80042f2:	b002      	add	sp, #8
 80042f4:	bd80      	pop	{r7, pc}
 80042f6:	46c0      	nop			; (mov r8, r8)
 80042f8:	2000000c 	.word	0x2000000c

080042fc <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8004300:	46c0      	nop			; (mov r8, r8)
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}
	...

08004310 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8004310:	4a0b      	ldr	r2, [pc, #44]	; (8004340 <pxCurrentTCBConst2>)
 8004312:	6813      	ldr	r3, [r2, #0]
 8004314:	6818      	ldr	r0, [r3, #0]
 8004316:	3020      	adds	r0, #32
 8004318:	f380 8809 	msr	PSP, r0
 800431c:	2002      	movs	r0, #2
 800431e:	f380 8814 	msr	CONTROL, r0
 8004322:	f3bf 8f6f 	isb	sy
 8004326:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8004328:	46ae      	mov	lr, r5
 800432a:	bc08      	pop	{r3}
 800432c:	bc04      	pop	{r2}
 800432e:	b662      	cpsie	i
 8004330:	4718      	bx	r3
 8004332:	46c0      	nop			; (mov r8, r8)
 8004334:	46c0      	nop			; (mov r8, r8)
 8004336:	46c0      	nop			; (mov r8, r8)
 8004338:	46c0      	nop			; (mov r8, r8)
 800433a:	46c0      	nop			; (mov r8, r8)
 800433c:	46c0      	nop			; (mov r8, r8)
 800433e:	46c0      	nop			; (mov r8, r8)

08004340 <pxCurrentTCBConst2>:
 8004340:	20000924 	.word	0x20000924
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8004344:	46c0      	nop			; (mov r8, r8)
 8004346:	46c0      	nop			; (mov r8, r8)

08004348 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004348:	b580      	push	{r7, lr}
 800434a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 800434c:	4b0e      	ldr	r3, [pc, #56]	; (8004388 <xPortStartScheduler+0x40>)
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	4b0d      	ldr	r3, [pc, #52]	; (8004388 <xPortStartScheduler+0x40>)
 8004352:	21ff      	movs	r1, #255	; 0xff
 8004354:	0409      	lsls	r1, r1, #16
 8004356:	430a      	orrs	r2, r1
 8004358:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 800435a:	4b0b      	ldr	r3, [pc, #44]	; (8004388 <xPortStartScheduler+0x40>)
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	4b0a      	ldr	r3, [pc, #40]	; (8004388 <xPortStartScheduler+0x40>)
 8004360:	21ff      	movs	r1, #255	; 0xff
 8004362:	0609      	lsls	r1, r1, #24
 8004364:	430a      	orrs	r2, r1
 8004366:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 8004368:	f000 f898 	bl	800449c <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800436c:	4b07      	ldr	r3, [pc, #28]	; (800438c <xPortStartScheduler+0x44>)
 800436e:	2200      	movs	r2, #0
 8004370:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8004372:	f7ff ffcd 	bl	8004310 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004376:	f7ff f9a7 	bl	80036c8 <vTaskSwitchContext>
	prvTaskExitError();
 800437a:	f7ff ffa7 	bl	80042cc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800437e:	2300      	movs	r3, #0
}
 8004380:	0018      	movs	r0, r3
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}
 8004386:	46c0      	nop			; (mov r8, r8)
 8004388:	e000ed20 	.word	0xe000ed20
 800438c:	2000000c 	.word	0x2000000c

08004390 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8004390:	b580      	push	{r7, lr}
 8004392:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8004394:	4b05      	ldr	r3, [pc, #20]	; (80043ac <vPortYield+0x1c>)
 8004396:	2280      	movs	r2, #128	; 0x80
 8004398:	0552      	lsls	r2, r2, #21
 800439a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 800439c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80043a0:	f3bf 8f6f 	isb	sy
}
 80043a4:	46c0      	nop			; (mov r8, r8)
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}
 80043aa:	46c0      	nop			; (mov r8, r8)
 80043ac:	e000ed04 	.word	0xe000ed04

080043b0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 80043b4:	b672      	cpsid	i
    uxCriticalNesting++;
 80043b6:	4b06      	ldr	r3, [pc, #24]	; (80043d0 <vPortEnterCritical+0x20>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	1c5a      	adds	r2, r3, #1
 80043bc:	4b04      	ldr	r3, [pc, #16]	; (80043d0 <vPortEnterCritical+0x20>)
 80043be:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 80043c0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80043c4:	f3bf 8f6f 	isb	sy
}
 80043c8:	46c0      	nop			; (mov r8, r8)
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}
 80043ce:	46c0      	nop			; (mov r8, r8)
 80043d0:	2000000c 	.word	0x2000000c

080043d4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80043d8:	4b09      	ldr	r3, [pc, #36]	; (8004400 <vPortExitCritical+0x2c>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d101      	bne.n	80043e4 <vPortExitCritical+0x10>
 80043e0:	b672      	cpsid	i
 80043e2:	e7fe      	b.n	80043e2 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 80043e4:	4b06      	ldr	r3, [pc, #24]	; (8004400 <vPortExitCritical+0x2c>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	1e5a      	subs	r2, r3, #1
 80043ea:	4b05      	ldr	r3, [pc, #20]	; (8004400 <vPortExitCritical+0x2c>)
 80043ec:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 80043ee:	4b04      	ldr	r3, [pc, #16]	; (8004400 <vPortExitCritical+0x2c>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d100      	bne.n	80043f8 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 80043f6:	b662      	cpsie	i
    }
}
 80043f8:	46c0      	nop			; (mov r8, r8)
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd80      	pop	{r7, pc}
 80043fe:	46c0      	nop			; (mov r8, r8)
 8004400:	2000000c 	.word	0x2000000c

08004404 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8004404:	f3ef 8010 	mrs	r0, PRIMASK
 8004408:	b672      	cpsid	i
 800440a:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 800440c:	46c0      	nop			; (mov r8, r8)
 800440e:	0018      	movs	r0, r3

08004410 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8004410:	f380 8810 	msr	PRIMASK, r0
 8004414:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 8004416:	46c0      	nop			; (mov r8, r8)
	...

08004420 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004420:	f3ef 8009 	mrs	r0, PSP
 8004424:	4b0e      	ldr	r3, [pc, #56]	; (8004460 <pxCurrentTCBConst>)
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	3820      	subs	r0, #32
 800442a:	6010      	str	r0, [r2, #0]
 800442c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800442e:	4644      	mov	r4, r8
 8004430:	464d      	mov	r5, r9
 8004432:	4656      	mov	r6, sl
 8004434:	465f      	mov	r7, fp
 8004436:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8004438:	b508      	push	{r3, lr}
 800443a:	b672      	cpsid	i
 800443c:	f7ff f944 	bl	80036c8 <vTaskSwitchContext>
 8004440:	b662      	cpsie	i
 8004442:	bc0c      	pop	{r2, r3}
 8004444:	6811      	ldr	r1, [r2, #0]
 8004446:	6808      	ldr	r0, [r1, #0]
 8004448:	3010      	adds	r0, #16
 800444a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800444c:	46a0      	mov	r8, r4
 800444e:	46a9      	mov	r9, r5
 8004450:	46b2      	mov	sl, r6
 8004452:	46bb      	mov	fp, r7
 8004454:	f380 8809 	msr	PSP, r0
 8004458:	3820      	subs	r0, #32
 800445a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800445c:	4718      	bx	r3
 800445e:	46c0      	nop			; (mov r8, r8)

08004460 <pxCurrentTCBConst>:
 8004460:	20000924 	.word	0x20000924
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8004464:	46c0      	nop			; (mov r8, r8)
 8004466:	46c0      	nop			; (mov r8, r8)

08004468 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b082      	sub	sp, #8
 800446c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800446e:	f7ff ffc9 	bl	8004404 <ulSetInterruptMaskFromISR>
 8004472:	0003      	movs	r3, r0
 8004474:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004476:	f7ff f873 	bl	8003560 <xTaskIncrementTick>
 800447a:	1e03      	subs	r3, r0, #0
 800447c:	d003      	beq.n	8004486 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 800447e:	4b06      	ldr	r3, [pc, #24]	; (8004498 <SysTick_Handler+0x30>)
 8004480:	2280      	movs	r2, #128	; 0x80
 8004482:	0552      	lsls	r2, r2, #21
 8004484:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	0018      	movs	r0, r3
 800448a:	f7ff ffc1 	bl	8004410 <vClearInterruptMaskFromISR>
}
 800448e:	46c0      	nop			; (mov r8, r8)
 8004490:	46bd      	mov	sp, r7
 8004492:	b002      	add	sp, #8
 8004494:	bd80      	pop	{r7, pc}
 8004496:	46c0      	nop			; (mov r8, r8)
 8004498:	e000ed04 	.word	0xe000ed04

0800449c <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 800449c:	b580      	push	{r7, lr}
 800449e:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 80044a0:	4b0b      	ldr	r3, [pc, #44]	; (80044d0 <prvSetupTimerInterrupt+0x34>)
 80044a2:	2200      	movs	r2, #0
 80044a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 80044a6:	4b0b      	ldr	r3, [pc, #44]	; (80044d4 <prvSetupTimerInterrupt+0x38>)
 80044a8:	2200      	movs	r2, #0
 80044aa:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80044ac:	4b0a      	ldr	r3, [pc, #40]	; (80044d8 <prvSetupTimerInterrupt+0x3c>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	22fa      	movs	r2, #250	; 0xfa
 80044b2:	0091      	lsls	r1, r2, #2
 80044b4:	0018      	movs	r0, r3
 80044b6:	f7fb fe27 	bl	8000108 <__udivsi3>
 80044ba:	0003      	movs	r3, r0
 80044bc:	001a      	movs	r2, r3
 80044be:	4b07      	ldr	r3, [pc, #28]	; (80044dc <prvSetupTimerInterrupt+0x40>)
 80044c0:	3a01      	subs	r2, #1
 80044c2:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 80044c4:	4b02      	ldr	r3, [pc, #8]	; (80044d0 <prvSetupTimerInterrupt+0x34>)
 80044c6:	2207      	movs	r2, #7
 80044c8:	601a      	str	r2, [r3, #0]
}
 80044ca:	46c0      	nop			; (mov r8, r8)
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bd80      	pop	{r7, pc}
 80044d0:	e000e010 	.word	0xe000e010
 80044d4:	e000e018 	.word	0xe000e018
 80044d8:	20000000 	.word	0x20000000
 80044dc:	e000e014 	.word	0xe000e014

080044e0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b086      	sub	sp, #24
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80044e8:	2300      	movs	r3, #0
 80044ea:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 80044ec:	f7fe ff92 	bl	8003414 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80044f0:	4b49      	ldr	r3, [pc, #292]	; (8004618 <pvPortMalloc+0x138>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d101      	bne.n	80044fc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80044f8:	f000 f8e0 	bl	80046bc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80044fc:	4b47      	ldr	r3, [pc, #284]	; (800461c <pvPortMalloc+0x13c>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	687a      	ldr	r2, [r7, #4]
 8004502:	4013      	ands	r3, r2
 8004504:	d000      	beq.n	8004508 <pvPortMalloc+0x28>
 8004506:	e079      	b.n	80045fc <pvPortMalloc+0x11c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d012      	beq.n	8004534 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 800450e:	2208      	movs	r2, #8
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	189b      	adds	r3, r3, r2
 8004514:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2207      	movs	r2, #7
 800451a:	4013      	ands	r3, r2
 800451c:	d00a      	beq.n	8004534 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2207      	movs	r2, #7
 8004522:	4393      	bics	r3, r2
 8004524:	3308      	adds	r3, #8
 8004526:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2207      	movs	r2, #7
 800452c:	4013      	ands	r3, r2
 800452e:	d001      	beq.n	8004534 <pvPortMalloc+0x54>
 8004530:	b672      	cpsid	i
 8004532:	e7fe      	b.n	8004532 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d060      	beq.n	80045fc <pvPortMalloc+0x11c>
 800453a:	4b39      	ldr	r3, [pc, #228]	; (8004620 <pvPortMalloc+0x140>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	687a      	ldr	r2, [r7, #4]
 8004540:	429a      	cmp	r2, r3
 8004542:	d85b      	bhi.n	80045fc <pvPortMalloc+0x11c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004544:	4b37      	ldr	r3, [pc, #220]	; (8004624 <pvPortMalloc+0x144>)
 8004546:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8004548:	4b36      	ldr	r3, [pc, #216]	; (8004624 <pvPortMalloc+0x144>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800454e:	e004      	b.n	800455a <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	687a      	ldr	r2, [r7, #4]
 8004560:	429a      	cmp	r2, r3
 8004562:	d903      	bls.n	800456c <pvPortMalloc+0x8c>
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d1f1      	bne.n	8004550 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800456c:	4b2a      	ldr	r3, [pc, #168]	; (8004618 <pvPortMalloc+0x138>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	697a      	ldr	r2, [r7, #20]
 8004572:	429a      	cmp	r2, r3
 8004574:	d042      	beq.n	80045fc <pvPortMalloc+0x11c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	2208      	movs	r2, #8
 800457c:	189b      	adds	r3, r3, r2
 800457e:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004580:	697b      	ldr	r3, [r7, #20]
 8004582:	681a      	ldr	r2, [r3, #0]
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	685a      	ldr	r2, [r3, #4]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	1ad2      	subs	r2, r2, r3
 8004590:	2308      	movs	r3, #8
 8004592:	005b      	lsls	r3, r3, #1
 8004594:	429a      	cmp	r2, r3
 8004596:	d916      	bls.n	80045c6 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004598:	697a      	ldr	r2, [r7, #20]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	18d3      	adds	r3, r2, r3
 800459e:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	2207      	movs	r2, #7
 80045a4:	4013      	ands	r3, r2
 80045a6:	d001      	beq.n	80045ac <pvPortMalloc+0xcc>
 80045a8:	b672      	cpsid	i
 80045aa:	e7fe      	b.n	80045aa <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	685a      	ldr	r2, [r3, #4]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	1ad2      	subs	r2, r2, r3
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	687a      	ldr	r2, [r7, #4]
 80045bc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	0018      	movs	r0, r3
 80045c2:	f000 f8db 	bl	800477c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80045c6:	4b16      	ldr	r3, [pc, #88]	; (8004620 <pvPortMalloc+0x140>)
 80045c8:	681a      	ldr	r2, [r3, #0]
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	1ad2      	subs	r2, r2, r3
 80045d0:	4b13      	ldr	r3, [pc, #76]	; (8004620 <pvPortMalloc+0x140>)
 80045d2:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80045d4:	4b12      	ldr	r3, [pc, #72]	; (8004620 <pvPortMalloc+0x140>)
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	4b13      	ldr	r3, [pc, #76]	; (8004628 <pvPortMalloc+0x148>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	429a      	cmp	r2, r3
 80045de:	d203      	bcs.n	80045e8 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80045e0:	4b0f      	ldr	r3, [pc, #60]	; (8004620 <pvPortMalloc+0x140>)
 80045e2:	681a      	ldr	r2, [r3, #0]
 80045e4:	4b10      	ldr	r3, [pc, #64]	; (8004628 <pvPortMalloc+0x148>)
 80045e6:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80045e8:	697b      	ldr	r3, [r7, #20]
 80045ea:	685a      	ldr	r2, [r3, #4]
 80045ec:	4b0b      	ldr	r3, [pc, #44]	; (800461c <pvPortMalloc+0x13c>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	431a      	orrs	r2, r3
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	2200      	movs	r2, #0
 80045fa:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80045fc:	f7fe ff16 	bl	800342c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	2207      	movs	r2, #7
 8004604:	4013      	ands	r3, r2
 8004606:	d001      	beq.n	800460c <pvPortMalloc+0x12c>
 8004608:	b672      	cpsid	i
 800460a:	e7fe      	b.n	800460a <pvPortMalloc+0x12a>
	return pvReturn;
 800460c:	68fb      	ldr	r3, [r7, #12]
}
 800460e:	0018      	movs	r0, r3
 8004610:	46bd      	mov	sp, r7
 8004612:	b006      	add	sp, #24
 8004614:	bd80      	pop	{r7, pc}
 8004616:	46c0      	nop			; (mov r8, r8)
 8004618:	20001b58 	.word	0x20001b58
 800461c:	20001b64 	.word	0x20001b64
 8004620:	20001b5c 	.word	0x20001b5c
 8004624:	20001b50 	.word	0x20001b50
 8004628:	20001b60 	.word	0x20001b60

0800462c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b084      	sub	sp, #16
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d035      	beq.n	80046aa <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800463e:	2308      	movs	r3, #8
 8004640:	425b      	negs	r3, r3
 8004642:	68fa      	ldr	r2, [r7, #12]
 8004644:	18d3      	adds	r3, r2, r3
 8004646:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	685a      	ldr	r2, [r3, #4]
 8004650:	4b18      	ldr	r3, [pc, #96]	; (80046b4 <vPortFree+0x88>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4013      	ands	r3, r2
 8004656:	d101      	bne.n	800465c <vPortFree+0x30>
 8004658:	b672      	cpsid	i
 800465a:	e7fe      	b.n	800465a <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d001      	beq.n	8004668 <vPortFree+0x3c>
 8004664:	b672      	cpsid	i
 8004666:	e7fe      	b.n	8004666 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	685a      	ldr	r2, [r3, #4]
 800466c:	4b11      	ldr	r3, [pc, #68]	; (80046b4 <vPortFree+0x88>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4013      	ands	r3, r2
 8004672:	d01a      	beq.n	80046aa <vPortFree+0x7e>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d116      	bne.n	80046aa <vPortFree+0x7e>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	685a      	ldr	r2, [r3, #4]
 8004680:	4b0c      	ldr	r3, [pc, #48]	; (80046b4 <vPortFree+0x88>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	43db      	mvns	r3, r3
 8004686:	401a      	ands	r2, r3
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800468c:	f7fe fec2 	bl	8003414 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	685a      	ldr	r2, [r3, #4]
 8004694:	4b08      	ldr	r3, [pc, #32]	; (80046b8 <vPortFree+0x8c>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	18d2      	adds	r2, r2, r3
 800469a:	4b07      	ldr	r3, [pc, #28]	; (80046b8 <vPortFree+0x8c>)
 800469c:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	0018      	movs	r0, r3
 80046a2:	f000 f86b 	bl	800477c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80046a6:	f7fe fec1 	bl	800342c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80046aa:	46c0      	nop			; (mov r8, r8)
 80046ac:	46bd      	mov	sp, r7
 80046ae:	b004      	add	sp, #16
 80046b0:	bd80      	pop	{r7, pc}
 80046b2:	46c0      	nop			; (mov r8, r8)
 80046b4:	20001b64 	.word	0x20001b64
 80046b8:	20001b5c 	.word	0x20001b5c

080046bc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b084      	sub	sp, #16
 80046c0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80046c2:	23c0      	movs	r3, #192	; 0xc0
 80046c4:	011b      	lsls	r3, r3, #4
 80046c6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80046c8:	4b26      	ldr	r3, [pc, #152]	; (8004764 <prvHeapInit+0xa8>)
 80046ca:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	2207      	movs	r2, #7
 80046d0:	4013      	ands	r3, r2
 80046d2:	d00c      	beq.n	80046ee <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	3307      	adds	r3, #7
 80046d8:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2207      	movs	r2, #7
 80046de:	4393      	bics	r3, r2
 80046e0:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80046e2:	68ba      	ldr	r2, [r7, #8]
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	1ad2      	subs	r2, r2, r3
 80046e8:	4b1e      	ldr	r3, [pc, #120]	; (8004764 <prvHeapInit+0xa8>)
 80046ea:	18d3      	adds	r3, r2, r3
 80046ec:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80046f2:	4b1d      	ldr	r3, [pc, #116]	; (8004768 <prvHeapInit+0xac>)
 80046f4:	687a      	ldr	r2, [r7, #4]
 80046f6:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80046f8:	4b1b      	ldr	r3, [pc, #108]	; (8004768 <prvHeapInit+0xac>)
 80046fa:	2200      	movs	r2, #0
 80046fc:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	68ba      	ldr	r2, [r7, #8]
 8004702:	18d3      	adds	r3, r2, r3
 8004704:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004706:	2208      	movs	r2, #8
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	1a9b      	subs	r3, r3, r2
 800470c:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2207      	movs	r2, #7
 8004712:	4393      	bics	r3, r2
 8004714:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004716:	68fa      	ldr	r2, [r7, #12]
 8004718:	4b14      	ldr	r3, [pc, #80]	; (800476c <prvHeapInit+0xb0>)
 800471a:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 800471c:	4b13      	ldr	r3, [pc, #76]	; (800476c <prvHeapInit+0xb0>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	2200      	movs	r2, #0
 8004722:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004724:	4b11      	ldr	r3, [pc, #68]	; (800476c <prvHeapInit+0xb0>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	2200      	movs	r2, #0
 800472a:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	68fa      	ldr	r2, [r7, #12]
 8004734:	1ad2      	subs	r2, r2, r3
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800473a:	4b0c      	ldr	r3, [pc, #48]	; (800476c <prvHeapInit+0xb0>)
 800473c:	681a      	ldr	r2, [r3, #0]
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	685a      	ldr	r2, [r3, #4]
 8004746:	4b0a      	ldr	r3, [pc, #40]	; (8004770 <prvHeapInit+0xb4>)
 8004748:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	685a      	ldr	r2, [r3, #4]
 800474e:	4b09      	ldr	r3, [pc, #36]	; (8004774 <prvHeapInit+0xb8>)
 8004750:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004752:	4b09      	ldr	r3, [pc, #36]	; (8004778 <prvHeapInit+0xbc>)
 8004754:	2280      	movs	r2, #128	; 0x80
 8004756:	0612      	lsls	r2, r2, #24
 8004758:	601a      	str	r2, [r3, #0]
}
 800475a:	46c0      	nop			; (mov r8, r8)
 800475c:	46bd      	mov	sp, r7
 800475e:	b004      	add	sp, #16
 8004760:	bd80      	pop	{r7, pc}
 8004762:	46c0      	nop			; (mov r8, r8)
 8004764:	20000f50 	.word	0x20000f50
 8004768:	20001b50 	.word	0x20001b50
 800476c:	20001b58 	.word	0x20001b58
 8004770:	20001b60 	.word	0x20001b60
 8004774:	20001b5c 	.word	0x20001b5c
 8004778:	20001b64 	.word	0x20001b64

0800477c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b084      	sub	sp, #16
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004784:	4b27      	ldr	r3, [pc, #156]	; (8004824 <prvInsertBlockIntoFreeList+0xa8>)
 8004786:	60fb      	str	r3, [r7, #12]
 8004788:	e002      	b.n	8004790 <prvInsertBlockIntoFreeList+0x14>
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	60fb      	str	r3, [r7, #12]
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	687a      	ldr	r2, [r7, #4]
 8004796:	429a      	cmp	r2, r3
 8004798:	d8f7      	bhi.n	800478a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	68ba      	ldr	r2, [r7, #8]
 80047a4:	18d3      	adds	r3, r2, r3
 80047a6:	687a      	ldr	r2, [r7, #4]
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d108      	bne.n	80047be <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	685a      	ldr	r2, [r3, #4]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	18d2      	adds	r2, r2, r3
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	68ba      	ldr	r2, [r7, #8]
 80047c8:	18d2      	adds	r2, r2, r3
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	429a      	cmp	r2, r3
 80047d0:	d118      	bne.n	8004804 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	4b14      	ldr	r3, [pc, #80]	; (8004828 <prvInsertBlockIntoFreeList+0xac>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	429a      	cmp	r2, r3
 80047dc:	d00d      	beq.n	80047fa <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	685a      	ldr	r2, [r3, #4]
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	18d2      	adds	r2, r2, r3
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	601a      	str	r2, [r3, #0]
 80047f8:	e008      	b.n	800480c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80047fa:	4b0b      	ldr	r3, [pc, #44]	; (8004828 <prvInsertBlockIntoFreeList+0xac>)
 80047fc:	681a      	ldr	r2, [r3, #0]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	601a      	str	r2, [r3, #0]
 8004802:	e003      	b.n	800480c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681a      	ldr	r2, [r3, #0]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800480c:	68fa      	ldr	r2, [r7, #12]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	429a      	cmp	r2, r3
 8004812:	d002      	beq.n	800481a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	687a      	ldr	r2, [r7, #4]
 8004818:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800481a:	46c0      	nop			; (mov r8, r8)
 800481c:	46bd      	mov	sp, r7
 800481e:	b004      	add	sp, #16
 8004820:	bd80      	pop	{r7, pc}
 8004822:	46c0      	nop			; (mov r8, r8)
 8004824:	20001b50 	.word	0x20001b50
 8004828:	20001b58 	.word	0x20001b58

0800482c <__libc_init_array>:
 800482c:	b570      	push	{r4, r5, r6, lr}
 800482e:	2600      	movs	r6, #0
 8004830:	4d0c      	ldr	r5, [pc, #48]	; (8004864 <__libc_init_array+0x38>)
 8004832:	4c0d      	ldr	r4, [pc, #52]	; (8004868 <__libc_init_array+0x3c>)
 8004834:	1b64      	subs	r4, r4, r5
 8004836:	10a4      	asrs	r4, r4, #2
 8004838:	42a6      	cmp	r6, r4
 800483a:	d109      	bne.n	8004850 <__libc_init_array+0x24>
 800483c:	2600      	movs	r6, #0
 800483e:	f000 f8f9 	bl	8004a34 <_init>
 8004842:	4d0a      	ldr	r5, [pc, #40]	; (800486c <__libc_init_array+0x40>)
 8004844:	4c0a      	ldr	r4, [pc, #40]	; (8004870 <__libc_init_array+0x44>)
 8004846:	1b64      	subs	r4, r4, r5
 8004848:	10a4      	asrs	r4, r4, #2
 800484a:	42a6      	cmp	r6, r4
 800484c:	d105      	bne.n	800485a <__libc_init_array+0x2e>
 800484e:	bd70      	pop	{r4, r5, r6, pc}
 8004850:	00b3      	lsls	r3, r6, #2
 8004852:	58eb      	ldr	r3, [r5, r3]
 8004854:	4798      	blx	r3
 8004856:	3601      	adds	r6, #1
 8004858:	e7ee      	b.n	8004838 <__libc_init_array+0xc>
 800485a:	00b3      	lsls	r3, r6, #2
 800485c:	58eb      	ldr	r3, [r5, r3]
 800485e:	4798      	blx	r3
 8004860:	3601      	adds	r6, #1
 8004862:	e7f2      	b.n	800484a <__libc_init_array+0x1e>
 8004864:	08004b80 	.word	0x08004b80
 8004868:	08004b80 	.word	0x08004b80
 800486c:	08004b80 	.word	0x08004b80
 8004870:	08004b84 	.word	0x08004b84

08004874 <__retarget_lock_acquire_recursive>:
 8004874:	4770      	bx	lr

08004876 <__retarget_lock_release_recursive>:
 8004876:	4770      	bx	lr

08004878 <memcpy>:
 8004878:	2300      	movs	r3, #0
 800487a:	b510      	push	{r4, lr}
 800487c:	429a      	cmp	r2, r3
 800487e:	d100      	bne.n	8004882 <memcpy+0xa>
 8004880:	bd10      	pop	{r4, pc}
 8004882:	5ccc      	ldrb	r4, [r1, r3]
 8004884:	54c4      	strb	r4, [r0, r3]
 8004886:	3301      	adds	r3, #1
 8004888:	e7f8      	b.n	800487c <memcpy+0x4>

0800488a <memset>:
 800488a:	0003      	movs	r3, r0
 800488c:	1882      	adds	r2, r0, r2
 800488e:	4293      	cmp	r3, r2
 8004890:	d100      	bne.n	8004894 <memset+0xa>
 8004892:	4770      	bx	lr
 8004894:	7019      	strb	r1, [r3, #0]
 8004896:	3301      	adds	r3, #1
 8004898:	e7f9      	b.n	800488e <memset+0x4>

0800489a <cleanup_glue>:
 800489a:	b570      	push	{r4, r5, r6, lr}
 800489c:	000d      	movs	r5, r1
 800489e:	6809      	ldr	r1, [r1, #0]
 80048a0:	0004      	movs	r4, r0
 80048a2:	2900      	cmp	r1, #0
 80048a4:	d001      	beq.n	80048aa <cleanup_glue+0x10>
 80048a6:	f7ff fff8 	bl	800489a <cleanup_glue>
 80048aa:	0029      	movs	r1, r5
 80048ac:	0020      	movs	r0, r4
 80048ae:	f000 f877 	bl	80049a0 <_free_r>
 80048b2:	bd70      	pop	{r4, r5, r6, pc}

080048b4 <_reclaim_reent>:
 80048b4:	4b31      	ldr	r3, [pc, #196]	; (800497c <_reclaim_reent+0xc8>)
 80048b6:	b570      	push	{r4, r5, r6, lr}
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	0004      	movs	r4, r0
 80048bc:	4283      	cmp	r3, r0
 80048be:	d049      	beq.n	8004954 <_reclaim_reent+0xa0>
 80048c0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d00a      	beq.n	80048dc <_reclaim_reent+0x28>
 80048c6:	2500      	movs	r5, #0
 80048c8:	68db      	ldr	r3, [r3, #12]
 80048ca:	42ab      	cmp	r3, r5
 80048cc:	d147      	bne.n	800495e <_reclaim_reent+0xaa>
 80048ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80048d0:	6819      	ldr	r1, [r3, #0]
 80048d2:	2900      	cmp	r1, #0
 80048d4:	d002      	beq.n	80048dc <_reclaim_reent+0x28>
 80048d6:	0020      	movs	r0, r4
 80048d8:	f000 f862 	bl	80049a0 <_free_r>
 80048dc:	6961      	ldr	r1, [r4, #20]
 80048de:	2900      	cmp	r1, #0
 80048e0:	d002      	beq.n	80048e8 <_reclaim_reent+0x34>
 80048e2:	0020      	movs	r0, r4
 80048e4:	f000 f85c 	bl	80049a0 <_free_r>
 80048e8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80048ea:	2900      	cmp	r1, #0
 80048ec:	d002      	beq.n	80048f4 <_reclaim_reent+0x40>
 80048ee:	0020      	movs	r0, r4
 80048f0:	f000 f856 	bl	80049a0 <_free_r>
 80048f4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80048f6:	2900      	cmp	r1, #0
 80048f8:	d002      	beq.n	8004900 <_reclaim_reent+0x4c>
 80048fa:	0020      	movs	r0, r4
 80048fc:	f000 f850 	bl	80049a0 <_free_r>
 8004900:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8004902:	2900      	cmp	r1, #0
 8004904:	d002      	beq.n	800490c <_reclaim_reent+0x58>
 8004906:	0020      	movs	r0, r4
 8004908:	f000 f84a 	bl	80049a0 <_free_r>
 800490c:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800490e:	2900      	cmp	r1, #0
 8004910:	d002      	beq.n	8004918 <_reclaim_reent+0x64>
 8004912:	0020      	movs	r0, r4
 8004914:	f000 f844 	bl	80049a0 <_free_r>
 8004918:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800491a:	2900      	cmp	r1, #0
 800491c:	d002      	beq.n	8004924 <_reclaim_reent+0x70>
 800491e:	0020      	movs	r0, r4
 8004920:	f000 f83e 	bl	80049a0 <_free_r>
 8004924:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8004926:	2900      	cmp	r1, #0
 8004928:	d002      	beq.n	8004930 <_reclaim_reent+0x7c>
 800492a:	0020      	movs	r0, r4
 800492c:	f000 f838 	bl	80049a0 <_free_r>
 8004930:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004932:	2900      	cmp	r1, #0
 8004934:	d002      	beq.n	800493c <_reclaim_reent+0x88>
 8004936:	0020      	movs	r0, r4
 8004938:	f000 f832 	bl	80049a0 <_free_r>
 800493c:	69a3      	ldr	r3, [r4, #24]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d008      	beq.n	8004954 <_reclaim_reent+0xa0>
 8004942:	0020      	movs	r0, r4
 8004944:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004946:	4798      	blx	r3
 8004948:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800494a:	2900      	cmp	r1, #0
 800494c:	d002      	beq.n	8004954 <_reclaim_reent+0xa0>
 800494e:	0020      	movs	r0, r4
 8004950:	f7ff ffa3 	bl	800489a <cleanup_glue>
 8004954:	bd70      	pop	{r4, r5, r6, pc}
 8004956:	5949      	ldr	r1, [r1, r5]
 8004958:	2900      	cmp	r1, #0
 800495a:	d108      	bne.n	800496e <_reclaim_reent+0xba>
 800495c:	3504      	adds	r5, #4
 800495e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004960:	68d9      	ldr	r1, [r3, #12]
 8004962:	2d80      	cmp	r5, #128	; 0x80
 8004964:	d1f7      	bne.n	8004956 <_reclaim_reent+0xa2>
 8004966:	0020      	movs	r0, r4
 8004968:	f000 f81a 	bl	80049a0 <_free_r>
 800496c:	e7af      	b.n	80048ce <_reclaim_reent+0x1a>
 800496e:	680e      	ldr	r6, [r1, #0]
 8004970:	0020      	movs	r0, r4
 8004972:	f000 f815 	bl	80049a0 <_free_r>
 8004976:	0031      	movs	r1, r6
 8004978:	e7ee      	b.n	8004958 <_reclaim_reent+0xa4>
 800497a:	46c0      	nop			; (mov r8, r8)
 800497c:	20000010 	.word	0x20000010

08004980 <__malloc_lock>:
 8004980:	b510      	push	{r4, lr}
 8004982:	4802      	ldr	r0, [pc, #8]	; (800498c <__malloc_lock+0xc>)
 8004984:	f7ff ff76 	bl	8004874 <__retarget_lock_acquire_recursive>
 8004988:	bd10      	pop	{r4, pc}
 800498a:	46c0      	nop			; (mov r8, r8)
 800498c:	20001b68 	.word	0x20001b68

08004990 <__malloc_unlock>:
 8004990:	b510      	push	{r4, lr}
 8004992:	4802      	ldr	r0, [pc, #8]	; (800499c <__malloc_unlock+0xc>)
 8004994:	f7ff ff6f 	bl	8004876 <__retarget_lock_release_recursive>
 8004998:	bd10      	pop	{r4, pc}
 800499a:	46c0      	nop			; (mov r8, r8)
 800499c:	20001b68 	.word	0x20001b68

080049a0 <_free_r>:
 80049a0:	b570      	push	{r4, r5, r6, lr}
 80049a2:	0005      	movs	r5, r0
 80049a4:	2900      	cmp	r1, #0
 80049a6:	d010      	beq.n	80049ca <_free_r+0x2a>
 80049a8:	1f0c      	subs	r4, r1, #4
 80049aa:	6823      	ldr	r3, [r4, #0]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	da00      	bge.n	80049b2 <_free_r+0x12>
 80049b0:	18e4      	adds	r4, r4, r3
 80049b2:	0028      	movs	r0, r5
 80049b4:	f7ff ffe4 	bl	8004980 <__malloc_lock>
 80049b8:	4a1d      	ldr	r2, [pc, #116]	; (8004a30 <_free_r+0x90>)
 80049ba:	6813      	ldr	r3, [r2, #0]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d105      	bne.n	80049cc <_free_r+0x2c>
 80049c0:	6063      	str	r3, [r4, #4]
 80049c2:	6014      	str	r4, [r2, #0]
 80049c4:	0028      	movs	r0, r5
 80049c6:	f7ff ffe3 	bl	8004990 <__malloc_unlock>
 80049ca:	bd70      	pop	{r4, r5, r6, pc}
 80049cc:	42a3      	cmp	r3, r4
 80049ce:	d908      	bls.n	80049e2 <_free_r+0x42>
 80049d0:	6821      	ldr	r1, [r4, #0]
 80049d2:	1860      	adds	r0, r4, r1
 80049d4:	4283      	cmp	r3, r0
 80049d6:	d1f3      	bne.n	80049c0 <_free_r+0x20>
 80049d8:	6818      	ldr	r0, [r3, #0]
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	1841      	adds	r1, r0, r1
 80049de:	6021      	str	r1, [r4, #0]
 80049e0:	e7ee      	b.n	80049c0 <_free_r+0x20>
 80049e2:	001a      	movs	r2, r3
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d001      	beq.n	80049ee <_free_r+0x4e>
 80049ea:	42a3      	cmp	r3, r4
 80049ec:	d9f9      	bls.n	80049e2 <_free_r+0x42>
 80049ee:	6811      	ldr	r1, [r2, #0]
 80049f0:	1850      	adds	r0, r2, r1
 80049f2:	42a0      	cmp	r0, r4
 80049f4:	d10b      	bne.n	8004a0e <_free_r+0x6e>
 80049f6:	6820      	ldr	r0, [r4, #0]
 80049f8:	1809      	adds	r1, r1, r0
 80049fa:	1850      	adds	r0, r2, r1
 80049fc:	6011      	str	r1, [r2, #0]
 80049fe:	4283      	cmp	r3, r0
 8004a00:	d1e0      	bne.n	80049c4 <_free_r+0x24>
 8004a02:	6818      	ldr	r0, [r3, #0]
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	1841      	adds	r1, r0, r1
 8004a08:	6011      	str	r1, [r2, #0]
 8004a0a:	6053      	str	r3, [r2, #4]
 8004a0c:	e7da      	b.n	80049c4 <_free_r+0x24>
 8004a0e:	42a0      	cmp	r0, r4
 8004a10:	d902      	bls.n	8004a18 <_free_r+0x78>
 8004a12:	230c      	movs	r3, #12
 8004a14:	602b      	str	r3, [r5, #0]
 8004a16:	e7d5      	b.n	80049c4 <_free_r+0x24>
 8004a18:	6821      	ldr	r1, [r4, #0]
 8004a1a:	1860      	adds	r0, r4, r1
 8004a1c:	4283      	cmp	r3, r0
 8004a1e:	d103      	bne.n	8004a28 <_free_r+0x88>
 8004a20:	6818      	ldr	r0, [r3, #0]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	1841      	adds	r1, r0, r1
 8004a26:	6021      	str	r1, [r4, #0]
 8004a28:	6063      	str	r3, [r4, #4]
 8004a2a:	6054      	str	r4, [r2, #4]
 8004a2c:	e7ca      	b.n	80049c4 <_free_r+0x24>
 8004a2e:	46c0      	nop			; (mov r8, r8)
 8004a30:	20001b6c 	.word	0x20001b6c

08004a34 <_init>:
 8004a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a36:	46c0      	nop			; (mov r8, r8)
 8004a38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a3a:	bc08      	pop	{r3}
 8004a3c:	469e      	mov	lr, r3
 8004a3e:	4770      	bx	lr

08004a40 <_fini>:
 8004a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a42:	46c0      	nop			; (mov r8, r8)
 8004a44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a46:	bc08      	pop	{r3}
 8004a48:	469e      	mov	lr, r3
 8004a4a:	4770      	bx	lr
