// Seed: 3879027640
module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  reg id_2;
  assign id_2 = 1;
  reg id_3;
  reg id_4;
  always @(posedge 1) begin
    if (1'd0) begin
      id_2 <= id_1;
      id_4 = 1;
      id_3 <= id_3;
      id_4 <= (1);
    end else begin
      id_3 <= 1;
    end
  end
  logic id_5;
  logic id_6, id_7;
  logic id_8;
  assign id_4 = 1 << id_2;
endmodule
