/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_control.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 7:40p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:28:30 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_control.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 7:40p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_CONTROL_H__
#define BCHP_CONTROL_H__

/***************************************************************************
 *Control
 ***************************************************************************/
#define BCHP_Control_L1_IRQ_4KE_MASK             0x04201000 /* LEVEL 1 IRQ 4KE MASK Register */
#define BCHP_Control_L1_IRQ_4KE_STATUS           0x04201004 /* LEVEL 1 IRQ 4KE STATUS Register */
#define BCHP_Control_L1_IRQ_MIPS_MASK            0x04201008 /* LEVEL 1 IRQ MIPS MASK Register */
#define BCHP_Control_L1_IRQ_MIPS_STATUS          0x0420100c /* LEVEL 1 IRQ MIPS STATUS Register */
#define BCHP_Control_L2_IRQ_GP_MSK               0x04201010 /* LEVEL 2 IRQ GP MSK Register */
#define BCHP_Control_L2_IRQ_GP_STS               0x04201014 /* LEVEL 2 IRQ GP STS Register */
#define BCHP_Control_GP_TMR0_CTL                 0x04201018 /* GP TMR0 CTL Register */
#define BCHP_Control_GP_TMR0_CNT                 0x0420101c /* GP TMR0 CNT Register */
#define BCHP_Control_GP_TMR1_CTL                 0x04201020 /* GP TMR1 CTL Register */
#define BCHP_Control_GP_TMR1_CNT                 0x04201024 /* GP TMR1 CNT Register */
#define BCHP_Control_HOST_MBOX_IN                0x04201028 /* HOST MBOX IN Register */
#define BCHP_Control_HOST_MBOX_OUT               0x0420102c /* HOST MBOX OUT Register */
#define BCHP_Control_GP_OUT                      0x04201030 /* GP OUT Register */
#define BCHP_Control_GP_IN                       0x04201034 /* GP IN Register */
#define BCHP_Control_GP_IN_IRQ_MASK              0x04201038 /* GP IN IRQ MASK Register */
#define BCHP_Control_GP_IN_IRQ_STATUS            0x0420103c /* GP IN IRQ STATUS Register */
#define BCHP_Control_DMA_CONTROL                 0x04201040 /* DMA CONTROL Register */
#define BCHP_Control_DMA_STATUS                  0x04201044 /* DMA STATUS Register */
#define BCHP_Control_DMA_0_3_FIFO_STATUS         0x04201048 /* DMA 0 to 3 FIFO STATUS Register */
#define BCHP_Control_DIAG_CONTROL                0x0420105c /* DIAG CONTROL Register */
#define BCHP_Control_DIAG_LOW                    0x04201060 /* DIAG LOW Register */
#define BCHP_Control_DIAG_HIGH                   0x04201064 /* DIAG HIGH Register */
#define BCHP_Control_BAD_ADDRESS                 0x04201068 /* BAD ADDRESS Register */
#define BCHP_Control_ADDRESS_1_WINDOW_MASK       0x0420106c /* ADDRESS 1 WINDOW MASK Register */
#define BCHP_Control_ADDRESS_1_WINDOW_BASE_IN    0x04201070 /* ADDRESS 1 WINDOW BASE IN Register */
#define BCHP_Control_ADDRESS_1_WINDOW_BASE_OUT   0x04201074 /* ADDRESS 1 WINDOW BASE OUT Register */
#define BCHP_Control_ADDRESS_2_WINDOW_MASK       0x04201078 /* ADDRESS 2 WINDOW MASK Register */
#define BCHP_Control_ADDRESS_2_WINDOW_BASE_IN    0x0420107c /* ADDRESS 2 WINDOW BASE IN Register */
#define BCHP_Control_ADDRESS_2_WINDOW_BASE_OUT   0x04201080 /* ADDRESS 2 WINDOW BASE OUT Register */
#define BCHP_Control_SCRATCH                     0x04201084 /* SCRATCH Register */
#define BCHP_Control_TM                          0x04201088 /* TM Register */
#define BCHP_Control_SOFT_RESETS                 0x0420108c /* SOFT RESETS Register */
#define BCHP_Control_EB2UBUS_TIMEOUT             0x04201090 /* EC BUS TO UBUS TIMEOUT Register */
#define BCHP_Control_M4KE_CORE_STATUS            0x04201094 /* 4KE CORE STATUS Register */
#define BCHP_Control_GP_IN_IRQ_SENSE             0x04201098 /* GP IN IRQ SENSE Register */
#define BCHP_Control_UB_SLAVE_TIMEOUT            0x0420109c /* UBUS SLAVE TIMEOUT Register */
#define BCHP_Control_DIAG_EN                     0x042010a0 /* DIAG ENABLE Register */
#define BCHP_Control_DEV_TIMEOUT                 0x042010a4 /* UBUS DEVICE TIMEOUT Register */
#define BCHP_Control_UBUS_ERROR_OUT_MASK         0x042010a8 /* UBUS ERROR OUT MASK Register */
#define BCHP_Control_DIAG_CAPT_STOP_MASK         0x042010ac /* DIAG CAPTURE STOP MASK Register */
#define BCHP_Control_REV_ID                      0x042010b0 /* REVISION ID Register */
#define BCHP_Control_GP_TMR2_CTL                 0x042010b4 /* GP TMR2 CTL Register */
#define BCHP_Control_GP_TMR2_CNT                 0x042010b8 /* GP TMR2 CNT Register */

/***************************************************************************
 *L1_IRQ_4KE_MASK - LEVEL 1 IRQ 4KE MASK Register
 ***************************************************************************/
/* Control :: L1_IRQ_4KE_MASK :: reserved0 [31:20] */
#define BCHP_Control_L1_IRQ_4KE_MASK_reserved0_MASK                0xfff00000
#define BCHP_Control_L1_IRQ_4KE_MASK_reserved0_SHIFT               20

/* Control :: L1_IRQ_4KE_MASK :: TIMER2_IRQ_MASK [19:19] */
#define BCHP_Control_L1_IRQ_4KE_MASK_TIMER2_IRQ_MASK_MASK          0x00080000
#define BCHP_Control_L1_IRQ_4KE_MASK_TIMER2_IRQ_MASK_SHIFT         19

/* Control :: L1_IRQ_4KE_MASK :: TIMER1_IRQ_MASK [18:18] */
#define BCHP_Control_L1_IRQ_4KE_MASK_TIMER1_IRQ_MASK_MASK          0x00040000
#define BCHP_Control_L1_IRQ_4KE_MASK_TIMER1_IRQ_MASK_SHIFT         18

/* Control :: L1_IRQ_4KE_MASK :: TIMER0_IRQ_MASK [17:17] */
#define BCHP_Control_L1_IRQ_4KE_MASK_TIMER0_IRQ_MASK_MASK          0x00020000
#define BCHP_Control_L1_IRQ_4KE_MASK_TIMER0_IRQ_MASK_SHIFT         17

/* Control :: L1_IRQ_4KE_MASK :: ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_MASK [16:16] */
#define BCHP_Control_L1_IRQ_4KE_MASK_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_MASK_MASK 0x00010000
#define BCHP_Control_L1_IRQ_4KE_MASK_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_MASK_SHIFT 16

/* Control :: L1_IRQ_4KE_MASK :: ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_MASK [15:15] */
#define BCHP_Control_L1_IRQ_4KE_MASK_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_MASK_MASK 0x00008000
#define BCHP_Control_L1_IRQ_4KE_MASK_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_MASK_SHIFT 15

/* Control :: L1_IRQ_4KE_MASK :: ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_MASK [14:14] */
#define BCHP_Control_L1_IRQ_4KE_MASK_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_MASK_MASK 0x00004000
#define BCHP_Control_L1_IRQ_4KE_MASK_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_MASK_SHIFT 14

/* Control :: L1_IRQ_4KE_MASK :: ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_MASK [13:13] */
#define BCHP_Control_L1_IRQ_4KE_MASK_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_MASK_MASK 0x00002000
#define BCHP_Control_L1_IRQ_4KE_MASK_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_MASK_SHIFT 13

/* Control :: L1_IRQ_4KE_MASK :: ERROR_UB_DQM_OVERFLOW_IRQ_MASK [12:12] */
#define BCHP_Control_L1_IRQ_4KE_MASK_ERROR_UB_DQM_OVERFLOW_IRQ_MASK_MASK 0x00001000
#define BCHP_Control_L1_IRQ_4KE_MASK_ERROR_UB_DQM_OVERFLOW_IRQ_MASK_SHIFT 12

/* Control :: L1_IRQ_4KE_MASK :: ERROR_EB_DQM_OVERFLOW_IRQ_MASK [11:11] */
#define BCHP_Control_L1_IRQ_4KE_MASK_ERROR_EB_DQM_OVERFLOW_IRQ_MASK_MASK 0x00000800
#define BCHP_Control_L1_IRQ_4KE_MASK_ERROR_EB_DQM_OVERFLOW_IRQ_MASK_SHIFT 11

/* Control :: L1_IRQ_4KE_MASK :: ERROR_UB_MASTER_IRQ_MASK [10:10] */
#define BCHP_Control_L1_IRQ_4KE_MASK_ERROR_UB_MASTER_IRQ_MASK_MASK 0x00000400
#define BCHP_Control_L1_IRQ_4KE_MASK_ERROR_UB_MASTER_IRQ_MASK_SHIFT 10

/* Control :: L1_IRQ_4KE_MASK :: ERROR_UB_SLAVE_IRQ_MASK [09:09] */
#define BCHP_Control_L1_IRQ_4KE_MASK_ERROR_UB_SLAVE_IRQ_MASK_MASK  0x00000200
#define BCHP_Control_L1_IRQ_4KE_MASK_ERROR_UB_SLAVE_IRQ_MASK_SHIFT 9

/* Control :: L1_IRQ_4KE_MASK :: ERROR_UB_SLAVE_TIMEOUT_IRQ_MASK [08:08] */
#define BCHP_Control_L1_IRQ_4KE_MASK_ERROR_UB_SLAVE_TIMEOUT_IRQ_MASK_MASK 0x00000100
#define BCHP_Control_L1_IRQ_4KE_MASK_ERROR_UB_SLAVE_TIMEOUT_IRQ_MASK_SHIFT 8

/* Control :: L1_IRQ_4KE_MASK :: ERROR_EB2UBUS_TIMEOUT_IRQ_MASK [07:07] */
#define BCHP_Control_L1_IRQ_4KE_MASK_ERROR_EB2UBUS_TIMEOUT_IRQ_MASK_MASK 0x00000080
#define BCHP_Control_L1_IRQ_4KE_MASK_ERROR_EB2UBUS_TIMEOUT_IRQ_MASK_SHIFT 7

/* Control :: L1_IRQ_4KE_MASK :: GENERAL_PURPOSE_INPUT_IRQ_MASK [06:06] */
#define BCHP_Control_L1_IRQ_4KE_MASK_GENERAL_PURPOSE_INPUT_IRQ_MASK_MASK 0x00000040
#define BCHP_Control_L1_IRQ_4KE_MASK_GENERAL_PURPOSE_INPUT_IRQ_MASK_SHIFT 6

/* Control :: L1_IRQ_4KE_MASK :: MBOX_OUT_IRQ_MASK [05:05] */
#define BCHP_Control_L1_IRQ_4KE_MASK_MBOX_OUT_IRQ_MASK_MASK        0x00000020
#define BCHP_Control_L1_IRQ_4KE_MASK_MBOX_OUT_IRQ_MASK_SHIFT       5

/* Control :: L1_IRQ_4KE_MASK :: MBOX_IN_IRQ_MASK [04:04] */
#define BCHP_Control_L1_IRQ_4KE_MASK_MBOX_IN_IRQ_MASK_MASK         0x00000010
#define BCHP_Control_L1_IRQ_4KE_MASK_MBOX_IN_IRQ_MASK_SHIFT        4

/* Control :: L1_IRQ_4KE_MASK :: DQM_IRQ_MASK [03:03] */
#define BCHP_Control_L1_IRQ_4KE_MASK_DQM_IRQ_MASK_MASK             0x00000008
#define BCHP_Control_L1_IRQ_4KE_MASK_DQM_IRQ_MASK_SHIFT            3

/* Control :: L1_IRQ_4KE_MASK :: IN_FIFO_IRQ_MASK [02:02] */
#define BCHP_Control_L1_IRQ_4KE_MASK_IN_FIFO_IRQ_MASK_MASK         0x00000004
#define BCHP_Control_L1_IRQ_4KE_MASK_IN_FIFO_IRQ_MASK_SHIFT        2

/* Control :: L1_IRQ_4KE_MASK :: OUT_FIFO_IRQ_MASK [01:01] */
#define BCHP_Control_L1_IRQ_4KE_MASK_OUT_FIFO_IRQ_MASK_MASK        0x00000002
#define BCHP_Control_L1_IRQ_4KE_MASK_OUT_FIFO_IRQ_MASK_SHIFT       1

/* Control :: L1_IRQ_4KE_MASK :: TIMER_IRQ_MASK [00:00] */
#define BCHP_Control_L1_IRQ_4KE_MASK_TIMER_IRQ_MASK_MASK           0x00000001
#define BCHP_Control_L1_IRQ_4KE_MASK_TIMER_IRQ_MASK_SHIFT          0

/***************************************************************************
 *L1_IRQ_4KE_STATUS - LEVEL 1 IRQ 4KE STATUS Register
 ***************************************************************************/
/* Control :: L1_IRQ_4KE_STATUS :: reserved0 [31:20] */
#define BCHP_Control_L1_IRQ_4KE_STATUS_reserved0_MASK              0xfff00000
#define BCHP_Control_L1_IRQ_4KE_STATUS_reserved0_SHIFT             20

/* Control :: L1_IRQ_4KE_STATUS :: TIMER2_IRQ_STATUS [19:19] */
#define BCHP_Control_L1_IRQ_4KE_STATUS_TIMER2_IRQ_STATUS_MASK      0x00080000
#define BCHP_Control_L1_IRQ_4KE_STATUS_TIMER2_IRQ_STATUS_SHIFT     19

/* Control :: L1_IRQ_4KE_STATUS :: TIMER1_IRQ_STATUS [18:18] */
#define BCHP_Control_L1_IRQ_4KE_STATUS_TIMER1_IRQ_STATUS_MASK      0x00040000
#define BCHP_Control_L1_IRQ_4KE_STATUS_TIMER1_IRQ_STATUS_SHIFT     18

/* Control :: L1_IRQ_4KE_STATUS :: TIMER0_IRQ_STATUS [17:17] */
#define BCHP_Control_L1_IRQ_4KE_STATUS_TIMER0_IRQ_STATUS_MASK      0x00020000
#define BCHP_Control_L1_IRQ_4KE_STATUS_TIMER0_IRQ_STATUS_SHIFT     17

/* Control :: L1_IRQ_4KE_STATUS :: ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_STATUS [16:16] */
#define BCHP_Control_L1_IRQ_4KE_STATUS_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_STATUS_MASK 0x00010000
#define BCHP_Control_L1_IRQ_4KE_STATUS_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_STATUS_SHIFT 16

/* Control :: L1_IRQ_4KE_STATUS :: ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_STATUS [15:15] */
#define BCHP_Control_L1_IRQ_4KE_STATUS_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_STATUS_MASK 0x00008000
#define BCHP_Control_L1_IRQ_4KE_STATUS_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_STATUS_SHIFT 15

/* Control :: L1_IRQ_4KE_STATUS :: ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_STATUS [14:14] */
#define BCHP_Control_L1_IRQ_4KE_STATUS_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_STATUS_MASK 0x00004000
#define BCHP_Control_L1_IRQ_4KE_STATUS_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_STATUS_SHIFT 14

/* Control :: L1_IRQ_4KE_STATUS :: ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_STATUS [13:13] */
#define BCHP_Control_L1_IRQ_4KE_STATUS_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_STATUS_MASK 0x00002000
#define BCHP_Control_L1_IRQ_4KE_STATUS_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_STATUS_SHIFT 13

/* Control :: L1_IRQ_4KE_STATUS :: ERROR_UB_DQM_OVERFLOW_IRQ_STATUS [12:12] */
#define BCHP_Control_L1_IRQ_4KE_STATUS_ERROR_UB_DQM_OVERFLOW_IRQ_STATUS_MASK 0x00001000
#define BCHP_Control_L1_IRQ_4KE_STATUS_ERROR_UB_DQM_OVERFLOW_IRQ_STATUS_SHIFT 12

/* Control :: L1_IRQ_4KE_STATUS :: ERROR_EB_DQM_OVERFLOW_IRQ_STATUS [11:11] */
#define BCHP_Control_L1_IRQ_4KE_STATUS_ERROR_EB_DQM_OVERFLOW_IRQ_STATUS_MASK 0x00000800
#define BCHP_Control_L1_IRQ_4KE_STATUS_ERROR_EB_DQM_OVERFLOW_IRQ_STATUS_SHIFT 11

/* Control :: L1_IRQ_4KE_STATUS :: ERROR_UB_MASTER_IRQ_STATUS [10:10] */
#define BCHP_Control_L1_IRQ_4KE_STATUS_ERROR_UB_MASTER_IRQ_STATUS_MASK 0x00000400
#define BCHP_Control_L1_IRQ_4KE_STATUS_ERROR_UB_MASTER_IRQ_STATUS_SHIFT 10

/* Control :: L1_IRQ_4KE_STATUS :: ERROR_UB_SLAVE_IRQ_STATUS [09:09] */
#define BCHP_Control_L1_IRQ_4KE_STATUS_ERROR_UB_SLAVE_IRQ_STATUS_MASK 0x00000200
#define BCHP_Control_L1_IRQ_4KE_STATUS_ERROR_UB_SLAVE_IRQ_STATUS_SHIFT 9

/* Control :: L1_IRQ_4KE_STATUS :: ERROR_UB_SLAVE_TIMEOUT_IRQ_STATUS [08:08] */
#define BCHP_Control_L1_IRQ_4KE_STATUS_ERROR_UB_SLAVE_TIMEOUT_IRQ_STATUS_MASK 0x00000100
#define BCHP_Control_L1_IRQ_4KE_STATUS_ERROR_UB_SLAVE_TIMEOUT_IRQ_STATUS_SHIFT 8

/* Control :: L1_IRQ_4KE_STATUS :: ERROR_EB2UBUS_TIMEOUT_IRQ_STATUS [07:07] */
#define BCHP_Control_L1_IRQ_4KE_STATUS_ERROR_EB2UBUS_TIMEOUT_IRQ_STATUS_MASK 0x00000080
#define BCHP_Control_L1_IRQ_4KE_STATUS_ERROR_EB2UBUS_TIMEOUT_IRQ_STATUS_SHIFT 7

/* Control :: L1_IRQ_4KE_STATUS :: GENERAL_PURPOSE_INPUT_IRQ_STATUS [06:06] */
#define BCHP_Control_L1_IRQ_4KE_STATUS_GENERAL_PURPOSE_INPUT_IRQ_STATUS_MASK 0x00000040
#define BCHP_Control_L1_IRQ_4KE_STATUS_GENERAL_PURPOSE_INPUT_IRQ_STATUS_SHIFT 6

/* Control :: L1_IRQ_4KE_STATUS :: MBOX_OUT_IRQ_STATUS [05:05] */
#define BCHP_Control_L1_IRQ_4KE_STATUS_MBOX_OUT_IRQ_STATUS_MASK    0x00000020
#define BCHP_Control_L1_IRQ_4KE_STATUS_MBOX_OUT_IRQ_STATUS_SHIFT   5

/* Control :: L1_IRQ_4KE_STATUS :: MBOX_IN_IRQ_STATUS [04:04] */
#define BCHP_Control_L1_IRQ_4KE_STATUS_MBOX_IN_IRQ_STATUS_MASK     0x00000010
#define BCHP_Control_L1_IRQ_4KE_STATUS_MBOX_IN_IRQ_STATUS_SHIFT    4

/* Control :: L1_IRQ_4KE_STATUS :: DQM_IRQ_STATUS [03:03] */
#define BCHP_Control_L1_IRQ_4KE_STATUS_DQM_IRQ_STATUS_MASK         0x00000008
#define BCHP_Control_L1_IRQ_4KE_STATUS_DQM_IRQ_STATUS_SHIFT        3

/* Control :: L1_IRQ_4KE_STATUS :: IN_FIFO_IRQ_STATUS [02:02] */
#define BCHP_Control_L1_IRQ_4KE_STATUS_IN_FIFO_IRQ_STATUS_MASK     0x00000004
#define BCHP_Control_L1_IRQ_4KE_STATUS_IN_FIFO_IRQ_STATUS_SHIFT    2

/* Control :: L1_IRQ_4KE_STATUS :: OUT_FIFO_IRQ_STATUS [01:01] */
#define BCHP_Control_L1_IRQ_4KE_STATUS_OUT_FIFO_IRQ_STATUS_MASK    0x00000002
#define BCHP_Control_L1_IRQ_4KE_STATUS_OUT_FIFO_IRQ_STATUS_SHIFT   1

/* Control :: L1_IRQ_4KE_STATUS :: TIMER_IRQ_STATUS [00:00] */
#define BCHP_Control_L1_IRQ_4KE_STATUS_TIMER_IRQ_STATUS_MASK       0x00000001
#define BCHP_Control_L1_IRQ_4KE_STATUS_TIMER_IRQ_STATUS_SHIFT      0

/***************************************************************************
 *L1_IRQ_MIPS_MASK - LEVEL 1 IRQ MIPS MASK Register
 ***************************************************************************/
/* Control :: L1_IRQ_MIPS_MASK :: reserved0 [31:20] */
#define BCHP_Control_L1_IRQ_MIPS_MASK_reserved0_MASK               0xfff00000
#define BCHP_Control_L1_IRQ_MIPS_MASK_reserved0_SHIFT              20

/* Control :: L1_IRQ_MIPS_MASK :: TIMER2_IRQ_MASK [19:19] */
#define BCHP_Control_L1_IRQ_MIPS_MASK_TIMER2_IRQ_MASK_MASK         0x00080000
#define BCHP_Control_L1_IRQ_MIPS_MASK_TIMER2_IRQ_MASK_SHIFT        19

/* Control :: L1_IRQ_MIPS_MASK :: TIMER1_IRQ_MASK [18:18] */
#define BCHP_Control_L1_IRQ_MIPS_MASK_TIMER1_IRQ_MASK_MASK         0x00040000
#define BCHP_Control_L1_IRQ_MIPS_MASK_TIMER1_IRQ_MASK_SHIFT        18

/* Control :: L1_IRQ_MIPS_MASK :: TIMER0_IRQ_MASK [17:17] */
#define BCHP_Control_L1_IRQ_MIPS_MASK_TIMER0_IRQ_MASK_MASK         0x00020000
#define BCHP_Control_L1_IRQ_MIPS_MASK_TIMER0_IRQ_MASK_SHIFT        17

/* Control :: L1_IRQ_MIPS_MASK :: ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_MASK [16:16] */
#define BCHP_Control_L1_IRQ_MIPS_MASK_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_MASK_MASK 0x00010000
#define BCHP_Control_L1_IRQ_MIPS_MASK_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_MASK_SHIFT 16

/* Control :: L1_IRQ_MIPS_MASK :: ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_MASK [15:15] */
#define BCHP_Control_L1_IRQ_MIPS_MASK_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_MASK_MASK 0x00008000
#define BCHP_Control_L1_IRQ_MIPS_MASK_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_MASK_SHIFT 15

/* Control :: L1_IRQ_MIPS_MASK :: ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_MASK [14:14] */
#define BCHP_Control_L1_IRQ_MIPS_MASK_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_MASK_MASK 0x00004000
#define BCHP_Control_L1_IRQ_MIPS_MASK_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_MASK_SHIFT 14

/* Control :: L1_IRQ_MIPS_MASK :: ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_MASK [13:13] */
#define BCHP_Control_L1_IRQ_MIPS_MASK_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_MASK_MASK 0x00002000
#define BCHP_Control_L1_IRQ_MIPS_MASK_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_MASK_SHIFT 13

/* Control :: L1_IRQ_MIPS_MASK :: ERROR_UB_DQM_OVERFLOW_IRQ_MASK [12:12] */
#define BCHP_Control_L1_IRQ_MIPS_MASK_ERROR_UB_DQM_OVERFLOW_IRQ_MASK_MASK 0x00001000
#define BCHP_Control_L1_IRQ_MIPS_MASK_ERROR_UB_DQM_OVERFLOW_IRQ_MASK_SHIFT 12

/* Control :: L1_IRQ_MIPS_MASK :: ERROR_EB_DQM_OVERFLOW_IRQ_MASK [11:11] */
#define BCHP_Control_L1_IRQ_MIPS_MASK_ERROR_EB_DQM_OVERFLOW_IRQ_MASK_MASK 0x00000800
#define BCHP_Control_L1_IRQ_MIPS_MASK_ERROR_EB_DQM_OVERFLOW_IRQ_MASK_SHIFT 11

/* Control :: L1_IRQ_MIPS_MASK :: ERROR_UB_MASTER_IRQ_MASK [10:10] */
#define BCHP_Control_L1_IRQ_MIPS_MASK_ERROR_UB_MASTER_IRQ_MASK_MASK 0x00000400
#define BCHP_Control_L1_IRQ_MIPS_MASK_ERROR_UB_MASTER_IRQ_MASK_SHIFT 10

/* Control :: L1_IRQ_MIPS_MASK :: ERROR_UB_SLAVE_IRQ_MASK [09:09] */
#define BCHP_Control_L1_IRQ_MIPS_MASK_ERROR_UB_SLAVE_IRQ_MASK_MASK 0x00000200
#define BCHP_Control_L1_IRQ_MIPS_MASK_ERROR_UB_SLAVE_IRQ_MASK_SHIFT 9

/* Control :: L1_IRQ_MIPS_MASK :: ERROR_UB_SLAVE_TIMEOUT_IRQ_MASK [08:08] */
#define BCHP_Control_L1_IRQ_MIPS_MASK_ERROR_UB_SLAVE_TIMEOUT_IRQ_MASK_MASK 0x00000100
#define BCHP_Control_L1_IRQ_MIPS_MASK_ERROR_UB_SLAVE_TIMEOUT_IRQ_MASK_SHIFT 8

/* Control :: L1_IRQ_MIPS_MASK :: ERROR_EB2UBUS_TIMEOUT_IRQ_MASK [07:07] */
#define BCHP_Control_L1_IRQ_MIPS_MASK_ERROR_EB2UBUS_TIMEOUT_IRQ_MASK_MASK 0x00000080
#define BCHP_Control_L1_IRQ_MIPS_MASK_ERROR_EB2UBUS_TIMEOUT_IRQ_MASK_SHIFT 7

/* Control :: L1_IRQ_MIPS_MASK :: GENERAL_PURPOSE_INPUT_IRQ_MASK [06:06] */
#define BCHP_Control_L1_IRQ_MIPS_MASK_GENERAL_PURPOSE_INPUT_IRQ_MASK_MASK 0x00000040
#define BCHP_Control_L1_IRQ_MIPS_MASK_GENERAL_PURPOSE_INPUT_IRQ_MASK_SHIFT 6

/* Control :: L1_IRQ_MIPS_MASK :: MBOX_OUT_IRQ_MASK [05:05] */
#define BCHP_Control_L1_IRQ_MIPS_MASK_MBOX_OUT_IRQ_MASK_MASK       0x00000020
#define BCHP_Control_L1_IRQ_MIPS_MASK_MBOX_OUT_IRQ_MASK_SHIFT      5

/* Control :: L1_IRQ_MIPS_MASK :: MBOX_IN_IRQ_MASK [04:04] */
#define BCHP_Control_L1_IRQ_MIPS_MASK_MBOX_IN_IRQ_MASK_MASK        0x00000010
#define BCHP_Control_L1_IRQ_MIPS_MASK_MBOX_IN_IRQ_MASK_SHIFT       4

/* Control :: L1_IRQ_MIPS_MASK :: DQM_IRQ_MASK [03:03] */
#define BCHP_Control_L1_IRQ_MIPS_MASK_DQM_IRQ_MASK_MASK            0x00000008
#define BCHP_Control_L1_IRQ_MIPS_MASK_DQM_IRQ_MASK_SHIFT           3

/* Control :: L1_IRQ_MIPS_MASK :: reserved1 [02:01] */
#define BCHP_Control_L1_IRQ_MIPS_MASK_reserved1_MASK               0x00000006
#define BCHP_Control_L1_IRQ_MIPS_MASK_reserved1_SHIFT              1

/* Control :: L1_IRQ_MIPS_MASK :: TIMER_IRQ_MASK [00:00] */
#define BCHP_Control_L1_IRQ_MIPS_MASK_TIMER_IRQ_MASK_MASK          0x00000001
#define BCHP_Control_L1_IRQ_MIPS_MASK_TIMER_IRQ_MASK_SHIFT         0

/***************************************************************************
 *L1_IRQ_MIPS_STATUS - LEVEL 1 IRQ MIPS STATUS Register
 ***************************************************************************/
/* Control :: L1_IRQ_MIPS_STATUS :: reserved0 [31:20] */
#define BCHP_Control_L1_IRQ_MIPS_STATUS_reserved0_MASK             0xfff00000
#define BCHP_Control_L1_IRQ_MIPS_STATUS_reserved0_SHIFT            20

/* Control :: L1_IRQ_MIPS_STATUS :: TIMER2_IRQ_STATUS [19:19] */
#define BCHP_Control_L1_IRQ_MIPS_STATUS_TIMER2_IRQ_STATUS_MASK     0x00080000
#define BCHP_Control_L1_IRQ_MIPS_STATUS_TIMER2_IRQ_STATUS_SHIFT    19

/* Control :: L1_IRQ_MIPS_STATUS :: TIMER1_IRQ_STATUS [18:18] */
#define BCHP_Control_L1_IRQ_MIPS_STATUS_TIMER1_IRQ_STATUS_MASK     0x00040000
#define BCHP_Control_L1_IRQ_MIPS_STATUS_TIMER1_IRQ_STATUS_SHIFT    18

/* Control :: L1_IRQ_MIPS_STATUS :: TIMER0_IRQ_STATUS [17:17] */
#define BCHP_Control_L1_IRQ_MIPS_STATUS_TIMER0_IRQ_STATUS_MASK     0x00020000
#define BCHP_Control_L1_IRQ_MIPS_STATUS_TIMER0_IRQ_STATUS_SHIFT    17

/* Control :: L1_IRQ_MIPS_STATUS :: ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_STATUS [16:16] */
#define BCHP_Control_L1_IRQ_MIPS_STATUS_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_STATUS_MASK 0x00010000
#define BCHP_Control_L1_IRQ_MIPS_STATUS_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_STATUS_SHIFT 16

/* Control :: L1_IRQ_MIPS_STATUS :: ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_STATUS [15:15] */
#define BCHP_Control_L1_IRQ_MIPS_STATUS_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_STATUS_MASK 0x00008000
#define BCHP_Control_L1_IRQ_MIPS_STATUS_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_STATUS_SHIFT 15

/* Control :: L1_IRQ_MIPS_STATUS :: ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_STATUS [14:14] */
#define BCHP_Control_L1_IRQ_MIPS_STATUS_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_STATUS_MASK 0x00004000
#define BCHP_Control_L1_IRQ_MIPS_STATUS_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_STATUS_SHIFT 14

/* Control :: L1_IRQ_MIPS_STATUS :: ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_STATUS [13:13] */
#define BCHP_Control_L1_IRQ_MIPS_STATUS_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_STATUS_MASK 0x00002000
#define BCHP_Control_L1_IRQ_MIPS_STATUS_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_STATUS_SHIFT 13

/* Control :: L1_IRQ_MIPS_STATUS :: ERROR_UB_DQM_OVERFLOW_IRQ_STATUS [12:12] */
#define BCHP_Control_L1_IRQ_MIPS_STATUS_ERROR_UB_DQM_OVERFLOW_IRQ_STATUS_MASK 0x00001000
#define BCHP_Control_L1_IRQ_MIPS_STATUS_ERROR_UB_DQM_OVERFLOW_IRQ_STATUS_SHIFT 12

/* Control :: L1_IRQ_MIPS_STATUS :: ERROR_EB_DQM_OVERFLOW_IRQ_STATUS [11:11] */
#define BCHP_Control_L1_IRQ_MIPS_STATUS_ERROR_EB_DQM_OVERFLOW_IRQ_STATUS_MASK 0x00000800
#define BCHP_Control_L1_IRQ_MIPS_STATUS_ERROR_EB_DQM_OVERFLOW_IRQ_STATUS_SHIFT 11

/* Control :: L1_IRQ_MIPS_STATUS :: ERROR_UB_MASTER_IRQ_STATUS [10:10] */
#define BCHP_Control_L1_IRQ_MIPS_STATUS_ERROR_UB_MASTER_IRQ_STATUS_MASK 0x00000400
#define BCHP_Control_L1_IRQ_MIPS_STATUS_ERROR_UB_MASTER_IRQ_STATUS_SHIFT 10

/* Control :: L1_IRQ_MIPS_STATUS :: ERROR_UB_SLAVE_IRQ_STATUS [09:09] */
#define BCHP_Control_L1_IRQ_MIPS_STATUS_ERROR_UB_SLAVE_IRQ_STATUS_MASK 0x00000200
#define BCHP_Control_L1_IRQ_MIPS_STATUS_ERROR_UB_SLAVE_IRQ_STATUS_SHIFT 9

/* Control :: L1_IRQ_MIPS_STATUS :: ERROR_UB_SLAVE_TIMEOUT_IRQ_STATUS [08:08] */
#define BCHP_Control_L1_IRQ_MIPS_STATUS_ERROR_UB_SLAVE_TIMEOUT_IRQ_STATUS_MASK 0x00000100
#define BCHP_Control_L1_IRQ_MIPS_STATUS_ERROR_UB_SLAVE_TIMEOUT_IRQ_STATUS_SHIFT 8

/* Control :: L1_IRQ_MIPS_STATUS :: ERROR_EB2UBUS_TIMEOUT_IRQ_STATUS [07:07] */
#define BCHP_Control_L1_IRQ_MIPS_STATUS_ERROR_EB2UBUS_TIMEOUT_IRQ_STATUS_MASK 0x00000080
#define BCHP_Control_L1_IRQ_MIPS_STATUS_ERROR_EB2UBUS_TIMEOUT_IRQ_STATUS_SHIFT 7

/* Control :: L1_IRQ_MIPS_STATUS :: GENERAL_PURPOSE_INPUT_IRQ_STATUS [06:06] */
#define BCHP_Control_L1_IRQ_MIPS_STATUS_GENERAL_PURPOSE_INPUT_IRQ_STATUS_MASK 0x00000040
#define BCHP_Control_L1_IRQ_MIPS_STATUS_GENERAL_PURPOSE_INPUT_IRQ_STATUS_SHIFT 6

/* Control :: L1_IRQ_MIPS_STATUS :: MBOX_OUT_IRQ_STATUS [05:05] */
#define BCHP_Control_L1_IRQ_MIPS_STATUS_MBOX_OUT_IRQ_STATUS_MASK   0x00000020
#define BCHP_Control_L1_IRQ_MIPS_STATUS_MBOX_OUT_IRQ_STATUS_SHIFT  5

/* Control :: L1_IRQ_MIPS_STATUS :: MBOX_IN_IRQ_STATUS [04:04] */
#define BCHP_Control_L1_IRQ_MIPS_STATUS_MBOX_IN_IRQ_STATUS_MASK    0x00000010
#define BCHP_Control_L1_IRQ_MIPS_STATUS_MBOX_IN_IRQ_STATUS_SHIFT   4

/* Control :: L1_IRQ_MIPS_STATUS :: DQM_IRQ_STATUS [03:03] */
#define BCHP_Control_L1_IRQ_MIPS_STATUS_DQM_IRQ_STATUS_MASK        0x00000008
#define BCHP_Control_L1_IRQ_MIPS_STATUS_DQM_IRQ_STATUS_SHIFT       3

/* Control :: L1_IRQ_MIPS_STATUS :: reserved1 [02:01] */
#define BCHP_Control_L1_IRQ_MIPS_STATUS_reserved1_MASK             0x00000006
#define BCHP_Control_L1_IRQ_MIPS_STATUS_reserved1_SHIFT            1

/* Control :: L1_IRQ_MIPS_STATUS :: TIMER_IRQ_STATUS [00:00] */
#define BCHP_Control_L1_IRQ_MIPS_STATUS_TIMER_IRQ_STATUS_MASK      0x00000001
#define BCHP_Control_L1_IRQ_MIPS_STATUS_TIMER_IRQ_STATUS_SHIFT     0

/***************************************************************************
 *L2_IRQ_GP_MSK - LEVEL 2 IRQ GP MSK Register
 ***************************************************************************/
/* Control :: L2_IRQ_GP_MSK :: reserved0 [31:15] */
#define BCHP_Control_L2_IRQ_GP_MSK_reserved0_MASK                  0xffff8000
#define BCHP_Control_L2_IRQ_GP_MSK_reserved0_SHIFT                 15

/* Control :: L2_IRQ_GP_MSK :: TMR2_IRQ_MSK [14:14] */
#define BCHP_Control_L2_IRQ_GP_MSK_TMR2_IRQ_MSK_MASK               0x00004000
#define BCHP_Control_L2_IRQ_GP_MSK_TMR2_IRQ_MSK_SHIFT              14

/* Control :: L2_IRQ_GP_MSK :: ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_STATUS [13:13] */
#define BCHP_Control_L2_IRQ_GP_MSK_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_STATUS_MASK 0x00002000
#define BCHP_Control_L2_IRQ_GP_MSK_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_STATUS_SHIFT 13

/* Control :: L2_IRQ_GP_MSK :: ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_STATUS [12:12] */
#define BCHP_Control_L2_IRQ_GP_MSK_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_STATUS_MASK 0x00001000
#define BCHP_Control_L2_IRQ_GP_MSK_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_STATUS_SHIFT 12

/* Control :: L2_IRQ_GP_MSK :: ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_STATUS [11:11] */
#define BCHP_Control_L2_IRQ_GP_MSK_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_STATUS_MASK 0x00000800
#define BCHP_Control_L2_IRQ_GP_MSK_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_STATUS_SHIFT 11

/* Control :: L2_IRQ_GP_MSK :: ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_STATUS [10:10] */
#define BCHP_Control_L2_IRQ_GP_MSK_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_STATUS_MASK 0x00000400
#define BCHP_Control_L2_IRQ_GP_MSK_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_STATUS_SHIFT 10

/* Control :: L2_IRQ_GP_MSK :: ERROR_UB_DQM_OVERFLOW_IRQ_STATUS [09:09] */
#define BCHP_Control_L2_IRQ_GP_MSK_ERROR_UB_DQM_OVERFLOW_IRQ_STATUS_MASK 0x00000200
#define BCHP_Control_L2_IRQ_GP_MSK_ERROR_UB_DQM_OVERFLOW_IRQ_STATUS_SHIFT 9

/* Control :: L2_IRQ_GP_MSK :: ERROR_EB_DQM_OVERFLOW_IRQ_STATUS [08:08] */
#define BCHP_Control_L2_IRQ_GP_MSK_ERROR_EB_DQM_OVERFLOW_IRQ_STATUS_MASK 0x00000100
#define BCHP_Control_L2_IRQ_GP_MSK_ERROR_EB_DQM_OVERFLOW_IRQ_STATUS_SHIFT 8

/* Control :: L2_IRQ_GP_MSK :: ERROR_UB_MASTER_IRQ_MASK [07:07] */
#define BCHP_Control_L2_IRQ_GP_MSK_ERROR_UB_MASTER_IRQ_MASK_MASK   0x00000080
#define BCHP_Control_L2_IRQ_GP_MSK_ERROR_UB_MASTER_IRQ_MASK_SHIFT  7

/* Control :: L2_IRQ_GP_MSK :: ERROR_UB_SLAVE_IRQ_MASK [06:06] */
#define BCHP_Control_L2_IRQ_GP_MSK_ERROR_UB_SLAVE_IRQ_MASK_MASK    0x00000040
#define BCHP_Control_L2_IRQ_GP_MSK_ERROR_UB_SLAVE_IRQ_MASK_SHIFT   6

/* Control :: L2_IRQ_GP_MSK :: ERROR_UB_SLAVE_TIMEOUT_IRQ_MASK [05:05] */
#define BCHP_Control_L2_IRQ_GP_MSK_ERROR_UB_SLAVE_TIMEOUT_IRQ_MASK_MASK 0x00000020
#define BCHP_Control_L2_IRQ_GP_MSK_ERROR_UB_SLAVE_TIMEOUT_IRQ_MASK_SHIFT 5

/* Control :: L2_IRQ_GP_MSK :: ERROR_EB2UBUS_TIMEOUT_IRQ_MASK [04:04] */
#define BCHP_Control_L2_IRQ_GP_MSK_ERROR_EB2UBUS_TIMEOUT_IRQ_MASK_MASK 0x00000010
#define BCHP_Control_L2_IRQ_GP_MSK_ERROR_EB2UBUS_TIMEOUT_IRQ_MASK_SHIFT 4

/* Control :: L2_IRQ_GP_MSK :: MBOX_OUT_IRQ_MSK [03:03] */
#define BCHP_Control_L2_IRQ_GP_MSK_MBOX_OUT_IRQ_MSK_MASK           0x00000008
#define BCHP_Control_L2_IRQ_GP_MSK_MBOX_OUT_IRQ_MSK_SHIFT          3

/* Control :: L2_IRQ_GP_MSK :: MBOX_IN_IRQ_MSK [02:02] */
#define BCHP_Control_L2_IRQ_GP_MSK_MBOX_IN_IRQ_MSK_MASK            0x00000004
#define BCHP_Control_L2_IRQ_GP_MSK_MBOX_IN_IRQ_MSK_SHIFT           2

/* Control :: L2_IRQ_GP_MSK :: TMR1_IRQ_MSK [01:01] */
#define BCHP_Control_L2_IRQ_GP_MSK_TMR1_IRQ_MSK_MASK               0x00000002
#define BCHP_Control_L2_IRQ_GP_MSK_TMR1_IRQ_MSK_SHIFT              1

/* Control :: L2_IRQ_GP_MSK :: TMR0_IRQ_MSK [00:00] */
#define BCHP_Control_L2_IRQ_GP_MSK_TMR0_IRQ_MSK_MASK               0x00000001
#define BCHP_Control_L2_IRQ_GP_MSK_TMR0_IRQ_MSK_SHIFT              0

/***************************************************************************
 *L2_IRQ_GP_STS - LEVEL 2 IRQ GP STS Register
 ***************************************************************************/
/* Control :: L2_IRQ_GP_STS :: reserved0 [31:15] */
#define BCHP_Control_L2_IRQ_GP_STS_reserved0_MASK                  0xffff8000
#define BCHP_Control_L2_IRQ_GP_STS_reserved0_SHIFT                 15

/* Control :: L2_IRQ_GP_STS :: TMR2_IRQ_STS [14:14] */
#define BCHP_Control_L2_IRQ_GP_STS_TMR2_IRQ_STS_MASK               0x00004000
#define BCHP_Control_L2_IRQ_GP_STS_TMR2_IRQ_STS_SHIFT              14

/* Control :: L2_IRQ_GP_STS :: ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_STATUS [13:13] */
#define BCHP_Control_L2_IRQ_GP_STS_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_STATUS_MASK 0x00002000
#define BCHP_Control_L2_IRQ_GP_STS_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_STATUS_SHIFT 13

/* Control :: L2_IRQ_GP_STS :: ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_STATUS [12:12] */
#define BCHP_Control_L2_IRQ_GP_STS_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_STATUS_MASK 0x00001000
#define BCHP_Control_L2_IRQ_GP_STS_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_STATUS_SHIFT 12

/* Control :: L2_IRQ_GP_STS :: ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_STATUS [11:11] */
#define BCHP_Control_L2_IRQ_GP_STS_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_STATUS_MASK 0x00000800
#define BCHP_Control_L2_IRQ_GP_STS_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_STATUS_SHIFT 11

/* Control :: L2_IRQ_GP_STS :: ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_STATUS [10:10] */
#define BCHP_Control_L2_IRQ_GP_STS_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_STATUS_MASK 0x00000400
#define BCHP_Control_L2_IRQ_GP_STS_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_STATUS_SHIFT 10

/* Control :: L2_IRQ_GP_STS :: ERROR_UB_DQM_OVERFLOW_IRQ_STATUS [09:09] */
#define BCHP_Control_L2_IRQ_GP_STS_ERROR_UB_DQM_OVERFLOW_IRQ_STATUS_MASK 0x00000200
#define BCHP_Control_L2_IRQ_GP_STS_ERROR_UB_DQM_OVERFLOW_IRQ_STATUS_SHIFT 9

/* Control :: L2_IRQ_GP_STS :: ERROR_EB_DQM_OVERFLOW_IRQ_STATUS [08:08] */
#define BCHP_Control_L2_IRQ_GP_STS_ERROR_EB_DQM_OVERFLOW_IRQ_STATUS_MASK 0x00000100
#define BCHP_Control_L2_IRQ_GP_STS_ERROR_EB_DQM_OVERFLOW_IRQ_STATUS_SHIFT 8

/* Control :: L2_IRQ_GP_STS :: ERROR_UB_MASTER_IRQ_STATUS [07:07] */
#define BCHP_Control_L2_IRQ_GP_STS_ERROR_UB_MASTER_IRQ_STATUS_MASK 0x00000080
#define BCHP_Control_L2_IRQ_GP_STS_ERROR_UB_MASTER_IRQ_STATUS_SHIFT 7

/* Control :: L2_IRQ_GP_STS :: ERROR_UB_SLAVE_IRQ_STATUS [06:06] */
#define BCHP_Control_L2_IRQ_GP_STS_ERROR_UB_SLAVE_IRQ_STATUS_MASK  0x00000040
#define BCHP_Control_L2_IRQ_GP_STS_ERROR_UB_SLAVE_IRQ_STATUS_SHIFT 6

/* Control :: L2_IRQ_GP_STS :: ERROR_UB_SLAVE_TIMEOUT_IRQ_STATUS [05:05] */
#define BCHP_Control_L2_IRQ_GP_STS_ERROR_UB_SLAVE_TIMEOUT_IRQ_STATUS_MASK 0x00000020
#define BCHP_Control_L2_IRQ_GP_STS_ERROR_UB_SLAVE_TIMEOUT_IRQ_STATUS_SHIFT 5

/* Control :: L2_IRQ_GP_STS :: ERROR_EB2UBUS_TIMEOUT_IRQ_STATUS [04:04] */
#define BCHP_Control_L2_IRQ_GP_STS_ERROR_EB2UBUS_TIMEOUT_IRQ_STATUS_MASK 0x00000010
#define BCHP_Control_L2_IRQ_GP_STS_ERROR_EB2UBUS_TIMEOUT_IRQ_STATUS_SHIFT 4

/* Control :: L2_IRQ_GP_STS :: MBOX_OUT_IRQ_STS [03:03] */
#define BCHP_Control_L2_IRQ_GP_STS_MBOX_OUT_IRQ_STS_MASK           0x00000008
#define BCHP_Control_L2_IRQ_GP_STS_MBOX_OUT_IRQ_STS_SHIFT          3

/* Control :: L2_IRQ_GP_STS :: MBOX_IN_IRQ_STS [02:02] */
#define BCHP_Control_L2_IRQ_GP_STS_MBOX_IN_IRQ_STS_MASK            0x00000004
#define BCHP_Control_L2_IRQ_GP_STS_MBOX_IN_IRQ_STS_SHIFT           2

/* Control :: L2_IRQ_GP_STS :: TMR1_IRQ_STS [01:01] */
#define BCHP_Control_L2_IRQ_GP_STS_TMR1_IRQ_STS_MASK               0x00000002
#define BCHP_Control_L2_IRQ_GP_STS_TMR1_IRQ_STS_SHIFT              1

/* Control :: L2_IRQ_GP_STS :: TMR0_IRQ_STS [00:00] */
#define BCHP_Control_L2_IRQ_GP_STS_TMR0_IRQ_STS_MASK               0x00000001
#define BCHP_Control_L2_IRQ_GP_STS_TMR0_IRQ_STS_SHIFT              0

/***************************************************************************
 *GP_TMR0_CTL - GP TMR0 CTL Register
 ***************************************************************************/
/* Control :: GP_TMR0_CTL :: TMR0_ENABLE [31:31] */
#define BCHP_Control_GP_TMR0_CTL_TMR0_ENABLE_MASK                  0x80000000
#define BCHP_Control_GP_TMR0_CTL_TMR0_ENABLE_SHIFT                 31

/* Control :: GP_TMR0_CTL :: TMR0_MODE [30:30] */
#define BCHP_Control_GP_TMR0_CTL_TMR0_MODE_MASK                    0x40000000
#define BCHP_Control_GP_TMR0_CTL_TMR0_MODE_SHIFT                   30

/* Control :: GP_TMR0_CTL :: TMR0_COUNT [29:00] */
#define BCHP_Control_GP_TMR0_CTL_TMR0_COUNT_MASK                   0x3fffffff
#define BCHP_Control_GP_TMR0_CTL_TMR0_COUNT_SHIFT                  0

/***************************************************************************
 *GP_TMR0_CNT - GP TMR0 CNT Register
 ***************************************************************************/
/* Control :: GP_TMR0_CNT :: reserved0 [31:30] */
#define BCHP_Control_GP_TMR0_CNT_reserved0_MASK                    0xc0000000
#define BCHP_Control_GP_TMR0_CNT_reserved0_SHIFT                   30

/* Control :: GP_TMR0_CNT :: TMR0_CUR_CNT [29:00] */
#define BCHP_Control_GP_TMR0_CNT_TMR0_CUR_CNT_MASK                 0x3fffffff
#define BCHP_Control_GP_TMR0_CNT_TMR0_CUR_CNT_SHIFT                0

/***************************************************************************
 *GP_TMR1_CTL - GP TMR1 CTL Register
 ***************************************************************************/
/* Control :: GP_TMR1_CTL :: TMR1_ENABLE [31:31] */
#define BCHP_Control_GP_TMR1_CTL_TMR1_ENABLE_MASK                  0x80000000
#define BCHP_Control_GP_TMR1_CTL_TMR1_ENABLE_SHIFT                 31

/* Control :: GP_TMR1_CTL :: TMR1_MODE [30:30] */
#define BCHP_Control_GP_TMR1_CTL_TMR1_MODE_MASK                    0x40000000
#define BCHP_Control_GP_TMR1_CTL_TMR1_MODE_SHIFT                   30

/* Control :: GP_TMR1_CTL :: TMR1_COUNT [29:00] */
#define BCHP_Control_GP_TMR1_CTL_TMR1_COUNT_MASK                   0x3fffffff
#define BCHP_Control_GP_TMR1_CTL_TMR1_COUNT_SHIFT                  0

/***************************************************************************
 *GP_TMR1_CNT - GP TMR1 CNT Register
 ***************************************************************************/
/* Control :: GP_TMR1_CNT :: reserved0 [31:30] */
#define BCHP_Control_GP_TMR1_CNT_reserved0_MASK                    0xc0000000
#define BCHP_Control_GP_TMR1_CNT_reserved0_SHIFT                   30

/* Control :: GP_TMR1_CNT :: TMR1_CUR_CNT [29:00] */
#define BCHP_Control_GP_TMR1_CNT_TMR1_CUR_CNT_MASK                 0x3fffffff
#define BCHP_Control_GP_TMR1_CNT_TMR1_CUR_CNT_SHIFT                0

/***************************************************************************
 *HOST_MBOX_IN - HOST MBOX IN Register
 ***************************************************************************/
/* Control :: HOST_MBOX_IN :: MBOX_IN [31:00] */
#define BCHP_Control_HOST_MBOX_IN_MBOX_IN_MASK                     0xffffffff
#define BCHP_Control_HOST_MBOX_IN_MBOX_IN_SHIFT                    0

/***************************************************************************
 *HOST_MBOX_OUT - HOST MBOX OUT Register
 ***************************************************************************/
/* Control :: HOST_MBOX_OUT :: MBOX_OUT [31:00] */
#define BCHP_Control_HOST_MBOX_OUT_MBOX_OUT_MASK                   0xffffffff
#define BCHP_Control_HOST_MBOX_OUT_MBOX_OUT_SHIFT                  0

/***************************************************************************
 *GP_OUT - GP OUT Register
 ***************************************************************************/
/* Control :: GP_OUT :: reserved0 [31:16] */
#define BCHP_Control_GP_OUT_reserved0_MASK                         0xffff0000
#define BCHP_Control_GP_OUT_reserved0_SHIFT                        16

/* Control :: GP_OUT :: GP_OUT [15:00] */
#define BCHP_Control_GP_OUT_GP_OUT_MASK                            0x0000ffff
#define BCHP_Control_GP_OUT_GP_OUT_SHIFT                           0

/***************************************************************************
 *GP_IN - GP IN Register
 ***************************************************************************/
/* Control :: GP_IN :: GP_IN_31 [31:31] */
#define BCHP_Control_GP_IN_GP_IN_31_MASK                           0x80000000
#define BCHP_Control_GP_IN_GP_IN_31_SHIFT                          31

/* Control :: GP_IN :: GP_IN_30 [30:30] */
#define BCHP_Control_GP_IN_GP_IN_30_MASK                           0x40000000
#define BCHP_Control_GP_IN_GP_IN_30_SHIFT                          30

/* Control :: GP_IN :: GP_IN_29 [29:29] */
#define BCHP_Control_GP_IN_GP_IN_29_MASK                           0x20000000
#define BCHP_Control_GP_IN_GP_IN_29_SHIFT                          29

/* Control :: GP_IN :: GP_IN_28 [28:28] */
#define BCHP_Control_GP_IN_GP_IN_28_MASK                           0x10000000
#define BCHP_Control_GP_IN_GP_IN_28_SHIFT                          28

/* Control :: GP_IN :: GP_IN_27 [27:27] */
#define BCHP_Control_GP_IN_GP_IN_27_MASK                           0x08000000
#define BCHP_Control_GP_IN_GP_IN_27_SHIFT                          27

/* Control :: GP_IN :: GP_IN_26 [26:26] */
#define BCHP_Control_GP_IN_GP_IN_26_MASK                           0x04000000
#define BCHP_Control_GP_IN_GP_IN_26_SHIFT                          26

/* Control :: GP_IN :: GP_IN_25 [25:25] */
#define BCHP_Control_GP_IN_GP_IN_25_MASK                           0x02000000
#define BCHP_Control_GP_IN_GP_IN_25_SHIFT                          25

/* Control :: GP_IN :: GP_IN [24:04] */
#define BCHP_Control_GP_IN_GP_IN_MASK                              0x01fffff0
#define BCHP_Control_GP_IN_GP_IN_SHIFT                             4

/* Control :: GP_IN :: GP_IN_3 [03:03] */
#define BCHP_Control_GP_IN_GP_IN_3_MASK                            0x00000008
#define BCHP_Control_GP_IN_GP_IN_3_SHIFT                           3

/* Control :: GP_IN :: GP_IN_2 [02:02] */
#define BCHP_Control_GP_IN_GP_IN_2_MASK                            0x00000004
#define BCHP_Control_GP_IN_GP_IN_2_SHIFT                           2

/* Control :: GP_IN :: GP_IN_1 [01:01] */
#define BCHP_Control_GP_IN_GP_IN_1_MASK                            0x00000002
#define BCHP_Control_GP_IN_GP_IN_1_SHIFT                           1

/* Control :: GP_IN :: GP_IN_0 [00:00] */
#define BCHP_Control_GP_IN_GP_IN_0_MASK                            0x00000001
#define BCHP_Control_GP_IN_GP_IN_0_SHIFT                           0

/***************************************************************************
 *GP_IN_IRQ_MASK - GP IN IRQ MASK Register
 ***************************************************************************/
/* Control :: GP_IN_IRQ_MASK :: BASE4_MASK [31:31] */
#define BCHP_Control_GP_IN_IRQ_MASK_BASE4_MASK_MASK                0x80000000
#define BCHP_Control_GP_IN_IRQ_MASK_BASE4_MASK_SHIFT               31

/* Control :: GP_IN_IRQ_MASK :: GP_IN_MASK [30:00] */
#define BCHP_Control_GP_IN_IRQ_MASK_GP_IN_MASK_MASK                0x7fffffff
#define BCHP_Control_GP_IN_IRQ_MASK_GP_IN_MASK_SHIFT               0

/***************************************************************************
 *GP_IN_IRQ_STATUS - GP IN IRQ STATUS Register
 ***************************************************************************/
/* Control :: GP_IN_IRQ_STATUS :: BASE4_IN [31:31] */
#define BCHP_Control_GP_IN_IRQ_STATUS_BASE4_IN_MASK                0x80000000
#define BCHP_Control_GP_IN_IRQ_STATUS_BASE4_IN_SHIFT               31

/* Control :: GP_IN_IRQ_STATUS :: GP_IN [30:00] */
#define BCHP_Control_GP_IN_IRQ_STATUS_GP_IN_MASK                   0x7fffffff
#define BCHP_Control_GP_IN_IRQ_STATUS_GP_IN_SHIFT                  0

/***************************************************************************
 *DMA_CONTROL - DMA CONTROL Register
 ***************************************************************************/
/* Control :: DMA_CONTROL :: Unknown [31:00] */
#define BCHP_Control_DMA_CONTROL_Unknown_MASK                      0xffffffff
#define BCHP_Control_DMA_CONTROL_Unknown_SHIFT                     0

/***************************************************************************
 *DMA_STATUS - DMA STATUS Register
 ***************************************************************************/
/* Control :: DMA_STATUS :: reserved0 [31:08] */
#define BCHP_Control_DMA_STATUS_reserved0_MASK                     0xffffff00
#define BCHP_Control_DMA_STATUS_reserved0_SHIFT                    8

/* Control :: DMA_STATUS :: DMA1_RESULT_FIFO_FULL [07:07] */
#define BCHP_Control_DMA_STATUS_DMA1_RESULT_FIFO_FULL_MASK         0x00000080
#define BCHP_Control_DMA_STATUS_DMA1_RESULT_FIFO_FULL_SHIFT        7

/* Control :: DMA_STATUS :: DMA1_RESULT_FIFO_EMPTY [06:06] */
#define BCHP_Control_DMA_STATUS_DMA1_RESULT_FIFO_EMPTY_MASK        0x00000040
#define BCHP_Control_DMA_STATUS_DMA1_RESULT_FIFO_EMPTY_SHIFT       6

/* Control :: DMA_STATUS :: DMA1_CMD_FIFO_FULL [05:05] */
#define BCHP_Control_DMA_STATUS_DMA1_CMD_FIFO_FULL_MASK            0x00000020
#define BCHP_Control_DMA_STATUS_DMA1_CMD_FIFO_FULL_SHIFT           5

/* Control :: DMA_STATUS :: DMA1_BUSY [04:04] */
#define BCHP_Control_DMA_STATUS_DMA1_BUSY_MASK                     0x00000010
#define BCHP_Control_DMA_STATUS_DMA1_BUSY_SHIFT                    4

/* Control :: DMA_STATUS :: DMA0_RESULT_FIFO_FULL [03:03] */
#define BCHP_Control_DMA_STATUS_DMA0_RESULT_FIFO_FULL_MASK         0x00000008
#define BCHP_Control_DMA_STATUS_DMA0_RESULT_FIFO_FULL_SHIFT        3

/* Control :: DMA_STATUS :: DMA0_RESULT_FIFO_EMPTY [02:02] */
#define BCHP_Control_DMA_STATUS_DMA0_RESULT_FIFO_EMPTY_MASK        0x00000004
#define BCHP_Control_DMA_STATUS_DMA0_RESULT_FIFO_EMPTY_SHIFT       2

/* Control :: DMA_STATUS :: DMA0_CMD_FIFO_FULL [01:01] */
#define BCHP_Control_DMA_STATUS_DMA0_CMD_FIFO_FULL_MASK            0x00000002
#define BCHP_Control_DMA_STATUS_DMA0_CMD_FIFO_FULL_SHIFT           1

/* Control :: DMA_STATUS :: DMA0_BUSY [00:00] */
#define BCHP_Control_DMA_STATUS_DMA0_BUSY_MASK                     0x00000001
#define BCHP_Control_DMA_STATUS_DMA0_BUSY_SHIFT                    0

/***************************************************************************
 *DMA_0_3_FIFO_STATUS - DMA 0 to 3 FIFO STATUS Register
 ***************************************************************************/
/* Control :: DMA_0_3_FIFO_STATUS :: reserved0 [31:16] */
#define BCHP_Control_DMA_0_3_FIFO_STATUS_reserved0_MASK            0xffff0000
#define BCHP_Control_DMA_0_3_FIFO_STATUS_reserved0_SHIFT           16

/* Control :: DMA_0_3_FIFO_STATUS :: DMA1_RESULT_FIFO_DEPTH [15:12] */
#define BCHP_Control_DMA_0_3_FIFO_STATUS_DMA1_RESULT_FIFO_DEPTH_MASK 0x0000f000
#define BCHP_Control_DMA_0_3_FIFO_STATUS_DMA1_RESULT_FIFO_DEPTH_SHIFT 12

/* Control :: DMA_0_3_FIFO_STATUS :: DMA1_CMD_FIFO_AVAIL [11:08] */
#define BCHP_Control_DMA_0_3_FIFO_STATUS_DMA1_CMD_FIFO_AVAIL_MASK  0x00000f00
#define BCHP_Control_DMA_0_3_FIFO_STATUS_DMA1_CMD_FIFO_AVAIL_SHIFT 8

/* Control :: DMA_0_3_FIFO_STATUS :: DMA0_RESULT_FIFO_DEPTH [07:04] */
#define BCHP_Control_DMA_0_3_FIFO_STATUS_DMA0_RESULT_FIFO_DEPTH_MASK 0x000000f0
#define BCHP_Control_DMA_0_3_FIFO_STATUS_DMA0_RESULT_FIFO_DEPTH_SHIFT 4

/* Control :: DMA_0_3_FIFO_STATUS :: DMA0_CMD_FIFO_AVAIL [03:00] */
#define BCHP_Control_DMA_0_3_FIFO_STATUS_DMA0_CMD_FIFO_AVAIL_MASK  0x0000000f
#define BCHP_Control_DMA_0_3_FIFO_STATUS_DMA0_CMD_FIFO_AVAIL_SHIFT 0

/***************************************************************************
 *DIAG_CONTROL - DIAG CONTROL Register
 ***************************************************************************/
/* Control :: DIAG_CONTROL :: DIAG_SEL_HI_HI [31:24] */
#define BCHP_Control_DIAG_CONTROL_DIAG_SEL_HI_HI_MASK              0xff000000
#define BCHP_Control_DIAG_CONTROL_DIAG_SEL_HI_HI_SHIFT             24

/* Control :: DIAG_CONTROL :: DIAG_SEL_HI_LO [23:16] */
#define BCHP_Control_DIAG_CONTROL_DIAG_SEL_HI_LO_MASK              0x00ff0000
#define BCHP_Control_DIAG_CONTROL_DIAG_SEL_HI_LO_SHIFT             16

/* Control :: DIAG_CONTROL :: DIAG_SEL_LO_HI [15:08] */
#define BCHP_Control_DIAG_CONTROL_DIAG_SEL_LO_HI_MASK              0x0000ff00
#define BCHP_Control_DIAG_CONTROL_DIAG_SEL_LO_HI_SHIFT             8

/* Control :: DIAG_CONTROL :: DIAG_SEL_LO_LO [07:00] */
#define BCHP_Control_DIAG_CONTROL_DIAG_SEL_LO_LO_MASK              0x000000ff
#define BCHP_Control_DIAG_CONTROL_DIAG_SEL_LO_LO_SHIFT             0

/***************************************************************************
 *DIAG_LOW - DIAG LOW Register
 ***************************************************************************/
/* Control :: DIAG_LOW :: DIAG_LO_HI [31:16] */
#define BCHP_Control_DIAG_LOW_DIAG_LO_HI_MASK                      0xffff0000
#define BCHP_Control_DIAG_LOW_DIAG_LO_HI_SHIFT                     16

/* Control :: DIAG_LOW :: DIAG_LO_LO [15:00] */
#define BCHP_Control_DIAG_LOW_DIAG_LO_LO_MASK                      0x0000ffff
#define BCHP_Control_DIAG_LOW_DIAG_LO_LO_SHIFT                     0

/***************************************************************************
 *DIAG_HIGH - DIAG HIGH Register
 ***************************************************************************/
/* Control :: DIAG_HIGH :: DIAG_HI_HI [31:16] */
#define BCHP_Control_DIAG_HIGH_DIAG_HI_HI_MASK                     0xffff0000
#define BCHP_Control_DIAG_HIGH_DIAG_HI_HI_SHIFT                    16

/* Control :: DIAG_HIGH :: DIAG_HI_LO [15:00] */
#define BCHP_Control_DIAG_HIGH_DIAG_HI_LO_MASK                     0x0000ffff
#define BCHP_Control_DIAG_HIGH_DIAG_HI_LO_SHIFT                    0

/***************************************************************************
 *BAD_ADDRESS - BAD ADDRESS Register
 ***************************************************************************/
/* Control :: BAD_ADDRESS :: ADDRESS [31:00] */
#define BCHP_Control_BAD_ADDRESS_ADDRESS_MASK                      0xffffffff
#define BCHP_Control_BAD_ADDRESS_ADDRESS_SHIFT                     0

/***************************************************************************
 *ADDRESS_1_WINDOW_MASK - ADDRESS 1 WINDOW MASK Register
 ***************************************************************************/
/* Control :: ADDRESS_1_WINDOW_MASK :: MASK [31:00] */
#define BCHP_Control_ADDRESS_1_WINDOW_MASK_MASK_MASK               0xffffffff
#define BCHP_Control_ADDRESS_1_WINDOW_MASK_MASK_SHIFT              0

/***************************************************************************
 *ADDRESS_1_WINDOW_BASE_IN - ADDRESS 1 WINDOW BASE IN Register
 ***************************************************************************/
/* Control :: ADDRESS_1_WINDOW_BASE_IN :: ADDRESS [31:00] */
#define BCHP_Control_ADDRESS_1_WINDOW_BASE_IN_ADDRESS_MASK         0xffffffff
#define BCHP_Control_ADDRESS_1_WINDOW_BASE_IN_ADDRESS_SHIFT        0

/***************************************************************************
 *ADDRESS_1_WINDOW_BASE_OUT - ADDRESS 1 WINDOW BASE OUT Register
 ***************************************************************************/
/* Control :: ADDRESS_1_WINDOW_BASE_OUT :: ADDRESS [31:00] */
#define BCHP_Control_ADDRESS_1_WINDOW_BASE_OUT_ADDRESS_MASK        0xffffffff
#define BCHP_Control_ADDRESS_1_WINDOW_BASE_OUT_ADDRESS_SHIFT       0

/***************************************************************************
 *ADDRESS_2_WINDOW_MASK - ADDRESS 2 WINDOW MASK Register
 ***************************************************************************/
/* Control :: ADDRESS_2_WINDOW_MASK :: MASK [31:00] */
#define BCHP_Control_ADDRESS_2_WINDOW_MASK_MASK_MASK               0xffffffff
#define BCHP_Control_ADDRESS_2_WINDOW_MASK_MASK_SHIFT              0

/***************************************************************************
 *ADDRESS_2_WINDOW_BASE_IN - ADDRESS 2 WINDOW BASE IN Register
 ***************************************************************************/
/* Control :: ADDRESS_2_WINDOW_BASE_IN :: ADDRESS [31:00] */
#define BCHP_Control_ADDRESS_2_WINDOW_BASE_IN_ADDRESS_MASK         0xffffffff
#define BCHP_Control_ADDRESS_2_WINDOW_BASE_IN_ADDRESS_SHIFT        0

/***************************************************************************
 *ADDRESS_2_WINDOW_BASE_OUT - ADDRESS 2 WINDOW BASE OUT Register
 ***************************************************************************/
/* Control :: ADDRESS_2_WINDOW_BASE_OUT :: ADDRESS [31:00] */
#define BCHP_Control_ADDRESS_2_WINDOW_BASE_OUT_ADDRESS_MASK        0xffffffff
#define BCHP_Control_ADDRESS_2_WINDOW_BASE_OUT_ADDRESS_SHIFT       0

/***************************************************************************
 *SCRATCH - SCRATCH Register
 ***************************************************************************/
/* Control :: SCRATCH :: ADDRESS [31:00] */
#define BCHP_Control_SCRATCH_ADDRESS_MASK                          0xffffffff
#define BCHP_Control_SCRATCH_ADDRESS_SHIFT                         0

/***************************************************************************
 *TM - TM Register
 ***************************************************************************/
/* Control :: TM :: TM_BASE4 [31:16] */
#define BCHP_Control_TM_TM_BASE4_MASK                              0xffff0000
#define BCHP_Control_TM_TM_BASE4_SHIFT                             16

/* Control :: TM :: TM_ICDATA [15:12] */
#define BCHP_Control_TM_TM_ICDATA_MASK                             0x0000f000
#define BCHP_Control_TM_TM_ICDATA_SHIFT                            12

/* Control :: TM :: TM_ICTAG [11:08] */
#define BCHP_Control_TM_TM_ICTAG_MASK                              0x00000f00
#define BCHP_Control_TM_TM_ICTAG_SHIFT                             8

/* Control :: TM :: TM_ICWS [07:04] */
#define BCHP_Control_TM_TM_ICWS_MASK                               0x000000f0
#define BCHP_Control_TM_TM_ICWS_SHIFT                              4

/* Control :: TM :: TM_DSPRAM [03:00] */
#define BCHP_Control_TM_TM_DSPRAM_MASK                             0x0000000f
#define BCHP_Control_TM_TM_DSPRAM_SHIFT                            0

/***************************************************************************
 *SOFT_RESETS - SOFT RESETS Register
 ***************************************************************************/
/* Control :: SOFT_RESETS :: reserved0 [31:03] */
#define BCHP_Control_SOFT_RESETS_reserved0_MASK                    0xfffffff8
#define BCHP_Control_SOFT_RESETS_reserved0_SHIFT                   3

/* Control :: SOFT_RESETS :: DMA [02:02] */
#define BCHP_Control_SOFT_RESETS_DMA_MASK                          0x00000004
#define BCHP_Control_SOFT_RESETS_DMA_SHIFT                         2

/* Control :: SOFT_RESETS :: BASE4 [01:01] */
#define BCHP_Control_SOFT_RESETS_BASE4_MASK                        0x00000002
#define BCHP_Control_SOFT_RESETS_BASE4_SHIFT                       1

/* Control :: SOFT_RESETS :: M4KE [00:00] */
#define BCHP_Control_SOFT_RESETS_M4KE_MASK                         0x00000001
#define BCHP_Control_SOFT_RESETS_M4KE_SHIFT                        0

/***************************************************************************
 *EB2UBUS_TIMEOUT - EC BUS TO UBUS TIMEOUT Register
 ***************************************************************************/
/* Control :: EB2UBUS_TIMEOUT :: TIMEOUT_ENABLE [31:31] */
#define BCHP_Control_EB2UBUS_TIMEOUT_TIMEOUT_ENABLE_MASK           0x80000000
#define BCHP_Control_EB2UBUS_TIMEOUT_TIMEOUT_ENABLE_SHIFT          31

/* Control :: EB2UBUS_TIMEOUT :: reserved0 [30:16] */
#define BCHP_Control_EB2UBUS_TIMEOUT_reserved0_MASK                0x7fff0000
#define BCHP_Control_EB2UBUS_TIMEOUT_reserved0_SHIFT               16

/* Control :: EB2UBUS_TIMEOUT :: TIMEOUT_LIMIT [15:00] */
#define BCHP_Control_EB2UBUS_TIMEOUT_TIMEOUT_LIMIT_MASK            0x0000ffff
#define BCHP_Control_EB2UBUS_TIMEOUT_TIMEOUT_LIMIT_SHIFT           0

/***************************************************************************
 *M4KE_CORE_STATUS - 4KE CORE STATUS Register
 ***************************************************************************/
/* Control :: M4KE_CORE_STATUS :: REV_ID_EXISTS [31:31] */
#define BCHP_Control_M4KE_CORE_STATUS_REV_ID_EXISTS_MASK           0x80000000
#define BCHP_Control_M4KE_CORE_STATUS_REV_ID_EXISTS_SHIFT          31

/* Control :: M4KE_CORE_STATUS :: reserved0 [30:17] */
#define BCHP_Control_M4KE_CORE_STATUS_reserved0_MASK               0x7ffe0000
#define BCHP_Control_M4KE_CORE_STATUS_reserved0_SHIFT              17

/* Control :: M4KE_CORE_STATUS :: EJ_DebugM [16:16] */
#define BCHP_Control_M4KE_CORE_STATUS_EJ_DebugM_MASK               0x00010000
#define BCHP_Control_M4KE_CORE_STATUS_EJ_DebugM_SHIFT              16

/* Control :: M4KE_CORE_STATUS :: EJ_SRstE [15:15] */
#define BCHP_Control_M4KE_CORE_STATUS_EJ_SRstE_MASK                0x00008000
#define BCHP_Control_M4KE_CORE_STATUS_EJ_SRstE_SHIFT               15

/* Control :: M4KE_CORE_STATUS :: EJ_PrRst [14:14] */
#define BCHP_Control_M4KE_CORE_STATUS_EJ_PrRst_MASK                0x00004000
#define BCHP_Control_M4KE_CORE_STATUS_EJ_PrRst_SHIFT               14

/* Control :: M4KE_CORE_STATUS :: EJ_PerRst [13:13] */
#define BCHP_Control_M4KE_CORE_STATUS_EJ_PerRst_MASK               0x00002000
#define BCHP_Control_M4KE_CORE_STATUS_EJ_PerRst_SHIFT              13

/* Control :: M4KE_CORE_STATUS :: SI_Sleep [12:12] */
#define BCHP_Control_M4KE_CORE_STATUS_SI_Sleep_MASK                0x00001000
#define BCHP_Control_M4KE_CORE_STATUS_SI_Sleep_SHIFT               12

/* Control :: M4KE_CORE_STATUS :: SI_SWInt [11:10] */
#define BCHP_Control_M4KE_CORE_STATUS_SI_SWInt_MASK                0x00000c00
#define BCHP_Control_M4KE_CORE_STATUS_SI_SWInt_SHIFT               10

/* Control :: M4KE_CORE_STATUS :: SI_IPL [09:04] */
#define BCHP_Control_M4KE_CORE_STATUS_SI_IPL_MASK                  0x000003f0
#define BCHP_Control_M4KE_CORE_STATUS_SI_IPL_SHIFT                 4

/* Control :: M4KE_CORE_STATUS :: SI_IAck [03:03] */
#define BCHP_Control_M4KE_CORE_STATUS_SI_IAck_MASK                 0x00000008
#define BCHP_Control_M4KE_CORE_STATUS_SI_IAck_SHIFT                3

/* Control :: M4KE_CORE_STATUS :: SI_RP [02:02] */
#define BCHP_Control_M4KE_CORE_STATUS_SI_RP_MASK                   0x00000004
#define BCHP_Control_M4KE_CORE_STATUS_SI_RP_SHIFT                  2

/* Control :: M4KE_CORE_STATUS :: SI_EXL [01:01] */
#define BCHP_Control_M4KE_CORE_STATUS_SI_EXL_MASK                  0x00000002
#define BCHP_Control_M4KE_CORE_STATUS_SI_EXL_SHIFT                 1

/* Control :: M4KE_CORE_STATUS :: SI_ERL [00:00] */
#define BCHP_Control_M4KE_CORE_STATUS_SI_ERL_MASK                  0x00000001
#define BCHP_Control_M4KE_CORE_STATUS_SI_ERL_SHIFT                 0

/***************************************************************************
 *GP_IN_IRQ_SENSE - GP IN IRQ SENSE Register
 ***************************************************************************/
/* Control :: GP_IN_IRQ_SENSE :: BASE4_SENSE [31:31] */
#define BCHP_Control_GP_IN_IRQ_SENSE_BASE4_SENSE_MASK              0x80000000
#define BCHP_Control_GP_IN_IRQ_SENSE_BASE4_SENSE_SHIFT             31

/* Control :: GP_IN_IRQ_SENSE :: GP_IN_SENSE [30:00] */
#define BCHP_Control_GP_IN_IRQ_SENSE_GP_IN_SENSE_MASK              0x7fffffff
#define BCHP_Control_GP_IN_IRQ_SENSE_GP_IN_SENSE_SHIFT             0

/***************************************************************************
 *UB_SLAVE_TIMEOUT - UBUS SLAVE TIMEOUT Register
 ***************************************************************************/
/* Control :: UB_SLAVE_TIMEOUT :: TIMEOUT_ENABLE [31:31] */
#define BCHP_Control_UB_SLAVE_TIMEOUT_TIMEOUT_ENABLE_MASK          0x80000000
#define BCHP_Control_UB_SLAVE_TIMEOUT_TIMEOUT_ENABLE_SHIFT         31

/* Control :: UB_SLAVE_TIMEOUT :: reserved0 [30:16] */
#define BCHP_Control_UB_SLAVE_TIMEOUT_reserved0_MASK               0x7fff0000
#define BCHP_Control_UB_SLAVE_TIMEOUT_reserved0_SHIFT              16

/* Control :: UB_SLAVE_TIMEOUT :: TIMEOUT_LIMIT [15:00] */
#define BCHP_Control_UB_SLAVE_TIMEOUT_TIMEOUT_LIMIT_MASK           0x0000ffff
#define BCHP_Control_UB_SLAVE_TIMEOUT_TIMEOUT_LIMIT_SHIFT          0

/***************************************************************************
 *DIAG_EN - DIAG ENABLE Register
 ***************************************************************************/
/* Control :: DIAG_EN :: DIAG_SEL_OVERRIDE [31:31] */
#define BCHP_Control_DIAG_EN_DIAG_SEL_OVERRIDE_MASK                0x80000000
#define BCHP_Control_DIAG_EN_DIAG_SEL_OVERRIDE_SHIFT               31

/* Control :: DIAG_EN :: EJTAG_DINT_MASK [30:30] */
#define BCHP_Control_DIAG_EN_EJTAG_DINT_MASK_MASK                  0x40000000
#define BCHP_Control_DIAG_EN_EJTAG_DINT_MASK_SHIFT                 30

/* Control :: DIAG_EN :: reserved0 [29:08] */
#define BCHP_Control_DIAG_EN_reserved0_MASK                        0x3fffff00
#define BCHP_Control_DIAG_EN_reserved0_SHIFT                       8

/* Control :: DIAG_EN :: diag_sel_hi_hi [07:06] */
#define BCHP_Control_DIAG_EN_diag_sel_hi_hi_MASK                   0x000000c0
#define BCHP_Control_DIAG_EN_diag_sel_hi_hi_SHIFT                  6

/* Control :: DIAG_EN :: diag_sel_hi_lo [05:04] */
#define BCHP_Control_DIAG_EN_diag_sel_hi_lo_MASK                   0x00000030
#define BCHP_Control_DIAG_EN_diag_sel_hi_lo_SHIFT                  4

/* Control :: DIAG_EN :: diag_sel_lo_hi [03:02] */
#define BCHP_Control_DIAG_EN_diag_sel_lo_hi_MASK                   0x0000000c
#define BCHP_Control_DIAG_EN_diag_sel_lo_hi_SHIFT                  2

/* Control :: DIAG_EN :: diag_sel_lo_lo [01:00] */
#define BCHP_Control_DIAG_EN_diag_sel_lo_lo_MASK                   0x00000003
#define BCHP_Control_DIAG_EN_diag_sel_lo_lo_SHIFT                  0

/***************************************************************************
 *DEV_TIMEOUT - UBUS DEVICE TIMEOUT Register
 ***************************************************************************/
/* Control :: DEV_TIMEOUT :: reserved0 [31:12] */
#define BCHP_Control_DEV_TIMEOUT_reserved0_MASK                    0xfffff000
#define BCHP_Control_DEV_TIMEOUT_reserved0_SHIFT                   12

/* Control :: DEV_TIMEOUT :: Timeout [11:00] */
#define BCHP_Control_DEV_TIMEOUT_Timeout_MASK                      0x00000fff
#define BCHP_Control_DEV_TIMEOUT_Timeout_SHIFT                     0

/***************************************************************************
 *UBUS_ERROR_OUT_MASK - UBUS ERROR OUT MASK Register
 ***************************************************************************/
/* Control :: UBUS_ERROR_OUT_MASK :: reserved0 [31:16] */
#define BCHP_Control_UBUS_ERROR_OUT_MASK_reserved0_MASK            0xffff0000
#define BCHP_Control_UBUS_ERROR_OUT_MASK_reserved0_SHIFT           16

/* Control :: UBUS_ERROR_OUT_MASK :: Base4_Error_Mask [15:15] */
#define BCHP_Control_UBUS_ERROR_OUT_MASK_Base4_Error_Mask_MASK     0x00008000
#define BCHP_Control_UBUS_ERROR_OUT_MASK_Base4_Error_Mask_SHIFT    15

/* Control :: UBUS_ERROR_OUT_MASK :: reserved1 [14:04] */
#define BCHP_Control_UBUS_ERROR_OUT_MASK_reserved1_MASK            0x00007ff0
#define BCHP_Control_UBUS_ERROR_OUT_MASK_reserved1_SHIFT           4

/* Control :: UBUS_ERROR_OUT_MASK :: IN_Msg_FIFO_Error_Mask [03:03] */
#define BCHP_Control_UBUS_ERROR_OUT_MASK_IN_Msg_FIFO_Error_Mask_MASK 0x00000008
#define BCHP_Control_UBUS_ERROR_OUT_MASK_IN_Msg_FIFO_Error_Mask_SHIFT 3

/* Control :: UBUS_ERROR_OUT_MASK :: UB_Slave_Timeout_Mask [02:02] */
#define BCHP_Control_UBUS_ERROR_OUT_MASK_UB_Slave_Timeout_Mask_MASK 0x00000004
#define BCHP_Control_UBUS_ERROR_OUT_MASK_UB_Slave_Timeout_Mask_SHIFT 2

/* Control :: UBUS_ERROR_OUT_MASK :: EB2UB_Timeout_Mask [01:01] */
#define BCHP_Control_UBUS_ERROR_OUT_MASK_EB2UB_Timeout_Mask_MASK   0x00000002
#define BCHP_Control_UBUS_ERROR_OUT_MASK_EB2UB_Timeout_Mask_SHIFT  1

/* Control :: UBUS_ERROR_OUT_MASK :: UB_DQM_Overflow_Mask [00:00] */
#define BCHP_Control_UBUS_ERROR_OUT_MASK_UB_DQM_Overflow_Mask_MASK 0x00000001
#define BCHP_Control_UBUS_ERROR_OUT_MASK_UB_DQM_Overflow_Mask_SHIFT 0

/***************************************************************************
 *DIAG_CAPT_STOP_MASK - DIAG CAPTURE STOP MASK Register
 ***************************************************************************/
/* Control :: DIAG_CAPT_STOP_MASK :: Base4_Error_Mask [31:31] */
#define BCHP_Control_DIAG_CAPT_STOP_MASK_Base4_Error_Mask_MASK     0x80000000
#define BCHP_Control_DIAG_CAPT_STOP_MASK_Base4_Error_Mask_SHIFT    31

/* Control :: DIAG_CAPT_STOP_MASK :: reserved0 [30:04] */
#define BCHP_Control_DIAG_CAPT_STOP_MASK_reserved0_MASK            0x7ffffff0
#define BCHP_Control_DIAG_CAPT_STOP_MASK_reserved0_SHIFT           4

/* Control :: DIAG_CAPT_STOP_MASK :: IN_Msg_FIFO_Error_Mask [03:03] */
#define BCHP_Control_DIAG_CAPT_STOP_MASK_IN_Msg_FIFO_Error_Mask_MASK 0x00000008
#define BCHP_Control_DIAG_CAPT_STOP_MASK_IN_Msg_FIFO_Error_Mask_SHIFT 3

/* Control :: DIAG_CAPT_STOP_MASK :: UB_Slave_Timeout_Mask [02:02] */
#define BCHP_Control_DIAG_CAPT_STOP_MASK_UB_Slave_Timeout_Mask_MASK 0x00000004
#define BCHP_Control_DIAG_CAPT_STOP_MASK_UB_Slave_Timeout_Mask_SHIFT 2

/* Control :: DIAG_CAPT_STOP_MASK :: EB2UB_Timeout_Mask [01:01] */
#define BCHP_Control_DIAG_CAPT_STOP_MASK_EB2UB_Timeout_Mask_MASK   0x00000002
#define BCHP_Control_DIAG_CAPT_STOP_MASK_EB2UB_Timeout_Mask_SHIFT  1

/* Control :: DIAG_CAPT_STOP_MASK :: UB_DQM_Overflow_Mask [00:00] */
#define BCHP_Control_DIAG_CAPT_STOP_MASK_UB_DQM_Overflow_Mask_MASK 0x00000001
#define BCHP_Control_DIAG_CAPT_STOP_MASK_UB_DQM_Overflow_Mask_SHIFT 0

/***************************************************************************
 *REV_ID - REVISION ID Register
 ***************************************************************************/
/* Control :: REV_ID :: Rev_ID [31:00] */
#define BCHP_Control_REV_ID_Rev_ID_MASK                            0xffffffff
#define BCHP_Control_REV_ID_Rev_ID_SHIFT                           0

/***************************************************************************
 *GP_TMR2_CTL - GP TMR2 CTL Register
 ***************************************************************************/
/* Control :: GP_TMR2_CTL :: TMR2_ENABLE [31:31] */
#define BCHP_Control_GP_TMR2_CTL_TMR2_ENABLE_MASK                  0x80000000
#define BCHP_Control_GP_TMR2_CTL_TMR2_ENABLE_SHIFT                 31

/* Control :: GP_TMR2_CTL :: TMR2_MODE [30:30] */
#define BCHP_Control_GP_TMR2_CTL_TMR2_MODE_MASK                    0x40000000
#define BCHP_Control_GP_TMR2_CTL_TMR2_MODE_SHIFT                   30

/* Control :: GP_TMR2_CTL :: TMR2_COUNT [29:00] */
#define BCHP_Control_GP_TMR2_CTL_TMR2_COUNT_MASK                   0x3fffffff
#define BCHP_Control_GP_TMR2_CTL_TMR2_COUNT_SHIFT                  0

/***************************************************************************
 *GP_TMR2_CNT - GP TMR2 CNT Register
 ***************************************************************************/
/* Control :: GP_TMR2_CNT :: reserved0 [31:30] */
#define BCHP_Control_GP_TMR2_CNT_reserved0_MASK                    0xc0000000
#define BCHP_Control_GP_TMR2_CNT_reserved0_SHIFT                   30

/* Control :: GP_TMR2_CNT :: TMR2_CUR_CNT [29:00] */
#define BCHP_Control_GP_TMR2_CNT_TMR2_CUR_CNT_MASK                 0x3fffffff
#define BCHP_Control_GP_TMR2_CNT_TMR2_CUR_CNT_SHIFT                0

#endif /* #ifndef BCHP_CONTROL_H__ */

/* End of File */
