--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml i2c_via_uart.twx i2c_via_uart.ncd -o i2c_via_uart.twr
i2c_via_uart.pcf -ucf system_pins.ucf

Design file:              i2c_via_uart.ncd
Physical constraint file: i2c_via_uart.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 89342 paths analyzed, 18653 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.894ns.
--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sFIFO_91_0 (SLICE_X53Y11.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR_0 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sFIFO_91_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.528ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.617 - 0.648)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR_0 to eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sFIFO_91_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y46.AQ      Tcko                  0.476   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR<0>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR_0
    SLICE_X53Y11.A2      net (fanout=1589)    13.679   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR<0>
    SLICE_X53Y11.CLK     Tas                   0.373   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sFIFO_91<1>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sFIFO_91_0_dpot1
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sFIFO_91_0
    -------------------------------------------------  ---------------------------
    Total                                     14.528ns (0.849ns logic, 13.679ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sFIFO_83_1 (SLICE_X52Y9.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR_0 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sFIFO_83_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.512ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.611 - 0.648)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR_0 to eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sFIFO_83_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y46.AQ      Tcko                  0.476   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR<0>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR_0
    SLICE_X52Y9.C3       net (fanout=1589)    13.697   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR<0>
    SLICE_X52Y9.CLK      Tas                   0.339   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sFIFO_83<1>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sFIFO_83_1_dpot1
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sFIFO_83_1
    -------------------------------------------------  ---------------------------
    Total                                     14.512ns (0.815ns logic, 13.697ns route)
                                                       (5.6% logic, 94.4% route)

--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sFIFO_80_1 (SLICE_X52Y10.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR_0 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sFIFO_80_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.454ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (0.614 - 0.648)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR_0 to eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sFIFO_80_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y46.AQ      Tcko                  0.476   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR<0>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR_0
    SLICE_X52Y10.C2      net (fanout=1589)    13.639   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR<0>
    SLICE_X52Y10.CLK     Tas                   0.339   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sFIFO_80<1>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sFIFO_80_1_dpot1
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sFIFO_80_1
    -------------------------------------------------  ---------------------------
    Total                                     14.454ns (0.815ns logic, 13.639ns route)
                                                       (5.6% logic, 94.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART_I2C_MASTER/sTR_PERIOD_CNT_3 (SLICE_X28Y75.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART_I2C_BRIDGE/eUART_I2C_MASTER/sTR_PERIOD_CNT_2 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART_I2C_MASTER/sTR_PERIOD_CNT_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sTR_PERIOD_CNT_2 to eUART_I2C_BRIDGE/eUART_I2C_MASTER/sTR_PERIOD_CNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y75.CQ      Tcko                  0.200   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sTR_PERIOD_CNT<4>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sTR_PERIOD_CNT_2
    SLICE_X28Y75.C5      net (fanout=5)        0.074   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sTR_PERIOD_CNT<2>
    SLICE_X28Y75.CLK     Tah         (-Th)    -0.121   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sTR_PERIOD_CNT<4>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/Mcount_sTR_PERIOD_CNT_xor<3>11
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sTR_PERIOD_CNT_3
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.321ns logic, 0.074ns route)
                                                       (81.3% logic, 18.7% route)

--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_3 (SLICE_X28Y78.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_2 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_2 to eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y78.CQ      Tcko                  0.200   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<3>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_2
    SLICE_X28Y78.DX      net (fanout=257)      0.153   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<2>
    SLICE_X28Y78.CLK     Tckdi       (-Th)    -0.048   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<3>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_3
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.248ns logic, 0.153ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART/eSEND_FIFO/sWR_PTR_3 (SLICE_X36Y72.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART_I2C_BRIDGE/eUART/eSEND_FIFO/sWR_PTR_2 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART/eSEND_FIFO/sWR_PTR_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART_I2C_BRIDGE/eUART/eSEND_FIFO/sWR_PTR_2 to eUART_I2C_BRIDGE/eUART/eSEND_FIFO/sWR_PTR_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y72.CQ      Tcko                  0.200   eUART_I2C_BRIDGE/eUART/eSEND_FIFO/sWR_PTR<2>
                                                       eUART_I2C_BRIDGE/eUART/eSEND_FIFO/sWR_PTR_2
    SLICE_X36Y72.C5      net (fanout=11)       0.081   eUART_I2C_BRIDGE/eUART/eSEND_FIFO/sWR_PTR<2>
    SLICE_X36Y72.CLK     Tah         (-Th)    -0.121   eUART_I2C_BRIDGE/eUART/eSEND_FIFO/sWR_PTR<2>
                                                       eUART_I2C_BRIDGE/eUART/eSEND_FIFO/Mmux_sWR_PTR[3]_GND_22_o_mux_53_OUT41
                                                       eUART_I2C_BRIDGE/eUART/eSEND_FIFO/sWR_PTR_3
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.321ns logic, 0.081ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT<3>/CLK
  Logical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT_0/CK
  Location pin: SLICE_X30Y69.CLK
  Clock network: sCLK
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT<3>/SR
  Logical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT_0/SR
  Location pin: SLICE_X30Y69.SR
  Clock network: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/inRST_inv
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT<3>/CLK
  Logical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT_1/CK
  Location pin: SLICE_X30Y69.CLK
  Clock network: sCLK
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |   14.894|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 89342 paths, 0 nets, and 33474 connections

Design statistics:
   Minimum period:  14.894ns{1}   (Maximum frequency:  67.141MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jul 09 17:34:51 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 269 MB



