{"filename": "verilator-5.012-1-aarch64.pkg.tar.xz", "name": "verilator", "base": "verilator", "version": "5.012-1", "desc": "The fastest free Verilog HDL simulator", "csize": "5321180", "isize": "35892285", "md5sum": "745741c713f90a7cf7949351674a760c", "sha256sum": "db0e60577d068e9ee85e38330c6bc20bc581bd14afc207664624da6889c2973f", "pgpsig": "iQIzBAABCAAdFiEEaLNTfzmjE7PldNBndxk/FSvb5qYFAmSOuiUACgkQdxk/FSvb5qZ42RAAxhcbiRL3J7iCJDXFV8QlbFYg1iMhBt5D0WWGQP5zUMODO8+JM5Dnti46OtOl5njQMwsHVPVYxm84IribslGFOlCjnsdwSgmPD4fJS7v8lpn5PkEbYED8YDojGpl5iMCAvMdBsZbGLoeiw5m0lPDcOqdCH7eA5KjQJNhECTiNp0bbMbHL3zuecNeFUjxXP3WPPSo0Uga0pFYkBiN8+RG7s6GA0i3gvg9/z1qyFEXRIBD9j7FuaXB62jYsqyAvMgCSW45p3JrJkX5G0hlpiMXR+fzRvN7Lk4FBC1Hg43sFtSe3jXoQtp6Wu6nhRXXklBxwa5qzKmKX7KrRADGPXNdnefPTkk+eGyPnAck/kwdqRYGzGq0lIZ2xv3heBTT03SIOLQ2EL1jM9ywGhTnUrl8fQ0eiU4bix2BAiTkPAV0XH0lxxq5q//DW7KR4WBgvYN5tI8VEKuhgyHt+7Vy/F7wR4xh9ltLmkjEI61hxrcrNYVYqGAu+Y0+qZDZ2mZfibHzwtL6nQ1BuNd8FpPhsh/VyUzsWQ6Q6ui9r+WWmzESRuPl/tGXnWWVaPt9xaJDlvN3BSnnGaNBZQgoUFecXcbQ6zLnVwa5ZYlot2L0S+0irKTos7Z3vsEJ+tUrXywvr9ullQX4yXkrKxTU9+I+xXXC4Y7+UHXrqUJZ1j1BfBEKYM1A=", "url": "https://www.veripool.org/projects/verilator/wiki/Intro", "license": "LGPL", "arch": "aarch64", "builddate": "1687074570", "packager": "Arch Linux ARM Build System <builder+n1@archlinuxarm.org>", "depends": ["perl"], "optdepends": "systemc", "makedepends": ["help2man", "python", "systemc", "lsb-release"], "tokens": ["verilator", "verilator_aarch64", "verilator_unstable", "verilator_aarch64_unstable"]}