


ARM Macro Assembler    Page 1 


    1 00000000         ; ADC Registers
    2 00000000 400FE638 
                       RCGCADC EQU              0x400FE638  ; ADC clock registe
                                                            r
    3 00000000         
    4 00000000         ; ADC0 base address EQU 0x40038000
    5 00000000 40038000 
                       ADC0_ACTSS
                               EQU              0x40038000  ; Sample sequencer 
                                                            (ADC0 base address)
                                                            
    6 00000000 40038004 
                       ADC0_RIS
                               EQU              0x40038004  ; Interrupt status
    7 00000000 40038008 
                       ADC0_IM EQU              0x40038008  ; Interrupt select
    8 00000000 40038034 
                       ADC0_ISC
                               EQU              0x40038034  ; Interrupt status 
                                                            and clear
    9 00000000 40038014 
                       ADC0_EMUX
                               EQU              0x40038014  ; Trigger select
   10 00000000 40038028 
                       ADC0_PSSI
                               EQU              0x40038028  ; Initiate sample
   11 00000000 400380A0 
                       ADC0_SSMUX3
                               EQU              0x400380A0  ; Input channel sel
                                                            ect
   12 00000000 400380A4 
                       ADC0_SSCTL3
                               EQU              0x400380A4  ; Sample sequence c
                                                            ontrol
   13 00000000 400380A8 
                       ADC0_SSFIFO3
                               EQU              0x400380A8  ; Channel 3 results
                                                            
   14 00000000 40038FC4 
                       ADC0_PP EQU              0x40038FC4  ; Sample rate
   15 00000000 40038FC4 
                       ADC0_TTSSEL
                               EQU              0x40038FC4  ; Trigger source se
                                                            lect
   16 00000000         
   17 00000000         ; GPIO Registers
   18 00000000 400FE608 
                       RCGCGPIO
                               EQU              0x400FE608  ; GPIO clock regist
                                                            er
   19 00000000         ; PORT E base address EQU 0x40024000
   20 00000000 4002451C 
                       PORTE_DEN
                               EQU              0x4002451C  ; Digital Enable
   21 00000000 4002452C 
                       PORTE_PCTL
                               EQU              0x4002452C  ; Alternative funct
                                                            ion configuration
   22 00000000 40024420 



ARM Macro Assembler    Page 2 


                       PORTE_AFSEL
                               EQU              0x40024420  ; Alternate functio
                                                            n select
   23 00000000 40024528 
                       PORTE_AMSEL
                               EQU              0x40024528  ; Enable analog 
   24 00000000         
   25 00000000         ; PORT F base address EQU 0x40025000
   26 00000000 4002551C 
                       PORTF_DEN
                               EQU              0x4002551C  ; Digital Enable
   27 00000000 40025528 
                       PORTF_AMSEL
                               EQU              0x40025528  ; Enable analog
   28 00000000 40025400 
                       PORTF_GPIODIR
                               EQU              0x40025400  ; Direction
   29 00000000         
   30 00000000         
   31 00000000         
   32 00000000         
   33 00000000         ;label   directive   value   comment
   34 00000000                 AREA             InitializeRoutine,CODE,READONLY
   35 00000000                 THUMB
   36 00000000                 EXPORT           initialize
   37 00000000         
   38 00000000         initialize
                               PROC
   39 00000000         
   40 00000000 B503            PUSH{LR,R1,R0}
   41 00000002         
   42 00000002         ; Start clocks for features to be used
   43 00000002 492C            LDR              R1, =RCGCADC 
                                                            ; Turn on ADC clock
                                                            
   44 00000004 6808            LDR              R0, [R1]
   45 00000006 F040 0001       ORR              R0, R0, #0x01 ; set bit 0 to en
                                                            able ADC0 clock
   46 0000000A 6008            STR              R0, [R1]
   47 0000000C BF00            NOP
   48 0000000E BF00            NOP
   49 00000010 BF00            NOP                          ; Let clock stabili
                                                            ze
   50 00000012 4929            LDR              R1, =RCGCGPIO ; Turn on GPIO cl
                                                            ock
   51 00000014 6808            LDR              R0, [R1]
   52 00000016 F040 0030       ORR              R0, R0, #0x30 ; set bit 4 and 5
                                                             to enable port E a
                                                            nd port F clock
   53 0000001A 6008            STR              R0, [R1]
   54 0000001C BF00            NOP
   55 0000001E BF00            NOP
   56 00000020 BF00            NOP                          ; Let clock stabili
                                                            ze
   57 00000022         
   58 00000022         ; Setup GPIO to make PE3 input for ADC0
   59 00000022         ; Enable alternate functions
   60 00000022 4926            LDR              R1, =PORTE_AFSEL
   61 00000024 6808            LDR              R0, [R1]



ARM Macro Assembler    Page 3 


   62 00000026 F040 0008       ORR              R0, R0, #0x08 ; set bit 3 to en
                                                            able alt functions 
                                                            on PE3
   63 0000002A 6008            STR              R0, [R1]
   64 0000002C         ; PCTL does not have to be configured
   65 0000002C         ; since ADC0 is automatically selected when
   66 0000002C         ; port pin is set to analog.
   67 0000002C         ; Disable digital on PE3
   68 0000002C         
   69 0000002C 4924            LDR              R1, =PORTE_DEN
   70 0000002E 6808            LDR              R0, [R1]
   71 00000030 F020 0008       BIC              R0, R0, #0x08 ; clear bit 3 to 
                                                            disable analog on P
                                                            E3
   72 00000034 6008            STR              R0, [R1]
   73 00000036         
   74 00000036         ; Enable analog on PE3
   75 00000036 4923            LDR              R1, =PORTE_AMSEL
   76 00000038 6808            LDR              R0, [R1]
   77 0000003A F040 0008       ORR              R0, R0, #0x08 ; set bit 3 to en
                                                            able analog on PE3
   78 0000003E 6008            STR              R0, [R1]
   79 00000040         
   80 00000040         ;Configure Port PB4 for switch input
   81 00000040         
   82 00000040 4921            LDR              R1, =PORTF_DEN
   83 00000042 6808            LDR              R0, [R1]
   84 00000044 F040 0010       ORR              R0, R0, #0x10 ; set bit 4 to en
                                                            able analog on PF4
   85 00000048 6008            STR              R0, [R1]
   86 0000004A         ; Enable analog on PE3
   87 0000004A 4920            LDR              R1, =PORTF_AMSEL
   88 0000004C 6808            LDR              R0, [R1]
   89 0000004E F020 0010       BIC              R0, R0, #0x10 ; clear bit 4 to 
                                                            disable analog on P
                                                            F4
   90 00000052 6008            STR              R0, [R1]
   91 00000054         
   92 00000054 491E            LDR              R1, =PORTF_GPIODIR
   93 00000056 6808            LDR              R0, [R1]
   94 00000058 F020 0010       BIC              R0, R0, #0x10 ; clear bit 4 mak
                                                            e input
   95 0000005C 6008            STR              R0, [R1]
   96 0000005E         
   97 0000005E         
   98 0000005E         
   99 0000005E         
  100 0000005E         ; Disable sequencer while ADC setup
  101 0000005E 491D            LDR              R1, =ADC0_ACTSS
  102 00000060 6808            LDR              R0, [R1]
  103 00000062 F020 0008       BIC              R0, R0, #0x08 ; clear bit 3 to 
                                                            disable seq 3
  104 00000066 6008            STR              R0, [R1]
  105 00000068         
  106 00000068         ; Select PWM generator's PWM module
  107 00000068 491B            LDR              R1, =ADC0_TTSSEL
  108 0000006A 6808            LDR              R0, [R1]
  109 0000006C F020 0030       BIC              R0, R0, #0x30 ; select PWM zero
                                                             for generator zero



ARM Macro Assembler    Page 4 


                                                             
  110 00000070 6008            STR              R0, [R1]
  111 00000072         
  112 00000072         ; Select trigger source
  113 00000072 491A            LDR              R1, =ADC0_EMUX
  114 00000074 6808            LDR              R0, [R1]
  115 00000076 F420 4070       BIC              R0, R0, #0xF000 
                                                            ; clear bits 15:12 
                                                            
  116 0000007A F440 40C0       ORR              R0, R0, #0x6000 ; Use PWM gener
                                                            ator 0 for triggeri
                                                            ng
  117 0000007E 6008            STR              R0, [R1]
  118 00000080         
  119 00000080         ; Select input channel
  120 00000080 4917            LDR              R1, =ADC0_SSMUX3
  121 00000082 6808            LDR              R0, [R1]
  122 00000084 F020 000F       BIC              R0, R0, #0x000F ; clear bits 3:
                                                            0 to select AIN0
  123 00000088 6008            STR              R0, [R1]
  124 0000008A         ; Config sample sequence
  125 0000008A 4916            LDR              R1, =ADC0_SSCTL3
  126 0000008C 6808            LDR              R0, [R1]
  127 0000008E F040 0006       ORR              R0, R0, #0x06 ; set bit 1 (END0
                                                            ) ?EN
  128 00000092 6008            STR              R0, [R1]
  129 00000094         ; Set sample rate
  130 00000094 4910            LDR              R1, =ADC0_PP
  131 00000096 6808            LDR              R0, [R1]
  132 00000098 F020 000F       BIC              R0, #0x0F   ; 
  133 0000009C F040 0001       ORR              R0, R0, #0x01 ; set bits 3:0 to
                                                             1 for 125k sps
  134 000000A0 6008            STR              R0, [R1]
  135 000000A2         ; Done with setup, enable sequencer
  136 000000A2 490C            LDR              R1, =ADC0_ACTSS
  137 000000A4 6808            LDR              R0, [R1]
  138 000000A6 F040 0008       ORR              R0, R0, #0x08 ; set bit 3 to en
                                                            able seq 3
  139 000000AA 6008            STR              R0, [R1]    ; sampling enabled 
                                                            but not initiated y
                                                            et
  140 000000AC         
  141 000000AC E8BD 4003       POP{LR,R1,R0}
  142 000000B0 4770            BX               LR
  143 000000B2                 ENDP
  144 000000B2         
  145 000000B2 00 00           ALIGN
  146 000000B4                 END
              400FE638 
              400FE608 
              40024420 
              4002451C 
              40024528 
              4002551C 
              40025528 
              40025400 
              40038000 
              40038FC4 
              40038014 



ARM Macro Assembler    Page 5 


              400380A0 
              400380A4 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=int
erwork --depend=.\objects\initialize.d -o.\objects\initialize.o -I.\RTE\_Target
_1 -IC:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123 -IC:\Keil_v
5\ARM\CMSIS\Include --predefine="__EVAL SETA 1" --predefine="__UVISION_VERSION 
SETA 524" --predefine="TM4C1231H6PM SETA 1" --list=.\listings\initialize.lst co
des\initialize.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

InitializeRoutine 00000000

Symbol: InitializeRoutine
   Definitions
      At line 34 in file codes\initialize.s
   Uses
      None
Comment: InitializeRoutine unused
initialize 00000000

Symbol: initialize
   Definitions
      At line 38 in file codes\initialize.s
   Uses
      At line 36 in file codes\initialize.s
Comment: initialize used once
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ADC0_ACTSS 40038000

Symbol: ADC0_ACTSS
   Definitions
      At line 5 in file codes\initialize.s
   Uses
      At line 101 in file codes\initialize.s
      At line 136 in file codes\initialize.s

ADC0_EMUX 40038014

Symbol: ADC0_EMUX
   Definitions
      At line 9 in file codes\initialize.s
   Uses
      At line 113 in file codes\initialize.s
Comment: ADC0_EMUX used once
ADC0_IM 40038008

Symbol: ADC0_IM
   Definitions
      At line 7 in file codes\initialize.s
   Uses
      None
Comment: ADC0_IM unused
ADC0_ISC 40038034

Symbol: ADC0_ISC
   Definitions
      At line 8 in file codes\initialize.s
   Uses
      None
Comment: ADC0_ISC unused
ADC0_PP 40038FC4

Symbol: ADC0_PP
   Definitions
      At line 14 in file codes\initialize.s
   Uses
      At line 130 in file codes\initialize.s
Comment: ADC0_PP used once
ADC0_PSSI 40038028

Symbol: ADC0_PSSI
   Definitions
      At line 10 in file codes\initialize.s
   Uses
      None
Comment: ADC0_PSSI unused
ADC0_RIS 40038004

Symbol: ADC0_RIS
   Definitions
      At line 6 in file codes\initialize.s
   Uses
      None
Comment: ADC0_RIS unused
ADC0_SSCTL3 400380A4




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

Symbol: ADC0_SSCTL3
   Definitions
      At line 12 in file codes\initialize.s
   Uses
      At line 125 in file codes\initialize.s
Comment: ADC0_SSCTL3 used once
ADC0_SSFIFO3 400380A8

Symbol: ADC0_SSFIFO3
   Definitions
      At line 13 in file codes\initialize.s
   Uses
      None
Comment: ADC0_SSFIFO3 unused
ADC0_SSMUX3 400380A0

Symbol: ADC0_SSMUX3
   Definitions
      At line 11 in file codes\initialize.s
   Uses
      At line 120 in file codes\initialize.s
Comment: ADC0_SSMUX3 used once
ADC0_TTSSEL 40038FC4

Symbol: ADC0_TTSSEL
   Definitions
      At line 15 in file codes\initialize.s
   Uses
      At line 107 in file codes\initialize.s
Comment: ADC0_TTSSEL used once
PORTE_AFSEL 40024420

Symbol: PORTE_AFSEL
   Definitions
      At line 22 in file codes\initialize.s
   Uses
      At line 60 in file codes\initialize.s
Comment: PORTE_AFSEL used once
PORTE_AMSEL 40024528

Symbol: PORTE_AMSEL
   Definitions
      At line 23 in file codes\initialize.s
   Uses
      At line 75 in file codes\initialize.s
Comment: PORTE_AMSEL used once
PORTE_DEN 4002451C

Symbol: PORTE_DEN
   Definitions
      At line 20 in file codes\initialize.s
   Uses
      At line 69 in file codes\initialize.s
Comment: PORTE_DEN used once
PORTE_PCTL 4002452C

Symbol: PORTE_PCTL
   Definitions
      At line 21 in file codes\initialize.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: PORTE_PCTL unused
PORTF_AMSEL 40025528

Symbol: PORTF_AMSEL
   Definitions
      At line 27 in file codes\initialize.s
   Uses
      At line 87 in file codes\initialize.s
Comment: PORTF_AMSEL used once
PORTF_DEN 4002551C

Symbol: PORTF_DEN
   Definitions
      At line 26 in file codes\initialize.s
   Uses
      At line 82 in file codes\initialize.s
Comment: PORTF_DEN used once
PORTF_GPIODIR 40025400

Symbol: PORTF_GPIODIR
   Definitions
      At line 28 in file codes\initialize.s
   Uses
      At line 92 in file codes\initialize.s
Comment: PORTF_GPIODIR used once
RCGCADC 400FE638

Symbol: RCGCADC
   Definitions
      At line 2 in file codes\initialize.s
   Uses
      At line 43 in file codes\initialize.s
Comment: RCGCADC used once
RCGCGPIO 400FE608

Symbol: RCGCGPIO
   Definitions
      At line 18 in file codes\initialize.s
   Uses
      At line 50 in file codes\initialize.s
Comment: RCGCGPIO used once
20 symbols
358 symbols in table
