name: final
description: final check
should_fail: 0
tags: 9.2.3
files: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-9/9.2.3--final.sv
incdirs: 
top_module: 
rc: 1


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
ERROR: Parser error in line /home/travis/build/SymbiFlow/sv-tests/tests/chapter-9/9.2.3--final.sv:10: syntax error, unexpected '=', expecting '(' or '['
