#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000179f4ef45f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000179f4ef99c0 .scope module, "testbench" "testbench" 3 2;
 .timescale 0 0;
v00000179f4f4f720_0 .var "IAddress", 31 0;
v00000179f4f4f0e0_0 .var "clk", 0 0;
v00000179f4f4f7c0_0 .var "reset", 0 0;
S_00000179f4ed3860 .scope module, "dut" "procesador" 3 7, 4 16 0, S_00000179f4ef99c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "IAddress";
v00000179f4f4e3c0_0 .net "ALURes", 31 0, v00000179f4ef1890_0;  1 drivers
v00000179f4f4f9a0_0 .net "BUNextPCSrc", 0 0, v00000179f4ef1b10_0;  1 drivers
v00000179f4f4e280_0 .net "CUALUASrc", 0 0, v00000179f4ef1ed0_0;  1 drivers
v00000179f4f4e460_0 .net "CUALUBSrc", 0 0, v00000179f4f4d170_0;  1 drivers
v00000179f4f4f220_0 .net "CUALUOp", 3 0, v00000179f4f4c630_0;  1 drivers
v00000179f4f4ebe0_0 .net "CUBrOp", 4 0, v00000179f4f4d5d0_0;  1 drivers
v00000179f4f4f680_0 .net "CUDMCtrl", 2 0, v00000179f4f4cef0_0;  1 drivers
v00000179f4f4f540_0 .net "CUDMWr", 0 0, v00000179f4f4c950_0;  1 drivers
v00000179f4f4e960_0 .net "CUImmSrc", 2 0, v00000179f4f4ce50_0;  1 drivers
v00000179f4f4f360_0 .net "CURUDataWrSrc", 1 0, v00000179f4f4c1d0_0;  1 drivers
v00000179f4f4ff40_0 .net "CURUWr", 0 0, v00000179f4f4d670_0;  1 drivers
v00000179f4f4ef00_0 .net "DMDataRd", 31 0, v00000179f4f4de90_0;  1 drivers
v00000179f4f4fa40_0 .net "IAddress", 31 0, v00000179f4f4f720_0;  1 drivers
v00000179f4f4e6e0_0 .net "IMMExt", 31 0, v00000179f4f4ca90_0;  1 drivers
v00000179f4f4e8c0_0 .net "ImmData", 24 0, v00000179f4ef1f70_0;  1 drivers
v00000179f4f4edc0_0 .net "InmOut", 31 0, v00000179f4f4d7b0_0;  1 drivers
v00000179f4f4fae0_0 .net "MDDatawr", 31 0, v00000179f4f4c8b0_0;  1 drivers
v00000179f4f4e1e0_0 .net "Mr1A", 31 0, v00000179f4f4c6d0_0;  1 drivers
v00000179f4f4efa0_0 .net "Mr2B", 31 0, v00000179f4f4c770_0;  1 drivers
v00000179f4f4e820_0 .net "PCAddress", 31 0, v00000179f4f4dcb0_0;  1 drivers
v00000179f4f4eb40_0 .net "PCAddressIn", 31 0, v00000179f4f4cdb0_0;  1 drivers
v00000179f4f4e500_0 .net "RUoutrs1", 31 0, L_00000179f4ef9800;  1 drivers
v00000179f4f4e5a0_0 .net "RUoutrs2", 31 0, L_00000179f4ef9870;  1 drivers
v00000179f4f4e780_0 .net "SMout", 31 0, v00000179f4f4fcc0_0;  1 drivers
v00000179f4f4fc20_0 .net "clk", 0 0, v00000179f4f4f0e0_0;  1 drivers
v00000179f4f4f5e0_0 .net "funct3", 2 0, v00000179f4ef2290_0;  1 drivers
v00000179f4f4e640_0 .net "funct7", 6 0, v00000179f4ef1a70_0;  1 drivers
v00000179f4f4fd60_0 .net "opcode", 6 0, v00000179f4ef1610_0;  1 drivers
v00000179f4f4f400_0 .net "rd", 4 0, v00000179f4ef23d0_0;  1 drivers
v00000179f4f4eaa0_0 .net "reset", 0 0, v00000179f4f4f7c0_0;  1 drivers
v00000179f4f4f040_0 .net "rs1", 4 0, v00000179f4ef2470_0;  1 drivers
v00000179f4f4f4a0_0 .net "rs2", 4 0, v00000179f4ef1570_0;  1 drivers
S_00000179f4ed39f0 .scope module, "decoder" "decoder" 4 85, 5 1 0, S_00000179f4ed3860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 3 "funct3";
    .port_info 3 /OUTPUT 7 "funct7";
    .port_info 4 /OUTPUT 5 "rs1";
    .port_info 5 /OUTPUT 5 "rs2";
    .port_info 6 /OUTPUT 5 "rd";
    .port_info 7 /OUTPUT 25 "imm";
v00000179f4ef2290_0 .var "funct3", 2 0;
v00000179f4ef1a70_0 .var "funct7", 6 0;
v00000179f4ef1f70_0 .var "imm", 24 0;
v00000179f4ef2330_0 .net "instruction", 31 0, v00000179f4f4d7b0_0;  alias, 1 drivers
v00000179f4ef1610_0 .var "opcode", 6 0;
v00000179f4ef23d0_0 .var "rd", 4 0;
v00000179f4ef2470_0 .var "rs1", 4 0;
v00000179f4ef1570_0 .var "rs2", 4 0;
E_00000179f4eeecc0 .event anyedge, v00000179f4ef2330_0;
S_00000179f4ec0680 .scope module, "miALU" "ALU" 4 142, 6 1 0, S_00000179f4ed3860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALUA";
    .port_info 1 /INPUT 32 "ALUB";
    .port_info 2 /INPUT 4 "ALUOp";
    .port_info 3 /OUTPUT 32 "ALURes";
v00000179f4ef16b0_0 .net "ALUA", 31 0, v00000179f4f4c6d0_0;  alias, 1 drivers
v00000179f4ef17f0_0 .net "ALUB", 31 0, v00000179f4f4c770_0;  alias, 1 drivers
v00000179f4ef1930_0 .net "ALUOp", 3 0, v00000179f4f4c630_0;  alias, 1 drivers
v00000179f4ef1890_0 .var "ALURes", 31 0;
E_00000179f4eee780 .event anyedge, v00000179f4ef1930_0, v00000179f4ef16b0_0, v00000179f4ef17f0_0;
S_00000179f4ec0810 .scope module, "miBranchUnit" "BranchUnit" 4 57, 7 1 0, S_00000179f4ed3860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "BURUrs2";
    .port_info 1 /INPUT 32 "BURUrs1";
    .port_info 2 /INPUT 5 "BUBrOp";
    .port_info 3 /OUTPUT 1 "BUNextPCSrc";
v00000179f4ef19d0_0 .net "BUBrOp", 4 0, v00000179f4f4d5d0_0;  alias, 1 drivers
v00000179f4ef1b10_0 .var "BUNextPCSrc", 0 0;
v00000179f4ef1cf0_0 .net "BURUrs1", 31 0, L_00000179f4ef9800;  alias, 1 drivers
v00000179f4ef1e30_0 .net "BURUrs2", 31 0, L_00000179f4ef9870;  alias, 1 drivers
E_00000179f4eeec00 .event anyedge, v00000179f4ef19d0_0, v00000179f4ef1e30_0, v00000179f4ef1cf0_0;
S_00000179f4e75da0 .scope module, "miControlUnit" "ControlUnit" 4 96, 8 1 0, S_00000179f4ed3860;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "CUOpcode";
    .port_info 1 /INPUT 3 "CUFunct3";
    .port_info 2 /INPUT 7 "CUFunct7";
    .port_info 3 /OUTPUT 1 "CURUWr";
    .port_info 4 /OUTPUT 3 "CUImmSrc";
    .port_info 5 /OUTPUT 1 "CUALUASrc";
    .port_info 6 /OUTPUT 1 "CUALUBSrc";
    .port_info 7 /OUTPUT 5 "CUBrOp";
    .port_info 8 /OUTPUT 4 "CUALUOp";
    .port_info 9 /OUTPUT 1 "CUDMWr";
    .port_info 10 /OUTPUT 3 "CUDMCtrl";
    .port_info 11 /OUTPUT 2 "CURUDataWrSrc";
v00000179f4ef1ed0_0 .var "CUALUASrc", 0 0;
v00000179f4f4d170_0 .var "CUALUBSrc", 0 0;
v00000179f4f4c630_0 .var "CUALUOp", 3 0;
v00000179f4f4d5d0_0 .var "CUBrOp", 4 0;
v00000179f4f4cef0_0 .var "CUDMCtrl", 2 0;
v00000179f4f4c950_0 .var "CUDMWr", 0 0;
v00000179f4f4d990_0 .net "CUFunct3", 2 0, v00000179f4ef2290_0;  alias, 1 drivers
v00000179f4f4c9f0_0 .net "CUFunct7", 6 0, v00000179f4ef1a70_0;  alias, 1 drivers
v00000179f4f4ce50_0 .var "CUImmSrc", 2 0;
v00000179f4f4dad0_0 .net "CUOpcode", 6 0, v00000179f4ef1610_0;  alias, 1 drivers
v00000179f4f4c1d0_0 .var "CURUDataWrSrc", 1 0;
v00000179f4f4d670_0 .var "CURUWr", 0 0;
E_00000179f4eeec40 .event anyedge, v00000179f4ef1610_0, v00000179f4ef2290_0, v00000179f4ef1a70_0;
S_00000179f4e75f30 .scope module, "miDataMemory" "DataMemory" 4 149, 9 1 0, S_00000179f4ed3860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DMAddresss";
    .port_info 1 /INPUT 32 "DMDataWr";
    .port_info 2 /INPUT 1 "DMWr";
    .port_info 3 /INPUT 3 "DMCtrl";
    .port_info 4 /OUTPUT 32 "DMDataRd";
v00000179f4f4cf90 .array "DM", 0 63, 7 0;
v00000179f4f4d530_0 .net "DMAddresss", 31 0, v00000179f4ef1890_0;  alias, 1 drivers
v00000179f4f4c310_0 .net "DMCtrl", 2 0, v00000179f4f4cef0_0;  alias, 1 drivers
v00000179f4f4de90_0 .var "DMDataRd", 31 0;
v00000179f4f4d030_0 .net "DMDataWr", 31 0, L_00000179f4ef9870;  alias, 1 drivers
v00000179f4f4dc10_0 .net "DMWr", 0 0, v00000179f4f4c950_0;  alias, 1 drivers
E_00000179f4eeec80/0 .event anyedge, v00000179f4f4de90_0, v00000179f4f4cef0_0, v00000179f4f4c950_0, v00000179f4ef1e30_0;
E_00000179f4eeec80/1 .event anyedge, v00000179f4ef1890_0;
E_00000179f4eeec80 .event/or E_00000179f4eeec80/0, E_00000179f4eeec80/1;
S_00000179f4e8dd00 .scope module, "miImmGen" "ImmGen" 4 122, 10 1 0, S_00000179f4ed3860;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "IMMinst";
    .port_info 1 /INPUT 3 "IMMsrc";
    .port_info 2 /OUTPUT 32 "IMMout";
v00000179f4f4d210_0 .net "IMMinst", 24 0, v00000179f4ef1f70_0;  alias, 1 drivers
v00000179f4f4ca90_0 .var "IMMout", 31 0;
v00000179f4f4c590_0 .net "IMMsrc", 2 0, v00000179f4f4ce50_0;  alias, 1 drivers
E_00000179f4eeed40 .event anyedge, v00000179f4f4ce50_0, v00000179f4ef1f70_0;
S_00000179f4e8de90 .scope module, "miInstructionMemory" "InstructionMemory" 4 80, 11 1 0, S_00000179f4ed3860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IMAddress";
    .port_info 1 /OUTPUT 32 "IMInstruction";
v00000179f4f4cbd0 .array "IM", 0 31, 31 0;
v00000179f4f4d710_0 .net "IMAddress", 31 0, v00000179f4f4dcb0_0;  alias, 1 drivers
v00000179f4f4d7b0_0 .var "IMInstruction", 31 0;
v00000179f4f4cc70_0 .var "direccion", 31 0;
E_00000179f4eeed80 .event anyedge, v00000179f4ef2330_0, v00000179f4f4d710_0;
S_00000179f4eaf2f0 .scope module, "miMuxData" "MuxData" 4 157, 12 1 0, S_00000179f4ed3860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "MDout";
    .port_info 1 /INPUT 32 "MDDataRd";
    .port_info 2 /INPUT 32 "MDALURes";
    .port_info 3 /INPUT 2 "MDRUDataWrSrc";
    .port_info 4 /OUTPUT 32 "MDDatawr";
v00000179f4f4d0d0_0 .net "MDALURes", 31 0, v00000179f4ef1890_0;  alias, 1 drivers
v00000179f4f4d2b0_0 .net "MDDataRd", 31 0, v00000179f4f4de90_0;  alias, 1 drivers
v00000179f4f4c8b0_0 .var "MDDatawr", 31 0;
v00000179f4f4c3b0_0 .net "MDRUDataWrSrc", 1 0, v00000179f4f4c1d0_0;  alias, 1 drivers
v00000179f4f4cb30_0 .net "MDout", 31 0, v00000179f4f4fcc0_0;  alias, 1 drivers
E_00000179f4eeedc0 .event anyedge, v00000179f4f4c1d0_0, v00000179f4f4cb30_0, v00000179f4f4de90_0, v00000179f4ef1890_0;
S_00000179f4eaf480 .scope module, "miMuxrs1" "Muxrs1" 4 128, 13 1 0, S_00000179f4ed3860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "MR1Address";
    .port_info 1 /INPUT 32 "MR1RUrs1";
    .port_info 2 /INPUT 1 "MR1ALUASrc";
    .port_info 3 /OUTPUT 32 "MR1A";
v00000179f4f4c6d0_0 .var "MR1A", 31 0;
v00000179f4f4d850_0 .net "MR1ALUASrc", 0 0, v00000179f4ef1ed0_0;  alias, 1 drivers
v00000179f4f4d350_0 .net "MR1Address", 31 0, v00000179f4f4dcb0_0;  alias, 1 drivers
v00000179f4f4cd10_0 .net "MR1RUrs1", 31 0, L_00000179f4ef9800;  alias, 1 drivers
E_00000179f4eeee40 .event anyedge, v00000179f4ef1ed0_0, v00000179f4ef1cf0_0, v00000179f4f4d710_0;
S_00000179f4e9e340 .scope module, "miMuxrs2" "Muxrs2" 4 135, 14 1 0, S_00000179f4ed3860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "MR2RUrs2";
    .port_info 1 /INPUT 32 "MR2ImmExt";
    .port_info 2 /INPUT 1 "MR2ALUBSrc";
    .port_info 3 /OUTPUT 32 "MR2B";
v00000179f4f4dd50_0 .net "MR2ALUBSrc", 0 0, v00000179f4f4d170_0;  alias, 1 drivers
v00000179f4f4c770_0 .var "MR2B", 31 0;
v00000179f4f4c810_0 .net "MR2ImmExt", 31 0, v00000179f4f4ca90_0;  alias, 1 drivers
v00000179f4f4d3f0_0 .net "MR2RUrs2", 31 0, L_00000179f4ef9870;  alias, 1 drivers
E_00000179f4eeeec0 .event anyedge, v00000179f4f4d170_0, v00000179f4ef1e30_0, v00000179f4f4ca90_0;
S_00000179f4e9e4d0 .scope module, "miMuxsb" "Muxsb" 4 64, 15 1 0, S_00000179f4ed3860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "MSBout";
    .port_info 1 /INPUT 32 "MSBALURes";
    .port_info 2 /INPUT 1 "MSBNextPCSrc";
    .port_info 3 /OUTPUT 32 "MSBin";
v00000179f4f4da30_0 .net "MSBALURes", 31 0, v00000179f4ef1890_0;  alias, 1 drivers
v00000179f4f4db70_0 .net "MSBNextPCSrc", 0 0, v00000179f4ef1b10_0;  alias, 1 drivers
v00000179f4f4cdb0_0 .var "MSBin", 31 0;
v00000179f4f4d490_0 .net "MSBout", 31 0, v00000179f4f4fcc0_0;  alias, 1 drivers
E_00000179f4eeef00 .event anyedge, v00000179f4ef1b10_0, v00000179f4f4cb30_0, v00000179f4ef1890_0;
S_00000179f4e9de40 .scope module, "miProgramCounter" "ProgramCounter" 4 71, 16 1 0, S_00000179f4ed3860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /INPUT 32 "IAddress";
    .port_info 4 /OUTPUT 32 "PCAddress";
v00000179f4f4d8f0_0 .net "IAddress", 31 0, v00000179f4f4f720_0;  alias, 1 drivers
v00000179f4f4dcb0_0 .var "PCAddress", 31 0;
v00000179f4f4ddf0_0 .net "PCin", 31 0, v00000179f4f4cdb0_0;  alias, 1 drivers
v00000179f4f4c450_0 .net "clk", 0 0, v00000179f4f4f0e0_0;  alias, 1 drivers
v00000179f4f4df30_0 .net "reset", 0 0, v00000179f4f4f7c0_0;  alias, 1 drivers
E_00000179f4eeef40 .event posedge, v00000179f4f4c450_0;
S_00000179f4e9dfd0 .scope module, "miRegistersUnit" "RegistersUnit" 4 111, 17 1 0, S_00000179f4ed3860;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RUrs1";
    .port_info 1 /INPUT 5 "RUrs2";
    .port_info 2 /INPUT 5 "RUrd";
    .port_info 3 /INPUT 32 "RUDatawr";
    .port_info 4 /INPUT 1 "RUWr";
    .port_info 5 /INPUT 1 "CLK";
    .port_info 6 /OUTPUT 32 "RUoutrs1";
    .port_info 7 /OUTPUT 32 "RUoutrs2";
L_00000179f4ef9800 .functor BUFZ 32, L_00000179f4f4f900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000179f4ef9870 .functor BUFZ 32, L_00000179f4f54c90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000179f4f4c130_0 .net "CLK", 0 0, v00000179f4f4f0e0_0;  alias, 1 drivers
v00000179f4f4c270 .array "RU", 0 31, 31 0;
v00000179f4f4c4f0_0 .net "RUDatawr", 31 0, v00000179f4f4c8b0_0;  alias, 1 drivers
v00000179f4f4f2c0_0 .net "RUWr", 0 0, v00000179f4f4d670_0;  alias, 1 drivers
v00000179f4f4ffe0_0 .net "RUoutrs1", 31 0, L_00000179f4ef9800;  alias, 1 drivers
v00000179f4f4f180_0 .net "RUoutrs2", 31 0, L_00000179f4ef9870;  alias, 1 drivers
v00000179f4f4ed20_0 .net "RUrd", 4 0, v00000179f4ef23d0_0;  alias, 1 drivers
v00000179f4f4fe00_0 .net "RUrs1", 4 0, v00000179f4ef2470_0;  alias, 1 drivers
v00000179f4f4e320_0 .net "RUrs2", 4 0, v00000179f4ef1570_0;  alias, 1 drivers
v00000179f4f4f860_0 .net *"_ivl_0", 31 0, L_00000179f4f4f900;  1 drivers
v00000179f4f4ee60_0 .net *"_ivl_10", 6 0, L_00000179f4f54d30;  1 drivers
L_00000179f4f56980 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000179f4f4fea0_0 .net *"_ivl_13", 1 0, L_00000179f4f56980;  1 drivers
v00000179f4f4e140_0 .net *"_ivl_2", 6 0, L_00000179f4f54b50;  1 drivers
L_00000179f4f56938 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000179f4f4ea00_0 .net *"_ivl_5", 1 0, L_00000179f4f56938;  1 drivers
v00000179f4f4fb80_0 .net *"_ivl_8", 31 0, L_00000179f4f54c90;  1 drivers
L_00000179f4f4f900 .array/port v00000179f4f4c270, L_00000179f4f54b50;
L_00000179f4f54b50 .concat [ 5 2 0 0], v00000179f4ef2470_0, L_00000179f4f56938;
L_00000179f4f54c90 .array/port v00000179f4f4c270, L_00000179f4f54d30;
L_00000179f4f54d30 .concat [ 5 2 0 0], v00000179f4ef1570_0, L_00000179f4f56980;
S_00000179f4ebb160 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 17 27, 17 27 0, S_00000179f4e9dfd0;
 .timescale 0 0;
v00000179f4f4dfd0_0 .var/2s "i", 31 0;
S_00000179f4f2e4a0 .scope module, "miSumador" "Sumador" 4 52, 18 1 0, S_00000179f4ed3860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SMAddress";
    .port_info 1 /OUTPUT 32 "SMout";
v00000179f4f4ec80_0 .net "SMAddress", 31 0, v00000179f4f4dcb0_0;  alias, 1 drivers
v00000179f4f4fcc0_0 .var "SMout", 31 0;
E_00000179f4eefa80 .event anyedge, v00000179f4f4d710_0;
    .scope S_00000179f4f2e4a0;
T_0 ;
    %wait E_00000179f4eefa80;
    %load/vec4 v00000179f4f4ec80_0;
    %addi 4, 0, 32;
    %store/vec4 v00000179f4f4fcc0_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000179f4ec0810;
T_1 ;
    %wait E_00000179f4eeec00;
    %load/vec4 v00000179f4ef19d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v00000179f4ef1e30_0;
    %load/vec4 v00000179f4ef1cf0_0;
    %cmp/e;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179f4ef1b10_0, 0, 1;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179f4ef1b10_0, 0, 1;
T_1.11 ;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v00000179f4ef1e30_0;
    %load/vec4 v00000179f4ef1cf0_0;
    %cmp/ne;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179f4ef1b10_0, 0, 1;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179f4ef1b10_0, 0, 1;
T_1.13 ;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v00000179f4ef1e30_0;
    %load/vec4 v00000179f4ef1cf0_0;
    %cmp/u;
    %jmp/0xz  T_1.14, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179f4ef1b10_0, 0, 1;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179f4ef1b10_0, 0, 1;
T_1.15 ;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v00000179f4ef1cf0_0;
    %load/vec4 v00000179f4ef1e30_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.16, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179f4ef1b10_0, 0, 1;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179f4ef1b10_0, 0, 1;
T_1.17 ;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v00000179f4ef1e30_0;
    %load/vec4 v00000179f4ef1cf0_0;
    %cmp/u;
    %jmp/0xz  T_1.18, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179f4ef1b10_0, 0, 1;
    %jmp T_1.19;
T_1.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179f4ef1b10_0, 0, 1;
T_1.19 ;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v00000179f4ef1cf0_0;
    %load/vec4 v00000179f4ef1e30_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.20, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179f4ef1b10_0, 0, 1;
    %jmp T_1.21;
T_1.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179f4ef1b10_0, 0, 1;
T_1.21 ;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179f4ef1b10_0, 0, 1;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179f4ef1b10_0, 0, 1;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179f4ef1b10_0, 0, 1;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000179f4e9e4d0;
T_2 ;
    %wait E_00000179f4eeef00;
    %load/vec4 v00000179f4f4db70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v00000179f4f4d490_0;
    %store/vec4 v00000179f4f4cdb0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000179f4f4db70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v00000179f4f4da30_0;
    %store/vec4 v00000179f4f4cdb0_0, 0, 32;
T_2.2 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000179f4e9de40;
T_3 ;
    %wait E_00000179f4eeef40;
    %load/vec4 v00000179f4f4df30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v00000179f4f4d8f0_0;
    %store/vec4 v00000179f4f4dcb0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000179f4f4ddf0_0;
    %store/vec4 v00000179f4f4dcb0_0, 0, 32;
T_3.1 ;
    %vpi_call/w 16 16 "$display", "PCAddress: %d", v00000179f4f4dcb0_0 {0 0 0};
    %jmp T_3;
    .thread T_3;
    .scope S_00000179f4e8de90;
T_4 ;
    %vpi_call/w 11 12 "$readmemb", "instructionMemory.txt", v00000179f4f4cbd0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000179f4e8de90;
T_5 ;
    %wait E_00000179f4eeed80;
    %load/vec4 v00000179f4f4d710_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %store/vec4 v00000179f4f4cc70_0, 0, 32;
    %ix/getv 4, v00000179f4f4cc70_0;
    %load/vec4a v00000179f4f4cbd0, 4;
    %store/vec4 v00000179f4f4d7b0_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000179f4ed39f0;
T_6 ;
    %wait E_00000179f4eeecc0;
    %load/vec4 v00000179f4ef2330_0;
    %parti/s 7, 0, 2;
    %store/vec4 v00000179f4ef1610_0, 0, 7;
    %load/vec4 v00000179f4ef2330_0;
    %parti/s 3, 12, 5;
    %store/vec4 v00000179f4ef2290_0, 0, 3;
    %load/vec4 v00000179f4ef2330_0;
    %parti/s 7, 25, 6;
    %store/vec4 v00000179f4ef1a70_0, 0, 7;
    %load/vec4 v00000179f4ef2330_0;
    %parti/s 5, 15, 5;
    %store/vec4 v00000179f4ef2470_0, 0, 5;
    %load/vec4 v00000179f4ef2330_0;
    %parti/s 5, 20, 6;
    %store/vec4 v00000179f4ef1570_0, 0, 5;
    %load/vec4 v00000179f4ef2330_0;
    %parti/s 5, 7, 4;
    %store/vec4 v00000179f4ef23d0_0, 0, 5;
    %load/vec4 v00000179f4ef2330_0;
    %parti/s 25, 7, 4;
    %store/vec4 v00000179f4ef1f70_0, 0, 25;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000179f4e75da0;
T_7 ;
    %wait E_00000179f4eeec40;
    %load/vec4 v00000179f4f4dad0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179f4f4d670_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000179f4f4ce50_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179f4ef1ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179f4f4d170_0, 0, 1;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v00000179f4f4d5d0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179f4f4c950_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000179f4f4cef0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000179f4f4c1d0_0, 0, 2;
    %load/vec4 v00000179f4f4d990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %jmp T_7.18;
T_7.10 ;
    %load/vec4 v00000179f4f4c9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %jmp T_7.21;
T_7.19 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000179f4f4c630_0, 0, 4;
    %jmp T_7.21;
T_7.20 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000179f4f4c630_0, 0, 4;
    %jmp T_7.21;
T_7.21 ;
    %pop/vec4 1;
    %jmp T_7.18;
T_7.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000179f4f4c630_0, 0, 4;
    %jmp T_7.18;
T_7.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000179f4f4c630_0, 0, 4;
    %jmp T_7.18;
T_7.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000179f4f4c630_0, 0, 4;
    %jmp T_7.18;
T_7.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000179f4f4c630_0, 0, 4;
    %jmp T_7.18;
T_7.15 ;
    %load/vec4 v00000179f4f4c9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %jmp T_7.24;
T_7.22 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v00000179f4f4c630_0, 0, 4;
    %jmp T_7.24;
T_7.23 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000179f4f4c630_0, 0, 4;
    %jmp T_7.24;
T_7.24 ;
    %pop/vec4 1;
    %jmp T_7.18;
T_7.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000179f4f4c630_0, 0, 4;
    %jmp T_7.18;
T_7.17 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000179f4f4c630_0, 0, 4;
    %jmp T_7.18;
T_7.18 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179f4f4d670_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000179f4f4ce50_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179f4ef1ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179f4f4d170_0, 0, 1;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v00000179f4f4d5d0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179f4f4c950_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000179f4f4cef0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000179f4f4c1d0_0, 0, 2;
    %load/vec4 v00000179f4f4d990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %jmp T_7.33;
T_7.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000179f4f4c630_0, 0, 4;
    %jmp T_7.33;
T_7.26 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000179f4f4c630_0, 0, 4;
    %jmp T_7.33;
T_7.27 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000179f4f4c630_0, 0, 4;
    %jmp T_7.33;
T_7.28 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000179f4f4c630_0, 0, 4;
    %jmp T_7.33;
T_7.29 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000179f4f4c630_0, 0, 4;
    %jmp T_7.33;
T_7.30 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000179f4f4c630_0, 0, 4;
    %jmp T_7.33;
T_7.31 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000179f4f4c630_0, 0, 4;
    %jmp T_7.33;
T_7.32 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000179f4f4c630_0, 0, 4;
    %jmp T_7.33;
T_7.33 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179f4f4d670_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000179f4f4ce50_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179f4ef1ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179f4f4d170_0, 0, 1;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v00000179f4f4d5d0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000179f4f4c630_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179f4f4c950_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000179f4f4c1d0_0, 0, 2;
    %load/vec4 v00000179f4f4d990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.38, 6;
    %jmp T_7.39;
T_7.34 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000179f4f4cef0_0, 0, 3;
    %jmp T_7.39;
T_7.35 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000179f4f4cef0_0, 0, 3;
    %jmp T_7.39;
T_7.36 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000179f4f4cef0_0, 0, 3;
    %jmp T_7.39;
T_7.37 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000179f4f4cef0_0, 0, 3;
    %jmp T_7.39;
T_7.38 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000179f4f4cef0_0, 0, 3;
    %jmp T_7.39;
T_7.39 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179f4f4d670_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000179f4f4ce50_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179f4ef1ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179f4f4d170_0, 0, 1;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v00000179f4f4d5d0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000179f4f4c630_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179f4f4c950_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000179f4f4cef0_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000179f4f4c1d0_0, 0, 2;
    %jmp T_7.9;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179f4f4d670_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000179f4f4ce50_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179f4ef1ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179f4f4d170_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000179f4f4c630_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179f4f4c950_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000179f4f4cef0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000179f4f4c1d0_0, 0, 2;
    %load/vec4 v00000179f4f4d990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.40, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.41, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.42, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.43, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.44, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.45, 6;
    %jmp T_7.46;
T_7.40 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000179f4f4d5d0_0, 0, 5;
    %jmp T_7.46;
T_7.41 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000179f4f4d5d0_0, 0, 5;
    %jmp T_7.46;
T_7.42 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v00000179f4f4d5d0_0, 0, 5;
    %jmp T_7.46;
T_7.43 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000179f4f4d5d0_0, 0, 5;
    %jmp T_7.46;
T_7.44 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v00000179f4f4d5d0_0, 0, 5;
    %jmp T_7.46;
T_7.45 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v00000179f4f4d5d0_0, 0, 5;
    %jmp T_7.46;
T_7.46 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179f4f4d670_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000179f4f4ce50_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179f4ef1ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179f4f4d170_0, 0, 1;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v00000179f4f4d5d0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000179f4f4c630_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179f4f4c950_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000179f4f4c1d0_0, 0, 2;
    %load/vec4 v00000179f4f4d990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.47, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.48, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.49, 6;
    %jmp T_7.50;
T_7.47 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000179f4f4cef0_0, 0, 3;
    %jmp T_7.50;
T_7.48 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000179f4f4cef0_0, 0, 3;
    %jmp T_7.50;
T_7.49 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000179f4f4cef0_0, 0, 3;
    %jmp T_7.50;
T_7.50 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179f4f4d670_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000179f4f4ce50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179f4ef1ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179f4f4d170_0, 0, 1;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v00000179f4f4d5d0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000179f4f4c630_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179f4f4c950_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000179f4f4cef0_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000179f4f4c1d0_0, 0, 2;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179f4f4d670_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000179f4f4ce50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179f4ef1ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179f4f4d170_0, 0, 1;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v00000179f4f4d5d0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000179f4f4c630_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179f4f4c950_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000179f4f4cef0_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000179f4f4c1d0_0, 0, 2;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179f4f4d670_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000179f4f4ce50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179f4ef1ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179f4f4d170_0, 0, 1;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v00000179f4f4d5d0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000179f4f4c630_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179f4f4c950_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000179f4f4cef0_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000179f4f4c1d0_0, 0, 2;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000179f4e9dfd0;
T_8 ;
    %vpi_call/w 17 15 "$readmemb", "registros.txt", v00000179f4f4c270 {0 0 0};
    %end;
    .thread T_8;
    .scope S_00000179f4e9dfd0;
T_9 ;
    %wait E_00000179f4eeef40;
    %load/vec4 v00000179f4f4f2c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.2, 4;
    %load/vec4 v00000179f4f4ed20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v00000179f4f4c4f0_0;
    %load/vec4 v00000179f4f4ed20_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000179f4f4c270, 4, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000179f4f4ed20_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000179f4f4c270, 4, 0;
T_9.1 ;
    %fork t_1, S_00000179f4ebb160;
    %jmp t_0;
    .scope S_00000179f4ebb160;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000179f4f4dfd0_0, 0, 32;
T_9.3 ;
    %load/vec4 v00000179f4f4dfd0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.4, 5;
    %vpi_call/w 17 28 "$display", "RU[%d] = %d", v00000179f4f4dfd0_0, &A<v00000179f4f4c270, v00000179f4f4dfd0_0 > {0 0 0};
    %load/vec4 v00000179f4f4dfd0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v00000179f4f4dfd0_0, 0, 32;
    %jmp T_9.3;
T_9.4 ;
    %end;
    .scope S_00000179f4e9dfd0;
t_0 %join;
    %jmp T_9;
    .thread T_9;
    .scope S_00000179f4e8dd00;
T_10 ;
    %wait E_00000179f4eeed40;
    %load/vec4 v00000179f4f4c590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %jmp T_10.5;
T_10.0 ;
    %load/vec4 v00000179f4f4d210_0;
    %parti/s 12, 13, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000179f4f4ca90_0, 4, 12;
    %load/vec4 v00000179f4f4d210_0;
    %parti/s 1, 24, 6;
    %pad/u 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000179f4f4ca90_0, 4, 20;
    %jmp T_10.5;
T_10.1 ;
    %load/vec4 v00000179f4f4d210_0;
    %parti/s 5, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000179f4f4ca90_0, 4, 5;
    %load/vec4 v00000179f4f4d210_0;
    %parti/s 7, 18, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000179f4f4ca90_0, 4, 7;
    %load/vec4 v00000179f4f4d210_0;
    %parti/s 1, 24, 6;
    %pad/u 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000179f4f4ca90_0, 4, 20;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v00000179f4f4d210_0;
    %parti/s 1, 24, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000179f4f4ca90_0, 4, 1;
    %load/vec4 v00000179f4f4d210_0;
    %parti/s 6, 18, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000179f4f4ca90_0, 4, 6;
    %load/vec4 v00000179f4f4d210_0;
    %parti/s 4, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000179f4f4ca90_0, 4, 4;
    %load/vec4 v00000179f4f4d210_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000179f4f4ca90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000179f4f4ca90_0, 4, 1;
    %load/vec4 v00000179f4f4d210_0;
    %parti/s 1, 24, 6;
    %pad/u 19;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000179f4f4ca90_0, 4, 19;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v00000179f4f4d210_0;
    %parti/s 20, 5, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000179f4f4ca90_0, 4, 20;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000179f4f4ca90_0, 4, 12;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v00000179f4f4d210_0;
    %parti/s 1, 24, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000179f4f4ca90_0, 4, 1;
    %load/vec4 v00000179f4f4d210_0;
    %parti/s 10, 14, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000179f4f4ca90_0, 4, 10;
    %load/vec4 v00000179f4f4d210_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000179f4f4ca90_0, 4, 1;
    %load/vec4 v00000179f4f4d210_0;
    %parti/s 8, 5, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000179f4f4ca90_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000179f4f4ca90_0, 4, 1;
    %load/vec4 v00000179f4f4d210_0;
    %parti/s 1, 24, 6;
    %pad/u 11;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000179f4f4ca90_0, 4, 11;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000179f4eaf480;
T_11 ;
    %wait E_00000179f4eeee40;
    %load/vec4 v00000179f4f4d850_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v00000179f4f4cd10_0;
    %store/vec4 v00000179f4f4c6d0_0, 0, 32;
T_11.0 ;
    %load/vec4 v00000179f4f4d850_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v00000179f4f4d350_0;
    %store/vec4 v00000179f4f4c6d0_0, 0, 32;
T_11.2 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000179f4e9e340;
T_12 ;
    %wait E_00000179f4eeeec0;
    %load/vec4 v00000179f4f4dd50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v00000179f4f4d3f0_0;
    %store/vec4 v00000179f4f4c770_0, 0, 32;
T_12.0 ;
    %load/vec4 v00000179f4f4dd50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v00000179f4f4c810_0;
    %store/vec4 v00000179f4f4c770_0, 0, 32;
T_12.2 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000179f4ec0680;
T_13 ;
    %wait E_00000179f4eee780;
    %load/vec4 v00000179f4ef1930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %jmp T_13.10;
T_13.0 ;
    %load/vec4 v00000179f4ef16b0_0;
    %load/vec4 v00000179f4ef17f0_0;
    %add;
    %store/vec4 v00000179f4ef1890_0, 0, 32;
    %jmp T_13.10;
T_13.1 ;
    %load/vec4 v00000179f4ef16b0_0;
    %ix/getv 4, v00000179f4ef17f0_0;
    %shiftl 4;
    %store/vec4 v00000179f4ef1890_0, 0, 32;
    %jmp T_13.10;
T_13.2 ;
    %load/vec4 v00000179f4ef16b0_0;
    %load/vec4 v00000179f4ef17f0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v00000179f4ef1890_0, 0, 32;
    %jmp T_13.10;
T_13.3 ;
    %load/vec4 v00000179f4ef16b0_0;
    %load/vec4 v00000179f4ef17f0_0;
    %inv;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v00000179f4ef1890_0, 0, 32;
    %jmp T_13.10;
T_13.4 ;
    %load/vec4 v00000179f4ef16b0_0;
    %load/vec4 v00000179f4ef17f0_0;
    %xor;
    %store/vec4 v00000179f4ef1890_0, 0, 32;
    %jmp T_13.10;
T_13.5 ;
    %load/vec4 v00000179f4ef16b0_0;
    %ix/getv 4, v00000179f4ef17f0_0;
    %shiftr 4;
    %store/vec4 v00000179f4ef1890_0, 0, 32;
    %jmp T_13.10;
T_13.6 ;
    %load/vec4 v00000179f4ef16b0_0;
    %load/vec4 v00000179f4ef17f0_0;
    %or;
    %store/vec4 v00000179f4ef1890_0, 0, 32;
    %jmp T_13.10;
T_13.7 ;
    %load/vec4 v00000179f4ef16b0_0;
    %load/vec4 v00000179f4ef17f0_0;
    %and;
    %store/vec4 v00000179f4ef1890_0, 0, 32;
    %jmp T_13.10;
T_13.8 ;
    %load/vec4 v00000179f4ef16b0_0;
    %load/vec4 v00000179f4ef17f0_0;
    %sub;
    %store/vec4 v00000179f4ef1890_0, 0, 32;
    %jmp T_13.10;
T_13.9 ;
    %load/vec4 v00000179f4ef16b0_0;
    %ix/getv 4, v00000179f4ef17f0_0;
    %shiftr 4;
    %store/vec4 v00000179f4ef1890_0, 0, 32;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000179f4e75f30;
T_14 ;
    %vpi_call/w 9 12 "$readmemb", "dataMemory.txt", v00000179f4f4cf90 {0 0 0};
    %end;
    .thread T_14;
    .scope S_00000179f4e75f30;
T_15 ;
    %wait E_00000179f4eeec80;
    %load/vec4 v00000179f4f4dc10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v00000179f4f4c310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.2 ;
    %load/vec4 v00000179f4f4d530_0;
    %parti/s 1, 7, 4;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000179f4f4cf90, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.8, 4;
    %pushi/vec4 1, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000179f4f4de90_0, 4, 24;
    %ix/getv 4, v00000179f4f4d530_0;
    %load/vec4a v00000179f4f4cf90, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000179f4f4de90_0, 4, 8;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000179f4f4de90_0, 4, 24;
    %ix/getv 4, v00000179f4f4d530_0;
    %load/vec4a v00000179f4f4cf90, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000179f4f4de90_0, 4, 8;
T_15.9 ;
    %jmp T_15.7;
T_15.3 ;
    %load/vec4 v00000179f4f4d530_0;
    %parti/s 1, 15, 5;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000179f4f4cf90, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.10, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000179f4f4de90_0, 4, 16;
    %ix/getv 4, v00000179f4f4d530_0;
    %load/vec4a v00000179f4f4cf90, 4;
    %load/vec4 v00000179f4f4d530_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000179f4f4cf90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000179f4f4de90_0, 4, 16;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000179f4f4de90_0, 4, 16;
    %ix/getv 4, v00000179f4f4d530_0;
    %load/vec4a v00000179f4f4cf90, 4;
    %load/vec4 v00000179f4f4d530_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000179f4f4cf90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000179f4f4de90_0, 4, 16;
T_15.11 ;
    %jmp T_15.7;
T_15.4 ;
    %ix/getv 4, v00000179f4f4d530_0;
    %load/vec4a v00000179f4f4cf90, 4;
    %load/vec4 v00000179f4f4d530_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000179f4f4cf90, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000179f4f4d530_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000179f4f4cf90, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000179f4f4d530_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000179f4f4cf90, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000179f4f4de90_0, 0, 32;
    %jmp T_15.7;
T_15.5 ;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000179f4f4de90_0, 4, 24;
    %ix/getv 4, v00000179f4f4d530_0;
    %load/vec4a v00000179f4f4cf90, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000179f4f4de90_0, 4, 8;
    %jmp T_15.7;
T_15.6 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000179f4f4de90_0, 4, 16;
    %ix/getv 4, v00000179f4f4d530_0;
    %load/vec4a v00000179f4f4cf90, 4;
    %load/vec4 v00000179f4f4d530_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000179f4f4cf90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000179f4f4de90_0, 4, 16;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000179f4f4c310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %jmp T_15.15;
T_15.12 ;
    %load/vec4 v00000179f4f4d030_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v00000179f4f4d530_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000179f4f4cf90, 0, 4;
    %jmp T_15.15;
T_15.13 ;
    %load/vec4 v00000179f4f4d030_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v00000179f4f4d530_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000179f4f4cf90, 0, 4;
    %load/vec4 v00000179f4f4d030_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000179f4f4d530_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000179f4f4cf90, 0, 4;
    %jmp T_15.15;
T_15.14 ;
    %load/vec4 v00000179f4f4d030_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v00000179f4f4d530_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000179f4f4cf90, 0, 4;
    %load/vec4 v00000179f4f4d030_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000179f4f4d530_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000179f4f4cf90, 0, 4;
    %load/vec4 v00000179f4f4d030_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000179f4f4d530_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000179f4f4cf90, 0, 4;
    %load/vec4 v00000179f4f4d030_0;
    %parti/s 9, 23, 6;
    %pad/u 8;
    %load/vec4 v00000179f4f4d530_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000179f4f4cf90, 0, 4;
    %jmp T_15.15;
T_15.15 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000179f4eaf2f0;
T_16 ;
    %wait E_00000179f4eeedc0;
    %load/vec4 v00000179f4f4c3b0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000179f4f4cb30_0;
    %store/vec4 v00000179f4f4c8b0_0, 0, 32;
T_16.0 ;
    %load/vec4 v00000179f4f4c3b0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v00000179f4f4d2b0_0;
    %store/vec4 v00000179f4f4c8b0_0, 0, 32;
T_16.2 ;
    %load/vec4 v00000179f4f4c3b0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v00000179f4f4d0d0_0;
    %store/vec4 v00000179f4f4c8b0_0, 0, 32;
T_16.4 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000179f4ef99c0;
T_17 ;
    %delay 5, 0;
    %load/vec4 v00000179f4f4f0e0_0;
    %inv;
    %store/vec4 v00000179f4f4f0e0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_00000179f4ef99c0;
T_18 ;
    %vpi_call/w 3 16 "$dumpfile", "procesadorTB.vcd" {0 0 0};
    %vpi_call/w 3 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000179f4ef99c0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179f4f4f0e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179f4f4f7c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000179f4f4f720_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179f4f4f7c0_0, 0, 1;
    %delay 20, 0;
    %delay 35, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "-";
    "./testbench.sv";
    "./procesador.sv";
    "./decoder.sv";
    "./ALU.sv";
    "./BranchUnit.sv";
    "./ControlUnit.sv";
    "./DataMemory.sv";
    "./ImmGen.sv";
    "./InstructionMemory.sv";
    "./MuxData.sv";
    "./MUXrs1.sv";
    "./MUXrs2.sv";
    "./Muxsb.sv";
    "././ProgramCounter.sv";
    "./RegistersUnit.sv";
    "./Sumador.sv";
