{
  "creator": "Yosys 0.9+4288 (git sha1 b2e97174, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1630451134687/work=/usr/local/src/conda/yosys-0.9_5586_gb2e97174 -fdebug-prefix-map=/home/carlos/miniconda3/envs/fpga=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)",
  "modules": {
    "\\$__ABC9_LUT5": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000010",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:22.1-30.10"
      },
      "ports": {
        "M0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
        "$specify$5": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010010111",
            "T_FALL_MIN": "00000000000000000000000010010111",
            "T_FALL_TYP": "00000000000000000000000010010111",
            "T_RISE_MAX": "00000000000000000000000010010111",
            "T_RISE_MIN": "00000000000000000000000010010111",
            "T_RISE_TYP": "00000000000000000000000010010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:24.9-24.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$6": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011101111",
            "T_FALL_MIN": "00000000000000000000000011101111",
            "T_FALL_TYP": "00000000000000000000000011101111",
            "T_RISE_MAX": "00000000000000000000000011101111",
            "T_RISE_MIN": "00000000000000000000000011101111",
            "T_RISE_TYP": "00000000000000000000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:25.9-25.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$7": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101110101",
            "T_FALL_MIN": "00000000000000000000000101110101",
            "T_FALL_TYP": "00000000000000000000000101110101",
            "T_RISE_MAX": "00000000000000000000000101110101",
            "T_RISE_MIN": "00000000000000000000000101110101",
            "T_RISE_TYP": "00000000000000000000000101110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:26.9-26.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$8": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111011101",
            "T_FALL_MIN": "00000000000000000000000111011101",
            "T_FALL_TYP": "00000000000000000000000111011101",
            "T_RISE_MAX": "00000000000000000000000111011101",
            "T_RISE_MIN": "00000000000000000000000111011101",
            "T_RISE_TYP": "00000000000000000000000111011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:27.9-27.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$9": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111011101",
            "T_FALL_MIN": "00000000000000000000000111011101",
            "T_FALL_TYP": "00000000000000000000000111011101",
            "T_RISE_MAX": "00000000000000000000000111011101",
            "T_RISE_MIN": "00000000000000000000000111011101",
            "T_RISE_TYP": "00000000000000000000000111011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:28.9-28.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        }
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:22.42-22.43"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:22.39-22.40"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:22.36-22.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:22.33-22.34"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:22.29-22.31"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:22.52-22.53"
          }
        }
      }
    },
    "\\$__ABC9_LUT6": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000100",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:36.1-45.10"
      },
      "ports": {
        "M1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
        "$specify$10": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010010100",
            "T_FALL_MIN": "00000000000000000000000010010100",
            "T_FALL_TYP": "00000000000000000000000010010100",
            "T_RISE_MAX": "00000000000000000000000010010100",
            "T_RISE_MIN": "00000000000000000000000010010100",
            "T_RISE_TYP": "00000000000000000000000010010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:38.9-38.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$11": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100100",
            "T_FALL_MIN": "00000000000000000000000100100100",
            "T_FALL_TYP": "00000000000000000000000100100100",
            "T_RISE_MAX": "00000000000000000000000100100100",
            "T_RISE_MIN": "00000000000000000000000100100100",
            "T_RISE_TYP": "00000000000000000000000100100100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:39.9-39.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$12": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111100",
            "T_FALL_MIN": "00000000000000000000000101111100",
            "T_FALL_TYP": "00000000000000000000000101111100",
            "T_RISE_MAX": "00000000000000000000000101111100",
            "T_RISE_MIN": "00000000000000000000000101111100",
            "T_RISE_TYP": "00000000000000000000000101111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:40.9-40.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$13": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000000010",
            "T_FALL_MIN": "00000000000000000000001000000010",
            "T_FALL_TYP": "00000000000000000000001000000010",
            "T_RISE_MAX": "00000000000000000000001000000010",
            "T_RISE_MIN": "00000000000000000000001000000010",
            "T_RISE_TYP": "00000000000000000000001000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:41.9-41.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$14": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001101010",
            "T_FALL_MIN": "00000000000000000000001001101010",
            "T_FALL_TYP": "00000000000000000000001001101010",
            "T_RISE_MAX": "00000000000000000000001001101010",
            "T_RISE_MIN": "00000000000000000000001001101010",
            "T_RISE_TYP": "00000000000000000000001001101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:42.9-42.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$15": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001101010",
            "T_FALL_MIN": "00000000000000000000001001101010",
            "T_FALL_TYP": "00000000000000000000001001101010",
            "T_RISE_MAX": "00000000000000000000001001101010",
            "T_RISE_MIN": "00000000000000000000001001101010",
            "T_RISE_TYP": "00000000000000000000001001101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:43.9-43.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        }
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:36.46-36.47"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:36.43-36.44"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:36.40-36.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:36.37-36.38"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:36.33-36.35"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:36.29-36.31"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:36.56-36.57"
          }
        }
      }
    },
    "\\$__ABC9_LUT7": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000001000",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:51.1-61.10"
      },
      "ports": {
        "M2": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
        "$specify$16": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010010100",
            "T_FALL_MIN": "00000000000000000000000010010100",
            "T_FALL_TYP": "00000000000000000000000010010100",
            "T_RISE_MAX": "00000000000000000000000010010100",
            "T_RISE_MIN": "00000000000000000000000010010100",
            "T_RISE_TYP": "00000000000000000000000010010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:53.9-53.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$17": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100001",
            "T_FALL_MIN": "00000000000000000000000100100001",
            "T_FALL_TYP": "00000000000000000000000100100001",
            "T_RISE_MAX": "00000000000000000000000100100001",
            "T_RISE_MIN": "00000000000000000000000100100001",
            "T_RISE_TYP": "00000000000000000000000100100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:54.9-54.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$18": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110110001",
            "T_FALL_MIN": "00000000000000000000000110110001",
            "T_FALL_TYP": "00000000000000000000000110110001",
            "T_RISE_MAX": "00000000000000000000000110110001",
            "T_RISE_MIN": "00000000000000000000000110110001",
            "T_RISE_TYP": "00000000000000000000000110110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:55.9-55.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$19": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000001001",
            "T_FALL_MIN": "00000000000000000000001000001001",
            "T_FALL_TYP": "00000000000000000000001000001001",
            "T_RISE_MAX": "00000000000000000000001000001001",
            "T_RISE_MIN": "00000000000000000000001000001001",
            "T_RISE_TYP": "00000000000000000000001000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:56.9-56.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$20": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010001111",
            "T_FALL_MIN": "00000000000000000000001010001111",
            "T_FALL_TYP": "00000000000000000000001010001111",
            "T_RISE_MAX": "00000000000000000000001010001111",
            "T_RISE_MIN": "00000000000000000000001010001111",
            "T_RISE_TYP": "00000000000000000000001010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:57.9-57.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$21": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011110111",
            "T_FALL_MIN": "00000000000000000000001011110111",
            "T_FALL_TYP": "00000000000000000000001011110111",
            "T_RISE_MAX": "00000000000000000000001011110111",
            "T_RISE_MIN": "00000000000000000000001011110111",
            "T_RISE_TYP": "00000000000000000000001011110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:58.9-58.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$22": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011110111",
            "T_FALL_MIN": "00000000000000000000001011110111",
            "T_FALL_TYP": "00000000000000000000001011110111",
            "T_RISE_MAX": "00000000000000000000001011110111",
            "T_RISE_MIN": "00000000000000000000001011110111",
            "T_RISE_TYP": "00000000000000000000001011110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:59.9-59.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        }
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:51.50-51.51"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:51.47-51.48"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:51.44-51.45"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:51.41-51.42"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:51.37-51.39"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:51.33-51.35"
          }
        },
        "M2": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:51.29-51.31"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:51.60-51.61"
          }
        }
      }
    },
    "ALU54B": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.1-117.10"
      },
      "parameter_default_values": {
        "CLK0_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK1_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK2_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK3_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "FORCE_ZERO_BARREL_SHIFT": "DISABLED",
        "GSR": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "LEGACY": "DISABLED",
        "MASK01": "0x00000000000000 ",
        "MASKPAT": "0x00000000000000 ",
        "MASKPAT_SOURCE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000010100110101010001000001010101000100100101000011",
        "MCPAT": "0x00000000000000 ",
        "MCPAT_SOURCE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000010100110101010001000001010101000100100101000011",
        "MULT9_MODE": "DISABLED",
        "REG_FLAG_CE": "CE0",
        "REG_FLAG_CLK": "NONE",
        "REG_FLAG_RST": "RST0",
        "REG_INPUTC0_CE": "CE0",
        "REG_INPUTC0_CLK": "NONE",
        "REG_INPUTC0_RST": "RST0",
        "REG_INPUTC1_CE": "CE0",
        "REG_INPUTC1_CLK": "NONE",
        "REG_INPUTC1_RST": "RST0",
        "REG_INPUTCFB_CE": "CE0",
        "REG_INPUTCFB_CLK": "NONE",
        "REG_INPUTCFB_RST": "RST0",
        "REG_OPCODEIN_0_CE": "CE0",
        "REG_OPCODEIN_0_CLK": "NONE",
        "REG_OPCODEIN_0_RST": "RST0",
        "REG_OPCODEIN_1_CE": "CE0",
        "REG_OPCODEIN_1_CLK": "NONE",
        "REG_OPCODEIN_1_RST": "RST0",
        "REG_OPCODEOP0_0_CE": "CE0",
        "REG_OPCODEOP0_0_CLK": "NONE",
        "REG_OPCODEOP0_0_RST": "RST0",
        "REG_OPCODEOP0_1_CE": "CE0",
        "REG_OPCODEOP0_1_CLK": "NONE",
        "REG_OPCODEOP0_1_RST": "RST0",
        "REG_OPCODEOP1_0_CLK": "NONE",
        "REG_OPCODEOP1_1_CLK": "NONE",
        "REG_OUTPUT0_CE": "CE0",
        "REG_OUTPUT0_CLK": "NONE",
        "REG_OUTPUT0_RST": "RST0",
        "REG_OUTPUT1_CE": "CE0",
        "REG_OUTPUT1_CLK": "NONE",
        "REG_OUTPUT1_RST": "RST0",
        "RESETMODE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011",
        "RNDPAT": "0x00000000000000 "
      },
      "ports": {
        "CLK0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLK3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CE0": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CE1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CE2": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "CE3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "RST0": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "RST1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "RST2": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "RST3": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SIGNEDIA": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SIGNEDIB": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SIGNEDCIN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "A0": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "A4": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "A5": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "A6": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "A7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "A8": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "A9": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "A10": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "A11": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "A12": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "A13": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "A14": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "A15": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "A16": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "A17": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "A18": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "A19": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "A20": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "A21": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "A22": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "A23": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "A24": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "A25": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "A26": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "A27": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "A28": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "A29": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "A30": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "A31": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "A32": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "A33": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "A34": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "A35": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "B3": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "B4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "B5": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "B6": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "B7": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "B8": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "B9": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "B10": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "B11": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "B12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "B13": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "B14": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "B15": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "B16": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "B17": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "B18": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "B19": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "B20": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "B21": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "B22": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "B23": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "B24": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "B25": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "B26": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "B27": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "B28": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "B29": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "B30": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "B31": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "B32": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "B33": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "B34": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "B35": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "C3": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "C4": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "C5": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "C6": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "C7": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "C8": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "C9": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "C10": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "C11": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "C12": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "C13": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "C14": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "C15": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "C16": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "C17": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "C18": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "C19": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "C20": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "C21": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "C22": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "C23": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "C24": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "C25": {
          "direction": "input",
          "bits": [ 114 ]
        },
        "C26": {
          "direction": "input",
          "bits": [ 115 ]
        },
        "C27": {
          "direction": "input",
          "bits": [ 116 ]
        },
        "C28": {
          "direction": "input",
          "bits": [ 117 ]
        },
        "C29": {
          "direction": "input",
          "bits": [ 118 ]
        },
        "C30": {
          "direction": "input",
          "bits": [ 119 ]
        },
        "C31": {
          "direction": "input",
          "bits": [ 120 ]
        },
        "C32": {
          "direction": "input",
          "bits": [ 121 ]
        },
        "C33": {
          "direction": "input",
          "bits": [ 122 ]
        },
        "C34": {
          "direction": "input",
          "bits": [ 123 ]
        },
        "C35": {
          "direction": "input",
          "bits": [ 124 ]
        },
        "C36": {
          "direction": "input",
          "bits": [ 125 ]
        },
        "C37": {
          "direction": "input",
          "bits": [ 126 ]
        },
        "C38": {
          "direction": "input",
          "bits": [ 127 ]
        },
        "C39": {
          "direction": "input",
          "bits": [ 128 ]
        },
        "C40": {
          "direction": "input",
          "bits": [ 129 ]
        },
        "C41": {
          "direction": "input",
          "bits": [ 130 ]
        },
        "C42": {
          "direction": "input",
          "bits": [ 131 ]
        },
        "C43": {
          "direction": "input",
          "bits": [ 132 ]
        },
        "C44": {
          "direction": "input",
          "bits": [ 133 ]
        },
        "C45": {
          "direction": "input",
          "bits": [ 134 ]
        },
        "C46": {
          "direction": "input",
          "bits": [ 135 ]
        },
        "C47": {
          "direction": "input",
          "bits": [ 136 ]
        },
        "C48": {
          "direction": "input",
          "bits": [ 137 ]
        },
        "C49": {
          "direction": "input",
          "bits": [ 138 ]
        },
        "C50": {
          "direction": "input",
          "bits": [ 139 ]
        },
        "C51": {
          "direction": "input",
          "bits": [ 140 ]
        },
        "C52": {
          "direction": "input",
          "bits": [ 141 ]
        },
        "C53": {
          "direction": "input",
          "bits": [ 142 ]
        },
        "CFB0": {
          "direction": "input",
          "bits": [ 143 ]
        },
        "CFB1": {
          "direction": "input",
          "bits": [ 144 ]
        },
        "CFB2": {
          "direction": "input",
          "bits": [ 145 ]
        },
        "CFB3": {
          "direction": "input",
          "bits": [ 146 ]
        },
        "CFB4": {
          "direction": "input",
          "bits": [ 147 ]
        },
        "CFB5": {
          "direction": "input",
          "bits": [ 148 ]
        },
        "CFB6": {
          "direction": "input",
          "bits": [ 149 ]
        },
        "CFB7": {
          "direction": "input",
          "bits": [ 150 ]
        },
        "CFB8": {
          "direction": "input",
          "bits": [ 151 ]
        },
        "CFB9": {
          "direction": "input",
          "bits": [ 152 ]
        },
        "CFB10": {
          "direction": "input",
          "bits": [ 153 ]
        },
        "CFB11": {
          "direction": "input",
          "bits": [ 154 ]
        },
        "CFB12": {
          "direction": "input",
          "bits": [ 155 ]
        },
        "CFB13": {
          "direction": "input",
          "bits": [ 156 ]
        },
        "CFB14": {
          "direction": "input",
          "bits": [ 157 ]
        },
        "CFB15": {
          "direction": "input",
          "bits": [ 158 ]
        },
        "CFB16": {
          "direction": "input",
          "bits": [ 159 ]
        },
        "CFB17": {
          "direction": "input",
          "bits": [ 160 ]
        },
        "CFB18": {
          "direction": "input",
          "bits": [ 161 ]
        },
        "CFB19": {
          "direction": "input",
          "bits": [ 162 ]
        },
        "CFB20": {
          "direction": "input",
          "bits": [ 163 ]
        },
        "CFB21": {
          "direction": "input",
          "bits": [ 164 ]
        },
        "CFB22": {
          "direction": "input",
          "bits": [ 165 ]
        },
        "CFB23": {
          "direction": "input",
          "bits": [ 166 ]
        },
        "CFB24": {
          "direction": "input",
          "bits": [ 167 ]
        },
        "CFB25": {
          "direction": "input",
          "bits": [ 168 ]
        },
        "CFB26": {
          "direction": "input",
          "bits": [ 169 ]
        },
        "CFB27": {
          "direction": "input",
          "bits": [ 170 ]
        },
        "CFB28": {
          "direction": "input",
          "bits": [ 171 ]
        },
        "CFB29": {
          "direction": "input",
          "bits": [ 172 ]
        },
        "CFB30": {
          "direction": "input",
          "bits": [ 173 ]
        },
        "CFB31": {
          "direction": "input",
          "bits": [ 174 ]
        },
        "CFB32": {
          "direction": "input",
          "bits": [ 175 ]
        },
        "CFB33": {
          "direction": "input",
          "bits": [ 176 ]
        },
        "CFB34": {
          "direction": "input",
          "bits": [ 177 ]
        },
        "CFB35": {
          "direction": "input",
          "bits": [ 178 ]
        },
        "CFB36": {
          "direction": "input",
          "bits": [ 179 ]
        },
        "CFB37": {
          "direction": "input",
          "bits": [ 180 ]
        },
        "CFB38": {
          "direction": "input",
          "bits": [ 181 ]
        },
        "CFB39": {
          "direction": "input",
          "bits": [ 182 ]
        },
        "CFB40": {
          "direction": "input",
          "bits": [ 183 ]
        },
        "CFB41": {
          "direction": "input",
          "bits": [ 184 ]
        },
        "CFB42": {
          "direction": "input",
          "bits": [ 185 ]
        },
        "CFB43": {
          "direction": "input",
          "bits": [ 186 ]
        },
        "CFB44": {
          "direction": "input",
          "bits": [ 187 ]
        },
        "CFB45": {
          "direction": "input",
          "bits": [ 188 ]
        },
        "CFB46": {
          "direction": "input",
          "bits": [ 189 ]
        },
        "CFB47": {
          "direction": "input",
          "bits": [ 190 ]
        },
        "CFB48": {
          "direction": "input",
          "bits": [ 191 ]
        },
        "CFB49": {
          "direction": "input",
          "bits": [ 192 ]
        },
        "CFB50": {
          "direction": "input",
          "bits": [ 193 ]
        },
        "CFB51": {
          "direction": "input",
          "bits": [ 194 ]
        },
        "CFB52": {
          "direction": "input",
          "bits": [ 195 ]
        },
        "CFB53": {
          "direction": "input",
          "bits": [ 196 ]
        },
        "MA0": {
          "direction": "input",
          "bits": [ 197 ]
        },
        "MA1": {
          "direction": "input",
          "bits": [ 198 ]
        },
        "MA2": {
          "direction": "input",
          "bits": [ 199 ]
        },
        "MA3": {
          "direction": "input",
          "bits": [ 200 ]
        },
        "MA4": {
          "direction": "input",
          "bits": [ 201 ]
        },
        "MA5": {
          "direction": "input",
          "bits": [ 202 ]
        },
        "MA6": {
          "direction": "input",
          "bits": [ 203 ]
        },
        "MA7": {
          "direction": "input",
          "bits": [ 204 ]
        },
        "MA8": {
          "direction": "input",
          "bits": [ 205 ]
        },
        "MA9": {
          "direction": "input",
          "bits": [ 206 ]
        },
        "MA10": {
          "direction": "input",
          "bits": [ 207 ]
        },
        "MA11": {
          "direction": "input",
          "bits": [ 208 ]
        },
        "MA12": {
          "direction": "input",
          "bits": [ 209 ]
        },
        "MA13": {
          "direction": "input",
          "bits": [ 210 ]
        },
        "MA14": {
          "direction": "input",
          "bits": [ 211 ]
        },
        "MA15": {
          "direction": "input",
          "bits": [ 212 ]
        },
        "MA16": {
          "direction": "input",
          "bits": [ 213 ]
        },
        "MA17": {
          "direction": "input",
          "bits": [ 214 ]
        },
        "MA18": {
          "direction": "input",
          "bits": [ 215 ]
        },
        "MA19": {
          "direction": "input",
          "bits": [ 216 ]
        },
        "MA20": {
          "direction": "input",
          "bits": [ 217 ]
        },
        "MA21": {
          "direction": "input",
          "bits": [ 218 ]
        },
        "MA22": {
          "direction": "input",
          "bits": [ 219 ]
        },
        "MA23": {
          "direction": "input",
          "bits": [ 220 ]
        },
        "MA24": {
          "direction": "input",
          "bits": [ 221 ]
        },
        "MA25": {
          "direction": "input",
          "bits": [ 222 ]
        },
        "MA26": {
          "direction": "input",
          "bits": [ 223 ]
        },
        "MA27": {
          "direction": "input",
          "bits": [ 224 ]
        },
        "MA28": {
          "direction": "input",
          "bits": [ 225 ]
        },
        "MA29": {
          "direction": "input",
          "bits": [ 226 ]
        },
        "MA30": {
          "direction": "input",
          "bits": [ 227 ]
        },
        "MA31": {
          "direction": "input",
          "bits": [ 228 ]
        },
        "MA32": {
          "direction": "input",
          "bits": [ 229 ]
        },
        "MA33": {
          "direction": "input",
          "bits": [ 230 ]
        },
        "MA34": {
          "direction": "input",
          "bits": [ 231 ]
        },
        "MA35": {
          "direction": "input",
          "bits": [ 232 ]
        },
        "MB0": {
          "direction": "input",
          "bits": [ 233 ]
        },
        "MB1": {
          "direction": "input",
          "bits": [ 234 ]
        },
        "MB2": {
          "direction": "input",
          "bits": [ 235 ]
        },
        "MB3": {
          "direction": "input",
          "bits": [ 236 ]
        },
        "MB4": {
          "direction": "input",
          "bits": [ 237 ]
        },
        "MB5": {
          "direction": "input",
          "bits": [ 238 ]
        },
        "MB6": {
          "direction": "input",
          "bits": [ 239 ]
        },
        "MB7": {
          "direction": "input",
          "bits": [ 240 ]
        },
        "MB8": {
          "direction": "input",
          "bits": [ 241 ]
        },
        "MB9": {
          "direction": "input",
          "bits": [ 242 ]
        },
        "MB10": {
          "direction": "input",
          "bits": [ 243 ]
        },
        "MB11": {
          "direction": "input",
          "bits": [ 244 ]
        },
        "MB12": {
          "direction": "input",
          "bits": [ 245 ]
        },
        "MB13": {
          "direction": "input",
          "bits": [ 246 ]
        },
        "MB14": {
          "direction": "input",
          "bits": [ 247 ]
        },
        "MB15": {
          "direction": "input",
          "bits": [ 248 ]
        },
        "MB16": {
          "direction": "input",
          "bits": [ 249 ]
        },
        "MB17": {
          "direction": "input",
          "bits": [ 250 ]
        },
        "MB18": {
          "direction": "input",
          "bits": [ 251 ]
        },
        "MB19": {
          "direction": "input",
          "bits": [ 252 ]
        },
        "MB20": {
          "direction": "input",
          "bits": [ 253 ]
        },
        "MB21": {
          "direction": "input",
          "bits": [ 254 ]
        },
        "MB22": {
          "direction": "input",
          "bits": [ 255 ]
        },
        "MB23": {
          "direction": "input",
          "bits": [ 256 ]
        },
        "MB24": {
          "direction": "input",
          "bits": [ 257 ]
        },
        "MB25": {
          "direction": "input",
          "bits": [ 258 ]
        },
        "MB26": {
          "direction": "input",
          "bits": [ 259 ]
        },
        "MB27": {
          "direction": "input",
          "bits": [ 260 ]
        },
        "MB28": {
          "direction": "input",
          "bits": [ 261 ]
        },
        "MB29": {
          "direction": "input",
          "bits": [ 262 ]
        },
        "MB30": {
          "direction": "input",
          "bits": [ 263 ]
        },
        "MB31": {
          "direction": "input",
          "bits": [ 264 ]
        },
        "MB32": {
          "direction": "input",
          "bits": [ 265 ]
        },
        "MB33": {
          "direction": "input",
          "bits": [ 266 ]
        },
        "MB34": {
          "direction": "input",
          "bits": [ 267 ]
        },
        "MB35": {
          "direction": "input",
          "bits": [ 268 ]
        },
        "CIN0": {
          "direction": "input",
          "bits": [ 269 ]
        },
        "CIN1": {
          "direction": "input",
          "bits": [ 270 ]
        },
        "CIN2": {
          "direction": "input",
          "bits": [ 271 ]
        },
        "CIN3": {
          "direction": "input",
          "bits": [ 272 ]
        },
        "CIN4": {
          "direction": "input",
          "bits": [ 273 ]
        },
        "CIN5": {
          "direction": "input",
          "bits": [ 274 ]
        },
        "CIN6": {
          "direction": "input",
          "bits": [ 275 ]
        },
        "CIN7": {
          "direction": "input",
          "bits": [ 276 ]
        },
        "CIN8": {
          "direction": "input",
          "bits": [ 277 ]
        },
        "CIN9": {
          "direction": "input",
          "bits": [ 278 ]
        },
        "CIN10": {
          "direction": "input",
          "bits": [ 279 ]
        },
        "CIN11": {
          "direction": "input",
          "bits": [ 280 ]
        },
        "CIN12": {
          "direction": "input",
          "bits": [ 281 ]
        },
        "CIN13": {
          "direction": "input",
          "bits": [ 282 ]
        },
        "CIN14": {
          "direction": "input",
          "bits": [ 283 ]
        },
        "CIN15": {
          "direction": "input",
          "bits": [ 284 ]
        },
        "CIN16": {
          "direction": "input",
          "bits": [ 285 ]
        },
        "CIN17": {
          "direction": "input",
          "bits": [ 286 ]
        },
        "CIN18": {
          "direction": "input",
          "bits": [ 287 ]
        },
        "CIN19": {
          "direction": "input",
          "bits": [ 288 ]
        },
        "CIN20": {
          "direction": "input",
          "bits": [ 289 ]
        },
        "CIN21": {
          "direction": "input",
          "bits": [ 290 ]
        },
        "CIN22": {
          "direction": "input",
          "bits": [ 291 ]
        },
        "CIN23": {
          "direction": "input",
          "bits": [ 292 ]
        },
        "CIN24": {
          "direction": "input",
          "bits": [ 293 ]
        },
        "CIN25": {
          "direction": "input",
          "bits": [ 294 ]
        },
        "CIN26": {
          "direction": "input",
          "bits": [ 295 ]
        },
        "CIN27": {
          "direction": "input",
          "bits": [ 296 ]
        },
        "CIN28": {
          "direction": "input",
          "bits": [ 297 ]
        },
        "CIN29": {
          "direction": "input",
          "bits": [ 298 ]
        },
        "CIN30": {
          "direction": "input",
          "bits": [ 299 ]
        },
        "CIN31": {
          "direction": "input",
          "bits": [ 300 ]
        },
        "CIN32": {
          "direction": "input",
          "bits": [ 301 ]
        },
        "CIN33": {
          "direction": "input",
          "bits": [ 302 ]
        },
        "CIN34": {
          "direction": "input",
          "bits": [ 303 ]
        },
        "CIN35": {
          "direction": "input",
          "bits": [ 304 ]
        },
        "CIN36": {
          "direction": "input",
          "bits": [ 305 ]
        },
        "CIN37": {
          "direction": "input",
          "bits": [ 306 ]
        },
        "CIN38": {
          "direction": "input",
          "bits": [ 307 ]
        },
        "CIN39": {
          "direction": "input",
          "bits": [ 308 ]
        },
        "CIN40": {
          "direction": "input",
          "bits": [ 309 ]
        },
        "CIN41": {
          "direction": "input",
          "bits": [ 310 ]
        },
        "CIN42": {
          "direction": "input",
          "bits": [ 311 ]
        },
        "CIN43": {
          "direction": "input",
          "bits": [ 312 ]
        },
        "CIN44": {
          "direction": "input",
          "bits": [ 313 ]
        },
        "CIN45": {
          "direction": "input",
          "bits": [ 314 ]
        },
        "CIN46": {
          "direction": "input",
          "bits": [ 315 ]
        },
        "CIN47": {
          "direction": "input",
          "bits": [ 316 ]
        },
        "CIN48": {
          "direction": "input",
          "bits": [ 317 ]
        },
        "CIN49": {
          "direction": "input",
          "bits": [ 318 ]
        },
        "CIN50": {
          "direction": "input",
          "bits": [ 319 ]
        },
        "CIN51": {
          "direction": "input",
          "bits": [ 320 ]
        },
        "CIN52": {
          "direction": "input",
          "bits": [ 321 ]
        },
        "CIN53": {
          "direction": "input",
          "bits": [ 322 ]
        },
        "OP0": {
          "direction": "input",
          "bits": [ 323 ]
        },
        "OP1": {
          "direction": "input",
          "bits": [ 324 ]
        },
        "OP2": {
          "direction": "input",
          "bits": [ 325 ]
        },
        "OP3": {
          "direction": "input",
          "bits": [ 326 ]
        },
        "OP4": {
          "direction": "input",
          "bits": [ 327 ]
        },
        "OP5": {
          "direction": "input",
          "bits": [ 328 ]
        },
        "OP6": {
          "direction": "input",
          "bits": [ 329 ]
        },
        "OP7": {
          "direction": "input",
          "bits": [ 330 ]
        },
        "OP8": {
          "direction": "input",
          "bits": [ 331 ]
        },
        "OP9": {
          "direction": "input",
          "bits": [ 332 ]
        },
        "OP10": {
          "direction": "input",
          "bits": [ 333 ]
        },
        "R0": {
          "direction": "output",
          "bits": [ 334 ]
        },
        "R1": {
          "direction": "output",
          "bits": [ 335 ]
        },
        "R2": {
          "direction": "output",
          "bits": [ 336 ]
        },
        "R3": {
          "direction": "output",
          "bits": [ 337 ]
        },
        "R4": {
          "direction": "output",
          "bits": [ 338 ]
        },
        "R5": {
          "direction": "output",
          "bits": [ 339 ]
        },
        "R6": {
          "direction": "output",
          "bits": [ 340 ]
        },
        "R7": {
          "direction": "output",
          "bits": [ 341 ]
        },
        "R8": {
          "direction": "output",
          "bits": [ 342 ]
        },
        "R9": {
          "direction": "output",
          "bits": [ 343 ]
        },
        "R10": {
          "direction": "output",
          "bits": [ 344 ]
        },
        "R11": {
          "direction": "output",
          "bits": [ 345 ]
        },
        "R12": {
          "direction": "output",
          "bits": [ 346 ]
        },
        "R13": {
          "direction": "output",
          "bits": [ 347 ]
        },
        "R14": {
          "direction": "output",
          "bits": [ 348 ]
        },
        "R15": {
          "direction": "output",
          "bits": [ 349 ]
        },
        "R16": {
          "direction": "output",
          "bits": [ 350 ]
        },
        "R17": {
          "direction": "output",
          "bits": [ 351 ]
        },
        "R18": {
          "direction": "output",
          "bits": [ 352 ]
        },
        "R19": {
          "direction": "output",
          "bits": [ 353 ]
        },
        "R20": {
          "direction": "output",
          "bits": [ 354 ]
        },
        "R21": {
          "direction": "output",
          "bits": [ 355 ]
        },
        "R22": {
          "direction": "output",
          "bits": [ 356 ]
        },
        "R23": {
          "direction": "output",
          "bits": [ 357 ]
        },
        "R24": {
          "direction": "output",
          "bits": [ 358 ]
        },
        "R25": {
          "direction": "output",
          "bits": [ 359 ]
        },
        "R26": {
          "direction": "output",
          "bits": [ 360 ]
        },
        "R27": {
          "direction": "output",
          "bits": [ 361 ]
        },
        "R28": {
          "direction": "output",
          "bits": [ 362 ]
        },
        "R29": {
          "direction": "output",
          "bits": [ 363 ]
        },
        "R30": {
          "direction": "output",
          "bits": [ 364 ]
        },
        "R31": {
          "direction": "output",
          "bits": [ 365 ]
        },
        "R32": {
          "direction": "output",
          "bits": [ 366 ]
        },
        "R33": {
          "direction": "output",
          "bits": [ 367 ]
        },
        "R34": {
          "direction": "output",
          "bits": [ 368 ]
        },
        "R35": {
          "direction": "output",
          "bits": [ 369 ]
        },
        "R36": {
          "direction": "output",
          "bits": [ 370 ]
        },
        "R37": {
          "direction": "output",
          "bits": [ 371 ]
        },
        "R38": {
          "direction": "output",
          "bits": [ 372 ]
        },
        "R39": {
          "direction": "output",
          "bits": [ 373 ]
        },
        "R40": {
          "direction": "output",
          "bits": [ 374 ]
        },
        "R41": {
          "direction": "output",
          "bits": [ 375 ]
        },
        "R42": {
          "direction": "output",
          "bits": [ 376 ]
        },
        "R43": {
          "direction": "output",
          "bits": [ 377 ]
        },
        "R44": {
          "direction": "output",
          "bits": [ 378 ]
        },
        "R45": {
          "direction": "output",
          "bits": [ 379 ]
        },
        "R46": {
          "direction": "output",
          "bits": [ 380 ]
        },
        "R47": {
          "direction": "output",
          "bits": [ 381 ]
        },
        "R48": {
          "direction": "output",
          "bits": [ 382 ]
        },
        "R49": {
          "direction": "output",
          "bits": [ 383 ]
        },
        "R50": {
          "direction": "output",
          "bits": [ 384 ]
        },
        "R51": {
          "direction": "output",
          "bits": [ 385 ]
        },
        "R52": {
          "direction": "output",
          "bits": [ 386 ]
        },
        "R53": {
          "direction": "output",
          "bits": [ 387 ]
        },
        "CO0": {
          "direction": "output",
          "bits": [ 388 ]
        },
        "CO1": {
          "direction": "output",
          "bits": [ 389 ]
        },
        "CO2": {
          "direction": "output",
          "bits": [ 390 ]
        },
        "CO3": {
          "direction": "output",
          "bits": [ 391 ]
        },
        "CO4": {
          "direction": "output",
          "bits": [ 392 ]
        },
        "CO5": {
          "direction": "output",
          "bits": [ 393 ]
        },
        "CO6": {
          "direction": "output",
          "bits": [ 394 ]
        },
        "CO7": {
          "direction": "output",
          "bits": [ 395 ]
        },
        "CO8": {
          "direction": "output",
          "bits": [ 396 ]
        },
        "CO9": {
          "direction": "output",
          "bits": [ 397 ]
        },
        "CO10": {
          "direction": "output",
          "bits": [ 398 ]
        },
        "CO11": {
          "direction": "output",
          "bits": [ 399 ]
        },
        "CO12": {
          "direction": "output",
          "bits": [ 400 ]
        },
        "CO13": {
          "direction": "output",
          "bits": [ 401 ]
        },
        "CO14": {
          "direction": "output",
          "bits": [ 402 ]
        },
        "CO15": {
          "direction": "output",
          "bits": [ 403 ]
        },
        "CO16": {
          "direction": "output",
          "bits": [ 404 ]
        },
        "CO17": {
          "direction": "output",
          "bits": [ 405 ]
        },
        "CO18": {
          "direction": "output",
          "bits": [ 406 ]
        },
        "CO19": {
          "direction": "output",
          "bits": [ 407 ]
        },
        "CO20": {
          "direction": "output",
          "bits": [ 408 ]
        },
        "CO21": {
          "direction": "output",
          "bits": [ 409 ]
        },
        "CO22": {
          "direction": "output",
          "bits": [ 410 ]
        },
        "CO23": {
          "direction": "output",
          "bits": [ 411 ]
        },
        "CO24": {
          "direction": "output",
          "bits": [ 412 ]
        },
        "CO25": {
          "direction": "output",
          "bits": [ 413 ]
        },
        "CO26": {
          "direction": "output",
          "bits": [ 414 ]
        },
        "CO27": {
          "direction": "output",
          "bits": [ 415 ]
        },
        "CO28": {
          "direction": "output",
          "bits": [ 416 ]
        },
        "CO29": {
          "direction": "output",
          "bits": [ 417 ]
        },
        "CO30": {
          "direction": "output",
          "bits": [ 418 ]
        },
        "CO31": {
          "direction": "output",
          "bits": [ 419 ]
        },
        "CO32": {
          "direction": "output",
          "bits": [ 420 ]
        },
        "CO33": {
          "direction": "output",
          "bits": [ 421 ]
        },
        "CO34": {
          "direction": "output",
          "bits": [ 422 ]
        },
        "CO35": {
          "direction": "output",
          "bits": [ 423 ]
        },
        "CO36": {
          "direction": "output",
          "bits": [ 424 ]
        },
        "CO37": {
          "direction": "output",
          "bits": [ 425 ]
        },
        "CO38": {
          "direction": "output",
          "bits": [ 426 ]
        },
        "CO39": {
          "direction": "output",
          "bits": [ 427 ]
        },
        "CO40": {
          "direction": "output",
          "bits": [ 428 ]
        },
        "CO41": {
          "direction": "output",
          "bits": [ 429 ]
        },
        "CO42": {
          "direction": "output",
          "bits": [ 430 ]
        },
        "CO43": {
          "direction": "output",
          "bits": [ 431 ]
        },
        "CO44": {
          "direction": "output",
          "bits": [ 432 ]
        },
        "CO45": {
          "direction": "output",
          "bits": [ 433 ]
        },
        "CO46": {
          "direction": "output",
          "bits": [ 434 ]
        },
        "CO47": {
          "direction": "output",
          "bits": [ 435 ]
        },
        "CO48": {
          "direction": "output",
          "bits": [ 436 ]
        },
        "CO49": {
          "direction": "output",
          "bits": [ 437 ]
        },
        "CO50": {
          "direction": "output",
          "bits": [ 438 ]
        },
        "CO51": {
          "direction": "output",
          "bits": [ 439 ]
        },
        "CO52": {
          "direction": "output",
          "bits": [ 440 ]
        },
        "CO53": {
          "direction": "output",
          "bits": [ 441 ]
        },
        "EQZ": {
          "direction": "output",
          "bits": [ 442 ]
        },
        "EQZM": {
          "direction": "output",
          "bits": [ 443 ]
        },
        "EQOM": {
          "direction": "output",
          "bits": [ 444 ]
        },
        "EQPAT": {
          "direction": "output",
          "bits": [ 445 ]
        },
        "EQPATB": {
          "direction": "output",
          "bits": [ 446 ]
        },
        "OVER": {
          "direction": "output",
          "bits": [ 447 ]
        },
        "UNDER": {
          "direction": "output",
          "bits": [ 448 ]
        },
        "OVERUNDER": {
          "direction": "output",
          "bits": [ 449 ]
        },
        "SIGNEDR": {
          "direction": "output",
          "bits": [ 450 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.8-56.10"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.12-56.14"
          }
        },
        "A10": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.48-56.51"
          }
        },
        "A11": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.53-56.56"
          }
        },
        "A12": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.58-56.61"
          }
        },
        "A13": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.63-56.66"
          }
        },
        "A14": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.68-56.71"
          }
        },
        "A15": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.73-56.76"
          }
        },
        "A16": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.78-56.81"
          }
        },
        "A17": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.83-56.86"
          }
        },
        "A18": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.88-56.91"
          }
        },
        "A19": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.93-56.96"
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.16-56.18"
          }
        },
        "A20": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.98-56.101"
          }
        },
        "A21": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.103-56.106"
          }
        },
        "A22": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.108-56.111"
          }
        },
        "A23": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.113-56.116"
          }
        },
        "A24": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.118-56.121"
          }
        },
        "A25": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.123-56.126"
          }
        },
        "A26": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.128-56.131"
          }
        },
        "A27": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.133-56.136"
          }
        },
        "A28": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.138-56.141"
          }
        },
        "A29": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.143-56.146"
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.20-56.22"
          }
        },
        "A30": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.148-56.151"
          }
        },
        "A31": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.153-56.156"
          }
        },
        "A32": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.158-56.161"
          }
        },
        "A33": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.163-56.166"
          }
        },
        "A34": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.168-56.171"
          }
        },
        "A35": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.173-56.176"
          }
        },
        "A4": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.24-56.26"
          }
        },
        "A5": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.28-56.30"
          }
        },
        "A6": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.32-56.34"
          }
        },
        "A7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.36-56.38"
          }
        },
        "A8": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.40-56.42"
          }
        },
        "A9": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.44-56.46"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.8-57.10"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.12-57.14"
          }
        },
        "B10": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.48-57.51"
          }
        },
        "B11": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.53-57.56"
          }
        },
        "B12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.58-57.61"
          }
        },
        "B13": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.63-57.66"
          }
        },
        "B14": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.68-57.71"
          }
        },
        "B15": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.73-57.76"
          }
        },
        "B16": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.78-57.81"
          }
        },
        "B17": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.83-57.86"
          }
        },
        "B18": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.88-57.91"
          }
        },
        "B19": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.93-57.96"
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.16-57.18"
          }
        },
        "B20": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.98-57.101"
          }
        },
        "B21": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.103-57.106"
          }
        },
        "B22": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.108-57.111"
          }
        },
        "B23": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.113-57.116"
          }
        },
        "B24": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.118-57.121"
          }
        },
        "B25": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.123-57.126"
          }
        },
        "B26": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.128-57.131"
          }
        },
        "B27": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.133-57.136"
          }
        },
        "B28": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.138-57.141"
          }
        },
        "B29": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.143-57.146"
          }
        },
        "B3": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.20-57.22"
          }
        },
        "B30": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.148-57.151"
          }
        },
        "B31": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.153-57.156"
          }
        },
        "B32": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.158-57.161"
          }
        },
        "B33": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.163-57.166"
          }
        },
        "B34": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.168-57.171"
          }
        },
        "B35": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.173-57.176"
          }
        },
        "B4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.24-57.26"
          }
        },
        "B5": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.28-57.30"
          }
        },
        "B6": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.32-57.34"
          }
        },
        "B7": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.36-57.38"
          }
        },
        "B8": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.40-57.42"
          }
        },
        "B9": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.44-57.46"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.8-58.10"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.12-58.14"
          }
        },
        "C10": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.48-58.51"
          }
        },
        "C11": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.53-58.56"
          }
        },
        "C12": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.58-58.61"
          }
        },
        "C13": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.63-58.66"
          }
        },
        "C14": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.68-58.71"
          }
        },
        "C15": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.73-58.76"
          }
        },
        "C16": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.78-58.81"
          }
        },
        "C17": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.83-58.86"
          }
        },
        "C18": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.88-58.91"
          }
        },
        "C19": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.93-58.96"
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.16-58.18"
          }
        },
        "C20": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.98-58.101"
          }
        },
        "C21": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.103-58.106"
          }
        },
        "C22": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.108-58.111"
          }
        },
        "C23": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.113-58.116"
          }
        },
        "C24": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.118-58.121"
          }
        },
        "C25": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.123-58.126"
          }
        },
        "C26": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.128-58.131"
          }
        },
        "C27": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.133-58.136"
          }
        },
        "C28": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.138-58.141"
          }
        },
        "C29": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.143-58.146"
          }
        },
        "C3": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.20-58.22"
          }
        },
        "C30": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.148-58.151"
          }
        },
        "C31": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.153-58.156"
          }
        },
        "C32": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.158-58.161"
          }
        },
        "C33": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.163-58.166"
          }
        },
        "C34": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.168-58.171"
          }
        },
        "C35": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.173-58.176"
          }
        },
        "C36": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.178-58.181"
          }
        },
        "C37": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.183-58.186"
          }
        },
        "C38": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.188-58.191"
          }
        },
        "C39": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.193-58.196"
          }
        },
        "C4": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.24-58.26"
          }
        },
        "C40": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.198-58.201"
          }
        },
        "C41": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.203-58.206"
          }
        },
        "C42": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.208-58.211"
          }
        },
        "C43": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.213-58.216"
          }
        },
        "C44": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.218-58.221"
          }
        },
        "C45": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.223-58.226"
          }
        },
        "C46": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.228-58.231"
          }
        },
        "C47": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.233-58.236"
          }
        },
        "C48": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.238-58.241"
          }
        },
        "C49": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.243-58.246"
          }
        },
        "C5": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.28-58.30"
          }
        },
        "C50": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.248-58.251"
          }
        },
        "C51": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.253-58.256"
          }
        },
        "C52": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.258-58.261"
          }
        },
        "C53": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.263-58.266"
          }
        },
        "C6": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.32-58.34"
          }
        },
        "C7": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.36-58.38"
          }
        },
        "C8": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.40-58.42"
          }
        },
        "C9": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.44-58.46"
          }
        },
        "CE0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.8-53.11"
          }
        },
        "CE1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.13-53.16"
          }
        },
        "CE2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.18-53.21"
          }
        },
        "CE3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.23-53.26"
          }
        },
        "CFB0": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.8-59.12"
          }
        },
        "CFB1": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.14-59.18"
          }
        },
        "CFB10": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.68-59.73"
          }
        },
        "CFB11": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.75-59.80"
          }
        },
        "CFB12": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.82-59.87"
          }
        },
        "CFB13": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.89-59.94"
          }
        },
        "CFB14": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.96-59.101"
          }
        },
        "CFB15": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.103-59.108"
          }
        },
        "CFB16": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.110-59.115"
          }
        },
        "CFB17": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.117-59.122"
          }
        },
        "CFB18": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.124-59.129"
          }
        },
        "CFB19": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.131-59.136"
          }
        },
        "CFB2": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.20-59.24"
          }
        },
        "CFB20": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.138-59.143"
          }
        },
        "CFB21": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.145-59.150"
          }
        },
        "CFB22": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.152-59.157"
          }
        },
        "CFB23": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.159-59.164"
          }
        },
        "CFB24": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.166-59.171"
          }
        },
        "CFB25": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.173-59.178"
          }
        },
        "CFB26": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.180-59.185"
          }
        },
        "CFB27": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.187-59.192"
          }
        },
        "CFB28": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.194-59.199"
          }
        },
        "CFB29": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.201-59.206"
          }
        },
        "CFB3": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.26-59.30"
          }
        },
        "CFB30": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.208-59.213"
          }
        },
        "CFB31": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.215-59.220"
          }
        },
        "CFB32": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.222-59.227"
          }
        },
        "CFB33": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.229-59.234"
          }
        },
        "CFB34": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.236-59.241"
          }
        },
        "CFB35": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.243-59.248"
          }
        },
        "CFB36": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.250-59.255"
          }
        },
        "CFB37": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.257-59.262"
          }
        },
        "CFB38": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.264-59.269"
          }
        },
        "CFB39": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.271-59.276"
          }
        },
        "CFB4": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.32-59.36"
          }
        },
        "CFB40": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.278-59.283"
          }
        },
        "CFB41": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.285-59.290"
          }
        },
        "CFB42": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.292-59.297"
          }
        },
        "CFB43": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.299-59.304"
          }
        },
        "CFB44": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.306-59.311"
          }
        },
        "CFB45": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.313-59.318"
          }
        },
        "CFB46": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.320-59.325"
          }
        },
        "CFB47": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.327-59.332"
          }
        },
        "CFB48": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.334-59.339"
          }
        },
        "CFB49": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.341-59.346"
          }
        },
        "CFB5": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.38-59.42"
          }
        },
        "CFB50": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.348-59.353"
          }
        },
        "CFB51": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.355-59.360"
          }
        },
        "CFB52": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.362-59.367"
          }
        },
        "CFB53": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.369-59.374"
          }
        },
        "CFB6": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.44-59.48"
          }
        },
        "CFB7": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.50-59.54"
          }
        },
        "CFB8": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.56-59.60"
          }
        },
        "CFB9": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.62-59.66"
          }
        },
        "CIN0": {
          "hide_name": 0,
          "bits": [ 269 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.8-62.12"
          }
        },
        "CIN1": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.14-62.18"
          }
        },
        "CIN10": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.68-62.73"
          }
        },
        "CIN11": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.75-62.80"
          }
        },
        "CIN12": {
          "hide_name": 0,
          "bits": [ 281 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.82-62.87"
          }
        },
        "CIN13": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.89-62.94"
          }
        },
        "CIN14": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.96-62.101"
          }
        },
        "CIN15": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.103-62.108"
          }
        },
        "CIN16": {
          "hide_name": 0,
          "bits": [ 285 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.110-62.115"
          }
        },
        "CIN17": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.117-62.122"
          }
        },
        "CIN18": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.124-62.129"
          }
        },
        "CIN19": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.131-62.136"
          }
        },
        "CIN2": {
          "hide_name": 0,
          "bits": [ 271 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.20-62.24"
          }
        },
        "CIN20": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.138-62.143"
          }
        },
        "CIN21": {
          "hide_name": 0,
          "bits": [ 290 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.145-62.150"
          }
        },
        "CIN22": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.152-62.157"
          }
        },
        "CIN23": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.159-62.164"
          }
        },
        "CIN24": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.166-62.171"
          }
        },
        "CIN25": {
          "hide_name": 0,
          "bits": [ 294 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.173-62.178"
          }
        },
        "CIN26": {
          "hide_name": 0,
          "bits": [ 295 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.180-62.185"
          }
        },
        "CIN27": {
          "hide_name": 0,
          "bits": [ 296 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.187-62.192"
          }
        },
        "CIN28": {
          "hide_name": 0,
          "bits": [ 297 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.194-62.199"
          }
        },
        "CIN29": {
          "hide_name": 0,
          "bits": [ 298 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.201-62.206"
          }
        },
        "CIN3": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.26-62.30"
          }
        },
        "CIN30": {
          "hide_name": 0,
          "bits": [ 299 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.208-62.213"
          }
        },
        "CIN31": {
          "hide_name": 0,
          "bits": [ 300 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.215-62.220"
          }
        },
        "CIN32": {
          "hide_name": 0,
          "bits": [ 301 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.222-62.227"
          }
        },
        "CIN33": {
          "hide_name": 0,
          "bits": [ 302 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.229-62.234"
          }
        },
        "CIN34": {
          "hide_name": 0,
          "bits": [ 303 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.236-62.241"
          }
        },
        "CIN35": {
          "hide_name": 0,
          "bits": [ 304 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.243-62.248"
          }
        },
        "CIN36": {
          "hide_name": 0,
          "bits": [ 305 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.250-62.255"
          }
        },
        "CIN37": {
          "hide_name": 0,
          "bits": [ 306 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.257-62.262"
          }
        },
        "CIN38": {
          "hide_name": 0,
          "bits": [ 307 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.264-62.269"
          }
        },
        "CIN39": {
          "hide_name": 0,
          "bits": [ 308 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.271-62.276"
          }
        },
        "CIN4": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.32-62.36"
          }
        },
        "CIN40": {
          "hide_name": 0,
          "bits": [ 309 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.278-62.283"
          }
        },
        "CIN41": {
          "hide_name": 0,
          "bits": [ 310 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.285-62.290"
          }
        },
        "CIN42": {
          "hide_name": 0,
          "bits": [ 311 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.292-62.297"
          }
        },
        "CIN43": {
          "hide_name": 0,
          "bits": [ 312 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.299-62.304"
          }
        },
        "CIN44": {
          "hide_name": 0,
          "bits": [ 313 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.306-62.311"
          }
        },
        "CIN45": {
          "hide_name": 0,
          "bits": [ 314 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.313-62.318"
          }
        },
        "CIN46": {
          "hide_name": 0,
          "bits": [ 315 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.320-62.325"
          }
        },
        "CIN47": {
          "hide_name": 0,
          "bits": [ 316 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.327-62.332"
          }
        },
        "CIN48": {
          "hide_name": 0,
          "bits": [ 317 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.334-62.339"
          }
        },
        "CIN49": {
          "hide_name": 0,
          "bits": [ 318 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.341-62.346"
          }
        },
        "CIN5": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.38-62.42"
          }
        },
        "CIN50": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.348-62.353"
          }
        },
        "CIN51": {
          "hide_name": 0,
          "bits": [ 320 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.355-62.360"
          }
        },
        "CIN52": {
          "hide_name": 0,
          "bits": [ 321 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.362-62.367"
          }
        },
        "CIN53": {
          "hide_name": 0,
          "bits": [ 322 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.369-62.374"
          }
        },
        "CIN6": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.44-62.48"
          }
        },
        "CIN7": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.50-62.54"
          }
        },
        "CIN8": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.56-62.60"
          }
        },
        "CIN9": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:62.62-62.66"
          }
        },
        "CLK0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.8-52.12"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.14-52.18"
          }
        },
        "CLK2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.20-52.24"
          }
        },
        "CLK3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.26-52.30"
          }
        },
        "CO0": {
          "hide_name": 0,
          "bits": [ 388 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.9-65.12"
          }
        },
        "CO1": {
          "hide_name": 0,
          "bits": [ 389 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.14-65.17"
          }
        },
        "CO10": {
          "hide_name": 0,
          "bits": [ 398 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.59-65.63"
          }
        },
        "CO11": {
          "hide_name": 0,
          "bits": [ 399 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.65-65.69"
          }
        },
        "CO12": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.71-65.75"
          }
        },
        "CO13": {
          "hide_name": 0,
          "bits": [ 401 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.77-65.81"
          }
        },
        "CO14": {
          "hide_name": 0,
          "bits": [ 402 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.83-65.87"
          }
        },
        "CO15": {
          "hide_name": 0,
          "bits": [ 403 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.89-65.93"
          }
        },
        "CO16": {
          "hide_name": 0,
          "bits": [ 404 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.95-65.99"
          }
        },
        "CO17": {
          "hide_name": 0,
          "bits": [ 405 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.101-65.105"
          }
        },
        "CO18": {
          "hide_name": 0,
          "bits": [ 406 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.107-65.111"
          }
        },
        "CO19": {
          "hide_name": 0,
          "bits": [ 407 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.113-65.117"
          }
        },
        "CO2": {
          "hide_name": 0,
          "bits": [ 390 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.19-65.22"
          }
        },
        "CO20": {
          "hide_name": 0,
          "bits": [ 408 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.119-65.123"
          }
        },
        "CO21": {
          "hide_name": 0,
          "bits": [ 409 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.125-65.129"
          }
        },
        "CO22": {
          "hide_name": 0,
          "bits": [ 410 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.131-65.135"
          }
        },
        "CO23": {
          "hide_name": 0,
          "bits": [ 411 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.137-65.141"
          }
        },
        "CO24": {
          "hide_name": 0,
          "bits": [ 412 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.143-65.147"
          }
        },
        "CO25": {
          "hide_name": 0,
          "bits": [ 413 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.149-65.153"
          }
        },
        "CO26": {
          "hide_name": 0,
          "bits": [ 414 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.155-65.159"
          }
        },
        "CO27": {
          "hide_name": 0,
          "bits": [ 415 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.161-65.165"
          }
        },
        "CO28": {
          "hide_name": 0,
          "bits": [ 416 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.167-65.171"
          }
        },
        "CO29": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.173-65.177"
          }
        },
        "CO3": {
          "hide_name": 0,
          "bits": [ 391 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.24-65.27"
          }
        },
        "CO30": {
          "hide_name": 0,
          "bits": [ 418 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.179-65.183"
          }
        },
        "CO31": {
          "hide_name": 0,
          "bits": [ 419 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.185-65.189"
          }
        },
        "CO32": {
          "hide_name": 0,
          "bits": [ 420 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.191-65.195"
          }
        },
        "CO33": {
          "hide_name": 0,
          "bits": [ 421 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.197-65.201"
          }
        },
        "CO34": {
          "hide_name": 0,
          "bits": [ 422 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.203-65.207"
          }
        },
        "CO35": {
          "hide_name": 0,
          "bits": [ 423 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.209-65.213"
          }
        },
        "CO36": {
          "hide_name": 0,
          "bits": [ 424 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.215-65.219"
          }
        },
        "CO37": {
          "hide_name": 0,
          "bits": [ 425 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.221-65.225"
          }
        },
        "CO38": {
          "hide_name": 0,
          "bits": [ 426 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.227-65.231"
          }
        },
        "CO39": {
          "hide_name": 0,
          "bits": [ 427 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.233-65.237"
          }
        },
        "CO4": {
          "hide_name": 0,
          "bits": [ 392 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.29-65.32"
          }
        },
        "CO40": {
          "hide_name": 0,
          "bits": [ 428 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.239-65.243"
          }
        },
        "CO41": {
          "hide_name": 0,
          "bits": [ 429 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.245-65.249"
          }
        },
        "CO42": {
          "hide_name": 0,
          "bits": [ 430 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.251-65.255"
          }
        },
        "CO43": {
          "hide_name": 0,
          "bits": [ 431 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.257-65.261"
          }
        },
        "CO44": {
          "hide_name": 0,
          "bits": [ 432 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.263-65.267"
          }
        },
        "CO45": {
          "hide_name": 0,
          "bits": [ 433 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.269-65.273"
          }
        },
        "CO46": {
          "hide_name": 0,
          "bits": [ 434 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.275-65.279"
          }
        },
        "CO47": {
          "hide_name": 0,
          "bits": [ 435 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.281-65.285"
          }
        },
        "CO48": {
          "hide_name": 0,
          "bits": [ 436 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.287-65.291"
          }
        },
        "CO49": {
          "hide_name": 0,
          "bits": [ 437 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.293-65.297"
          }
        },
        "CO5": {
          "hide_name": 0,
          "bits": [ 393 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.34-65.37"
          }
        },
        "CO50": {
          "hide_name": 0,
          "bits": [ 438 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.299-65.303"
          }
        },
        "CO51": {
          "hide_name": 0,
          "bits": [ 439 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.305-65.309"
          }
        },
        "CO52": {
          "hide_name": 0,
          "bits": [ 440 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.311-65.315"
          }
        },
        "CO53": {
          "hide_name": 0,
          "bits": [ 441 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.317-65.321"
          }
        },
        "CO6": {
          "hide_name": 0,
          "bits": [ 394 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.39-65.42"
          }
        },
        "CO7": {
          "hide_name": 0,
          "bits": [ 395 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.44-65.47"
          }
        },
        "CO8": {
          "hide_name": 0,
          "bits": [ 396 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.49-65.52"
          }
        },
        "CO9": {
          "hide_name": 0,
          "bits": [ 397 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:65.54-65.57"
          }
        },
        "EQOM": {
          "hide_name": 0,
          "bits": [ 444 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:66.20-66.24"
          }
        },
        "EQPAT": {
          "hide_name": 0,
          "bits": [ 445 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:66.26-66.31"
          }
        },
        "EQPATB": {
          "hide_name": 0,
          "bits": [ 446 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:66.33-66.39"
          }
        },
        "EQZ": {
          "hide_name": 0,
          "bits": [ 442 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:66.9-66.12"
          }
        },
        "EQZM": {
          "hide_name": 0,
          "bits": [ 443 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:66.14-66.18"
          }
        },
        "MA0": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.8-60.11"
          }
        },
        "MA1": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.13-60.16"
          }
        },
        "MA10": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.58-60.62"
          }
        },
        "MA11": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.64-60.68"
          }
        },
        "MA12": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.70-60.74"
          }
        },
        "MA13": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.76-60.80"
          }
        },
        "MA14": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.82-60.86"
          }
        },
        "MA15": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.88-60.92"
          }
        },
        "MA16": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.94-60.98"
          }
        },
        "MA17": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.100-60.104"
          }
        },
        "MA18": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.106-60.110"
          }
        },
        "MA19": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.112-60.116"
          }
        },
        "MA2": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.18-60.21"
          }
        },
        "MA20": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.118-60.122"
          }
        },
        "MA21": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.124-60.128"
          }
        },
        "MA22": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.130-60.134"
          }
        },
        "MA23": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.136-60.140"
          }
        },
        "MA24": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.142-60.146"
          }
        },
        "MA25": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.148-60.152"
          }
        },
        "MA26": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.154-60.158"
          }
        },
        "MA27": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.160-60.164"
          }
        },
        "MA28": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.166-60.170"
          }
        },
        "MA29": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.172-60.176"
          }
        },
        "MA3": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.23-60.26"
          }
        },
        "MA30": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.178-60.182"
          }
        },
        "MA31": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.184-60.188"
          }
        },
        "MA32": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.190-60.194"
          }
        },
        "MA33": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.196-60.200"
          }
        },
        "MA34": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.202-60.206"
          }
        },
        "MA35": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.208-60.212"
          }
        },
        "MA4": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.28-60.31"
          }
        },
        "MA5": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.33-60.36"
          }
        },
        "MA6": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.38-60.41"
          }
        },
        "MA7": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.43-60.46"
          }
        },
        "MA8": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.48-60.51"
          }
        },
        "MA9": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.53-60.56"
          }
        },
        "MB0": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.8-61.11"
          }
        },
        "MB1": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.13-61.16"
          }
        },
        "MB10": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.58-61.62"
          }
        },
        "MB11": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.64-61.68"
          }
        },
        "MB12": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.70-61.74"
          }
        },
        "MB13": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.76-61.80"
          }
        },
        "MB14": {
          "hide_name": 0,
          "bits": [ 247 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.82-61.86"
          }
        },
        "MB15": {
          "hide_name": 0,
          "bits": [ 248 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.88-61.92"
          }
        },
        "MB16": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.94-61.98"
          }
        },
        "MB17": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.100-61.104"
          }
        },
        "MB18": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.106-61.110"
          }
        },
        "MB19": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.112-61.116"
          }
        },
        "MB2": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.18-61.21"
          }
        },
        "MB20": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.118-61.122"
          }
        },
        "MB21": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.124-61.128"
          }
        },
        "MB22": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.130-61.134"
          }
        },
        "MB23": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.136-61.140"
          }
        },
        "MB24": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.142-61.146"
          }
        },
        "MB25": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.148-61.152"
          }
        },
        "MB26": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.154-61.158"
          }
        },
        "MB27": {
          "hide_name": 0,
          "bits": [ 260 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.160-61.164"
          }
        },
        "MB28": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.166-61.170"
          }
        },
        "MB29": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.172-61.176"
          }
        },
        "MB3": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.23-61.26"
          }
        },
        "MB30": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.178-61.182"
          }
        },
        "MB31": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.184-61.188"
          }
        },
        "MB32": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.190-61.194"
          }
        },
        "MB33": {
          "hide_name": 0,
          "bits": [ 266 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.196-61.200"
          }
        },
        "MB34": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.202-61.206"
          }
        },
        "MB35": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.208-61.212"
          }
        },
        "MB4": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.28-61.31"
          }
        },
        "MB5": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.33-61.36"
          }
        },
        "MB6": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.38-61.41"
          }
        },
        "MB7": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.43-61.46"
          }
        },
        "MB8": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.48-61.51"
          }
        },
        "MB9": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.53-61.56"
          }
        },
        "OP0": {
          "hide_name": 0,
          "bits": [ 323 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:63.8-63.11"
          }
        },
        "OP1": {
          "hide_name": 0,
          "bits": [ 324 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:63.13-63.16"
          }
        },
        "OP10": {
          "hide_name": 0,
          "bits": [ 333 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:63.58-63.62"
          }
        },
        "OP2": {
          "hide_name": 0,
          "bits": [ 325 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:63.18-63.21"
          }
        },
        "OP3": {
          "hide_name": 0,
          "bits": [ 326 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:63.23-63.26"
          }
        },
        "OP4": {
          "hide_name": 0,
          "bits": [ 327 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:63.28-63.31"
          }
        },
        "OP5": {
          "hide_name": 0,
          "bits": [ 328 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:63.33-63.36"
          }
        },
        "OP6": {
          "hide_name": 0,
          "bits": [ 329 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:63.38-63.41"
          }
        },
        "OP7": {
          "hide_name": 0,
          "bits": [ 330 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:63.43-63.46"
          }
        },
        "OP8": {
          "hide_name": 0,
          "bits": [ 331 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:63.48-63.51"
          }
        },
        "OP9": {
          "hide_name": 0,
          "bits": [ 332 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:63.53-63.56"
          }
        },
        "OVER": {
          "hide_name": 0,
          "bits": [ 447 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:67.9-67.13"
          }
        },
        "OVERUNDER": {
          "hide_name": 0,
          "bits": [ 449 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:67.22-67.31"
          }
        },
        "R0": {
          "hide_name": 0,
          "bits": [ 334 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.9-64.11"
          }
        },
        "R1": {
          "hide_name": 0,
          "bits": [ 335 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.13-64.15"
          }
        },
        "R10": {
          "hide_name": 0,
          "bits": [ 344 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.49-64.52"
          }
        },
        "R11": {
          "hide_name": 0,
          "bits": [ 345 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.54-64.57"
          }
        },
        "R12": {
          "hide_name": 0,
          "bits": [ 346 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.59-64.62"
          }
        },
        "R13": {
          "hide_name": 0,
          "bits": [ 347 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.64-64.67"
          }
        },
        "R14": {
          "hide_name": 0,
          "bits": [ 348 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.69-64.72"
          }
        },
        "R15": {
          "hide_name": 0,
          "bits": [ 349 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.74-64.77"
          }
        },
        "R16": {
          "hide_name": 0,
          "bits": [ 350 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.79-64.82"
          }
        },
        "R17": {
          "hide_name": 0,
          "bits": [ 351 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.84-64.87"
          }
        },
        "R18": {
          "hide_name": 0,
          "bits": [ 352 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.89-64.92"
          }
        },
        "R19": {
          "hide_name": 0,
          "bits": [ 353 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.94-64.97"
          }
        },
        "R2": {
          "hide_name": 0,
          "bits": [ 336 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.17-64.19"
          }
        },
        "R20": {
          "hide_name": 0,
          "bits": [ 354 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.99-64.102"
          }
        },
        "R21": {
          "hide_name": 0,
          "bits": [ 355 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.104-64.107"
          }
        },
        "R22": {
          "hide_name": 0,
          "bits": [ 356 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.109-64.112"
          }
        },
        "R23": {
          "hide_name": 0,
          "bits": [ 357 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.114-64.117"
          }
        },
        "R24": {
          "hide_name": 0,
          "bits": [ 358 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.119-64.122"
          }
        },
        "R25": {
          "hide_name": 0,
          "bits": [ 359 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.124-64.127"
          }
        },
        "R26": {
          "hide_name": 0,
          "bits": [ 360 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.129-64.132"
          }
        },
        "R27": {
          "hide_name": 0,
          "bits": [ 361 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.134-64.137"
          }
        },
        "R28": {
          "hide_name": 0,
          "bits": [ 362 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.139-64.142"
          }
        },
        "R29": {
          "hide_name": 0,
          "bits": [ 363 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.144-64.147"
          }
        },
        "R3": {
          "hide_name": 0,
          "bits": [ 337 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.21-64.23"
          }
        },
        "R30": {
          "hide_name": 0,
          "bits": [ 364 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.149-64.152"
          }
        },
        "R31": {
          "hide_name": 0,
          "bits": [ 365 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.154-64.157"
          }
        },
        "R32": {
          "hide_name": 0,
          "bits": [ 366 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.159-64.162"
          }
        },
        "R33": {
          "hide_name": 0,
          "bits": [ 367 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.164-64.167"
          }
        },
        "R34": {
          "hide_name": 0,
          "bits": [ 368 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.169-64.172"
          }
        },
        "R35": {
          "hide_name": 0,
          "bits": [ 369 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.174-64.177"
          }
        },
        "R36": {
          "hide_name": 0,
          "bits": [ 370 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.179-64.182"
          }
        },
        "R37": {
          "hide_name": 0,
          "bits": [ 371 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.184-64.187"
          }
        },
        "R38": {
          "hide_name": 0,
          "bits": [ 372 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.189-64.192"
          }
        },
        "R39": {
          "hide_name": 0,
          "bits": [ 373 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.194-64.197"
          }
        },
        "R4": {
          "hide_name": 0,
          "bits": [ 338 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.25-64.27"
          }
        },
        "R40": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.199-64.202"
          }
        },
        "R41": {
          "hide_name": 0,
          "bits": [ 375 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.204-64.207"
          }
        },
        "R42": {
          "hide_name": 0,
          "bits": [ 376 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.209-64.212"
          }
        },
        "R43": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.214-64.217"
          }
        },
        "R44": {
          "hide_name": 0,
          "bits": [ 378 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.219-64.222"
          }
        },
        "R45": {
          "hide_name": 0,
          "bits": [ 379 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.224-64.227"
          }
        },
        "R46": {
          "hide_name": 0,
          "bits": [ 380 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.229-64.232"
          }
        },
        "R47": {
          "hide_name": 0,
          "bits": [ 381 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.234-64.237"
          }
        },
        "R48": {
          "hide_name": 0,
          "bits": [ 382 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.239-64.242"
          }
        },
        "R49": {
          "hide_name": 0,
          "bits": [ 383 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.244-64.247"
          }
        },
        "R5": {
          "hide_name": 0,
          "bits": [ 339 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.29-64.31"
          }
        },
        "R50": {
          "hide_name": 0,
          "bits": [ 384 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.249-64.252"
          }
        },
        "R51": {
          "hide_name": 0,
          "bits": [ 385 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.254-64.257"
          }
        },
        "R52": {
          "hide_name": 0,
          "bits": [ 386 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.259-64.262"
          }
        },
        "R53": {
          "hide_name": 0,
          "bits": [ 387 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.264-64.267"
          }
        },
        "R6": {
          "hide_name": 0,
          "bits": [ 340 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.33-64.35"
          }
        },
        "R7": {
          "hide_name": 0,
          "bits": [ 341 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.37-64.39"
          }
        },
        "R8": {
          "hide_name": 0,
          "bits": [ 342 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.41-64.43"
          }
        },
        "R9": {
          "hide_name": 0,
          "bits": [ 343 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:64.45-64.47"
          }
        },
        "RST0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.8-54.12"
          }
        },
        "RST1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.14-54.18"
          }
        },
        "RST2": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.20-54.24"
          }
        },
        "RST3": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.26-54.30"
          }
        },
        "SIGNEDCIN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.28-55.37"
          }
        },
        "SIGNEDIA": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.8-55.16"
          }
        },
        "SIGNEDIB": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.18-55.26"
          }
        },
        "SIGNEDR": {
          "hide_name": 0,
          "bits": [ 450 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:68.9-68.16"
          }
        },
        "UNDER": {
          "hide_name": 0,
          "bits": [ 448 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:67.15-67.20"
          }
        }
      }
    },
    "BB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:10.1-10.154"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "inout",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:10.43-10.44"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:10.20-10.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:10.34-10.35"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:10.23-10.24"
          }
        }
      }
    },
    "BBPD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:12.1-12.154"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "inout",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:12.43-12.44"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:12.20-12.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:12.34-12.35"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:12.23-12.24"
          }
        }
      }
    },
    "BBPU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:11.1-11.154"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "inout",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:11.43-11.44"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:11.20-11.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:11.34-11.35"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:11.23-11.24"
          }
        }
      }
    },
    "CCU2C": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:76.1-134.10"
      },
      "parameter_default_values": {
        "INIT0": "0000000000000000",
        "INIT1": "0000000000000000",
        "INJECT1_0": "YES",
        "INJECT1_1": "YES"
      },
      "ports": {
        "CIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "S0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "S1": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:79.9-79.11"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:79.25-79.27"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:79.13-79.15"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:79.29-79.31"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:79.17-79.19"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:79.33-79.35"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:78.9-78.12"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:79.21-79.23"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:79.37-79.39"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:80.9-80.11"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:80.13-80.15"
          }
        }
      }
    },
    "CLKDIVF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:352.1-358.10"
      },
      "parameter_default_values": {
        "DIV": "2.0",
        "GSR": "DISABLED"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ALIGNWD": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CDIVX": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALIGNWD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:353.19-353.26"
          }
        },
        "CDIVX": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:354.9-354.14"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:353.8-353.12"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:353.14-353.17"
          }
        }
      }
    },
    "DCCA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:375.1-379.10"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:376.14-376.16"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:376.8-376.12"
          }
        },
        "CLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:377.9-377.13"
          }
        }
      }
    },
    "DCSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:382.1-389.10"
      },
      "parameter_default_values": {
        "DCSMODE": "POS"
      },
      "ports": {
        "CLK1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SEL1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SEL0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "MODESEL": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "DCSOUT": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:383.14-383.18"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:383.8-383.12"
          }
        },
        "DCSOUT": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:386.9-386.15"
          }
        },
        "MODESEL": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:385.8-385.15"
          }
        },
        "SEL0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:384.14-384.18"
          }
        },
        "SEL1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:384.8-384.12"
          }
        }
      }
    },
    "DCUA": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:392.1-700.10"
      },
      "parameter_default_values": {
        "CH0_AUTO_CALIB_EN": "0b0",
        "CH0_AUTO_FACQ_EN": "0b0",
        "CH0_BAND_THRESHOLD": "0b000000",
        "CH0_CALIB_CK_MODE": "0b0",
        "CH0_CC_MATCH_1": "0b0000000000",
        "CH0_CC_MATCH_2": "0b0000000000",
        "CH0_CC_MATCH_3": "0b0000000000",
        "CH0_CC_MATCH_4": "0b0000000000",
        "CH0_CDR_CNT4SEL": "0b00",
        "CH0_CDR_CNT8SEL": "0b00",
        "CH0_CDR_MAX_RATE": "2.5",
        "CH0_CTC_BYPASS": "0b0",
        "CH0_DCOATDCFG": "0b00",
        "CH0_DCOATDDLY": "0b00",
        "CH0_DCOBYPSATD": "0b0",
        "CH0_DCOCALDIV": "0b000",
        "CH0_DCOCTLGI": "0b000",
        "CH0_DCODISBDAVOID": "0b0",
        "CH0_DCOFLTDAC": "0b00",
        "CH0_DCOFTNRG": "0b000",
        "CH0_DCOIOSTUNE": "0b000",
        "CH0_DCOITUNE": "0b00",
        "CH0_DCOITUNE4LSB": "0b000",
        "CH0_DCOIUPDNX2": "0b0",
        "CH0_DCONUOFLSB": "0b000",
        "CH0_DCOSCALEI": "0b00",
        "CH0_DCOSTARTVAL": "0b000",
        "CH0_DCOSTEP": "0b00",
        "CH0_DEC_BYPASS": "0b0",
        "CH0_ENABLE_CG_ALIGN": "0b0",
        "CH0_ENC_BYPASS": "0b0",
        "CH0_FF_RX_F_CLK_DIS": "0b0",
        "CH0_FF_RX_H_CLK_EN": "0b0",
        "CH0_FF_TX_F_CLK_DIS": "0b0",
        "CH0_FF_TX_H_CLK_EN": "0b0",
        "CH0_GE_AN_ENABLE": "0b0",
        "CH0_INVERT_RX": "0b0",
        "CH0_INVERT_TX": "0b0",
        "CH0_LDR_CORE2TX_SEL": "0b0",
        "CH0_LDR_RX2CORE_SEL": "0b0",
        "CH0_LEQ_OFFSET_SEL": "0b0",
        "CH0_LEQ_OFFSET_TRIM": "0b000",
        "CH0_LSM_DISABLE": "0b0",
        "CH0_MATCH_2_ENABLE": "0b0",
        "CH0_MATCH_4_ENABLE": "0b0",
        "CH0_MIN_IPG_CNT": "0b00",
        "CH0_PCIE_EI_EN": "0b0",
        "CH0_PCIE_MODE": "0b0",
        "CH0_PCS_DET_TIME_SEL": "0b00",
        "CH0_PDEN_SEL": "0b0",
        "CH0_PRBS_ENABLE": "0b0",
        "CH0_PRBS_LOCK": "0b0",
        "CH0_PRBS_SELECTION": "0b0",
        "CH0_PROTOCOL": "8B10B",
        "CH0_RATE_MODE_RX": "0b0",
        "CH0_RATE_MODE_TX": "0b0",
        "CH0_RCV_DCC_EN": "0b0",
        "CH0_REG_BAND_OFFSET": "0b0000",
        "CH0_REG_BAND_SEL": "0b000000",
        "CH0_REG_IDAC_EN": "0b0",
        "CH0_REG_IDAC_SEL": "0b0000000000",
        "CH0_REQ_EN": "0b0",
        "CH0_REQ_LVL_SET": "0b00",
        "CH0_RIO_MODE": "0b0",
        "CH0_RLOS_SEL": "0b0",
        "CH0_RPWDNB": "0b0",
        "CH0_RTERM_RX": "0b00000",
        "CH0_RTERM_TX": "0b00000",
        "CH0_RXIN_CM": "0b00",
        "CH0_RXTERM_CM": "0b00",
        "CH0_RX_DCO_CK_DIV": "0b000",
        "CH0_RX_DIV11_SEL": "0b0",
        "CH0_RX_GEAR_BYPASS": "0b0",
        "CH0_RX_GEAR_MODE": "0b0",
        "CH0_RX_LOS_CEQ": "0b00",
        "CH0_RX_LOS_EN": "0b0",
        "CH0_RX_LOS_HYST_EN": "0b0",
        "CH0_RX_LOS_LVL": "0b000",
        "CH0_RX_RATE_SEL": "0b0000",
        "CH0_RX_SB_BYPASS": "0b0",
        "CH0_SB_BYPASS": "0b0",
        "CH0_SEL_SD_RX_CLK": "0b0",
        "CH0_TDRV_DAT_SEL": "0b00",
        "CH0_TDRV_POST_EN": "0b0",
        "CH0_TDRV_PRE_EN": "0b0",
        "CH0_TDRV_SLICE0_CUR": "0b000",
        "CH0_TDRV_SLICE0_SEL": "0b00",
        "CH0_TDRV_SLICE1_CUR": "0b000",
        "CH0_TDRV_SLICE1_SEL": "0b00",
        "CH0_TDRV_SLICE2_CUR": "0b00",
        "CH0_TDRV_SLICE2_SEL": "0b00",
        "CH0_TDRV_SLICE3_CUR": "0b00",
        "CH0_TDRV_SLICE3_SEL": "0b00",
        "CH0_TDRV_SLICE4_CUR": "0b00",
        "CH0_TDRV_SLICE4_SEL": "0b00",
        "CH0_TDRV_SLICE5_CUR": "0b00",
        "CH0_TDRV_SLICE5_SEL": "0b00",
        "CH0_TPWDNB": "0b0",
        "CH0_TXAMPLITUDE": "0d1300",
        "CH0_TXDEPOST": "DISABLED",
        "CH0_TXDEPRE": "DISABLED",
        "CH0_TX_CM_SEL": "0b00",
        "CH0_TX_DIV11_SEL": "0b0",
        "CH0_TX_GEAR_BYPASS": "0b0",
        "CH0_TX_GEAR_MODE": "0b0",
        "CH0_TX_POST_SIGN": "0b0",
        "CH0_TX_PRE_SIGN": "0b0",
        "CH0_UC_MODE": "0b0",
        "CH0_UDF_COMMA_A": "0b0000000000",
        "CH0_UDF_COMMA_B": "0b0000000000",
        "CH0_UDF_COMMA_MASK": "0b0000000000",
        "CH0_WA_BYPASS": "0b0",
        "CH0_WA_MODE": "0b0",
        "CH1_AUTO_CALIB_EN": "0b0",
        "CH1_AUTO_FACQ_EN": "0b0",
        "CH1_BAND_THRESHOLD": "0b000000",
        "CH1_CALIB_CK_MODE": "0b0",
        "CH1_CC_MATCH_1": "0b0000000000",
        "CH1_CC_MATCH_2": "0b0000000000",
        "CH1_CC_MATCH_3": "0b0000000000",
        "CH1_CC_MATCH_4": "0b0000000000",
        "CH1_CDR_CNT4SEL": "0b00",
        "CH1_CDR_CNT8SEL": "0b00",
        "CH1_CDR_MAX_RATE": "2.5",
        "CH1_CTC_BYPASS": "0b0",
        "CH1_DCOATDCFG": "0b00",
        "CH1_DCOATDDLY": "0b00",
        "CH1_DCOBYPSATD": "0b0",
        "CH1_DCOCALDIV": "0b000",
        "CH1_DCOCTLGI": "0b000",
        "CH1_DCODISBDAVOID": "0b0",
        "CH1_DCOFLTDAC": "0b00",
        "CH1_DCOFTNRG": "0b000",
        "CH1_DCOIOSTUNE": "0b000",
        "CH1_DCOITUNE": "0b00",
        "CH1_DCOITUNE4LSB": "0b000",
        "CH1_DCOIUPDNX2": "0b0",
        "CH1_DCONUOFLSB": "0b000",
        "CH1_DCOSCALEI": "0b00",
        "CH1_DCOSTARTVAL": "0b000",
        "CH1_DCOSTEP": "0b00",
        "CH1_DEC_BYPASS": "0b0",
        "CH1_ENABLE_CG_ALIGN": "0b0",
        "CH1_ENC_BYPASS": "0b0",
        "CH1_FF_RX_F_CLK_DIS": "0b0",
        "CH1_FF_RX_H_CLK_EN": "0b0",
        "CH1_FF_TX_F_CLK_DIS": "0b0",
        "CH1_FF_TX_H_CLK_EN": "0b0",
        "CH1_GE_AN_ENABLE": "0b0",
        "CH1_INVERT_RX": "0b0",
        "CH1_INVERT_TX": "0b0",
        "CH1_LDR_CORE2TX_SEL": "0b0",
        "CH1_LDR_RX2CORE_SEL": "0b0",
        "CH1_LEQ_OFFSET_SEL": "0b0",
        "CH1_LEQ_OFFSET_TRIM": "0b000",
        "CH1_LSM_DISABLE": "0b0",
        "CH1_MATCH_2_ENABLE": "0b0",
        "CH1_MATCH_4_ENABLE": "0b0",
        "CH1_MIN_IPG_CNT": "0b00",
        "CH1_PCIE_EI_EN": "0b0",
        "CH1_PCIE_MODE": "0b0",
        "CH1_PCS_DET_TIME_SEL": "0b00",
        "CH1_PDEN_SEL": "0b0",
        "CH1_PRBS_ENABLE": "0b0",
        "CH1_PRBS_LOCK": "0b0",
        "CH1_PRBS_SELECTION": "0b0",
        "CH1_PROTOCOL": "8B10B",
        "CH1_RATE_MODE_RX": "0b0",
        "CH1_RATE_MODE_TX": "0b0",
        "CH1_RCV_DCC_EN": "0b0",
        "CH1_REG_BAND_OFFSET": "0b0000",
        "CH1_REG_BAND_SEL": "0b000000",
        "CH1_REG_IDAC_EN": "0b0",
        "CH1_REG_IDAC_SEL": "0b0000000000",
        "CH1_REQ_EN": "0b0",
        "CH1_REQ_LVL_SET": "0b00",
        "CH1_RIO_MODE": "0b0",
        "CH1_RLOS_SEL": "0b0",
        "CH1_RPWDNB": "0b0",
        "CH1_RTERM_RX": "0b00000",
        "CH1_RTERM_TX": "0b00000",
        "CH1_RXIN_CM": "0b00",
        "CH1_RXTERM_CM": "0b00",
        "CH1_RX_DCO_CK_DIV": "0b000",
        "CH1_RX_DIV11_SEL": "0b0",
        "CH1_RX_GEAR_BYPASS": "0b0",
        "CH1_RX_GEAR_MODE": "0b0",
        "CH1_RX_LOS_CEQ": "0b00",
        "CH1_RX_LOS_EN": "0b0",
        "CH1_RX_LOS_HYST_EN": "0b0",
        "CH1_RX_LOS_LVL": "0b000",
        "CH1_RX_RATE_SEL": "0b0000",
        "CH1_RX_SB_BYPASS": "0b0",
        "CH1_SB_BYPASS": "0b0",
        "CH1_SEL_SD_RX_CLK": "0b0",
        "CH1_TDRV_DAT_SEL": "0b00",
        "CH1_TDRV_POST_EN": "0b0",
        "CH1_TDRV_PRE_EN": "0b0",
        "CH1_TDRV_SLICE0_CUR": "0b000",
        "CH1_TDRV_SLICE0_SEL": "0b00",
        "CH1_TDRV_SLICE1_CUR": "0b000",
        "CH1_TDRV_SLICE1_SEL": "0b00",
        "CH1_TDRV_SLICE2_CUR": "0b00",
        "CH1_TDRV_SLICE2_SEL": "0b00",
        "CH1_TDRV_SLICE3_CUR": "0b00",
        "CH1_TDRV_SLICE3_SEL": "0b00",
        "CH1_TDRV_SLICE4_CUR": "0b00",
        "CH1_TDRV_SLICE4_SEL": "0b00",
        "CH1_TDRV_SLICE5_CUR": "0b00",
        "CH1_TDRV_SLICE5_SEL": "0b00",
        "CH1_TPWDNB": "0b0",
        "CH1_TXAMPLITUDE": "0d1300",
        "CH1_TXDEPOST": "DISABLED",
        "CH1_TXDEPRE": "DISABLED",
        "CH1_TX_CM_SEL": "0b00",
        "CH1_TX_DIV11_SEL": "0b0",
        "CH1_TX_GEAR_BYPASS": "0b0",
        "CH1_TX_GEAR_MODE": "0b0",
        "CH1_TX_POST_SIGN": "0b0",
        "CH1_TX_PRE_SIGN": "0b0",
        "CH1_UC_MODE": "0b0",
        "CH1_UDF_COMMA_A": "0b0000000000",
        "CH1_UDF_COMMA_B": "0b0000000000",
        "CH1_UDF_COMMA_MASK": "0b0000000000",
        "CH1_WA_BYPASS": "0b0",
        "CH1_WA_MODE": "0b0",
        "D_BITCLK_FROM_ND_EN": "0b0",
        "D_BITCLK_LOCAL_EN": "0b0",
        "D_BITCLK_ND_EN": "0b0",
        "D_BUS8BIT_SEL": "0b0",
        "D_CDR_LOL_SET": "0b00",
        "D_CMUSETBIASI": "0b00",
        "D_CMUSETI4CPP": "0b0000",
        "D_CMUSETI4CPZ": "0b0000",
        "D_CMUSETI4VCO": "0b00",
        "D_CMUSETICP4P": "0b00",
        "D_CMUSETICP4Z": "0b000",
        "D_CMUSETINITVCT": "0b00",
        "D_CMUSETISCL4VCO": "0b000",
        "D_CMUSETP1GM": "0b000",
        "D_CMUSETP2AGM": "0b000",
        "D_CMUSETZGM": "0b000",
        "D_DCO_CALIB_TIME_SEL": "0b00",
        "D_HIGH_MARK": "0b0000",
        "D_IB_PWDNB": "0b0",
        "D_ISETLOS": "0b00000000",
        "D_LOW_MARK": "0b0000",
        "D_MACROPDB": "0b0",
        "D_PD_ISET": "0b00",
        "D_PLL_LOL_SET": "0b00",
        "D_REFCK_MODE": "0b000",
        "D_REQ_ISET": "0b000",
        "D_RG_EN": "0b0",
        "D_RG_SET": "0b00",
        "D_RX_MAX_RATE": "2.5",
        "D_SETICONST_AUX": "0b00",
        "D_SETICONST_CH": "0b00",
        "D_SETIRPOLY_AUX": "0b00",
        "D_SETIRPOLY_CH": "0b00",
        "D_SETPLLRC": "0b000000",
        "D_SYNC_LOCAL_EN": "0b0",
        "D_SYNC_ND_EN": "0b0",
        "D_TXPLL_PWDNB": "0b0",
        "D_TX_MAX_RATE": "2.5",
        "D_TX_VCO_CK_DIV": "0b000",
        "D_XGE_MODE": "0b0"
      },
      "ports": {
        "CH0_HDINP": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CH1_HDINP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CH0_HDINN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CH1_HDINN": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D_TXBIT_CLKP_FROM_ND": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D_TXBIT_CLKN_FROM_ND": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_SYNC_ND": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_TXPLL_LOL_FROM_ND": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "CH0_RX_REFCLK": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "CH1_RX_REFCLK": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CH0_FF_RXI_CLK": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CH1_FF_RXI_CLK": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CH0_FF_TXI_CLK": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CH1_FF_TXI_CLK": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "CH0_FF_EBRD_CLK": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "CH1_FF_EBRD_CLK": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "CH0_FF_TX_D_0": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "CH1_FF_TX_D_0": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "CH0_FF_TX_D_1": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "CH1_FF_TX_D_1": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "CH0_FF_TX_D_2": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "CH1_FF_TX_D_2": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "CH0_FF_TX_D_3": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "CH1_FF_TX_D_3": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "CH0_FF_TX_D_4": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "CH1_FF_TX_D_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "CH0_FF_TX_D_5": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "CH1_FF_TX_D_5": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "CH0_FF_TX_D_6": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "CH1_FF_TX_D_6": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "CH0_FF_TX_D_7": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "CH1_FF_TX_D_7": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "CH0_FF_TX_D_8": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "CH1_FF_TX_D_8": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "CH0_FF_TX_D_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CH1_FF_TX_D_9": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CH0_FF_TX_D_10": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "CH1_FF_TX_D_10": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "CH0_FF_TX_D_11": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "CH1_FF_TX_D_11": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "CH0_FF_TX_D_12": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "CH1_FF_TX_D_12": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "CH0_FF_TX_D_13": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "CH1_FF_TX_D_13": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "CH0_FF_TX_D_14": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "CH1_FF_TX_D_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "CH0_FF_TX_D_15": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "CH1_FF_TX_D_15": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "CH0_FF_TX_D_16": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "CH1_FF_TX_D_16": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "CH0_FF_TX_D_17": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "CH1_FF_TX_D_17": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "CH0_FF_TX_D_18": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "CH1_FF_TX_D_18": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "CH0_FF_TX_D_19": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "CH1_FF_TX_D_19": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "CH0_FF_TX_D_20": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "CH1_FF_TX_D_20": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "CH0_FF_TX_D_21": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "CH1_FF_TX_D_21": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "CH0_FF_TX_D_22": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "CH1_FF_TX_D_22": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "CH0_FF_TX_D_23": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "CH1_FF_TX_D_23": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "CH0_FFC_EI_EN": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "CH1_FFC_EI_EN": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "CH0_FFC_PCIE_DET_EN": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "CH1_FFC_PCIE_DET_EN": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CH0_FFC_PCIE_CT": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "CH1_FFC_PCIE_CT": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "CH0_FFC_SB_INV_RX": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "CH1_FFC_SB_INV_RX": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "CH0_FFC_ENABLE_CGALIGN": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "CH1_FFC_ENABLE_CGALIGN": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "CH0_FFC_SIGNAL_DETECT": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "CH1_FFC_SIGNAL_DETECT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "CH0_FFC_FB_LOOPBACK": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "CH1_FFC_FB_LOOPBACK": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "CH0_FFC_SB_PFIFO_LP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "CH1_FFC_SB_PFIFO_LP": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CH0_FFC_PFIFO_CLR": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "CH1_FFC_PFIFO_CLR": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "CH0_FFC_RATE_MODE_RX": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "CH1_FFC_RATE_MODE_RX": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "CH0_FFC_RATE_MODE_TX": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "CH1_FFC_RATE_MODE_TX": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "CH0_FFC_DIV11_MODE_RX": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "CH1_FFC_DIV11_MODE_RX": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "CH0_FFC_RX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "CH1_FFC_RX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "CH0_FFC_TX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "CH1_FFC_TX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "CH0_FFC_DIV11_MODE_TX": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "CH1_FFC_DIV11_MODE_TX": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "CH0_FFC_LDR_CORE2TX_EN": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "CH1_FFC_LDR_CORE2TX_EN": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "CH0_FFC_LANE_TX_RST": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CH1_FFC_LANE_TX_RST": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "CH0_FFC_LANE_RX_RST": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "CH1_FFC_LANE_RX_RST": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "CH0_FFC_RRST": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "CH1_FFC_RRST": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "CH0_FFC_TXPWDNB": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "CH1_FFC_TXPWDNB": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "CH0_FFC_RXPWDNB": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "CH1_FFC_RXPWDNB": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "CH0_LDR_CORE2TX": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "CH1_LDR_CORE2TX": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "D_SCIWDATA0": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "D_SCIWDATA1": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "D_SCIWDATA2": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "D_SCIWDATA3": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "D_SCIWDATA4": {
          "direction": "input",
          "bits": [ 114 ]
        },
        "D_SCIWDATA5": {
          "direction": "input",
          "bits": [ 115 ]
        },
        "D_SCIWDATA6": {
          "direction": "input",
          "bits": [ 116 ]
        },
        "D_SCIWDATA7": {
          "direction": "input",
          "bits": [ 117 ]
        },
        "D_SCIADDR0": {
          "direction": "input",
          "bits": [ 118 ]
        },
        "D_SCIADDR1": {
          "direction": "input",
          "bits": [ 119 ]
        },
        "D_SCIADDR2": {
          "direction": "input",
          "bits": [ 120 ]
        },
        "D_SCIADDR3": {
          "direction": "input",
          "bits": [ 121 ]
        },
        "D_SCIADDR4": {
          "direction": "input",
          "bits": [ 122 ]
        },
        "D_SCIADDR5": {
          "direction": "input",
          "bits": [ 123 ]
        },
        "D_SCIENAUX": {
          "direction": "input",
          "bits": [ 124 ]
        },
        "D_SCISELAUX": {
          "direction": "input",
          "bits": [ 125 ]
        },
        "CH0_SCIEN": {
          "direction": "input",
          "bits": [ 126 ]
        },
        "CH1_SCIEN": {
          "direction": "input",
          "bits": [ 127 ]
        },
        "CH0_SCISEL": {
          "direction": "input",
          "bits": [ 128 ]
        },
        "CH1_SCISEL": {
          "direction": "input",
          "bits": [ 129 ]
        },
        "D_SCIRD": {
          "direction": "input",
          "bits": [ 130 ]
        },
        "D_SCIWSTN": {
          "direction": "input",
          "bits": [ 131 ]
        },
        "D_CYAWSTN": {
          "direction": "input",
          "bits": [ 132 ]
        },
        "D_FFC_SYNC_TOGGLE": {
          "direction": "input",
          "bits": [ 133 ]
        },
        "D_FFC_DUAL_RST": {
          "direction": "input",
          "bits": [ 134 ]
        },
        "D_FFC_MACRO_RST": {
          "direction": "input",
          "bits": [ 135 ]
        },
        "D_FFC_MACROPDB": {
          "direction": "input",
          "bits": [ 136 ]
        },
        "D_FFC_TRST": {
          "direction": "input",
          "bits": [ 137 ]
        },
        "CH0_FFC_CDR_EN_BITSLIP": {
          "direction": "input",
          "bits": [ 138 ]
        },
        "CH1_FFC_CDR_EN_BITSLIP": {
          "direction": "input",
          "bits": [ 139 ]
        },
        "D_SCAN_ENABLE": {
          "direction": "input",
          "bits": [ 140 ]
        },
        "D_SCAN_IN_0": {
          "direction": "input",
          "bits": [ 141 ]
        },
        "D_SCAN_IN_1": {
          "direction": "input",
          "bits": [ 142 ]
        },
        "D_SCAN_IN_2": {
          "direction": "input",
          "bits": [ 143 ]
        },
        "D_SCAN_IN_3": {
          "direction": "input",
          "bits": [ 144 ]
        },
        "D_SCAN_IN_4": {
          "direction": "input",
          "bits": [ 145 ]
        },
        "D_SCAN_IN_5": {
          "direction": "input",
          "bits": [ 146 ]
        },
        "D_SCAN_IN_6": {
          "direction": "input",
          "bits": [ 147 ]
        },
        "D_SCAN_IN_7": {
          "direction": "input",
          "bits": [ 148 ]
        },
        "D_SCAN_MODE": {
          "direction": "input",
          "bits": [ 149 ]
        },
        "D_SCAN_RESET": {
          "direction": "input",
          "bits": [ 150 ]
        },
        "D_CIN0": {
          "direction": "input",
          "bits": [ 151 ]
        },
        "D_CIN1": {
          "direction": "input",
          "bits": [ 152 ]
        },
        "D_CIN2": {
          "direction": "input",
          "bits": [ 153 ]
        },
        "D_CIN3": {
          "direction": "input",
          "bits": [ 154 ]
        },
        "D_CIN4": {
          "direction": "input",
          "bits": [ 155 ]
        },
        "D_CIN5": {
          "direction": "input",
          "bits": [ 156 ]
        },
        "D_CIN6": {
          "direction": "input",
          "bits": [ 157 ]
        },
        "D_CIN7": {
          "direction": "input",
          "bits": [ 158 ]
        },
        "D_CIN8": {
          "direction": "input",
          "bits": [ 159 ]
        },
        "D_CIN9": {
          "direction": "input",
          "bits": [ 160 ]
        },
        "D_CIN10": {
          "direction": "input",
          "bits": [ 161 ]
        },
        "D_CIN11": {
          "direction": "input",
          "bits": [ 162 ]
        },
        "CH0_HDOUTP": {
          "direction": "output",
          "bits": [ 163 ]
        },
        "CH1_HDOUTP": {
          "direction": "output",
          "bits": [ 164 ]
        },
        "CH0_HDOUTN": {
          "direction": "output",
          "bits": [ 165 ]
        },
        "CH1_HDOUTN": {
          "direction": "output",
          "bits": [ 166 ]
        },
        "D_TXBIT_CLKP_TO_ND": {
          "direction": "output",
          "bits": [ 167 ]
        },
        "D_TXBIT_CLKN_TO_ND": {
          "direction": "output",
          "bits": [ 168 ]
        },
        "D_SYNC_PULSE2ND": {
          "direction": "output",
          "bits": [ 169 ]
        },
        "D_TXPLL_LOL_TO_ND": {
          "direction": "output",
          "bits": [ 170 ]
        },
        "CH0_FF_RX_F_CLK": {
          "direction": "output",
          "bits": [ 171 ]
        },
        "CH1_FF_RX_F_CLK": {
          "direction": "output",
          "bits": [ 172 ]
        },
        "CH0_FF_RX_H_CLK": {
          "direction": "output",
          "bits": [ 173 ]
        },
        "CH1_FF_RX_H_CLK": {
          "direction": "output",
          "bits": [ 174 ]
        },
        "CH0_FF_TX_F_CLK": {
          "direction": "output",
          "bits": [ 175 ]
        },
        "CH1_FF_TX_F_CLK": {
          "direction": "output",
          "bits": [ 176 ]
        },
        "CH0_FF_TX_H_CLK": {
          "direction": "output",
          "bits": [ 177 ]
        },
        "CH1_FF_TX_H_CLK": {
          "direction": "output",
          "bits": [ 178 ]
        },
        "CH0_FF_RX_PCLK": {
          "direction": "output",
          "bits": [ 179 ]
        },
        "CH1_FF_RX_PCLK": {
          "direction": "output",
          "bits": [ 180 ]
        },
        "CH0_FF_TX_PCLK": {
          "direction": "output",
          "bits": [ 181 ]
        },
        "CH1_FF_TX_PCLK": {
          "direction": "output",
          "bits": [ 182 ]
        },
        "CH0_FF_RX_D_0": {
          "direction": "output",
          "bits": [ 183 ]
        },
        "CH1_FF_RX_D_0": {
          "direction": "output",
          "bits": [ 184 ]
        },
        "CH0_FF_RX_D_1": {
          "direction": "output",
          "bits": [ 185 ]
        },
        "CH1_FF_RX_D_1": {
          "direction": "output",
          "bits": [ 186 ]
        },
        "CH0_FF_RX_D_2": {
          "direction": "output",
          "bits": [ 187 ]
        },
        "CH1_FF_RX_D_2": {
          "direction": "output",
          "bits": [ 188 ]
        },
        "CH0_FF_RX_D_3": {
          "direction": "output",
          "bits": [ 189 ]
        },
        "CH1_FF_RX_D_3": {
          "direction": "output",
          "bits": [ 190 ]
        },
        "CH0_FF_RX_D_4": {
          "direction": "output",
          "bits": [ 191 ]
        },
        "CH1_FF_RX_D_4": {
          "direction": "output",
          "bits": [ 192 ]
        },
        "CH0_FF_RX_D_5": {
          "direction": "output",
          "bits": [ 193 ]
        },
        "CH1_FF_RX_D_5": {
          "direction": "output",
          "bits": [ 194 ]
        },
        "CH0_FF_RX_D_6": {
          "direction": "output",
          "bits": [ 195 ]
        },
        "CH1_FF_RX_D_6": {
          "direction": "output",
          "bits": [ 196 ]
        },
        "CH0_FF_RX_D_7": {
          "direction": "output",
          "bits": [ 197 ]
        },
        "CH1_FF_RX_D_7": {
          "direction": "output",
          "bits": [ 198 ]
        },
        "CH0_FF_RX_D_8": {
          "direction": "output",
          "bits": [ 199 ]
        },
        "CH1_FF_RX_D_8": {
          "direction": "output",
          "bits": [ 200 ]
        },
        "CH0_FF_RX_D_9": {
          "direction": "output",
          "bits": [ 201 ]
        },
        "CH1_FF_RX_D_9": {
          "direction": "output",
          "bits": [ 202 ]
        },
        "CH0_FF_RX_D_10": {
          "direction": "output",
          "bits": [ 203 ]
        },
        "CH1_FF_RX_D_10": {
          "direction": "output",
          "bits": [ 204 ]
        },
        "CH0_FF_RX_D_11": {
          "direction": "output",
          "bits": [ 205 ]
        },
        "CH1_FF_RX_D_11": {
          "direction": "output",
          "bits": [ 206 ]
        },
        "CH0_FF_RX_D_12": {
          "direction": "output",
          "bits": [ 207 ]
        },
        "CH1_FF_RX_D_12": {
          "direction": "output",
          "bits": [ 208 ]
        },
        "CH0_FF_RX_D_13": {
          "direction": "output",
          "bits": [ 209 ]
        },
        "CH1_FF_RX_D_13": {
          "direction": "output",
          "bits": [ 210 ]
        },
        "CH0_FF_RX_D_14": {
          "direction": "output",
          "bits": [ 211 ]
        },
        "CH1_FF_RX_D_14": {
          "direction": "output",
          "bits": [ 212 ]
        },
        "CH0_FF_RX_D_15": {
          "direction": "output",
          "bits": [ 213 ]
        },
        "CH1_FF_RX_D_15": {
          "direction": "output",
          "bits": [ 214 ]
        },
        "CH0_FF_RX_D_16": {
          "direction": "output",
          "bits": [ 215 ]
        },
        "CH1_FF_RX_D_16": {
          "direction": "output",
          "bits": [ 216 ]
        },
        "CH0_FF_RX_D_17": {
          "direction": "output",
          "bits": [ 217 ]
        },
        "CH1_FF_RX_D_17": {
          "direction": "output",
          "bits": [ 218 ]
        },
        "CH0_FF_RX_D_18": {
          "direction": "output",
          "bits": [ 219 ]
        },
        "CH1_FF_RX_D_18": {
          "direction": "output",
          "bits": [ 220 ]
        },
        "CH0_FF_RX_D_19": {
          "direction": "output",
          "bits": [ 221 ]
        },
        "CH1_FF_RX_D_19": {
          "direction": "output",
          "bits": [ 222 ]
        },
        "CH0_FF_RX_D_20": {
          "direction": "output",
          "bits": [ 223 ]
        },
        "CH1_FF_RX_D_20": {
          "direction": "output",
          "bits": [ 224 ]
        },
        "CH0_FF_RX_D_21": {
          "direction": "output",
          "bits": [ 225 ]
        },
        "CH1_FF_RX_D_21": {
          "direction": "output",
          "bits": [ 226 ]
        },
        "CH0_FF_RX_D_22": {
          "direction": "output",
          "bits": [ 227 ]
        },
        "CH1_FF_RX_D_22": {
          "direction": "output",
          "bits": [ 228 ]
        },
        "CH0_FF_RX_D_23": {
          "direction": "output",
          "bits": [ 229 ]
        },
        "CH1_FF_RX_D_23": {
          "direction": "output",
          "bits": [ 230 ]
        },
        "CH0_FFS_PCIE_DONE": {
          "direction": "output",
          "bits": [ 231 ]
        },
        "CH1_FFS_PCIE_DONE": {
          "direction": "output",
          "bits": [ 232 ]
        },
        "CH0_FFS_PCIE_CON": {
          "direction": "output",
          "bits": [ 233 ]
        },
        "CH1_FFS_PCIE_CON": {
          "direction": "output",
          "bits": [ 234 ]
        },
        "CH0_FFS_RLOS": {
          "direction": "output",
          "bits": [ 235 ]
        },
        "CH1_FFS_RLOS": {
          "direction": "output",
          "bits": [ 236 ]
        },
        "CH0_FFS_LS_SYNC_STATUS": {
          "direction": "output",
          "bits": [ 237 ]
        },
        "CH1_FFS_LS_SYNC_STATUS": {
          "direction": "output",
          "bits": [ 238 ]
        },
        "CH0_FFS_CC_UNDERRUN": {
          "direction": "output",
          "bits": [ 239 ]
        },
        "CH1_FFS_CC_UNDERRUN": {
          "direction": "output",
          "bits": [ 240 ]
        },
        "CH0_FFS_CC_OVERRUN": {
          "direction": "output",
          "bits": [ 241 ]
        },
        "CH1_FFS_CC_OVERRUN": {
          "direction": "output",
          "bits": [ 242 ]
        },
        "CH0_FFS_RXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 243 ]
        },
        "CH1_FFS_RXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 244 ]
        },
        "CH0_FFS_TXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 245 ]
        },
        "CH1_FFS_TXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 246 ]
        },
        "CH0_FFS_RLOL": {
          "direction": "output",
          "bits": [ 247 ]
        },
        "CH1_FFS_RLOL": {
          "direction": "output",
          "bits": [ 248 ]
        },
        "CH0_FFS_SKP_ADDED": {
          "direction": "output",
          "bits": [ 249 ]
        },
        "CH1_FFS_SKP_ADDED": {
          "direction": "output",
          "bits": [ 250 ]
        },
        "CH0_FFS_SKP_DELETED": {
          "direction": "output",
          "bits": [ 251 ]
        },
        "CH1_FFS_SKP_DELETED": {
          "direction": "output",
          "bits": [ 252 ]
        },
        "CH0_LDR_RX2CORE": {
          "direction": "output",
          "bits": [ 253 ]
        },
        "CH1_LDR_RX2CORE": {
          "direction": "output",
          "bits": [ 254 ]
        },
        "D_SCIRDATA0": {
          "direction": "output",
          "bits": [ 255 ]
        },
        "D_SCIRDATA1": {
          "direction": "output",
          "bits": [ 256 ]
        },
        "D_SCIRDATA2": {
          "direction": "output",
          "bits": [ 257 ]
        },
        "D_SCIRDATA3": {
          "direction": "output",
          "bits": [ 258 ]
        },
        "D_SCIRDATA4": {
          "direction": "output",
          "bits": [ 259 ]
        },
        "D_SCIRDATA5": {
          "direction": "output",
          "bits": [ 260 ]
        },
        "D_SCIRDATA6": {
          "direction": "output",
          "bits": [ 261 ]
        },
        "D_SCIRDATA7": {
          "direction": "output",
          "bits": [ 262 ]
        },
        "D_SCIINT": {
          "direction": "output",
          "bits": [ 263 ]
        },
        "D_SCAN_OUT_0": {
          "direction": "output",
          "bits": [ 264 ]
        },
        "D_SCAN_OUT_1": {
          "direction": "output",
          "bits": [ 265 ]
        },
        "D_SCAN_OUT_2": {
          "direction": "output",
          "bits": [ 266 ]
        },
        "D_SCAN_OUT_3": {
          "direction": "output",
          "bits": [ 267 ]
        },
        "D_SCAN_OUT_4": {
          "direction": "output",
          "bits": [ 268 ]
        },
        "D_SCAN_OUT_5": {
          "direction": "output",
          "bits": [ 269 ]
        },
        "D_SCAN_OUT_6": {
          "direction": "output",
          "bits": [ 270 ]
        },
        "D_SCAN_OUT_7": {
          "direction": "output",
          "bits": [ 271 ]
        },
        "D_COUT0": {
          "direction": "output",
          "bits": [ 272 ]
        },
        "D_COUT1": {
          "direction": "output",
          "bits": [ 273 ]
        },
        "D_COUT2": {
          "direction": "output",
          "bits": [ 274 ]
        },
        "D_COUT3": {
          "direction": "output",
          "bits": [ 275 ]
        },
        "D_COUT4": {
          "direction": "output",
          "bits": [ 276 ]
        },
        "D_COUT5": {
          "direction": "output",
          "bits": [ 277 ]
        },
        "D_COUT6": {
          "direction": "output",
          "bits": [ 278 ]
        },
        "D_COUT7": {
          "direction": "output",
          "bits": [ 279 ]
        },
        "D_COUT8": {
          "direction": "output",
          "bits": [ 280 ]
        },
        "D_COUT9": {
          "direction": "output",
          "bits": [ 281 ]
        },
        "D_COUT10": {
          "direction": "output",
          "bits": [ 282 ]
        },
        "D_COUT11": {
          "direction": "output",
          "bits": [ 283 ]
        },
        "D_COUT12": {
          "direction": "output",
          "bits": [ 284 ]
        },
        "D_COUT13": {
          "direction": "output",
          "bits": [ 285 ]
        },
        "D_COUT14": {
          "direction": "output",
          "bits": [ 286 ]
        },
        "D_COUT15": {
          "direction": "output",
          "bits": [ 287 ]
        },
        "D_COUT16": {
          "direction": "output",
          "bits": [ 288 ]
        },
        "D_COUT17": {
          "direction": "output",
          "bits": [ 289 ]
        },
        "D_COUT18": {
          "direction": "output",
          "bits": [ 290 ]
        },
        "D_COUT19": {
          "direction": "output",
          "bits": [ 291 ]
        },
        "D_REFCLKI": {
          "direction": "input",
          "bits": [ 292 ]
        },
        "D_FFS_PLOL": {
          "direction": "output",
          "bits": [ 293 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CH0_FFC_CDR_EN_BITSLIP": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:410.69-410.91"
          }
        },
        "CH0_FFC_DIV11_MODE_RX": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:404.134-404.155"
          }
        },
        "CH0_FFC_DIV11_MODE_TX": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:405.8-405.29"
          }
        },
        "CH0_FFC_EI_EN": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:402.8-402.21"
          }
        },
        "CH0_FFC_ENABLE_CGALIGN": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:403.8-403.30"
          }
        },
        "CH0_FFC_FB_LOOPBACK": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:403.102-403.121"
          }
        },
        "CH0_FFC_LANE_RX_RST": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:405.144-405.163"
          }
        },
        "CH0_FFC_LANE_TX_RST": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:405.102-405.121"
          }
        },
        "CH0_FFC_LDR_CORE2TX_EN": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:405.54-405.76"
          }
        },
        "CH0_FFC_PCIE_CT": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:402.80-402.95"
          }
        },
        "CH0_FFC_PCIE_DET_EN": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:402.38-402.57"
          }
        },
        "CH0_FFC_PFIFO_CLR": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:404.8-404.25"
          }
        },
        "CH0_FFC_RATE_MODE_RX": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:404.46-404.66"
          }
        },
        "CH0_FFC_RATE_MODE_TX": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:404.90-404.110"
          }
        },
        "CH0_FFC_RRST": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:406.8-406.20"
          }
        },
        "CH0_FFC_RXPWDNB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:406.70-406.85"
          }
        },
        "CH0_FFC_RX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:404.180-404.200"
          }
        },
        "CH0_FFC_SB_INV_RX": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:402.114-402.131"
          }
        },
        "CH0_FFC_SB_PFIFO_LP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:403.144-403.163"
          }
        },
        "CH0_FFC_SIGNAL_DETECT": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:403.56-403.77"
          }
        },
        "CH0_FFC_TXPWDNB": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:406.36-406.51"
          }
        },
        "CH0_FFC_TX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:404.224-404.244"
          }
        },
        "CH0_FFS_CC_OVERRUN": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:422.127-422.145"
          }
        },
        "CH0_FFS_CC_UNDERRUN": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:422.85-422.104"
          }
        },
        "CH0_FFS_LS_SYNC_STATUS": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:422.37-422.59"
          }
        },
        "CH0_FFS_PCIE_CON": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:421.111-421.127"
          }
        },
        "CH0_FFS_PCIE_DONE": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:421.73-421.90"
          }
        },
        "CH0_FFS_RLOL": {
          "hide_name": 0,
          "bits": [ 247 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:423.105-423.117"
          }
        },
        "CH0_FFS_RLOS": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:422.9-422.21"
          }
        },
        "CH0_FFS_RXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:423.9-423.31"
          }
        },
        "CH0_FFS_SKP_ADDED": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:423.133-423.150"
          }
        },
        "CH0_FFS_SKP_DELETED": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:424.9-424.28"
          }
        },
        "CH0_FFS_TXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:423.57-423.79"
          }
        },
        "CH0_FF_EBRD_CLK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:395.102-395.117"
          }
        },
        "CH0_FF_RXI_CLK": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:395.38-395.52"
          }
        },
        "CH0_FF_RX_D_0": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:415.73-415.86"
          }
        },
        "CH0_FF_RX_D_1": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:415.103-415.116"
          }
        },
        "CH0_FF_RX_D_10": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:418.9-418.23"
          }
        },
        "CH0_FF_RX_D_11": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:418.41-418.55"
          }
        },
        "CH0_FF_RX_D_12": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:418.73-418.87"
          }
        },
        "CH0_FF_RX_D_13": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:418.105-418.119"
          }
        },
        "CH0_FF_RX_D_14": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:419.9-419.23"
          }
        },
        "CH0_FF_RX_D_15": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:419.41-419.55"
          }
        },
        "CH0_FF_RX_D_16": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:419.73-419.87"
          }
        },
        "CH0_FF_RX_D_17": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:419.105-419.119"
          }
        },
        "CH0_FF_RX_D_18": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:420.9-420.23"
          }
        },
        "CH0_FF_RX_D_19": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:420.41-420.55"
          }
        },
        "CH0_FF_RX_D_2": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:416.9-416.22"
          }
        },
        "CH0_FF_RX_D_20": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:420.73-420.87"
          }
        },
        "CH0_FF_RX_D_21": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:420.105-420.119"
          }
        },
        "CH0_FF_RX_D_22": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:421.9-421.23"
          }
        },
        "CH0_FF_RX_D_23": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:421.41-421.55"
          }
        },
        "CH0_FF_RX_D_3": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:416.39-416.52"
          }
        },
        "CH0_FF_RX_D_4": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:416.69-416.82"
          }
        },
        "CH0_FF_RX_D_5": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:416.99-416.112"
          }
        },
        "CH0_FF_RX_D_6": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:417.9-417.22"
          }
        },
        "CH0_FF_RX_D_7": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:417.39-417.52"
          }
        },
        "CH0_FF_RX_D_8": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:417.69-417.82"
          }
        },
        "CH0_FF_RX_D_9": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:417.99-417.112"
          }
        },
        "CH0_FF_RX_F_CLK": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:414.9-414.24"
          }
        },
        "CH0_FF_RX_H_CLK": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:414.43-414.58"
          }
        },
        "CH0_FF_RX_PCLK": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:415.9-415.23"
          }
        },
        "CH0_FF_TXI_CLK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:395.70-395.84"
          }
        },
        "CH0_FF_TX_D_0": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:396.8-396.21"
          }
        },
        "CH0_FF_TX_D_1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:396.38-396.51"
          }
        },
        "CH0_FF_TX_D_10": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:398.68-398.82"
          }
        },
        "CH0_FF_TX_D_11": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:398.100-398.114"
          }
        },
        "CH0_FF_TX_D_12": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:399.8-399.22"
          }
        },
        "CH0_FF_TX_D_13": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:399.40-399.54"
          }
        },
        "CH0_FF_TX_D_14": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:399.72-399.86"
          }
        },
        "CH0_FF_TX_D_15": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:399.104-399.118"
          }
        },
        "CH0_FF_TX_D_16": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:400.8-400.22"
          }
        },
        "CH0_FF_TX_D_17": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:400.40-400.54"
          }
        },
        "CH0_FF_TX_D_18": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:400.72-400.86"
          }
        },
        "CH0_FF_TX_D_19": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:400.104-400.118"
          }
        },
        "CH0_FF_TX_D_2": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:396.68-396.81"
          }
        },
        "CH0_FF_TX_D_20": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:401.8-401.22"
          }
        },
        "CH0_FF_TX_D_21": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:401.40-401.54"
          }
        },
        "CH0_FF_TX_D_22": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:401.72-401.86"
          }
        },
        "CH0_FF_TX_D_23": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:401.104-401.118"
          }
        },
        "CH0_FF_TX_D_3": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:396.98-396.111"
          }
        },
        "CH0_FF_TX_D_4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:397.8-397.21"
          }
        },
        "CH0_FF_TX_D_5": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:397.38-397.51"
          }
        },
        "CH0_FF_TX_D_6": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:397.68-397.81"
          }
        },
        "CH0_FF_TX_D_7": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:397.98-397.111"
          }
        },
        "CH0_FF_TX_D_8": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:398.8-398.21"
          }
        },
        "CH0_FF_TX_D_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:398.38-398.51"
          }
        },
        "CH0_FF_TX_F_CLK": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:414.77-414.92"
          }
        },
        "CH0_FF_TX_H_CLK": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:414.111-414.126"
          }
        },
        "CH0_FF_TX_PCLK": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:415.41-415.55"
          }
        },
        "CH0_HDINN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:393.30-393.39"
          }
        },
        "CH0_HDINP": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:393.8-393.17"
          }
        },
        "CH0_HDOUTN": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:413.33-413.43"
          }
        },
        "CH0_HDOUTP": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:413.9-413.19"
          }
        },
        "CH0_LDR_CORE2TX": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:406.104-406.119"
          }
        },
        "CH0_LDR_RX2CORE": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:424.51-424.66"
          }
        },
        "CH0_RX_REFCLK": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:395.8-395.21"
          }
        },
        "CH0_SCIEN": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:409.8-409.17"
          }
        },
        "CH0_SCISEL": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:409.30-409.40"
          }
        },
        "CH1_FFC_CDR_EN_BITSLIP": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:410.93-410.115"
          }
        },
        "CH1_FFC_DIV11_MODE_RX": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:404.157-404.178"
          }
        },
        "CH1_FFC_DIV11_MODE_TX": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:405.31-405.52"
          }
        },
        "CH1_FFC_EI_EN": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:402.23-402.36"
          }
        },
        "CH1_FFC_ENABLE_CGALIGN": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:403.32-403.54"
          }
        },
        "CH1_FFC_FB_LOOPBACK": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:403.123-403.142"
          }
        },
        "CH1_FFC_LANE_RX_RST": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:405.165-405.184"
          }
        },
        "CH1_FFC_LANE_TX_RST": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:405.123-405.142"
          }
        },
        "CH1_FFC_LDR_CORE2TX_EN": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:405.78-405.100"
          }
        },
        "CH1_FFC_PCIE_CT": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:402.97-402.112"
          }
        },
        "CH1_FFC_PCIE_DET_EN": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:402.59-402.78"
          }
        },
        "CH1_FFC_PFIFO_CLR": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:404.27-404.44"
          }
        },
        "CH1_FFC_RATE_MODE_RX": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:404.68-404.88"
          }
        },
        "CH1_FFC_RATE_MODE_TX": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:404.112-404.132"
          }
        },
        "CH1_FFC_RRST": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:406.22-406.34"
          }
        },
        "CH1_FFC_RXPWDNB": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:406.87-406.102"
          }
        },
        "CH1_FFC_RX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:404.202-404.222"
          }
        },
        "CH1_FFC_SB_INV_RX": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:402.133-402.150"
          }
        },
        "CH1_FFC_SB_PFIFO_LP": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:403.165-403.184"
          }
        },
        "CH1_FFC_SIGNAL_DETECT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:403.79-403.100"
          }
        },
        "CH1_FFC_TXPWDNB": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:406.53-406.68"
          }
        },
        "CH1_FFC_TX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:404.246-404.266"
          }
        },
        "CH1_FFS_CC_OVERRUN": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:422.147-422.165"
          }
        },
        "CH1_FFS_CC_UNDERRUN": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:422.106-422.125"
          }
        },
        "CH1_FFS_LS_SYNC_STATUS": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:422.61-422.83"
          }
        },
        "CH1_FFS_PCIE_CON": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:421.129-421.145"
          }
        },
        "CH1_FFS_PCIE_DONE": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:421.92-421.109"
          }
        },
        "CH1_FFS_RLOL": {
          "hide_name": 0,
          "bits": [ 248 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:423.119-423.131"
          }
        },
        "CH1_FFS_RLOS": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:422.23-422.35"
          }
        },
        "CH1_FFS_RXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:423.33-423.55"
          }
        },
        "CH1_FFS_SKP_ADDED": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:423.152-423.169"
          }
        },
        "CH1_FFS_SKP_DELETED": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:424.30-424.49"
          }
        },
        "CH1_FFS_TXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:423.81-423.103"
          }
        },
        "CH1_FF_EBRD_CLK": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:395.119-395.134"
          }
        },
        "CH1_FF_RXI_CLK": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:395.54-395.68"
          }
        },
        "CH1_FF_RX_D_0": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:415.88-415.101"
          }
        },
        "CH1_FF_RX_D_1": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:415.118-415.131"
          }
        },
        "CH1_FF_RX_D_10": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:418.25-418.39"
          }
        },
        "CH1_FF_RX_D_11": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:418.57-418.71"
          }
        },
        "CH1_FF_RX_D_12": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:418.89-418.103"
          }
        },
        "CH1_FF_RX_D_13": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:418.121-418.135"
          }
        },
        "CH1_FF_RX_D_14": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:419.25-419.39"
          }
        },
        "CH1_FF_RX_D_15": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:419.57-419.71"
          }
        },
        "CH1_FF_RX_D_16": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:419.89-419.103"
          }
        },
        "CH1_FF_RX_D_17": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:419.121-419.135"
          }
        },
        "CH1_FF_RX_D_18": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:420.25-420.39"
          }
        },
        "CH1_FF_RX_D_19": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:420.57-420.71"
          }
        },
        "CH1_FF_RX_D_2": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:416.24-416.37"
          }
        },
        "CH1_FF_RX_D_20": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:420.89-420.103"
          }
        },
        "CH1_FF_RX_D_21": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:420.121-420.135"
          }
        },
        "CH1_FF_RX_D_22": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:421.25-421.39"
          }
        },
        "CH1_FF_RX_D_23": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:421.57-421.71"
          }
        },
        "CH1_FF_RX_D_3": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:416.54-416.67"
          }
        },
        "CH1_FF_RX_D_4": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:416.84-416.97"
          }
        },
        "CH1_FF_RX_D_5": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:416.114-416.127"
          }
        },
        "CH1_FF_RX_D_6": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:417.24-417.37"
          }
        },
        "CH1_FF_RX_D_7": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:417.54-417.67"
          }
        },
        "CH1_FF_RX_D_8": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:417.84-417.97"
          }
        },
        "CH1_FF_RX_D_9": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:417.114-417.127"
          }
        },
        "CH1_FF_RX_F_CLK": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:414.26-414.41"
          }
        },
        "CH1_FF_RX_H_CLK": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:414.60-414.75"
          }
        },
        "CH1_FF_RX_PCLK": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:415.25-415.39"
          }
        },
        "CH1_FF_TXI_CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:395.86-395.100"
          }
        },
        "CH1_FF_TX_D_0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:396.23-396.36"
          }
        },
        "CH1_FF_TX_D_1": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:396.53-396.66"
          }
        },
        "CH1_FF_TX_D_10": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:398.84-398.98"
          }
        },
        "CH1_FF_TX_D_11": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:398.116-398.130"
          }
        },
        "CH1_FF_TX_D_12": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:399.24-399.38"
          }
        },
        "CH1_FF_TX_D_13": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:399.56-399.70"
          }
        },
        "CH1_FF_TX_D_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:399.88-399.102"
          }
        },
        "CH1_FF_TX_D_15": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:399.120-399.134"
          }
        },
        "CH1_FF_TX_D_16": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:400.24-400.38"
          }
        },
        "CH1_FF_TX_D_17": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:400.56-400.70"
          }
        },
        "CH1_FF_TX_D_18": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:400.88-400.102"
          }
        },
        "CH1_FF_TX_D_19": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:400.120-400.134"
          }
        },
        "CH1_FF_TX_D_2": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:396.83-396.96"
          }
        },
        "CH1_FF_TX_D_20": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:401.24-401.38"
          }
        },
        "CH1_FF_TX_D_21": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:401.56-401.70"
          }
        },
        "CH1_FF_TX_D_22": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:401.88-401.102"
          }
        },
        "CH1_FF_TX_D_23": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:401.120-401.134"
          }
        },
        "CH1_FF_TX_D_3": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:396.113-396.126"
          }
        },
        "CH1_FF_TX_D_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:397.23-397.36"
          }
        },
        "CH1_FF_TX_D_5": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:397.53-397.66"
          }
        },
        "CH1_FF_TX_D_6": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:397.83-397.96"
          }
        },
        "CH1_FF_TX_D_7": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:397.113-397.126"
          }
        },
        "CH1_FF_TX_D_8": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:398.23-398.36"
          }
        },
        "CH1_FF_TX_D_9": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:398.53-398.66"
          }
        },
        "CH1_FF_TX_F_CLK": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:414.94-414.109"
          }
        },
        "CH1_FF_TX_H_CLK": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:414.128-414.143"
          }
        },
        "CH1_FF_TX_PCLK": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:415.57-415.71"
          }
        },
        "CH1_HDINN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:393.41-393.50"
          }
        },
        "CH1_HDINP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:393.19-393.28"
          }
        },
        "CH1_HDOUTN": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:413.45-413.55"
          }
        },
        "CH1_HDOUTP": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:413.21-413.31"
          }
        },
        "CH1_LDR_CORE2TX": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:406.121-406.136"
          }
        },
        "CH1_LDR_RX2CORE": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:424.68-424.83"
          }
        },
        "CH1_RX_REFCLK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:395.23-395.36"
          }
        },
        "CH1_SCIEN": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:409.19-409.28"
          }
        },
        "CH1_SCISEL": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:409.42-409.52"
          }
        },
        "D_CIN0": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:412.22-412.28"
          }
        },
        "D_CIN1": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:412.30-412.36"
          }
        },
        "D_CIN10": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:412.101-412.108"
          }
        },
        "D_CIN11": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:412.110-412.117"
          }
        },
        "D_CIN2": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:412.38-412.44"
          }
        },
        "D_CIN3": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:412.46-412.52"
          }
        },
        "D_CIN4": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:412.54-412.60"
          }
        },
        "D_CIN5": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:412.62-412.68"
          }
        },
        "D_CIN6": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:412.70-412.76"
          }
        },
        "D_CIN7": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:412.77-412.83"
          }
        },
        "D_CIN8": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:412.85-412.91"
          }
        },
        "D_CIN9": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:412.93-412.99"
          }
        },
        "D_COUT0": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:426.9-426.16"
          }
        },
        "D_COUT1": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:426.18-426.25"
          }
        },
        "D_COUT10": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:426.99-426.107"
          }
        },
        "D_COUT11": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:426.109-426.117"
          }
        },
        "D_COUT12": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:426.119-426.127"
          }
        },
        "D_COUT13": {
          "hide_name": 0,
          "bits": [ 285 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:426.129-426.137"
          }
        },
        "D_COUT14": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:426.139-426.147"
          }
        },
        "D_COUT15": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:426.149-426.157"
          }
        },
        "D_COUT16": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:426.159-426.167"
          }
        },
        "D_COUT17": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:426.169-426.177"
          }
        },
        "D_COUT18": {
          "hide_name": 0,
          "bits": [ 290 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:426.179-426.187"
          }
        },
        "D_COUT19": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:426.189-426.197"
          }
        },
        "D_COUT2": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:426.27-426.34"
          }
        },
        "D_COUT3": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:426.36-426.43"
          }
        },
        "D_COUT4": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:426.45-426.52"
          }
        },
        "D_COUT5": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:426.54-426.61"
          }
        },
        "D_COUT6": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:426.63-426.70"
          }
        },
        "D_COUT7": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:426.72-426.79"
          }
        },
        "D_COUT8": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:426.81-426.88"
          }
        },
        "D_COUT9": {
          "hide_name": 0,
          "bits": [ 281 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:426.90-426.97"
          }
        },
        "D_CYAWSTN": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:409.74-409.83"
          }
        },
        "D_FFC_DUAL_RST": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:410.8-410.22"
          }
        },
        "D_FFC_MACROPDB": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:410.41-410.55"
          }
        },
        "D_FFC_MACRO_RST": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:410.24-410.39"
          }
        },
        "D_FFC_SYNC_TOGGLE": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:409.85-409.102"
          }
        },
        "D_FFC_TRST": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:410.57-410.67"
          }
        },
        "D_FFS_PLOL": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:429.9-429.19"
          }
        },
        "D_REFCLKI": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:428.9-428.18"
          }
        },
        "D_SCAN_ENABLE": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:410.117-410.130"
          }
        },
        "D_SCAN_IN_0": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:410.132-410.143"
          }
        },
        "D_SCAN_IN_1": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:411.8-411.19"
          }
        },
        "D_SCAN_IN_2": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:411.21-411.32"
          }
        },
        "D_SCAN_IN_3": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:411.34-411.45"
          }
        },
        "D_SCAN_IN_4": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:411.47-411.58"
          }
        },
        "D_SCAN_IN_5": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:411.60-411.71"
          }
        },
        "D_SCAN_IN_6": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:411.73-411.84"
          }
        },
        "D_SCAN_IN_7": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:411.86-411.97"
          }
        },
        "D_SCAN_MODE": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:411.99-411.110"
          }
        },
        "D_SCAN_OUT_0": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:425.71-425.83"
          }
        },
        "D_SCAN_OUT_1": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:425.85-425.97"
          }
        },
        "D_SCAN_OUT_2": {
          "hide_name": 0,
          "bits": [ 266 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:425.99-425.111"
          }
        },
        "D_SCAN_OUT_3": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:425.113-425.125"
          }
        },
        "D_SCAN_OUT_4": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:425.127-425.139"
          }
        },
        "D_SCAN_OUT_5": {
          "hide_name": 0,
          "bits": [ 269 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:425.141-425.153"
          }
        },
        "D_SCAN_OUT_6": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:425.155-425.167"
          }
        },
        "D_SCAN_OUT_7": {
          "hide_name": 0,
          "bits": [ 271 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:425.169-425.181"
          }
        },
        "D_SCAN_RESET": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:412.8-412.20"
          }
        },
        "D_SCIADDR0": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:408.8-408.18"
          }
        },
        "D_SCIADDR1": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:408.20-408.30"
          }
        },
        "D_SCIADDR2": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:408.32-408.42"
          }
        },
        "D_SCIADDR3": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:408.44-408.54"
          }
        },
        "D_SCIADDR4": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:408.56-408.66"
          }
        },
        "D_SCIADDR5": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:408.68-408.78"
          }
        },
        "D_SCIENAUX": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:408.80-408.90"
          }
        },
        "D_SCIINT": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:425.61-425.69"
          }
        },
        "D_SCIRD": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:409.54-409.61"
          }
        },
        "D_SCIRDATA0": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:424.85-424.96"
          }
        },
        "D_SCIRDATA1": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:424.98-424.109"
          }
        },
        "D_SCIRDATA2": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:424.111-424.122"
          }
        },
        "D_SCIRDATA3": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:424.124-424.135"
          }
        },
        "D_SCIRDATA4": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:425.9-425.20"
          }
        },
        "D_SCIRDATA5": {
          "hide_name": 0,
          "bits": [ 260 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:425.22-425.33"
          }
        },
        "D_SCIRDATA6": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:425.35-425.46"
          }
        },
        "D_SCIRDATA7": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:425.48-425.59"
          }
        },
        "D_SCISELAUX": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:408.92-408.103"
          }
        },
        "D_SCIWDATA0": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:407.8-407.19"
          }
        },
        "D_SCIWDATA1": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:407.21-407.32"
          }
        },
        "D_SCIWDATA2": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:407.34-407.45"
          }
        },
        "D_SCIWDATA3": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:407.47-407.58"
          }
        },
        "D_SCIWDATA4": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:407.60-407.71"
          }
        },
        "D_SCIWDATA5": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:407.73-407.84"
          }
        },
        "D_SCIWDATA6": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:407.86-407.97"
          }
        },
        "D_SCIWDATA7": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:407.99-407.110"
          }
        },
        "D_SCIWSTN": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:409.63-409.72"
          }
        },
        "D_SYNC_ND": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:394.52-394.61"
          }
        },
        "D_SYNC_PULSE2ND": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:413.97-413.112"
          }
        },
        "D_TXBIT_CLKN_FROM_ND": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:394.30-394.50"
          }
        },
        "D_TXBIT_CLKN_TO_ND": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:413.77-413.95"
          }
        },
        "D_TXBIT_CLKP_FROM_ND": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:394.8-394.28"
          }
        },
        "D_TXBIT_CLKP_TO_ND": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:413.57-413.75"
          }
        },
        "D_TXPLL_LOL_FROM_ND": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:394.63-394.82"
          }
        },
        "D_TXPLL_LOL_TO_ND": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:413.114-413.131"
          }
        }
      }
    },
    "DDRDLLA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:334.1-340.10"
      },
      "parameter_default_values": {
        "FORCE_MAX_DELAY": "NO",
        "GSR": "ENABLED"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "UDDCNTLN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "FREEZE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "DDRDEL": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "DCNTL7": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "DCNTL6": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "DCNTL5": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DCNTL4": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "DCNTL3": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "DCNTL2": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "DCNTL1": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "DCNTL0": {
          "direction": "output",
          "bits": [ 15 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:335.8-335.11"
          }
        },
        "DCNTL0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:336.79-336.85"
          }
        },
        "DCNTL1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:336.71-336.77"
          }
        },
        "DCNTL2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:336.63-336.69"
          }
        },
        "DCNTL3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:336.55-336.61"
          }
        },
        "DCNTL4": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:336.47-336.53"
          }
        },
        "DCNTL5": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:336.39-336.45"
          }
        },
        "DCNTL6": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:336.31-336.37"
          }
        },
        "DCNTL7": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:336.23-336.29"
          }
        },
        "DDRDEL": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:336.15-336.21"
          }
        },
        "FREEZE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:335.28-335.34"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:336.9-336.13"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:335.13-335.16"
          }
        },
        "UDDCNTLN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:335.18-335.26"
          }
        }
      }
    },
    "DELAYF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:199.1-205.10"
      },
      "parameter_default_values": {
        "DEL_MODE": "USER_DEFINED",
        "DEL_VALUE": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LOADN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "MOVE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DIRECTION": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "CFLAG": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:200.8-200.9"
          }
        },
        "CFLAG": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:201.12-201.17"
          }
        },
        "DIRECTION": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:200.24-200.33"
          }
        },
        "LOADN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:200.11-200.16"
          }
        },
        "MOVE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:200.18-200.22"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:201.9-201.10"
          }
        }
      }
    },
    "DELAYG": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:208.1-214.10"
      },
      "parameter_default_values": {
        "DEL_MODE": "USER_DEFINED",
        "DEL_VALUE": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:209.8-209.9"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:210.9-210.10"
          }
        }
      }
    },
    "DLLDELD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:343.1-349.10"
      },
      "parameter_default_values": {
        "DEL_ADJ": "PLUS",
        "DEL_VAL": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DDRDEL": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LOADN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "MOVE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DIRECTION": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "CFLAG": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:344.8-344.9"
          }
        },
        "CFLAG": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:345.12-345.17"
          }
        },
        "DDRDEL": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:344.11-344.17"
          }
        },
        "DIRECTION": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:344.32-344.41"
          }
        },
        "LOADN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:344.19-344.24"
          }
        },
        "MOVE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:344.26-344.30"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:345.9-345.10"
          }
        }
      }
    },
    "DP16KD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:602.1-815.10"
      },
      "parameter_default_values": {
        "ADA0MUX": "ADA0",
        "ADA10MUX": "ADA10",
        "ADA11MUX": "ADA11",
        "ADA12MUX": "ADA12",
        "ADA13MUX": "ADA13",
        "ADA1MUX": "ADA1",
        "ADA2MUX": "ADA2",
        "ADA3MUX": "ADA3",
        "ADA4MUX": "ADA4",
        "ADA5MUX": "ADA5",
        "ADA6MUX": "ADA6",
        "ADA7MUX": "ADA7",
        "ADA8MUX": "ADA8",
        "ADA9MUX": "ADA9",
        "ADB0MUX": "ADB0",
        "ADB10MUX": "ADB10",
        "ADB11MUX": "ADB11",
        "ADB12MUX": "ADB12",
        "ADB13MUX": "ADB13",
        "ADB1MUX": "ADB1",
        "ADB2MUX": "ADB2",
        "ADB3MUX": "ADB3",
        "ADB4MUX": "ADB4",
        "ADB5MUX": "ADB5",
        "ADB6MUX": "ADB6",
        "ADB7MUX": "ADB7",
        "ADB8MUX": "ADB8",
        "ADB9MUX": "ADB9",
        "ASYNC_RESET_RELEASE": "SYNC",
        "CEAMUX": "CEA",
        "CEBMUX": "CEB",
        "CLKAMUX": "CLKA",
        "CLKBMUX": "CLKB",
        "CSA0MUX": "CSA0",
        "CSA1MUX": "CSA1",
        "CSA2MUX": "CSA2",
        "CSB0MUX": "CSB0",
        "CSB1MUX": "CSB1",
        "CSB2MUX": "CSB2",
        "CSDECODE_A": "0b000",
        "CSDECODE_B": "0b000",
        "DATA_WIDTH_A": "00000000000000000000000000010010",
        "DATA_WIDTH_B": "00000000000000000000000000010010",
        "DIA0MUX": "DIA0",
        "DIA10MUX": "DIA10",
        "DIA11MUX": "DIA11",
        "DIA12MUX": "DIA12",
        "DIA13MUX": "DIA13",
        "DIA14MUX": "DIA14",
        "DIA15MUX": "DIA15",
        "DIA16MUX": "DIA16",
        "DIA17MUX": "DIA17",
        "DIA1MUX": "DIA1",
        "DIA2MUX": "DIA2",
        "DIA3MUX": "DIA3",
        "DIA4MUX": "DIA4",
        "DIA5MUX": "DIA5",
        "DIA6MUX": "DIA6",
        "DIA7MUX": "DIA7",
        "DIA8MUX": "DIA8",
        "DIA9MUX": "DIA9",
        "DIB0MUX": "DIB0",
        "DIB10MUX": "DIB10",
        "DIB11MUX": "DIB11",
        "DIB12MUX": "DIB12",
        "DIB13MUX": "DIB13",
        "DIB14MUX": "DIB14",
        "DIB15MUX": "DIB15",
        "DIB16MUX": "DIB16",
        "DIB17MUX": "DIB17",
        "DIB1MUX": "DIB1",
        "DIB2MUX": "DIB2",
        "DIB3MUX": "DIB3",
        "DIB4MUX": "DIB4",
        "DIB5MUX": "DIB5",
        "DIB6MUX": "DIB6",
        "DIB7MUX": "DIB7",
        "DIB8MUX": "DIB8",
        "DIB9MUX": "DIB9",
        "DOA0MUX": "DOA0",
        "DOA10MUX": "DOA10",
        "DOA11MUX": "DOA11",
        "DOA12MUX": "DOA12",
        "DOA13MUX": "DOA13",
        "DOA14MUX": "DOA14",
        "DOA15MUX": "DOA15",
        "DOA16MUX": "DOA16",
        "DOA17MUX": "DOA17",
        "DOA1MUX": "DOA1",
        "DOA2MUX": "DOA2",
        "DOA3MUX": "DOA3",
        "DOA4MUX": "DOA4",
        "DOA5MUX": "DOA5",
        "DOA6MUX": "DOA6",
        "DOA7MUX": "DOA7",
        "DOA8MUX": "DOA8",
        "DOA9MUX": "DOA9",
        "DOB0MUX": "DOB0",
        "DOB10MUX": "DOB10",
        "DOB11MUX": "DOB11",
        "DOB12MUX": "DOB12",
        "DOB13MUX": "DOB13",
        "DOB14MUX": "DOB14",
        "DOB15MUX": "DOB15",
        "DOB16MUX": "DOB16",
        "DOB17MUX": "DOB17",
        "DOB1MUX": "DOB1",
        "DOB2MUX": "DOB2",
        "DOB3MUX": "DOB3",
        "DOB4MUX": "DOB4",
        "DOB5MUX": "DOB5",
        "DOB6MUX": "DOB6",
        "DOB7MUX": "DOB7",
        "DOB8MUX": "DOB8",
        "DOB9MUX": "DOB9",
        "GSR": "ENABLED",
        "INITVAL_00": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_01": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_02": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_03": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "OCEAMUX": "OCEA",
        "OCEBMUX": "OCEB",
        "REGMODE_A": "NOREG",
        "REGMODE_B": "NOREG",
        "RESETMODE": "SYNC",
        "RSTAMUX": "RSTA",
        "RSTBMUX": "RSTB",
        "WEAMUX": "WEA",
        "WEBMUX": "WEB",
        "WID": "00000000000000000000000000000000",
        "WRITEMODE_A": "NORMAL",
        "WRITEMODE_B": "NORMAL"
      },
      "ports": {
        "DIA17": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DIA16": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "DIA15": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DIA14": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DIA13": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "DIA12": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DIA11": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DIA10": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIA9": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "DIA8": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "DIA7": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "DIA6": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DIA5": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "DIA4": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "DIA3": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "DIA2": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DIA1": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "DIA0": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "ADA13": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "ADA12": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "ADA11": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "ADA10": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "ADA9": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "ADA8": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "ADA7": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "ADA6": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "ADA5": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "ADA4": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "ADA3": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "ADA2": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "ADA1": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "ADA0": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WEA": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "RSTA": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "CSA2": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "CSA1": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "CSA0": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DOA17": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "DOA16": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "DOA15": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "DOA14": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "DOA13": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "DOA12": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "DOA11": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "DOA10": {
          "direction": "output",
          "bits": [ 49 ]
        },
        "DOA9": {
          "direction": "output",
          "bits": [ 50 ]
        },
        "DOA8": {
          "direction": "output",
          "bits": [ 51 ]
        },
        "DOA7": {
          "direction": "output",
          "bits": [ 52 ]
        },
        "DOA6": {
          "direction": "output",
          "bits": [ 53 ]
        },
        "DOA5": {
          "direction": "output",
          "bits": [ 54 ]
        },
        "DOA4": {
          "direction": "output",
          "bits": [ 55 ]
        },
        "DOA3": {
          "direction": "output",
          "bits": [ 56 ]
        },
        "DOA2": {
          "direction": "output",
          "bits": [ 57 ]
        },
        "DOA1": {
          "direction": "output",
          "bits": [ 58 ]
        },
        "DOA0": {
          "direction": "output",
          "bits": [ 59 ]
        },
        "DIB17": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "DIB16": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "DIB15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "DIB14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "DIB13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "DIB12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "DIB11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "DIB10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "DIB9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "DIB8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "DIB7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DIB6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "DIB5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "DIB4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "DIB3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "DIB2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "DIB1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "DIB0": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADB13": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADB12": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "ADB11": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "ADB10": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "ADB9": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ADB8": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "ADB7": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "ADB6": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "ADB5": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "ADB4": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "ADB3": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "ADB2": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "ADB1": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "ADB0": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "WEB": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "RSTB": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "CSB2": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "CSB1": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CSB0": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "DOB17": {
          "direction": "output",
          "bits": [ 100 ]
        },
        "DOB16": {
          "direction": "output",
          "bits": [ 101 ]
        },
        "DOB15": {
          "direction": "output",
          "bits": [ 102 ]
        },
        "DOB14": {
          "direction": "output",
          "bits": [ 103 ]
        },
        "DOB13": {
          "direction": "output",
          "bits": [ 104 ]
        },
        "DOB12": {
          "direction": "output",
          "bits": [ 105 ]
        },
        "DOB11": {
          "direction": "output",
          "bits": [ 106 ]
        },
        "DOB10": {
          "direction": "output",
          "bits": [ 107 ]
        },
        "DOB9": {
          "direction": "output",
          "bits": [ 108 ]
        },
        "DOB8": {
          "direction": "output",
          "bits": [ 109 ]
        },
        "DOB7": {
          "direction": "output",
          "bits": [ 110 ]
        },
        "DOB6": {
          "direction": "output",
          "bits": [ 111 ]
        },
        "DOB5": {
          "direction": "output",
          "bits": [ 112 ]
        },
        "DOB4": {
          "direction": "output",
          "bits": [ 113 ]
        },
        "DOB3": {
          "direction": "output",
          "bits": [ 114 ]
        },
        "DOB2": {
          "direction": "output",
          "bits": [ 115 ]
        },
        "DOB1": {
          "direction": "output",
          "bits": [ 116 ]
        },
        "DOB0": {
          "direction": "output",
          "bits": [ 117 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA0": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:604.91-604.95"
          }
        },
        "ADA1": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:604.85-604.89"
          }
        },
        "ADA10": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:604.30-604.35"
          }
        },
        "ADA11": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:604.23-604.28"
          }
        },
        "ADA12": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:604.16-604.21"
          }
        },
        "ADA13": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:604.9-604.14"
          }
        },
        "ADA2": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:604.79-604.83"
          }
        },
        "ADA3": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:604.73-604.77"
          }
        },
        "ADA4": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:604.67-604.71"
          }
        },
        "ADA5": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:604.61-604.65"
          }
        },
        "ADA6": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:604.55-604.59"
          }
        },
        "ADA7": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:604.49-604.53"
          }
        },
        "ADA8": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:604.43-604.47"
          }
        },
        "ADA9": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:604.37-604.41"
          }
        },
        "ADB0": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:610.91-610.95"
          }
        },
        "ADB1": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:610.85-610.89"
          }
        },
        "ADB10": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:610.30-610.35"
          }
        },
        "ADB11": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:610.23-610.28"
          }
        },
        "ADB12": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:610.16-610.21"
          }
        },
        "ADB13": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:610.9-610.14"
          }
        },
        "ADB2": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:610.79-610.83"
          }
        },
        "ADB3": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:610.73-610.77"
          }
        },
        "ADB4": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:610.67-610.71"
          }
        },
        "ADB5": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:610.61-610.65"
          }
        },
        "ADB6": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:610.55-610.59"
          }
        },
        "ADB7": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:610.49-610.53"
          }
        },
        "ADB8": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:610.43-610.47"
          }
        },
        "ADB9": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:610.37-610.41"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:605.9-605.12"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:611.9-611.12"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:605.20-605.24"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:611.20-611.24"
          }
        },
        "CSA0": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:606.21-606.25"
          }
        },
        "CSA1": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:606.15-606.19"
          }
        },
        "CSA2": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:606.9-606.13"
          }
        },
        "CSB0": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:612.21-612.25"
          }
        },
        "CSB1": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:612.15-612.19"
          }
        },
        "CSB2": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:612.9-612.13"
          }
        },
        "DIA0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:603.119-603.123"
          }
        },
        "DIA1": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:603.113-603.117"
          }
        },
        "DIA10": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:603.58-603.63"
          }
        },
        "DIA11": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:603.51-603.56"
          }
        },
        "DIA12": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:603.44-603.49"
          }
        },
        "DIA13": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:603.37-603.42"
          }
        },
        "DIA14": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:603.30-603.35"
          }
        },
        "DIA15": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:603.23-603.28"
          }
        },
        "DIA16": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:603.16-603.21"
          }
        },
        "DIA17": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:603.9-603.14"
          }
        },
        "DIA2": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:603.107-603.111"
          }
        },
        "DIA3": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:603.101-603.105"
          }
        },
        "DIA4": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:603.95-603.99"
          }
        },
        "DIA5": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:603.89-603.93"
          }
        },
        "DIA6": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:603.83-603.87"
          }
        },
        "DIA7": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:603.77-603.81"
          }
        },
        "DIA8": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:603.71-603.75"
          }
        },
        "DIA9": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:603.65-603.69"
          }
        },
        "DIB0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:609.119-609.123"
          }
        },
        "DIB1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:609.113-609.117"
          }
        },
        "DIB10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:609.58-609.63"
          }
        },
        "DIB11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:609.51-609.56"
          }
        },
        "DIB12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:609.44-609.49"
          }
        },
        "DIB13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:609.37-609.42"
          }
        },
        "DIB14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:609.30-609.35"
          }
        },
        "DIB15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:609.23-609.28"
          }
        },
        "DIB16": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:609.16-609.21"
          }
        },
        "DIB17": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:609.9-609.14"
          }
        },
        "DIB2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:609.107-609.111"
          }
        },
        "DIB3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:609.101-609.105"
          }
        },
        "DIB4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:609.95-609.99"
          }
        },
        "DIB5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:609.89-609.93"
          }
        },
        "DIB6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:609.83-609.87"
          }
        },
        "DIB7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:609.77-609.81"
          }
        },
        "DIB8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:609.71-609.75"
          }
        },
        "DIB9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:609.65-609.69"
          }
        },
        "DOA0": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:607.120-607.124"
          }
        },
        "DOA1": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:607.114-607.118"
          }
        },
        "DOA10": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:607.59-607.64"
          }
        },
        "DOA11": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:607.52-607.57"
          }
        },
        "DOA12": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:607.45-607.50"
          }
        },
        "DOA13": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:607.38-607.43"
          }
        },
        "DOA14": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:607.31-607.36"
          }
        },
        "DOA15": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:607.24-607.29"
          }
        },
        "DOA16": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:607.17-607.22"
          }
        },
        "DOA17": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:607.10-607.15"
          }
        },
        "DOA2": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:607.108-607.112"
          }
        },
        "DOA3": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:607.102-607.106"
          }
        },
        "DOA4": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:607.96-607.100"
          }
        },
        "DOA5": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:607.90-607.94"
          }
        },
        "DOA6": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:607.84-607.88"
          }
        },
        "DOA7": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:607.78-607.82"
          }
        },
        "DOA8": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:607.72-607.76"
          }
        },
        "DOA9": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:607.66-607.70"
          }
        },
        "DOB0": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:613.120-613.124"
          }
        },
        "DOB1": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:613.114-613.118"
          }
        },
        "DOB10": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:613.59-613.64"
          }
        },
        "DOB11": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:613.52-613.57"
          }
        },
        "DOB12": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:613.45-613.50"
          }
        },
        "DOB13": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:613.38-613.43"
          }
        },
        "DOB14": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:613.31-613.36"
          }
        },
        "DOB15": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:613.24-613.29"
          }
        },
        "DOB16": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:613.17-613.22"
          }
        },
        "DOB17": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:613.10-613.15"
          }
        },
        "DOB2": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:613.108-613.112"
          }
        },
        "DOB3": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:613.102-613.106"
          }
        },
        "DOB4": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:613.96-613.100"
          }
        },
        "DOB5": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:613.90-613.94"
          }
        },
        "DOB6": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:613.84-613.88"
          }
        },
        "DOB7": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:613.78-613.82"
          }
        },
        "DOB8": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:613.72-613.76"
          }
        },
        "DOB9": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:613.66-613.70"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:605.14-605.18"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:611.14-611.18"
          }
        },
        "RSTA": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:605.31-605.35"
          }
        },
        "RSTB": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:611.31-611.35"
          }
        },
        "WEA": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:605.26-605.29"
          }
        },
        "WEB": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:611.26-611.29"
          }
        }
      }
    },
    "DPR16X4C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:236.1-295.10"
      },
      "parameter_default_values": {
        "INITVAL": "0x0000000000000000 "
      },
      "ports": {
        "DI": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 16, 17, 18, 19 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DI": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:237.15-237.17"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:241.16-241.18"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:239.15-239.18"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:240.15-240.18"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:238.9-238.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:238.14-238.17"
          }
        }
      }
    },
    "DQSBUFM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:316.1-331.10"
      },
      "parameter_default_values": {
        "DQS_LI_DEL_ADJ": "FACTORYONLY",
        "DQS_LI_DEL_VAL": "00000000000000000000000000000000",
        "DQS_LO_DEL_ADJ": "FACTORYONLY",
        "DQS_LO_DEL_VAL": "00000000000000000000000000000000",
        "GSR": "ENABLED"
      },
      "ports": {
        "DQSI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "READ1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "READ0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "READCLKSEL2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "READCLKSEL1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "READCLKSEL0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DDRDEL": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "DYNDELAY7": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "DYNDELAY6": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "DYNDELAY5": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DYNDELAY4": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "DYNDELAY3": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "DYNDELAY2": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "DYNDELAY1": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DYNDELAY0": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RDLOADN": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RDMOVE": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RDDIRECTION": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "WRLOADN": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "WRMOVE": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "WRDIRECTION": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "PAUSE": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "DQSR90": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "DQSW": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "DQSW270": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "RDPNTR2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "RDPNTR1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "RDPNTR0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "WRPNTR2": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "WRPNTR1": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "WRPNTR0": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "DATAVALID": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "BURSTDET": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "RDCFLAG": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "WRCFLAG": {
          "direction": "output",
          "bits": [ 39 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BURSTDET": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:324.20-324.28"
          }
        },
        "DATAVALID": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:324.9-324.18"
          }
        },
        "DDRDEL": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:317.67-317.73"
          }
        },
        "DQSI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:317.8-317.12"
          }
        },
        "DQSR90": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:322.9-322.15"
          }
        },
        "DQSW": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:322.17-322.21"
          }
        },
        "DQSW270": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:322.23-322.30"
          }
        },
        "DYNDELAY0": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:320.41-320.50"
          }
        },
        "DYNDELAY1": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:320.30-320.39"
          }
        },
        "DYNDELAY2": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:320.19-320.28"
          }
        },
        "DYNDELAY3": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:320.8-320.17"
          }
        },
        "DYNDELAY4": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:319.41-319.50"
          }
        },
        "DYNDELAY5": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:319.30-319.39"
          }
        },
        "DYNDELAY6": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:319.19-319.28"
          }
        },
        "DYNDELAY7": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:319.8-319.17"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:318.8-318.12"
          }
        },
        "PAUSE": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:321.73-321.78"
          }
        },
        "RDCFLAG": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:324.30-324.37"
          }
        },
        "RDDIRECTION": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:321.30-321.41"
          }
        },
        "RDLOADN": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:321.13-321.20"
          }
        },
        "RDMOVE": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:321.22-321.28"
          }
        },
        "RDPNTR0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:323.27-323.34"
          }
        },
        "RDPNTR1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:323.18-323.25"
          }
        },
        "RDPNTR2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:323.9-323.16"
          }
        },
        "READ0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:317.21-317.26"
          }
        },
        "READ1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:317.14-317.19"
          }
        },
        "READCLKSEL0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:317.54-317.65"
          }
        },
        "READCLKSEL1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:317.41-317.52"
          }
        },
        "READCLKSEL2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:317.28-317.39"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:321.8-321.11"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:318.14-318.18"
          }
        },
        "WRCFLAG": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:324.39-324.46"
          }
        },
        "WRDIRECTION": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:321.60-321.71"
          }
        },
        "WRLOADN": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:321.43-321.50"
          }
        },
        "WRMOVE": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:321.52-321.58"
          }
        },
        "WRPNTR0": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:323.54-323.61"
          }
        },
        "WRPNTR1": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:323.45-323.52"
          }
        },
        "WRPNTR2": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:323.36-323.43"
          }
        }
      }
    },
    "DTR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:168.1-172.10"
      },
      "ports": {
        "STARTPULSE": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DTROUT7": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "DTROUT6": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "DTROUT5": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "DTROUT4": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "DTROUT3": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "DTROUT2": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "DTROUT1": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "DTROUT0": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DTROUT0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:170.72-170.79"
          }
        },
        "DTROUT1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:170.63-170.70"
          }
        },
        "DTROUT2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:170.54-170.61"
          }
        },
        "DTROUT3": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:170.45-170.52"
          }
        },
        "DTROUT4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:170.36-170.43"
          }
        },
        "DTROUT5": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:170.27-170.34"
          }
        },
        "DTROUT6": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:170.18-170.25"
          }
        },
        "DTROUT7": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:170.9-170.16"
          }
        },
        "STARTPULSE": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:169.8-169.18"
          }
        }
      }
    },
    "ECLKBRIDGECS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:368.1-372.10"
      },
      "ports": {
        "CLK0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SEL": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECSOUT": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:369.8-369.12"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:369.14-369.18"
          }
        },
        "ECSOUT": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:370.9-370.15"
          }
        },
        "SEL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:369.20-369.23"
          }
        }
      }
    },
    "ECLKSYNCB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:361.1-365.10"
      },
      "ports": {
        "ECLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "STOP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ECLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:362.8-362.13"
          }
        },
        "ECLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:363.9-363.14"
          }
        },
        "STOP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:362.15-362.19"
          }
        }
      }
    },
    "EHXPLLL": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:120.1-165.10"
      },
      "parameter_default_values": {
        "CLKFB_DIV": "00000000000000000000000000000001",
        "CLKI_DIV": "00000000000000000000000000000001",
        "CLKOP_CPHASE": "00000000000000000000000000000000",
        "CLKOP_DIV": "00000000000000000000000000001000",
        "CLKOP_ENABLE": "ENABLED",
        "CLKOP_FPHASE": "00000000000000000000000000000000",
        "CLKOP_TRIM_DELAY": "00000000000000000000000000000000",
        "CLKOP_TRIM_POL": "RISING",
        "CLKOS2_CPHASE": "00000000000000000000000000000000",
        "CLKOS2_DIV": "00000000000000000000000000001000",
        "CLKOS2_ENABLE": "DISABLED",
        "CLKOS2_FPHASE": "00000000000000000000000000000000",
        "CLKOS3_CPHASE": "00000000000000000000000000000000",
        "CLKOS3_DIV": "00000000000000000000000000001000",
        "CLKOS3_ENABLE": "DISABLED",
        "CLKOS3_FPHASE": "00000000000000000000000000000000",
        "CLKOS_CPHASE": "00000000000000000000000000000000",
        "CLKOS_DIV": "00000000000000000000000000001000",
        "CLKOS_ENABLE": "DISABLED",
        "CLKOS_FPHASE": "00000000000000000000000000000000",
        "CLKOS_TRIM_DELAY": "00000000000000000000000000000000",
        "CLKOS_TRIM_POL": "RISING",
        "DPHASE_SOURCE": "DISABLED",
        "FEEDBK_PATH": "CLKOP",
        "INTFB_WAKE": "DISABLED",
        "INT_LOCK_STICKY": "ENABLED",
        "OUTDIVIDER_MUXA": "DIVA",
        "OUTDIVIDER_MUXB": "DIVB",
        "OUTDIVIDER_MUXC": "DIVC",
        "OUTDIVIDER_MUXD": "DIVD",
        "PLLRST_ENA": "DISABLED",
        "PLL_LOCK_DELAY": "00000000000000000000000011001000",
        "PLL_LOCK_MODE": "00000000000000000000000000000000",
        "REFIN_RESET": "DISABLED",
        "STDBY_ENABLE": "DISABLED",
        "SYNC_ENABLE": "DISABLED"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "PHASESEL1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "PHASESEL0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "PHASEDIR": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "PHASESTEP": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "PHASELOADREG": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "STDBY": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "PLLWAKESYNC": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "ENCLKOP": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "ENCLKOS": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "ENCLKOS2": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "ENCLKOS3": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "CLKOP": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "CLKOS": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "CLKOS2": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "CLKOS3": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "INTLOCK": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "REFCLK": {
          "direction": "output",
          "bits": [ 22 ]
        },
        "CLKINTFB": {
          "direction": "output",
          "bits": [ 23 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:121.14-121.19"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:121.8-121.12"
          }
        },
        "CLKINTFB": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:127.17-127.25"
          }
        },
        "CLKOP": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:125.9-125.14"
          }
        },
        "CLKOS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:125.16-125.21"
          }
        },
        "CLKOS2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:125.23-125.29"
          }
        },
        "CLKOS3": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:125.31-125.37"
          }
        },
        "ENCLKOP": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:124.13-124.20"
          }
        },
        "ENCLKOS": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:124.22-124.29"
          }
        },
        "ENCLKOS2": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:124.31-124.39"
          }
        },
        "ENCLKOS3": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:124.41-124.49"
          }
        },
        "INTLOCK": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:126.15-126.22"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:126.9-126.13"
          }
        },
        "PHASEDIR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:122.30-122.38"
          }
        },
        "PHASELOADREG": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:122.51-122.63"
          }
        },
        "PHASESEL0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:122.19-122.28"
          }
        },
        "PHASESEL1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:122.8-122.17"
          }
        },
        "PHASESTEP": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:122.40-122.49"
          }
        },
        "PLLWAKESYNC": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:123.15-123.26"
          }
        },
        "REFCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:127.9-127.15"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:124.8-124.11"
          }
        },
        "STDBY": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:123.8-123.13"
          }
        }
      }
    },
    "EXTREFB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:703.1-710.10"
      },
      "parameter_default_values": {
        "REFCK_DCBIAS_EN": "0b0",
        "REFCK_PWDNB": "0b0",
        "REFCK_RTERM": "0b0"
      },
      "ports": {
        "REFCLKP": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "REFCLKN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "REFCLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "REFCLKN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:704.18-704.25"
          }
        },
        "REFCLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:705.9-705.16"
          }
        },
        "REFCLKP": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:704.9-704.16"
          }
        }
      }
    },
    "FD1P3AX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:2.1-2.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:2.33-2.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:2.26-2.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:2.44-2.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:2.29-2.31"
          }
        }
      }
    },
    "FD1P3AY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:3.1-3.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:3.33-3.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:3.26-3.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:3.44-3.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:3.29-3.31"
          }
        }
      }
    },
    "FD1P3BX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:4.1-4.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:4.33-4.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:4.26-4.27"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:4.22-4.24"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:4.44-4.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:4.29-4.31"
          }
        }
      }
    },
    "FD1P3DX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:5.1-5.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:5.22-5.24"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:5.33-5.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:5.26-5.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:5.44-5.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:5.29-5.31"
          }
        }
      }
    },
    "FD1P3IX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:6.1-6.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:6.22-6.24"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:6.33-6.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:6.26-6.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:6.44-6.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:6.29-6.31"
          }
        }
      }
    },
    "FD1P3JX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:7.1-7.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:7.33-7.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:7.26-7.27"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:7.22-7.24"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:7.44-7.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:7.29-7.31"
          }
        }
      }
    },
    "FD1S3AX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:8.1-8.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:8.33-8.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:8.26-8.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:8.44-8.45"
          }
        }
      }
    },
    "FD1S3AY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:9.1-9.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:9.33-9.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:9.26-9.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:9.44-9.45"
          }
        }
      }
    },
    "FD1S3BX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:10.1-10.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:10.33-10.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:10.26-10.27"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:10.22-10.24"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:10.44-10.45"
          }
        }
      }
    },
    "FD1S3DX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:11.1-11.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:11.22-11.24"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:11.33-11.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:11.26-11.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:11.44-11.45"
          }
        }
      }
    },
    "FD1S3IX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:12.1-12.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:12.22-12.24"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:12.33-12.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:12.26-12.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:12.44-12.45"
          }
        }
      }
    },
    "FD1S3JX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:13.1-13.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:13.33-13.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:13.26-13.27"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:13.22-13.24"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:13.44-13.45"
          }
        }
      }
    },
    "GSR": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:729.1-732.10"
      },
      "ports": {
        "GSR": {
          "direction": "input",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GSR": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:730.8-730.11"
          }
        }
      }
    },
    "IB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:2.1-2.132"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:2.20-2.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:2.34-2.35"
          }
        }
      }
    },
    "IBPD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:4.1-4.132"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:4.20-4.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:4.34-4.35"
          }
        }
      }
    },
    "IBPU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:3.1-3.132"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:3.20-3.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:3.34-3.35"
          }
        }
      }
    },
    "IDDR71B": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:233.1-238.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "ALIGNWD": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "Q4": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "Q5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "Q6": {
          "direction": "output",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALIGNWD": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:234.28-234.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:234.8-234.9"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:234.17-234.21"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:235.9-235.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:235.13-235.15"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:235.17-235.19"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:235.21-235.23"
          }
        },
        "Q4": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:235.25-235.27"
          }
        },
        "Q5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:235.29-235.31"
          }
        },
        "Q6": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:235.33-235.35"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:234.23-234.26"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:234.11-234.15"
          }
        }
      }
    },
    "IDDRX1F": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:217.1-222.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:218.8-218.9"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:219.9-219.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:219.13-219.15"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:218.17-218.20"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:218.11-218.15"
          }
        }
      }
    },
    "IDDRX2DQA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:241.1-247.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DQSR90": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RDPNTR2": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RDPNTR1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "RDPNTR0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "WRPNTR2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "WRPNTR1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "WRPNTR0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "QWL": {
          "direction": "output",
          "bits": [ 17 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:242.8-242.9"
          }
        },
        "DQSR90": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:242.11-242.17"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:242.19-242.23"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:244.9-244.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:244.13-244.15"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:244.17-244.19"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:244.21-244.23"
          }
        },
        "QWL": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:244.25-244.28"
          }
        },
        "RDPNTR0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:243.26-243.33"
          }
        },
        "RDPNTR1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:243.17-243.24"
          }
        },
        "RDPNTR2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:243.8-243.15"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:242.31-242.34"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:242.25-242.29"
          }
        },
        "WRPNTR0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:243.53-243.60"
          }
        },
        "WRPNTR1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:243.44-243.51"
          }
        },
        "WRPNTR2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:243.35-243.42"
          }
        }
      }
    },
    "IDDRX2F": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:225.1-230.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:226.8-226.9"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:226.17-226.21"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:227.9-227.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:227.13-227.15"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:227.17-227.19"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:227.21-227.23"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:226.23-226.26"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:226.11-226.15"
          }
        }
      }
    },
    "IFS1P3BX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:26.1-26.301"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:26.27-26.28"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:26.23-26.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:26.47-26.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:26.34-26.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:26.30-26.32"
          }
        }
      }
    },
    "IFS1P3DX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:27.1-27.301"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:27.23-27.25"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:27.27-27.28"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:27.47-27.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:27.34-27.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:27.30-27.32"
          }
        }
      }
    },
    "IFS1P3IX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:28.1-28.301"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:28.23-28.25"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:28.27-28.28"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:28.47-28.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:28.34-28.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:28.30-28.32"
          }
        }
      }
    },
    "IFS1P3JX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:29.1-29.301"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:29.27-29.28"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:29.23-29.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:29.47-29.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:29.34-29.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:29.30-29.32"
          }
        }
      }
    },
    "ILVDS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:13.1-13.114"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "AN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:13.20-13.21"
          }
        },
        "AN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:13.23-13.25"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:13.34-13.35"
          }
        }
      }
    },
    "INV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:422.1-424.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:422.18-422.19"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:422.28-422.29"
          }
        }
      }
    },
    "JTAGG": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:189.1-196.10"
      },
      "parameter_default_values": {
        "ER1": "ENABLED",
        "ER2": "ENABLED"
      },
      "ports": {
        "TCK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TMS": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TDI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "JTDO2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "JTDO1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TDO": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "JTDI": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "JTCK": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "JRTI2": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "JRTI1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "JSHIFT": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "JUPDATE": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "JRSTN": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "JCE2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "JCE1": {
          "direction": "output",
          "bits": [ 16 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "JCE1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:192.39-192.43"
          }
        },
        "JCE2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:192.33-192.37"
          }
        },
        "JRSTN": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:192.26-192.31"
          }
        },
        "JRTI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:191.33-191.38"
          }
        },
        "JRTI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:191.26-191.31"
          }
        },
        "JSHIFT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:192.9-192.15"
          }
        },
        "JTCK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:191.20-191.24"
          }
        },
        "JTDI": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:191.14-191.18"
          }
        },
        "JTDO1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:190.30-190.35"
          }
        },
        "JTDO2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:190.23-190.28"
          }
        },
        "JUPDATE": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:192.17-192.24"
          }
        },
        "TCK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:190.8-190.11"
          }
        },
        "TDI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:190.18-190.21"
          }
        },
        "TDO": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:191.9-191.12"
          }
        },
        "TMS": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:190.13-190.16"
          }
        }
      }
    },
    "L6MUX21": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:65.1-72.10"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SD": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:65.23-65.25"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:65.27-65.29"
          }
        },
        "SD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:65.31-65.33"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:65.42-65.43"
          }
        }
      }
    },
    "LUT2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:300.1-304.10"
      },
      "parameter_default_values": {
        "INIT": "0000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:300.19-300.20"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:300.22-300.23"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:300.32-300.33"
          }
        }
      }
    },
    "LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:4.1-16.10"
      },
      "parameter_default_values": {
        "INIT": "0000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:4.19-4.20"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:4.22-4.23"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:4.25-4.26"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:4.28-4.29"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:4.38-4.39"
          }
        }
      }
    },
    "MULT18X18D": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:5.1-48.10"
      },
      "parameter_default_values": {
        "CAS_MATCH_REG": "FALSE",
        "CLK0_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK1_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK2_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK3_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "GSR": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "HIGHSPEED_CLK": "NONE",
        "MULT_BYPASS": "00000000000000000000000000000000000000000000000000000000000000000100010001001001010100110100000101000010010011000100010101000100",
        "REG_INPUTA_CE": "CE0",
        "REG_INPUTA_CLK": "NONE",
        "REG_INPUTA_RST": "RST0",
        "REG_INPUTB_CE": "CE0",
        "REG_INPUTB_CLK": "NONE",
        "REG_INPUTB_RST": "RST0",
        "REG_INPUTC_CE": "CE0",
        "REG_INPUTC_CLK": "NONE",
        "REG_INPUTC_RST": "RST0",
        "REG_OUTPUT_CE": "CE0",
        "REG_OUTPUT_CLK": "NONE",
        "REG_OUTPUT_RST": "RST0",
        "REG_PIPELINE_CE": "CE0",
        "REG_PIPELINE_CLK": "NONE",
        "REG_PIPELINE_RST": "RST0",
        "RESETMODE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011",
        "SOURCEB_MODE": "00000000000000000000000000000000000000000000000000000000000000000000000001000010010111110101001101001000010010010100011001010100"
      },
      "ports": {
        "A0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "A5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "A6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "A7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "A8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "A9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "A10": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "A11": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "A12": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "A13": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "A14": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "A15": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "A16": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "A17": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "B3": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "B4": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "B5": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "B6": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "B7": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "B8": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "B9": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "B10": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "B11": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "B12": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "B13": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "B14": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "B15": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "B16": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "B17": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "C3": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "C4": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "C5": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "C6": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "C7": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "C8": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "C9": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "C10": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "C11": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "C12": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "C13": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "C14": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "C15": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "C16": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "C17": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "SIGNEDA": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "SIGNEDB": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "SOURCEA": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "SOURCEB": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "CLK0": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "CLK1": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "CLK2": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "CLK3": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "CE0": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "CE1": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "CE2": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "CE3": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "RST0": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "RST1": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "RST2": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "RST3": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "SRIA0": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "SRIA1": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "SRIA2": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "SRIA3": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "SRIA4": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "SRIA5": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "SRIA6": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "SRIA7": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "SRIA8": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "SRIA9": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "SRIA10": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "SRIA11": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SRIA12": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "SRIA13": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "SRIA14": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "SRIA15": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "SRIA16": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "SRIA17": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "SRIB0": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "SRIB1": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "SRIB2": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "SRIB3": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "SRIB4": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "SRIB5": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "SRIB6": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "SRIB7": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "SRIB8": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "SRIB9": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "SRIB10": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "SRIB11": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "SRIB12": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "SRIB13": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "SRIB14": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "SRIB15": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "SRIB16": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "SRIB17": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "SROA0": {
          "direction": "output",
          "bits": [ 108 ]
        },
        "SROA1": {
          "direction": "output",
          "bits": [ 109 ]
        },
        "SROA2": {
          "direction": "output",
          "bits": [ 110 ]
        },
        "SROA3": {
          "direction": "output",
          "bits": [ 111 ]
        },
        "SROA4": {
          "direction": "output",
          "bits": [ 112 ]
        },
        "SROA5": {
          "direction": "output",
          "bits": [ 113 ]
        },
        "SROA6": {
          "direction": "output",
          "bits": [ 114 ]
        },
        "SROA7": {
          "direction": "output",
          "bits": [ 115 ]
        },
        "SROA8": {
          "direction": "output",
          "bits": [ 116 ]
        },
        "SROA9": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "SROA10": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SROA11": {
          "direction": "output",
          "bits": [ 119 ]
        },
        "SROA12": {
          "direction": "output",
          "bits": [ 120 ]
        },
        "SROA13": {
          "direction": "output",
          "bits": [ 121 ]
        },
        "SROA14": {
          "direction": "output",
          "bits": [ 122 ]
        },
        "SROA15": {
          "direction": "output",
          "bits": [ 123 ]
        },
        "SROA16": {
          "direction": "output",
          "bits": [ 124 ]
        },
        "SROA17": {
          "direction": "output",
          "bits": [ 125 ]
        },
        "SROB0": {
          "direction": "output",
          "bits": [ 126 ]
        },
        "SROB1": {
          "direction": "output",
          "bits": [ 127 ]
        },
        "SROB2": {
          "direction": "output",
          "bits": [ 128 ]
        },
        "SROB3": {
          "direction": "output",
          "bits": [ 129 ]
        },
        "SROB4": {
          "direction": "output",
          "bits": [ 130 ]
        },
        "SROB5": {
          "direction": "output",
          "bits": [ 131 ]
        },
        "SROB6": {
          "direction": "output",
          "bits": [ 132 ]
        },
        "SROB7": {
          "direction": "output",
          "bits": [ 133 ]
        },
        "SROB8": {
          "direction": "output",
          "bits": [ 134 ]
        },
        "SROB9": {
          "direction": "output",
          "bits": [ 135 ]
        },
        "SROB10": {
          "direction": "output",
          "bits": [ 136 ]
        },
        "SROB11": {
          "direction": "output",
          "bits": [ 137 ]
        },
        "SROB12": {
          "direction": "output",
          "bits": [ 138 ]
        },
        "SROB13": {
          "direction": "output",
          "bits": [ 139 ]
        },
        "SROB14": {
          "direction": "output",
          "bits": [ 140 ]
        },
        "SROB15": {
          "direction": "output",
          "bits": [ 141 ]
        },
        "SROB16": {
          "direction": "output",
          "bits": [ 142 ]
        },
        "SROB17": {
          "direction": "output",
          "bits": [ 143 ]
        },
        "ROA0": {
          "direction": "output",
          "bits": [ 144 ]
        },
        "ROA1": {
          "direction": "output",
          "bits": [ 145 ]
        },
        "ROA2": {
          "direction": "output",
          "bits": [ 146 ]
        },
        "ROA3": {
          "direction": "output",
          "bits": [ 147 ]
        },
        "ROA4": {
          "direction": "output",
          "bits": [ 148 ]
        },
        "ROA5": {
          "direction": "output",
          "bits": [ 149 ]
        },
        "ROA6": {
          "direction": "output",
          "bits": [ 150 ]
        },
        "ROA7": {
          "direction": "output",
          "bits": [ 151 ]
        },
        "ROA8": {
          "direction": "output",
          "bits": [ 152 ]
        },
        "ROA9": {
          "direction": "output",
          "bits": [ 153 ]
        },
        "ROA10": {
          "direction": "output",
          "bits": [ 154 ]
        },
        "ROA11": {
          "direction": "output",
          "bits": [ 155 ]
        },
        "ROA12": {
          "direction": "output",
          "bits": [ 156 ]
        },
        "ROA13": {
          "direction": "output",
          "bits": [ 157 ]
        },
        "ROA14": {
          "direction": "output",
          "bits": [ 158 ]
        },
        "ROA15": {
          "direction": "output",
          "bits": [ 159 ]
        },
        "ROA16": {
          "direction": "output",
          "bits": [ 160 ]
        },
        "ROA17": {
          "direction": "output",
          "bits": [ 161 ]
        },
        "ROB0": {
          "direction": "output",
          "bits": [ 162 ]
        },
        "ROB1": {
          "direction": "output",
          "bits": [ 163 ]
        },
        "ROB2": {
          "direction": "output",
          "bits": [ 164 ]
        },
        "ROB3": {
          "direction": "output",
          "bits": [ 165 ]
        },
        "ROB4": {
          "direction": "output",
          "bits": [ 166 ]
        },
        "ROB5": {
          "direction": "output",
          "bits": [ 167 ]
        },
        "ROB6": {
          "direction": "output",
          "bits": [ 168 ]
        },
        "ROB7": {
          "direction": "output",
          "bits": [ 169 ]
        },
        "ROB8": {
          "direction": "output",
          "bits": [ 170 ]
        },
        "ROB9": {
          "direction": "output",
          "bits": [ 171 ]
        },
        "ROB10": {
          "direction": "output",
          "bits": [ 172 ]
        },
        "ROB11": {
          "direction": "output",
          "bits": [ 173 ]
        },
        "ROB12": {
          "direction": "output",
          "bits": [ 174 ]
        },
        "ROB13": {
          "direction": "output",
          "bits": [ 175 ]
        },
        "ROB14": {
          "direction": "output",
          "bits": [ 176 ]
        },
        "ROB15": {
          "direction": "output",
          "bits": [ 177 ]
        },
        "ROB16": {
          "direction": "output",
          "bits": [ 178 ]
        },
        "ROB17": {
          "direction": "output",
          "bits": [ 179 ]
        },
        "ROC0": {
          "direction": "output",
          "bits": [ 180 ]
        },
        "ROC1": {
          "direction": "output",
          "bits": [ 181 ]
        },
        "ROC2": {
          "direction": "output",
          "bits": [ 182 ]
        },
        "ROC3": {
          "direction": "output",
          "bits": [ 183 ]
        },
        "ROC4": {
          "direction": "output",
          "bits": [ 184 ]
        },
        "ROC5": {
          "direction": "output",
          "bits": [ 185 ]
        },
        "ROC6": {
          "direction": "output",
          "bits": [ 186 ]
        },
        "ROC7": {
          "direction": "output",
          "bits": [ 187 ]
        },
        "ROC8": {
          "direction": "output",
          "bits": [ 188 ]
        },
        "ROC9": {
          "direction": "output",
          "bits": [ 189 ]
        },
        "ROC10": {
          "direction": "output",
          "bits": [ 190 ]
        },
        "ROC11": {
          "direction": "output",
          "bits": [ 191 ]
        },
        "ROC12": {
          "direction": "output",
          "bits": [ 192 ]
        },
        "ROC13": {
          "direction": "output",
          "bits": [ 193 ]
        },
        "ROC14": {
          "direction": "output",
          "bits": [ 194 ]
        },
        "ROC15": {
          "direction": "output",
          "bits": [ 195 ]
        },
        "ROC16": {
          "direction": "output",
          "bits": [ 196 ]
        },
        "ROC17": {
          "direction": "output",
          "bits": [ 197 ]
        },
        "P0": {
          "direction": "output",
          "bits": [ 198 ]
        },
        "P1": {
          "direction": "output",
          "bits": [ 199 ]
        },
        "P2": {
          "direction": "output",
          "bits": [ 200 ]
        },
        "P3": {
          "direction": "output",
          "bits": [ 201 ]
        },
        "P4": {
          "direction": "output",
          "bits": [ 202 ]
        },
        "P5": {
          "direction": "output",
          "bits": [ 203 ]
        },
        "P6": {
          "direction": "output",
          "bits": [ 204 ]
        },
        "P7": {
          "direction": "output",
          "bits": [ 205 ]
        },
        "P8": {
          "direction": "output",
          "bits": [ 206 ]
        },
        "P9": {
          "direction": "output",
          "bits": [ 207 ]
        },
        "P10": {
          "direction": "output",
          "bits": [ 208 ]
        },
        "P11": {
          "direction": "output",
          "bits": [ 209 ]
        },
        "P12": {
          "direction": "output",
          "bits": [ 210 ]
        },
        "P13": {
          "direction": "output",
          "bits": [ 211 ]
        },
        "P14": {
          "direction": "output",
          "bits": [ 212 ]
        },
        "P15": {
          "direction": "output",
          "bits": [ 213 ]
        },
        "P16": {
          "direction": "output",
          "bits": [ 214 ]
        },
        "P17": {
          "direction": "output",
          "bits": [ 215 ]
        },
        "P18": {
          "direction": "output",
          "bits": [ 216 ]
        },
        "P19": {
          "direction": "output",
          "bits": [ 217 ]
        },
        "P20": {
          "direction": "output",
          "bits": [ 218 ]
        },
        "P21": {
          "direction": "output",
          "bits": [ 219 ]
        },
        "P22": {
          "direction": "output",
          "bits": [ 220 ]
        },
        "P23": {
          "direction": "output",
          "bits": [ 221 ]
        },
        "P24": {
          "direction": "output",
          "bits": [ 222 ]
        },
        "P25": {
          "direction": "output",
          "bits": [ 223 ]
        },
        "P26": {
          "direction": "output",
          "bits": [ 224 ]
        },
        "P27": {
          "direction": "output",
          "bits": [ 225 ]
        },
        "P28": {
          "direction": "output",
          "bits": [ 226 ]
        },
        "P29": {
          "direction": "output",
          "bits": [ 227 ]
        },
        "P30": {
          "direction": "output",
          "bits": [ 228 ]
        },
        "P31": {
          "direction": "output",
          "bits": [ 229 ]
        },
        "P32": {
          "direction": "output",
          "bits": [ 230 ]
        },
        "P33": {
          "direction": "output",
          "bits": [ 231 ]
        },
        "P34": {
          "direction": "output",
          "bits": [ 232 ]
        },
        "P35": {
          "direction": "output",
          "bits": [ 233 ]
        },
        "SIGNEDP": {
          "direction": "output",
          "bits": [ 234 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.8-6.10"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.12-6.14"
          }
        },
        "A10": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.48-6.51"
          }
        },
        "A11": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.53-6.56"
          }
        },
        "A12": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.58-6.61"
          }
        },
        "A13": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.63-6.66"
          }
        },
        "A14": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.68-6.71"
          }
        },
        "A15": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.73-6.76"
          }
        },
        "A16": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.78-6.81"
          }
        },
        "A17": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.83-6.86"
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.16-6.18"
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.20-6.22"
          }
        },
        "A4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.24-6.26"
          }
        },
        "A5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.28-6.30"
          }
        },
        "A6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.32-6.34"
          }
        },
        "A7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.36-6.38"
          }
        },
        "A8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.40-6.42"
          }
        },
        "A9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.44-6.46"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.8-7.10"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.12-7.14"
          }
        },
        "B10": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.48-7.51"
          }
        },
        "B11": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.53-7.56"
          }
        },
        "B12": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.58-7.61"
          }
        },
        "B13": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.63-7.66"
          }
        },
        "B14": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.68-7.71"
          }
        },
        "B15": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.73-7.76"
          }
        },
        "B16": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.78-7.81"
          }
        },
        "B17": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.83-7.86"
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.16-7.18"
          }
        },
        "B3": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.20-7.22"
          }
        },
        "B4": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.24-7.26"
          }
        },
        "B5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.28-7.30"
          }
        },
        "B6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.32-7.34"
          }
        },
        "B7": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.36-7.38"
          }
        },
        "B8": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.40-7.42"
          }
        },
        "B9": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.44-7.46"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.8-8.10"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.12-8.14"
          }
        },
        "C10": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.48-8.51"
          }
        },
        "C11": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.53-8.56"
          }
        },
        "C12": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.58-8.61"
          }
        },
        "C13": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.63-8.66"
          }
        },
        "C14": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.68-8.71"
          }
        },
        "C15": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.73-8.76"
          }
        },
        "C16": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.78-8.81"
          }
        },
        "C17": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.83-8.86"
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.16-8.18"
          }
        },
        "C3": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.20-8.22"
          }
        },
        "C4": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.24-8.26"
          }
        },
        "C5": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.28-8.30"
          }
        },
        "C6": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.32-8.34"
          }
        },
        "C7": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.36-8.38"
          }
        },
        "C8": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.40-8.42"
          }
        },
        "C9": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.44-8.46"
          }
        },
        "CE0": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:11.8-11.11"
          }
        },
        "CE1": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:11.13-11.16"
          }
        },
        "CE2": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:11.18-11.21"
          }
        },
        "CE3": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:11.23-11.26"
          }
        },
        "CLK0": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:10.8-10.12"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:10.14-10.18"
          }
        },
        "CLK2": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:10.20-10.24"
          }
        },
        "CLK3": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:10.26-10.30"
          }
        },
        "P0": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.9-20.11"
          }
        },
        "P1": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.13-20.15"
          }
        },
        "P10": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.49-20.52"
          }
        },
        "P11": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.54-20.57"
          }
        },
        "P12": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.59-20.62"
          }
        },
        "P13": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.64-20.67"
          }
        },
        "P14": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.69-20.72"
          }
        },
        "P15": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.74-20.77"
          }
        },
        "P16": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.79-20.82"
          }
        },
        "P17": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.84-20.87"
          }
        },
        "P18": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.89-20.92"
          }
        },
        "P19": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.94-20.97"
          }
        },
        "P2": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.17-20.19"
          }
        },
        "P20": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.99-20.102"
          }
        },
        "P21": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.104-20.107"
          }
        },
        "P22": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.109-20.112"
          }
        },
        "P23": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.114-20.117"
          }
        },
        "P24": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.119-20.122"
          }
        },
        "P25": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.124-20.127"
          }
        },
        "P26": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.129-20.132"
          }
        },
        "P27": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.134-20.137"
          }
        },
        "P28": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.139-20.142"
          }
        },
        "P29": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.144-20.147"
          }
        },
        "P3": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.21-20.23"
          }
        },
        "P30": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.149-20.152"
          }
        },
        "P31": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.154-20.157"
          }
        },
        "P32": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.159-20.162"
          }
        },
        "P33": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.164-20.167"
          }
        },
        "P34": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.169-20.172"
          }
        },
        "P35": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.174-20.177"
          }
        },
        "P4": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.25-20.27"
          }
        },
        "P5": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.29-20.31"
          }
        },
        "P6": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.33-20.35"
          }
        },
        "P7": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.37-20.39"
          }
        },
        "P8": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.41-20.43"
          }
        },
        "P9": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.45-20.47"
          }
        },
        "ROA0": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.9-17.13"
          }
        },
        "ROA1": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.15-17.19"
          }
        },
        "ROA10": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.69-17.74"
          }
        },
        "ROA11": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.76-17.81"
          }
        },
        "ROA12": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.83-17.88"
          }
        },
        "ROA13": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.90-17.95"
          }
        },
        "ROA14": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.97-17.102"
          }
        },
        "ROA15": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.104-17.109"
          }
        },
        "ROA16": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.111-17.116"
          }
        },
        "ROA17": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.118-17.123"
          }
        },
        "ROA2": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.21-17.25"
          }
        },
        "ROA3": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.27-17.31"
          }
        },
        "ROA4": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.33-17.37"
          }
        },
        "ROA5": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.39-17.43"
          }
        },
        "ROA6": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.45-17.49"
          }
        },
        "ROA7": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.51-17.55"
          }
        },
        "ROA8": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.57-17.61"
          }
        },
        "ROA9": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.63-17.67"
          }
        },
        "ROB0": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.9-18.13"
          }
        },
        "ROB1": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.15-18.19"
          }
        },
        "ROB10": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.69-18.74"
          }
        },
        "ROB11": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.76-18.81"
          }
        },
        "ROB12": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.83-18.88"
          }
        },
        "ROB13": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.90-18.95"
          }
        },
        "ROB14": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.97-18.102"
          }
        },
        "ROB15": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.104-18.109"
          }
        },
        "ROB16": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.111-18.116"
          }
        },
        "ROB17": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.118-18.123"
          }
        },
        "ROB2": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.21-18.25"
          }
        },
        "ROB3": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.27-18.31"
          }
        },
        "ROB4": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.33-18.37"
          }
        },
        "ROB5": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.39-18.43"
          }
        },
        "ROB6": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.45-18.49"
          }
        },
        "ROB7": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.51-18.55"
          }
        },
        "ROB8": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.57-18.61"
          }
        },
        "ROB9": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.63-18.67"
          }
        },
        "ROC0": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.9-19.13"
          }
        },
        "ROC1": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.15-19.19"
          }
        },
        "ROC10": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.69-19.74"
          }
        },
        "ROC11": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.76-19.81"
          }
        },
        "ROC12": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.83-19.88"
          }
        },
        "ROC13": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.90-19.95"
          }
        },
        "ROC14": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.97-19.102"
          }
        },
        "ROC15": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.104-19.109"
          }
        },
        "ROC16": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.111-19.116"
          }
        },
        "ROC17": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.118-19.123"
          }
        },
        "ROC2": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.21-19.25"
          }
        },
        "ROC3": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.27-19.31"
          }
        },
        "ROC4": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.33-19.37"
          }
        },
        "ROC5": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.39-19.43"
          }
        },
        "ROC6": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.45-19.49"
          }
        },
        "ROC7": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.51-19.55"
          }
        },
        "ROC8": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.57-19.61"
          }
        },
        "ROC9": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.63-19.67"
          }
        },
        "RST0": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:12.8-12.12"
          }
        },
        "RST1": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:12.14-12.18"
          }
        },
        "RST2": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:12.20-12.24"
          }
        },
        "RST3": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:12.26-12.30"
          }
        },
        "SIGNEDA": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:9.8-9.15"
          }
        },
        "SIGNEDB": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:9.17-9.24"
          }
        },
        "SIGNEDP": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:21.9-21.16"
          }
        },
        "SOURCEA": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:9.26-9.33"
          }
        },
        "SOURCEB": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:9.35-9.42"
          }
        },
        "SRIA0": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.8-13.13"
          }
        },
        "SRIA1": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.15-13.20"
          }
        },
        "SRIA10": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.78-13.84"
          }
        },
        "SRIA11": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.86-13.92"
          }
        },
        "SRIA12": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.94-13.100"
          }
        },
        "SRIA13": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.102-13.108"
          }
        },
        "SRIA14": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.110-13.116"
          }
        },
        "SRIA15": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.118-13.124"
          }
        },
        "SRIA16": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.126-13.132"
          }
        },
        "SRIA17": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.134-13.140"
          }
        },
        "SRIA2": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.22-13.27"
          }
        },
        "SRIA3": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.29-13.34"
          }
        },
        "SRIA4": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.36-13.41"
          }
        },
        "SRIA5": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.43-13.48"
          }
        },
        "SRIA6": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.50-13.55"
          }
        },
        "SRIA7": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.57-13.62"
          }
        },
        "SRIA8": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.64-13.69"
          }
        },
        "SRIA9": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.71-13.76"
          }
        },
        "SRIB0": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.8-14.13"
          }
        },
        "SRIB1": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.15-14.20"
          }
        },
        "SRIB10": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.78-14.84"
          }
        },
        "SRIB11": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.86-14.92"
          }
        },
        "SRIB12": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.94-14.100"
          }
        },
        "SRIB13": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.102-14.108"
          }
        },
        "SRIB14": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.110-14.116"
          }
        },
        "SRIB15": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.118-14.124"
          }
        },
        "SRIB16": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.126-14.132"
          }
        },
        "SRIB17": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.134-14.140"
          }
        },
        "SRIB2": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.22-14.27"
          }
        },
        "SRIB3": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.29-14.34"
          }
        },
        "SRIB4": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.36-14.41"
          }
        },
        "SRIB5": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.43-14.48"
          }
        },
        "SRIB6": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.50-14.55"
          }
        },
        "SRIB7": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.57-14.62"
          }
        },
        "SRIB8": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.64-14.69"
          }
        },
        "SRIB9": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.71-14.76"
          }
        },
        "SROA0": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.9-15.14"
          }
        },
        "SROA1": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.16-15.21"
          }
        },
        "SROA10": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.79-15.85"
          }
        },
        "SROA11": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.87-15.93"
          }
        },
        "SROA12": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.95-15.101"
          }
        },
        "SROA13": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.103-15.109"
          }
        },
        "SROA14": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.111-15.117"
          }
        },
        "SROA15": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.119-15.125"
          }
        },
        "SROA16": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.127-15.133"
          }
        },
        "SROA17": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.135-15.141"
          }
        },
        "SROA2": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.23-15.28"
          }
        },
        "SROA3": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.30-15.35"
          }
        },
        "SROA4": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.37-15.42"
          }
        },
        "SROA5": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.44-15.49"
          }
        },
        "SROA6": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.51-15.56"
          }
        },
        "SROA7": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.58-15.63"
          }
        },
        "SROA8": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.65-15.70"
          }
        },
        "SROA9": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.72-15.77"
          }
        },
        "SROB0": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.9-16.14"
          }
        },
        "SROB1": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.16-16.21"
          }
        },
        "SROB10": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.79-16.85"
          }
        },
        "SROB11": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.87-16.93"
          }
        },
        "SROB12": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.95-16.101"
          }
        },
        "SROB13": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.103-16.109"
          }
        },
        "SROB14": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.111-16.117"
          }
        },
        "SROB15": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.119-16.125"
          }
        },
        "SROB16": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.127-16.133"
          }
        },
        "SROB17": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.135-16.141"
          }
        },
        "SROB2": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.23-16.28"
          }
        },
        "SROB3": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.30-16.35"
          }
        },
        "SROB4": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.37-16.42"
          }
        },
        "SROB5": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.44-16.49"
          }
        },
        "SROB6": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.51-16.56"
          }
        },
        "SROB7": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.58-16.63"
          }
        },
        "SROB8": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.65-16.70"
          }
        },
        "SROB9": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.72-16.77"
          }
        }
      }
    },
    "OB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:5.1-5.132"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:5.20-5.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:5.34-5.35"
          }
        }
      }
    },
    "OBCO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:9.1-9.90"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "OT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OC": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:9.20-9.21"
          }
        },
        "OC": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:9.38-9.40"
          }
        },
        "OT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:9.34-9.36"
          }
        }
      }
    },
    "OBZ": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:6.1-6.139"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:6.20-6.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:6.34-6.35"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:6.23-6.24"
          }
        }
      }
    },
    "OBZPD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:8.1-8.139"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:8.20-8.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:8.34-8.35"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:8.23-8.24"
          }
        }
      }
    },
    "OBZPU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:7.1-7.139"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:7.20-7.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:7.34-7.35"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:7.23-7.24"
          }
        }
      }
    },
    "ODDR71B": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:266.1-271.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "SCLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D4": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D5": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D6": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:267.25-267.27"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:267.29-267.31"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:267.33-267.35"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:267.37-267.39"
          }
        },
        "D4": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:267.41-267.43"
          }
        },
        "D5": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:267.45-267.47"
          }
        },
        "D6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:267.49-267.51"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:267.14-267.18"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:268.9-268.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:267.20-267.23"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:267.8-267.12"
          }
        }
      }
    },
    "ODDRX1F": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:250.1-255.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "SCLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:251.19-251.21"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:251.23-251.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:252.9-252.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:251.14-251.17"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:251.8-251.12"
          }
        }
      }
    },
    "ODDRX2DQA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:282.1-287.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DQSW270": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:283.8-283.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:283.12-283.14"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:283.16-283.18"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:283.20-283.22"
          }
        },
        "DQSW270": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:283.41-283.48"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:283.29-283.33"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:284.9-284.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:283.24-283.27"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:283.35-283.39"
          }
        }
      }
    },
    "ODDRX2DQSB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:290.1-295.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DQSW": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:291.8-291.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:291.12-291.14"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:291.16-291.18"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:291.20-291.22"
          }
        },
        "DQSW": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:291.41-291.45"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:291.29-291.33"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:292.9-292.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:291.24-291.27"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:291.35-291.39"
          }
        }
      }
    },
    "ODDRX2F": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:258.1-263.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "SCLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:259.25-259.27"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:259.29-259.31"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:259.33-259.35"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:259.37-259.39"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:259.14-259.18"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:260.9-260.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:259.20-259.23"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:259.8-259.12"
          }
        }
      }
    },
    "OFS1P3BX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:31.1-31.302"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:31.27-31.28"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:31.23-31.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:31.47-31.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:31.34-31.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:31.30-31.32"
          }
        }
      }
    },
    "OFS1P3DX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:32.1-32.302"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:32.23-32.25"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:32.27-32.28"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:32.47-32.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:32.34-32.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:32.30-32.32"
          }
        }
      }
    },
    "OFS1P3IX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:33.1-33.302"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:33.23-33.25"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:33.27-33.28"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:33.47-33.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:33.34-33.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:33.30-33.32"
          }
        }
      }
    },
    "OFS1P3JX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:34.1-34.302"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:34.27-34.28"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:34.23-34.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:34.47-34.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:34.34-34.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_ff.vh:34.30-34.32"
          }
        }
      }
    },
    "OLVDS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:14.1-14.114"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:14.20-14.21"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:14.34-14.35"
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_io.vh:14.37-14.39"
          }
        }
      }
    },
    "OSCG": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:175.1-179.10"
      },
      "parameter_default_values": {
        "DIV": "00000000000000000000000010000000"
      },
      "ports": {
        "OSC": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSC": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:176.9-176.12"
          }
        }
      }
    },
    "OSHX2A": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:274.1-279.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:275.8-275.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:275.12-275.14"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:275.21-275.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:276.9-276.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:275.16-275.19"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:275.27-275.31"
          }
        }
      }
    },
    "PCSCLKDIV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:713.1-718.10"
      },
      "parameter_default_values": {
        "GSR": "DISABLED"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SEL2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SEL1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SEL0": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CDIV1": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "CDIVX": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CDIV1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:715.9-715.14"
          }
        },
        "CDIVX": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:715.16-715.21"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:714.8-714.12"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:714.14-714.17"
          }
        },
        "SEL0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:714.31-714.35"
          }
        },
        "SEL1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:714.25-714.29"
          }
        },
        "SEL2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:714.19-714.23"
          }
        }
      }
    },
    "PDPW16KD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:742.1-832.10"
      },
      "parameter_default_values": {
        "ASYNC_RESET_RELEASE": "SYNC",
        "CLKRMUX": "CLKR",
        "CLKWMUX": "CLKW",
        "CSDECODE_R": "0b000",
        "CSDECODE_W": "0b000",
        "DATA_WIDTH_R": "00000000000000000000000000100100",
        "DATA_WIDTH_W": "00000000000000000000000000100100",
        "GSR": "ENABLED",
        "INITVAL_00": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_01": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_02": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_03": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_DATA": "STATIC",
        "REGMODE": "NOREG",
        "RESETMODE": "SYNC"
      },
      "ports": {
        "DI35": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DI34": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "DI33": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DI32": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DI31": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "DI30": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DI29": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DI28": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DI27": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "DI26": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "DI25": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "DI24": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DI23": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "DI22": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "DI21": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "DI20": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DI19": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "DI18": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "DI17": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "DI16": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "DI15": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "DI14": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "DI13": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "DI12": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "DI11": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "DI10": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "DI9": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "DI8": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "DI7": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "DI6": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "DI5": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "DI4": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "DI3": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "DI2": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "DI1": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "DI0": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "ADW8": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "ADW7": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "ADW6": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "ADW5": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "ADW4": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "ADW3": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "ADW2": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "ADW1": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "ADW0": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "BE3": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "BE2": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "BE1": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "BE0": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "CEW": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "CLKW": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "CSW2": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "CSW1": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "CSW0": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "ADR13": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "ADR12": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "ADR11": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "ADR10": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "ADR9": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "ADR8": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "ADR7": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "ADR6": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "ADR5": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "ADR4": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "ADR3": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "ADR2": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "ADR1": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "ADR0": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CER": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "OCER": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "CLKR": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "CSR2": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "CSR1": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "CSR0": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "DO35": {
          "direction": "output",
          "bits": [ 77 ]
        },
        "DO34": {
          "direction": "output",
          "bits": [ 78 ]
        },
        "DO33": {
          "direction": "output",
          "bits": [ 79 ]
        },
        "DO32": {
          "direction": "output",
          "bits": [ 80 ]
        },
        "DO31": {
          "direction": "output",
          "bits": [ 81 ]
        },
        "DO30": {
          "direction": "output",
          "bits": [ 82 ]
        },
        "DO29": {
          "direction": "output",
          "bits": [ 83 ]
        },
        "DO28": {
          "direction": "output",
          "bits": [ 84 ]
        },
        "DO27": {
          "direction": "output",
          "bits": [ 85 ]
        },
        "DO26": {
          "direction": "output",
          "bits": [ 86 ]
        },
        "DO25": {
          "direction": "output",
          "bits": [ 87 ]
        },
        "DO24": {
          "direction": "output",
          "bits": [ 88 ]
        },
        "DO23": {
          "direction": "output",
          "bits": [ 89 ]
        },
        "DO22": {
          "direction": "output",
          "bits": [ 90 ]
        },
        "DO21": {
          "direction": "output",
          "bits": [ 91 ]
        },
        "DO20": {
          "direction": "output",
          "bits": [ 92 ]
        },
        "DO19": {
          "direction": "output",
          "bits": [ 93 ]
        },
        "DO18": {
          "direction": "output",
          "bits": [ 94 ]
        },
        "DO17": {
          "direction": "output",
          "bits": [ 95 ]
        },
        "DO16": {
          "direction": "output",
          "bits": [ 96 ]
        },
        "DO15": {
          "direction": "output",
          "bits": [ 97 ]
        },
        "DO14": {
          "direction": "output",
          "bits": [ 98 ]
        },
        "DO13": {
          "direction": "output",
          "bits": [ 99 ]
        },
        "DO12": {
          "direction": "output",
          "bits": [ 100 ]
        },
        "DO11": {
          "direction": "output",
          "bits": [ 101 ]
        },
        "DO10": {
          "direction": "output",
          "bits": [ 102 ]
        },
        "DO9": {
          "direction": "output",
          "bits": [ 103 ]
        },
        "DO8": {
          "direction": "output",
          "bits": [ 104 ]
        },
        "DO7": {
          "direction": "output",
          "bits": [ 105 ]
        },
        "DO6": {
          "direction": "output",
          "bits": [ 106 ]
        },
        "DO5": {
          "direction": "output",
          "bits": [ 107 ]
        },
        "DO4": {
          "direction": "output",
          "bits": [ 108 ]
        },
        "DO3": {
          "direction": "output",
          "bits": [ 109 ]
        },
        "DO2": {
          "direction": "output",
          "bits": [ 110 ]
        },
        "DO1": {
          "direction": "output",
          "bits": [ 111 ]
        },
        "DO0": {
          "direction": "output",
          "bits": [ 112 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADR0": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:747.90-747.94"
          }
        },
        "ADR1": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:747.84-747.88"
          }
        },
        "ADR10": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:747.29-747.34"
          }
        },
        "ADR11": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:747.22-747.27"
          }
        },
        "ADR12": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:747.15-747.20"
          }
        },
        "ADR13": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:747.8-747.13"
          }
        },
        "ADR2": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:747.78-747.82"
          }
        },
        "ADR3": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:747.72-747.76"
          }
        },
        "ADR4": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:747.66-747.70"
          }
        },
        "ADR5": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:747.60-747.64"
          }
        },
        "ADR6": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:747.54-747.58"
          }
        },
        "ADR7": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:747.48-747.52"
          }
        },
        "ADR8": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:747.42-747.46"
          }
        },
        "ADR9": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:747.36-747.40"
          }
        },
        "ADW0": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:745.56-745.60"
          }
        },
        "ADW1": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:745.50-745.54"
          }
        },
        "ADW2": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:745.44-745.48"
          }
        },
        "ADW3": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:745.38-745.42"
          }
        },
        "ADW4": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:745.32-745.36"
          }
        },
        "ADW5": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:745.26-745.30"
          }
        },
        "ADW6": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:745.20-745.24"
          }
        },
        "ADW7": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:745.14-745.18"
          }
        },
        "ADW8": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:745.8-745.12"
          }
        },
        "BE0": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:746.25-746.28"
          }
        },
        "BE1": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:746.20-746.23"
          }
        },
        "BE2": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:746.14-746.17"
          }
        },
        "BE3": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:746.8-746.11"
          }
        },
        "CER": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:748.8-748.11"
          }
        },
        "CEW": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:746.30-746.33"
          }
        },
        "CLKR": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:748.19-748.23"
          }
        },
        "CLKW": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:746.35-746.39"
          }
        },
        "CSR0": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:748.37-748.41"
          }
        },
        "CSR1": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:748.31-748.35"
          }
        },
        "CSR2": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:748.25-748.29"
          }
        },
        "CSW0": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:746.53-746.57"
          }
        },
        "CSW1": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:746.47-746.51"
          }
        },
        "CSW2": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:746.41-746.45"
          }
        },
        "DI0": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:744.101-744.104"
          }
        },
        "DI1": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:744.96-744.99"
          }
        },
        "DI10": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:744.50-744.54"
          }
        },
        "DI11": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:744.44-744.48"
          }
        },
        "DI12": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:744.38-744.42"
          }
        },
        "DI13": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:744.32-744.36"
          }
        },
        "DI14": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:744.26-744.30"
          }
        },
        "DI15": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:744.20-744.24"
          }
        },
        "DI16": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:744.14-744.18"
          }
        },
        "DI17": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:744.8-744.12"
          }
        },
        "DI18": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:743.110-743.114"
          }
        },
        "DI19": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:743.104-743.108"
          }
        },
        "DI2": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:744.91-744.94"
          }
        },
        "DI20": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:743.98-743.102"
          }
        },
        "DI21": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:743.92-743.96"
          }
        },
        "DI22": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:743.86-743.90"
          }
        },
        "DI23": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:743.80-743.84"
          }
        },
        "DI24": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:743.74-743.78"
          }
        },
        "DI25": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:743.68-743.72"
          }
        },
        "DI26": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:743.62-743.66"
          }
        },
        "DI27": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:743.56-743.60"
          }
        },
        "DI28": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:743.50-743.54"
          }
        },
        "DI29": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:743.44-743.48"
          }
        },
        "DI3": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:744.86-744.89"
          }
        },
        "DI30": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:743.38-743.42"
          }
        },
        "DI31": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:743.32-743.36"
          }
        },
        "DI32": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:743.26-743.30"
          }
        },
        "DI33": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:743.20-743.24"
          }
        },
        "DI34": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:743.14-743.18"
          }
        },
        "DI35": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:743.8-743.12"
          }
        },
        "DI4": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:744.81-744.84"
          }
        },
        "DI5": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:744.76-744.79"
          }
        },
        "DI6": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:744.71-744.74"
          }
        },
        "DI7": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:744.66-744.69"
          }
        },
        "DI8": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:744.61-744.64"
          }
        },
        "DI9": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:744.56-744.59"
          }
        },
        "DO0": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:750.102-750.105"
          }
        },
        "DO1": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:750.97-750.100"
          }
        },
        "DO10": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:750.51-750.55"
          }
        },
        "DO11": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:750.45-750.49"
          }
        },
        "DO12": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:750.39-750.43"
          }
        },
        "DO13": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:750.33-750.37"
          }
        },
        "DO14": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:750.27-750.31"
          }
        },
        "DO15": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:750.21-750.25"
          }
        },
        "DO16": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:750.15-750.19"
          }
        },
        "DO17": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:750.9-750.13"
          }
        },
        "DO18": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:749.111-749.115"
          }
        },
        "DO19": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:749.105-749.109"
          }
        },
        "DO2": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:750.92-750.95"
          }
        },
        "DO20": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:749.99-749.103"
          }
        },
        "DO21": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:749.93-749.97"
          }
        },
        "DO22": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:749.87-749.91"
          }
        },
        "DO23": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:749.81-749.85"
          }
        },
        "DO24": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:749.75-749.79"
          }
        },
        "DO25": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:749.69-749.73"
          }
        },
        "DO26": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:749.63-749.67"
          }
        },
        "DO27": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:749.57-749.61"
          }
        },
        "DO28": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:749.51-749.55"
          }
        },
        "DO29": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:749.45-749.49"
          }
        },
        "DO3": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:750.87-750.90"
          }
        },
        "DO30": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:749.39-749.43"
          }
        },
        "DO31": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:749.33-749.37"
          }
        },
        "DO32": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:749.27-749.31"
          }
        },
        "DO33": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:749.21-749.25"
          }
        },
        "DO34": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:749.15-749.19"
          }
        },
        "DO35": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:749.9-749.13"
          }
        },
        "DO4": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:750.82-750.85"
          }
        },
        "DO5": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:750.77-750.80"
          }
        },
        "DO6": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:750.72-750.75"
          }
        },
        "DO7": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:750.67-750.70"
          }
        },
        "DO8": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:750.62-750.65"
          }
        },
        "DO9": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:750.57-750.60"
          }
        },
        "OCER": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:748.13-748.17"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:748.43-748.46"
          }
        }
      }
    },
    "PFUMX": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:179.1-186.10"
      },
      "ports": {
        "ALUT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "BLUT": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:179.21-179.25"
          }
        },
        "BLUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:179.27-179.31"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:179.33-179.35"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:179.44-179.45"
          }
        }
      }
    },
    "PUR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:722.1-726.10"
      },
      "parameter_default_values": {
        "RST_PULSE": "00000000000000000000000000000001"
      },
      "ports": {
        "PUR": {
          "direction": "input",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "PUR": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:723.8-723.11"
          }
        }
      }
    },
    "SGSR": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:735.1-738.10"
      },
      "ports": {
        "GSR": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:736.13-736.16"
          }
        },
        "GSR": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:736.8-736.11"
          }
        }
      }
    },
    "SOC": {
      "attributes": {
        "hdlname": "\\SOC",
        "top": "00000000000000000000000000000001",
        "src": "SOC.v:1.1-127.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "resetn": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDS": {
          "direction": "output",
          "bits": [ 4, "x", "x", "x", "x" ]
        },
        "RXD": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TXD": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "CPU.LTU_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 7 ],
            "COUT": [ 8 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 9 ],
            "S1": [ 10 ]
          }
        },
        "CPU.LTU_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 11 ],
            "B": [ 9 ],
            "C": [ 12 ],
            "D": [ 13 ],
            "Z": [ 14 ]
          }
        },
        "CPU.LTU_LUT4_B_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 15 ],
            "C": [ 16 ],
            "D": [ 17 ],
            "Z": [ 13 ]
          }
        },
        "CPU.LTU_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 18 ],
            "B": [ 19 ],
            "C": [ 20 ],
            "D": [ 21 ],
            "Z": [ 22 ]
          }
        },
        "CPU.LTU_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 23 ],
            "C": [ 24 ],
            "D": [ 25 ],
            "Z": [ 26 ]
          }
        },
        "CPU.LTU_LUT4_B_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 27 ],
            "C": [ 28 ],
            "D": [ 29 ],
            "Z": [ 30 ]
          }
        },
        "CPU.LTU_LUT4_B_Z_LUT4_Z_1_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 17 ],
            "D": [ 15 ],
            "Z": [ 20 ]
          }
        },
        "CPU.LTU_LUT4_B_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 31 ],
            "C": [ 32 ],
            "D": [ 33 ],
            "Z": [ 18 ]
          }
        },
        "CPU.LTU_LUT4_B_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 35 ],
            "C": [ 36 ],
            "D": [ 37 ],
            "Z": [ 38 ]
          }
        },
        "CPU.LTU_LUT4_B_Z_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 39 ],
            "D": [ 40 ],
            "Z": [ 23 ]
          }
        },
        "CPU.LTU_LUT4_B_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 41 ],
            "BLUT": [ 42 ],
            "C0": [ 16 ],
            "Z": [ 43 ]
          }
        },
        "CPU.LTU_LUT4_B_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 17 ],
            "B": [ 15 ],
            "C": [ 44 ],
            "D": [ 45 ],
            "Z": [ 41 ]
          }
        },
        "CPU.LTU_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 42 ]
          }
        },
        "CPU.LTU_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 11 ],
            "C": [ 9 ],
            "D": [ 12 ],
            "Z": [ 46 ]
          }
        },
        "CPU.LTU_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 9 ],
            "D": [ 15 ],
            "Z": [ 47 ]
          }
        },
        "CPU.LTU_LUT4_C_1_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 47 ],
            "BLUT": [ 48 ],
            "C0": [ 17 ],
            "Z": [ 49 ]
          }
        },
        "CPU.LTU_LUT4_C_1_Z_PFUMX_ALUT_Z_L6MUX21_D1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 50 ],
            "D1": [ 49 ],
            "SD": [ 16 ],
            "Z": [ 51 ]
          }
        },
        "CPU.LTU_LUT4_C_1_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 32 ],
            "C": [ 39 ],
            "D": [ 31 ],
            "Z": [ 34 ]
          }
        },
        "CPU.LTU_LUT4_C_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 52 ],
            "B": [ 53 ],
            "C": [ 54 ],
            "D": [ 33 ],
            "Z": [ 55 ]
          }
        },
        "CPU.LTU_LUT4_C_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 56 ],
            "B": [ 53 ],
            "C": [ 54 ],
            "D": [ 33 ],
            "Z": [ 57 ]
          }
        },
        "CPU.LTU_LUT4_C_B_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 58 ],
            "B": [ 53 ],
            "C": [ 54 ],
            "D": [ 33 ],
            "Z": [ 59 ]
          }
        },
        "CPU.LTU_LUT4_C_B_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 53 ],
            "C": [ 54 ],
            "D": [ 33 ],
            "Z": [ 61 ]
          }
        },
        "CPU.LTU_LUT4_C_B_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 62 ],
            "B": [ 53 ],
            "C": [ 54 ],
            "D": [ 33 ],
            "Z": [ 63 ]
          }
        },
        "CPU.LTU_LUT4_C_B_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 64 ],
            "B": [ 65 ],
            "C": [ 54 ],
            "D": [ 33 ],
            "Z": [ 66 ]
          }
        },
        "CPU.LTU_LUT4_C_B_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 67 ],
            "B": [ 68 ],
            "C": [ 54 ],
            "D": [ 33 ],
            "Z": [ 69 ]
          }
        },
        "CPU.LTU_LUT4_C_B_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 70 ],
            "B": [ 53 ],
            "C": [ 54 ],
            "D": [ 33 ],
            "Z": [ 71 ]
          }
        },
        "CPU.LTU_LUT4_C_B_LUT4_Z_8": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 72 ],
            "B": [ 53 ],
            "C": [ 54 ],
            "D": [ 33 ],
            "Z": [ 73 ]
          }
        },
        "CPU.LTU_LUT4_C_B_LUT4_Z_9": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 74 ],
            "B": [ 53 ],
            "C": [ 54 ],
            "D": [ 33 ],
            "Z": [ 11 ]
          }
        },
        "CPU.LTU_LUT4_C_B_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 32 ],
            "C": [ 31 ],
            "D": [ 39 ],
            "Z": [ 54 ]
          }
        },
        "CPU.LTU_LUT4_C_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 46 ],
            "D": [ 15 ],
            "Z": [ 48 ]
          }
        },
        "CPU.LTU_LUT4_C_Z_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 75 ],
            "D": [ 15 ],
            "Z": [ 76 ]
          }
        },
        "CPU.LTU_LUT4_C_Z_LUT4_C_1_Z_PFUMX_BLUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 77 ],
            "BLUT": [ 76 ],
            "C0": [ 17 ],
            "Z": [ 50 ]
          }
        },
        "CPU.LTU_LUT4_C_Z_LUT4_C_1_Z_PFUMX_BLUT_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 77 ]
          }
        },
        "CPU.LTU_LUT4_C_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 78 ],
            "BLUT": [ 79 ],
            "C0": [ 80 ],
            "Z": [ 75 ]
          }
        },
        "CPU.LTU_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 81 ],
            "B": [ 82 ],
            "C": [ 83 ],
            "D": [ 84 ],
            "Z": [ 78 ]
          }
        },
        "CPU.LTU_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 79 ]
          }
        },
        "CPU.LTU_LUT4_C_Z_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 85 ],
            "B": [ 86 ],
            "C": [ 87 ],
            "D": [ 88 ],
            "Z": [ 80 ]
          }
        },
        "CPU.LTU_LUT4_C_Z_PFUMX_Z_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 89 ],
            "B": [ 90 ],
            "C": [ 91 ],
            "D": [ 92 ],
            "Z": [ 84 ]
          }
        },
        "CPU.LTU_LUT4_C_Z_PFUMX_Z_C0_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 93 ],
            "B": [ 94 ],
            "C": [ 95 ],
            "D": [ 96 ],
            "Z": [ 83 ]
          }
        },
        "CPU.LTU_LUT4_C_Z_PFUMX_Z_C0_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 97 ],
            "B": [ 98 ],
            "C": [ 99 ],
            "D": [ 100 ],
            "Z": [ 82 ]
          }
        },
        "CPU.LTU_LUT4_C_Z_PFUMX_Z_C0_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 101 ],
            "B": [ 102 ],
            "C": [ 103 ],
            "D": [ 104 ],
            "Z": [ 81 ]
          }
        },
        "CPU.LTU_LUT4_C_Z_PFUMX_Z_C0_LUT4_Z_4_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 105 ],
            "B": [ 106 ],
            "C": [ 107 ],
            "D": [ 108 ],
            "Z": [ 104 ]
          }
        },
        "CPU.LTU_LUT4_C_Z_PFUMX_Z_C0_LUT4_Z_4_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 109 ],
            "B": [ 110 ],
            "C": [ 111 ],
            "D": [ 112 ],
            "Z": [ 103 ]
          }
        },
        "CPU.LTU_LUT4_C_Z_PFUMX_Z_C0_LUT4_Z_4_A_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 113 ],
            "B": [ 114 ],
            "C": [ 115 ],
            "D": [ 116 ],
            "Z": [ 102 ]
          }
        },
        "CPU.LTU_LUT4_C_Z_PFUMX_Z_C0_LUT4_Z_4_A_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 117 ],
            "B": [ 118 ],
            "C": [ 119 ],
            "D": [ 120 ],
            "Z": [ 101 ]
          }
        },
        "CPU.LTU_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 16 ],
            "B": [ 17 ],
            "C": [ 15 ],
            "D": [ 9 ],
            "Z": [ 28 ]
          }
        },
        "CPU.LTU_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 113 ],
            "B": [ 121 ],
            "C": [ 122 ],
            "D": [ 123 ],
            "Z": [ 29 ]
          }
        },
        "CPU.LTU_LUT4_D_Z_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 39 ],
            "D": [ 124 ],
            "Z": [ 122 ]
          }
        },
        "CPU.PC_L6MUX21_SD": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 125 ],
            "D1": [ 126 ],
            "SD": [ 127 ],
            "Z": [ 128 ]
          }
        },
        "CPU.PC_L6MUX21_SD_1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 129 ],
            "D1": [ 130 ],
            "SD": [ 131 ],
            "Z": [ 126 ]
          }
        },
        "CPU.PC_L6MUX21_SD_2": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 132 ],
            "D1": [ 133 ],
            "SD": [ 131 ],
            "Z": [ 125 ]
          }
        },
        "CPU.PC_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 134 ],
            "BLUT": [ 135 ],
            "C0": [ 136 ],
            "Z": [ 130 ]
          }
        },
        "CPU.PC_PFUMX_C0_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 137 ],
            "BLUT": [ 138 ],
            "C0": [ 136 ],
            "Z": [ 129 ]
          }
        },
        "CPU.PC_PFUMX_C0_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 137 ]
          }
        },
        "CPU.PC_PFUMX_C0_2": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 139 ],
            "BLUT": [ 140 ],
            "C0": [ 136 ],
            "Z": [ 133 ]
          }
        },
        "CPU.PC_PFUMX_C0_2_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 139 ]
          }
        },
        "CPU.PC_PFUMX_C0_2_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 140 ]
          }
        },
        "CPU.PC_PFUMX_C0_3": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 141 ],
            "BLUT": [ 142 ],
            "C0": [ 136 ],
            "Z": [ 132 ]
          }
        },
        "CPU.PC_PFUMX_C0_3_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 141 ]
          }
        },
        "CPU.PC_PFUMX_C0_3_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 142 ]
          }
        },
        "CPU.PC_PFUMX_C0_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 134 ]
          }
        },
        "CPU.PC_PFUMX_C0_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 135 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 143 ],
            "CLK": [ 2 ],
            "DI": [ 144 ],
            "LSR": [ 145 ],
            "Q": [ 146 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 19 ],
            "CLK": [ 2 ],
            "DI": [ 147 ],
            "LSR": [ 148 ],
            "Q": [ 136 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 19 ],
            "CLK": [ 2 ],
            "DI": [ 149 ],
            "LSR": [ 150 ],
            "Q": [ 151 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 152 ],
            "D1": [ 153 ],
            "SD": [ 36 ],
            "Z": [ 149 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 154 ],
            "D1": [ 155 ],
            "SD": [ 34 ],
            "Z": [ 152 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 156 ],
            "BLUT": [ 157 ],
            "C0": [ 35 ],
            "Z": [ 154 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 158 ],
            "Z": [ 156 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 158 ],
            "Z": [ 157 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 159 ],
            "BLUT": [ 160 ],
            "C0": [ 35 ],
            "Z": [ 155 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 161 ],
            "Z": [ 159 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 158 ],
            "C": [ 51 ],
            "D": [ 162 ],
            "Z": [ 160 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 163 ],
            "D1": [ 164 ],
            "SD": [ 34 ],
            "Z": [ 153 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 165 ],
            "BLUT": [ 166 ],
            "C0": [ 35 ],
            "Z": [ 163 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 162 ],
            "Z": [ 165 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 162 ],
            "Z": [ 166 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 167 ],
            "BLUT": [ 168 ],
            "C0": [ 35 ],
            "Z": [ 164 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 162 ],
            "Z": [ 167 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 162 ],
            "Z": [ 168 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 150 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 19 ],
            "CLK": [ 2 ],
            "DI": [ 169 ],
            "LSR": [ 170 ],
            "Q": [ 171 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 172 ],
            "D1": [ 173 ],
            "SD": [ 36 ],
            "Z": [ 169 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 174 ],
            "D1": [ 175 ],
            "SD": [ 34 ],
            "Z": [ 172 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 176 ],
            "BLUT": [ 177 ],
            "C0": [ 35 ],
            "Z": [ 174 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 178 ],
            "Z": [ 176 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 178 ],
            "Z": [ 177 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 179 ],
            "BLUT": [ 180 ],
            "C0": [ 35 ],
            "Z": [ 175 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 181 ],
            "Z": [ 179 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 178 ],
            "C": [ 51 ],
            "D": [ 182 ],
            "Z": [ 180 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 183 ],
            "D1": [ 184 ],
            "SD": [ 34 ],
            "Z": [ 173 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 185 ],
            "BLUT": [ 186 ],
            "C0": [ 35 ],
            "Z": [ 183 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 182 ],
            "Z": [ 185 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 182 ],
            "Z": [ 186 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 187 ],
            "BLUT": [ 188 ],
            "C0": [ 35 ],
            "Z": [ 184 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 182 ],
            "Z": [ 187 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 182 ],
            "Z": [ 188 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 170 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 19 ],
            "CLK": [ 2 ],
            "DI": [ 189 ],
            "LSR": [ 190 ],
            "Q": [ 191 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 192 ],
            "D1": [ 193 ],
            "SD": [ 36 ],
            "Z": [ 189 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 194 ],
            "D1": [ 195 ],
            "SD": [ 34 ],
            "Z": [ 192 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 196 ],
            "BLUT": [ 197 ],
            "C0": [ 35 ],
            "Z": [ 194 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 198 ],
            "Z": [ 196 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 198 ],
            "Z": [ 197 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 199 ],
            "BLUT": [ 200 ],
            "C0": [ 35 ],
            "Z": [ 195 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 201 ],
            "Z": [ 199 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 198 ],
            "C": [ 51 ],
            "D": [ 202 ],
            "Z": [ 200 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 203 ],
            "D1": [ 204 ],
            "SD": [ 34 ],
            "Z": [ 193 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 205 ],
            "BLUT": [ 206 ],
            "C0": [ 35 ],
            "Z": [ 203 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 202 ],
            "Z": [ 205 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 202 ],
            "Z": [ 206 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 207 ],
            "BLUT": [ 208 ],
            "C0": [ 35 ],
            "Z": [ 204 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 202 ],
            "Z": [ 207 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 202 ],
            "Z": [ 208 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 190 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 19 ],
            "CLK": [ 2 ],
            "DI": [ 209 ],
            "LSR": [ 210 ],
            "Q": [ 211 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 212 ],
            "D1": [ 213 ],
            "SD": [ 36 ],
            "Z": [ 209 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 214 ],
            "D1": [ 215 ],
            "SD": [ 34 ],
            "Z": [ 212 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 216 ],
            "BLUT": [ 217 ],
            "C0": [ 35 ],
            "Z": [ 214 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 218 ],
            "Z": [ 216 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 218 ],
            "Z": [ 217 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 219 ],
            "BLUT": [ 220 ],
            "C0": [ 35 ],
            "Z": [ 215 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 221 ],
            "Z": [ 219 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 218 ],
            "C": [ 51 ],
            "D": [ 222 ],
            "Z": [ 220 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 223 ],
            "D1": [ 224 ],
            "SD": [ 34 ],
            "Z": [ 213 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 225 ],
            "BLUT": [ 226 ],
            "C0": [ 35 ],
            "Z": [ 223 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 222 ],
            "Z": [ 225 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 222 ],
            "Z": [ 226 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 227 ],
            "BLUT": [ 228 ],
            "C0": [ 35 ],
            "Z": [ 224 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 222 ],
            "Z": [ 227 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 222 ],
            "Z": [ 228 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 210 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 19 ],
            "CLK": [ 2 ],
            "DI": [ 229 ],
            "LSR": [ 230 ],
            "Q": [ 231 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 232 ],
            "D1": [ 233 ],
            "SD": [ 36 ],
            "Z": [ 229 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 234 ],
            "D1": [ 235 ],
            "SD": [ 34 ],
            "Z": [ 232 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 236 ],
            "BLUT": [ 237 ],
            "C0": [ 35 ],
            "Z": [ 234 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 238 ],
            "Z": [ 236 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 238 ],
            "Z": [ 237 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 239 ],
            "BLUT": [ 240 ],
            "C0": [ 35 ],
            "Z": [ 235 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 241 ],
            "Z": [ 239 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 238 ],
            "C": [ 51 ],
            "D": [ 242 ],
            "Z": [ 240 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 243 ],
            "D1": [ 244 ],
            "SD": [ 34 ],
            "Z": [ 233 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 245 ],
            "BLUT": [ 246 ],
            "C0": [ 35 ],
            "Z": [ 243 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 242 ],
            "Z": [ 245 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 242 ],
            "Z": [ 246 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 247 ],
            "BLUT": [ 248 ],
            "C0": [ 35 ],
            "Z": [ 244 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 242 ],
            "Z": [ 247 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 242 ],
            "Z": [ 248 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 230 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 19 ],
            "CLK": [ 2 ],
            "DI": [ 249 ],
            "LSR": [ 250 ],
            "Q": [ 251 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 252 ],
            "D1": [ 253 ],
            "SD": [ 36 ],
            "Z": [ 249 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 254 ],
            "D1": [ 255 ],
            "SD": [ 34 ],
            "Z": [ 252 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 256 ],
            "BLUT": [ 257 ],
            "C0": [ 35 ],
            "Z": [ 254 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 258 ],
            "Z": [ 256 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 258 ],
            "Z": [ 257 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 259 ],
            "BLUT": [ 260 ],
            "C0": [ 35 ],
            "Z": [ 255 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 261 ],
            "Z": [ 259 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 258 ],
            "C": [ 51 ],
            "D": [ 262 ],
            "Z": [ 260 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 263 ],
            "D1": [ 264 ],
            "SD": [ 34 ],
            "Z": [ 253 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 265 ],
            "BLUT": [ 266 ],
            "C0": [ 35 ],
            "Z": [ 263 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 262 ],
            "Z": [ 265 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 262 ],
            "Z": [ 266 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 267 ],
            "BLUT": [ 268 ],
            "C0": [ 35 ],
            "Z": [ 264 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 262 ],
            "Z": [ 267 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 262 ],
            "Z": [ 268 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 250 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 19 ],
            "CLK": [ 2 ],
            "DI": [ 269 ],
            "LSR": [ 270 ],
            "Q": [ 271 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 272 ],
            "D1": [ 273 ],
            "SD": [ 36 ],
            "Z": [ 269 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 274 ],
            "D1": [ 275 ],
            "SD": [ 34 ],
            "Z": [ 272 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 276 ],
            "BLUT": [ 277 ],
            "C0": [ 35 ],
            "Z": [ 274 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 278 ],
            "Z": [ 276 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 278 ],
            "Z": [ 277 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 279 ],
            "BLUT": [ 280 ],
            "C0": [ 35 ],
            "Z": [ 275 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 281 ],
            "Z": [ 279 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 278 ],
            "C": [ 51 ],
            "D": [ 282 ],
            "Z": [ 280 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 283 ],
            "D1": [ 284 ],
            "SD": [ 34 ],
            "Z": [ 273 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 285 ],
            "BLUT": [ 286 ],
            "C0": [ 35 ],
            "Z": [ 283 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 282 ],
            "Z": [ 285 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 282 ],
            "Z": [ 286 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 287 ],
            "BLUT": [ 288 ],
            "C0": [ 35 ],
            "Z": [ 284 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 282 ],
            "Z": [ 287 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 282 ],
            "Z": [ 288 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 270 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 19 ],
            "CLK": [ 2 ],
            "DI": [ 289 ],
            "LSR": [ 290 ],
            "Q": [ 291 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 292 ],
            "D1": [ 293 ],
            "SD": [ 36 ],
            "Z": [ 289 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 294 ],
            "D1": [ 295 ],
            "SD": [ 34 ],
            "Z": [ 292 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 296 ],
            "BLUT": [ 297 ],
            "C0": [ 35 ],
            "Z": [ 294 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 298 ],
            "Z": [ 296 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 298 ],
            "Z": [ 297 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 299 ],
            "BLUT": [ 300 ],
            "C0": [ 35 ],
            "Z": [ 295 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 301 ],
            "Z": [ 299 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 298 ],
            "C": [ 51 ],
            "D": [ 302 ],
            "Z": [ 300 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 303 ],
            "D1": [ 304 ],
            "SD": [ 34 ],
            "Z": [ 293 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 305 ],
            "BLUT": [ 306 ],
            "C0": [ 35 ],
            "Z": [ 303 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 302 ],
            "Z": [ 305 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 302 ],
            "Z": [ 306 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 307 ],
            "BLUT": [ 308 ],
            "C0": [ 35 ],
            "Z": [ 304 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 302 ],
            "Z": [ 307 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 302 ],
            "Z": [ 308 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 290 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 19 ],
            "CLK": [ 2 ],
            "DI": [ 309 ],
            "LSR": [ 310 ],
            "Q": [ 311 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 312 ],
            "D1": [ 313 ],
            "SD": [ 36 ],
            "Z": [ 309 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 314 ],
            "D1": [ 315 ],
            "SD": [ 34 ],
            "Z": [ 312 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 316 ],
            "BLUT": [ 317 ],
            "C0": [ 35 ],
            "Z": [ 314 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 318 ],
            "Z": [ 316 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 318 ],
            "Z": [ 317 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 319 ],
            "BLUT": [ 320 ],
            "C0": [ 35 ],
            "Z": [ 315 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 321 ],
            "Z": [ 319 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 318 ],
            "C": [ 51 ],
            "D": [ 322 ],
            "Z": [ 320 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 323 ],
            "D1": [ 324 ],
            "SD": [ 34 ],
            "Z": [ 313 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 325 ],
            "BLUT": [ 326 ],
            "C0": [ 35 ],
            "Z": [ 323 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 322 ],
            "Z": [ 325 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 322 ],
            "Z": [ 326 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 327 ],
            "BLUT": [ 328 ],
            "C0": [ 35 ],
            "Z": [ 324 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 322 ],
            "Z": [ 327 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 322 ],
            "Z": [ 328 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 310 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 19 ],
            "CLK": [ 2 ],
            "DI": [ 329 ],
            "LSR": [ 330 ],
            "Q": [ 331 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 332 ],
            "D1": [ 333 ],
            "SD": [ 36 ],
            "Z": [ 329 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 334 ],
            "D1": [ 335 ],
            "SD": [ 34 ],
            "Z": [ 332 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 336 ],
            "BLUT": [ 337 ],
            "C0": [ 35 ],
            "Z": [ 334 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 338 ],
            "Z": [ 336 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 338 ],
            "Z": [ 337 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 339 ],
            "BLUT": [ 340 ],
            "C0": [ 35 ],
            "Z": [ 335 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 341 ],
            "Z": [ 339 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 338 ],
            "C": [ 51 ],
            "D": [ 342 ],
            "Z": [ 340 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 343 ],
            "D1": [ 344 ],
            "SD": [ 34 ],
            "Z": [ 333 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 345 ],
            "BLUT": [ 346 ],
            "C0": [ 35 ],
            "Z": [ 343 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 342 ],
            "Z": [ 345 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 342 ],
            "Z": [ 346 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 347 ],
            "BLUT": [ 348 ],
            "C0": [ 35 ],
            "Z": [ 344 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 342 ],
            "Z": [ 347 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 342 ],
            "Z": [ 348 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 330 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 349 ],
            "D1": [ 350 ],
            "SD": [ 36 ],
            "Z": [ 147 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 351 ],
            "D1": [ 352 ],
            "SD": [ 34 ],
            "Z": [ 349 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 353 ],
            "BLUT": [ 354 ],
            "C0": [ 35 ],
            "Z": [ 351 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 355 ],
            "Z": [ 353 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 355 ],
            "Z": [ 354 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 356 ],
            "BLUT": [ 357 ],
            "C0": [ 35 ],
            "Z": [ 352 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 358 ],
            "Z": [ 356 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 355 ],
            "C": [ 51 ],
            "D": [ 359 ],
            "Z": [ 357 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 360 ],
            "D1": [ 361 ],
            "SD": [ 34 ],
            "Z": [ 350 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 362 ],
            "BLUT": [ 363 ],
            "C0": [ 35 ],
            "Z": [ 360 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 359 ],
            "Z": [ 362 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 359 ],
            "Z": [ 363 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 364 ],
            "BLUT": [ 365 ],
            "C0": [ 35 ],
            "Z": [ 361 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 359 ],
            "Z": [ 364 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 359 ],
            "Z": [ 365 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 148 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 19 ],
            "CLK": [ 2 ],
            "DI": [ 366 ],
            "LSR": [ 367 ],
            "Q": [ 127 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 19 ],
            "CLK": [ 2 ],
            "DI": [ 368 ],
            "LSR": [ 369 ],
            "Q": [ 370 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 371 ],
            "D1": [ 372 ],
            "SD": [ 36 ],
            "Z": [ 368 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 373 ],
            "D1": [ 374 ],
            "SD": [ 34 ],
            "Z": [ 371 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 375 ],
            "BLUT": [ 376 ],
            "C0": [ 35 ],
            "Z": [ 373 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 377 ],
            "Z": [ 375 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 377 ],
            "Z": [ 376 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 378 ],
            "BLUT": [ 379 ],
            "C0": [ 35 ],
            "Z": [ 374 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 380 ],
            "Z": [ 378 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 377 ],
            "C": [ 51 ],
            "D": [ 381 ],
            "Z": [ 379 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 382 ],
            "D1": [ 383 ],
            "SD": [ 34 ],
            "Z": [ 372 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 384 ],
            "BLUT": [ 385 ],
            "C0": [ 35 ],
            "Z": [ 382 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 381 ],
            "Z": [ 384 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 381 ],
            "Z": [ 385 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 386 ],
            "BLUT": [ 387 ],
            "C0": [ 35 ],
            "Z": [ 383 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 381 ],
            "Z": [ 386 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 381 ],
            "Z": [ 387 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 369 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 19 ],
            "CLK": [ 2 ],
            "DI": [ 388 ],
            "LSR": [ 389 ],
            "Q": [ 390 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 391 ],
            "D1": [ 392 ],
            "SD": [ 36 ],
            "Z": [ 388 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 393 ],
            "D1": [ 394 ],
            "SD": [ 34 ],
            "Z": [ 391 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 395 ],
            "BLUT": [ 396 ],
            "C0": [ 35 ],
            "Z": [ 393 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 397 ],
            "Z": [ 395 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 397 ],
            "Z": [ 396 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 398 ],
            "BLUT": [ 399 ],
            "C0": [ 35 ],
            "Z": [ 394 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 400 ],
            "Z": [ 398 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 397 ],
            "C": [ 51 ],
            "D": [ 401 ],
            "Z": [ 399 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 402 ],
            "D1": [ 403 ],
            "SD": [ 34 ],
            "Z": [ 392 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 404 ],
            "BLUT": [ 405 ],
            "C0": [ 35 ],
            "Z": [ 402 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 401 ],
            "Z": [ 404 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 401 ],
            "Z": [ 405 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 406 ],
            "BLUT": [ 407 ],
            "C0": [ 35 ],
            "Z": [ 403 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 401 ],
            "Z": [ 406 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 401 ],
            "Z": [ 407 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 389 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 19 ],
            "CLK": [ 2 ],
            "DI": [ 408 ],
            "LSR": [ 409 ],
            "Q": [ 410 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 411 ],
            "D1": [ 412 ],
            "SD": [ 36 ],
            "Z": [ 408 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 413 ],
            "D1": [ 414 ],
            "SD": [ 34 ],
            "Z": [ 411 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 415 ],
            "BLUT": [ 416 ],
            "C0": [ 35 ],
            "Z": [ 413 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 37 ],
            "Z": [ 415 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 37 ],
            "Z": [ 416 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 417 ],
            "BLUT": [ 418 ],
            "C0": [ 35 ],
            "Z": [ 414 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 419 ],
            "Z": [ 417 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 37 ],
            "C": [ 51 ],
            "D": [ 420 ],
            "Z": [ 418 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 421 ],
            "D1": [ 422 ],
            "SD": [ 34 ],
            "Z": [ 412 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 423 ],
            "BLUT": [ 424 ],
            "C0": [ 35 ],
            "Z": [ 421 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 420 ],
            "Z": [ 423 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 420 ],
            "Z": [ 424 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 425 ],
            "BLUT": [ 426 ],
            "C0": [ 35 ],
            "Z": [ 422 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 420 ],
            "Z": [ 425 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 420 ],
            "Z": [ 426 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 409 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 427 ],
            "CLK": [ 2 ],
            "DI": [ "0" ],
            "LSR": [ 428 ],
            "Q": [ 25 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_23_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 36 ],
            "B": [ 35 ],
            "C": [ 19 ],
            "D": [ 34 ],
            "Z": [ 427 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_23_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 428 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 429 ],
            "D1": [ 430 ],
            "SD": [ 36 ],
            "Z": [ 366 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 431 ],
            "D1": [ 432 ],
            "SD": [ 34 ],
            "Z": [ 429 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 433 ],
            "BLUT": [ 434 ],
            "C0": [ 35 ],
            "Z": [ 431 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 435 ],
            "Z": [ 433 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 435 ],
            "Z": [ 434 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 436 ],
            "BLUT": [ 437 ],
            "C0": [ 35 ],
            "Z": [ 432 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 438 ],
            "Z": [ 436 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 435 ],
            "C": [ 51 ],
            "D": [ 439 ],
            "Z": [ 437 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 440 ],
            "D1": [ 441 ],
            "SD": [ 34 ],
            "Z": [ 430 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 442 ],
            "BLUT": [ 443 ],
            "C0": [ 35 ],
            "Z": [ 440 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 439 ],
            "Z": [ 442 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 439 ],
            "Z": [ 443 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 444 ],
            "BLUT": [ 445 ],
            "C0": [ 35 ],
            "Z": [ 441 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 439 ],
            "Z": [ 444 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 439 ],
            "Z": [ 445 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 367 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 19 ],
            "CLK": [ 2 ],
            "DI": [ 446 ],
            "LSR": [ 447 ],
            "Q": [ 448 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 449 ],
            "D1": [ 450 ],
            "SD": [ 36 ],
            "Z": [ 446 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 451 ],
            "D1": [ 452 ],
            "SD": [ 34 ],
            "Z": [ 449 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 453 ],
            "BLUT": [ 454 ],
            "C0": [ 35 ],
            "Z": [ 451 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 455 ],
            "Z": [ 453 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 455 ],
            "Z": [ 454 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 456 ],
            "BLUT": [ 457 ],
            "C0": [ 35 ],
            "Z": [ 452 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 458 ],
            "Z": [ 456 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 455 ],
            "C": [ 51 ],
            "D": [ 459 ],
            "Z": [ 457 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 460 ],
            "D1": [ 461 ],
            "SD": [ 34 ],
            "Z": [ 450 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 462 ],
            "BLUT": [ 463 ],
            "C0": [ 35 ],
            "Z": [ 460 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 459 ],
            "Z": [ 462 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 459 ],
            "Z": [ 463 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 464 ],
            "BLUT": [ 465 ],
            "C0": [ 35 ],
            "Z": [ 461 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 459 ],
            "Z": [ 464 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 459 ],
            "Z": [ 465 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 447 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 19 ],
            "CLK": [ 2 ],
            "DI": [ 466 ],
            "LSR": [ 467 ],
            "Q": [ 468 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 469 ],
            "D1": [ 470 ],
            "SD": [ 36 ],
            "Z": [ 466 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 471 ],
            "D1": [ 472 ],
            "SD": [ 34 ],
            "Z": [ 469 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 473 ],
            "BLUT": [ 474 ],
            "C0": [ 35 ],
            "Z": [ 471 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 475 ],
            "Z": [ 473 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 475 ],
            "Z": [ 474 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 476 ],
            "BLUT": [ 477 ],
            "C0": [ 35 ],
            "Z": [ 472 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 478 ],
            "Z": [ 476 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 475 ],
            "C": [ 51 ],
            "D": [ 479 ],
            "Z": [ 477 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 480 ],
            "D1": [ 481 ],
            "SD": [ 34 ],
            "Z": [ 470 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 482 ],
            "BLUT": [ 483 ],
            "C0": [ 35 ],
            "Z": [ 480 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 479 ],
            "Z": [ 482 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 479 ],
            "Z": [ 483 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 484 ],
            "BLUT": [ 485 ],
            "C0": [ 35 ],
            "Z": [ 481 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 479 ],
            "Z": [ 484 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 479 ],
            "Z": [ 485 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 467 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 19 ],
            "CLK": [ 2 ],
            "DI": [ 486 ],
            "LSR": [ 487 ],
            "Q": [ 131 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 488 ],
            "D1": [ 489 ],
            "SD": [ 36 ],
            "Z": [ 486 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 490 ],
            "D1": [ 491 ],
            "SD": [ 34 ],
            "Z": [ 488 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 492 ],
            "BLUT": [ 493 ],
            "C0": [ 35 ],
            "Z": [ 490 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 494 ],
            "Z": [ 492 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 494 ],
            "Z": [ 493 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 495 ],
            "BLUT": [ 496 ],
            "C0": [ 35 ],
            "Z": [ 491 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 497 ],
            "Z": [ 495 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 494 ],
            "C": [ 51 ],
            "D": [ 498 ],
            "Z": [ 496 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 499 ],
            "D1": [ 500 ],
            "SD": [ 34 ],
            "Z": [ 489 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 501 ],
            "BLUT": [ 502 ],
            "C0": [ 35 ],
            "Z": [ 499 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 498 ],
            "Z": [ 501 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 498 ],
            "Z": [ 502 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 503 ],
            "BLUT": [ 504 ],
            "C0": [ 35 ],
            "Z": [ 500 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 498 ],
            "Z": [ 503 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 498 ],
            "Z": [ 504 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 487 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 19 ],
            "CLK": [ 2 ],
            "DI": [ 505 ],
            "LSR": [ 506 ],
            "Q": [ 507 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 508 ],
            "D1": [ 509 ],
            "SD": [ 36 ],
            "Z": [ 505 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 510 ],
            "D1": [ 511 ],
            "SD": [ 34 ],
            "Z": [ 508 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 512 ],
            "BLUT": [ 513 ],
            "C0": [ 35 ],
            "Z": [ 510 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 514 ],
            "Z": [ 512 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 514 ],
            "Z": [ 513 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 515 ],
            "BLUT": [ 516 ],
            "C0": [ 35 ],
            "Z": [ 511 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 517 ],
            "Z": [ 515 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 514 ],
            "C": [ 51 ],
            "D": [ 518 ],
            "Z": [ 516 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 519 ],
            "D1": [ 520 ],
            "SD": [ 34 ],
            "Z": [ 509 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 521 ],
            "BLUT": [ 522 ],
            "C0": [ 35 ],
            "Z": [ 519 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 518 ],
            "Z": [ 521 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 518 ],
            "Z": [ 522 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 523 ],
            "BLUT": [ 524 ],
            "C0": [ 35 ],
            "Z": [ 520 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 518 ],
            "Z": [ 523 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 518 ],
            "Z": [ 524 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 506 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 19 ],
            "CLK": [ 2 ],
            "DI": [ 525 ],
            "LSR": [ 526 ],
            "Q": [ 527 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 528 ],
            "D1": [ 529 ],
            "SD": [ 36 ],
            "Z": [ 525 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 530 ],
            "D1": [ 531 ],
            "SD": [ 34 ],
            "Z": [ 528 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 532 ],
            "BLUT": [ 533 ],
            "C0": [ 35 ],
            "Z": [ 530 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 534 ],
            "Z": [ 532 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 534 ],
            "Z": [ 533 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 535 ],
            "BLUT": [ 536 ],
            "C0": [ 35 ],
            "Z": [ 531 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 537 ],
            "Z": [ 535 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 534 ],
            "C": [ 51 ],
            "D": [ 538 ],
            "Z": [ 536 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 539 ],
            "D1": [ 540 ],
            "SD": [ 34 ],
            "Z": [ 529 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 541 ],
            "BLUT": [ 542 ],
            "C0": [ 35 ],
            "Z": [ 539 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 538 ],
            "Z": [ 541 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 538 ],
            "Z": [ 542 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 543 ],
            "BLUT": [ 544 ],
            "C0": [ 35 ],
            "Z": [ 540 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 538 ],
            "Z": [ 543 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 538 ],
            "Z": [ 544 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 526 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 19 ],
            "CLK": [ 2 ],
            "DI": [ 545 ],
            "LSR": [ 546 ],
            "Q": [ 547 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 548 ],
            "D1": [ 549 ],
            "SD": [ 36 ],
            "Z": [ 545 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 550 ],
            "D1": [ 551 ],
            "SD": [ 34 ],
            "Z": [ 548 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 552 ],
            "BLUT": [ 553 ],
            "C0": [ 35 ],
            "Z": [ 550 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 554 ],
            "Z": [ 552 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 554 ],
            "Z": [ 553 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 555 ],
            "BLUT": [ 556 ],
            "C0": [ 35 ],
            "Z": [ 551 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 557 ],
            "Z": [ 555 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 554 ],
            "C": [ 51 ],
            "D": [ 558 ],
            "Z": [ 556 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 559 ],
            "D1": [ 560 ],
            "SD": [ 34 ],
            "Z": [ 549 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 561 ],
            "BLUT": [ 562 ],
            "C0": [ 35 ],
            "Z": [ 559 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 558 ],
            "Z": [ 561 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 558 ],
            "Z": [ 562 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 563 ],
            "BLUT": [ 564 ],
            "C0": [ 35 ],
            "Z": [ 560 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 558 ],
            "Z": [ 563 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 558 ],
            "Z": [ 564 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 546 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 19 ],
            "CLK": [ 2 ],
            "DI": [ 565 ],
            "LSR": [ 566 ],
            "Q": [ 567 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 568 ],
            "D1": [ 569 ],
            "SD": [ 36 ],
            "Z": [ 565 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 570 ],
            "D1": [ 571 ],
            "SD": [ 34 ],
            "Z": [ 568 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 572 ],
            "BLUT": [ 573 ],
            "C0": [ 35 ],
            "Z": [ 570 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 574 ],
            "Z": [ 572 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 574 ],
            "Z": [ 573 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 575 ],
            "BLUT": [ 576 ],
            "C0": [ 35 ],
            "Z": [ 571 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 577 ],
            "Z": [ 575 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 574 ],
            "C": [ 51 ],
            "D": [ 578 ],
            "Z": [ 576 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 579 ],
            "D1": [ 580 ],
            "SD": [ 34 ],
            "Z": [ 569 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 581 ],
            "BLUT": [ 582 ],
            "C0": [ 35 ],
            "Z": [ 579 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 578 ],
            "Z": [ 581 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 578 ],
            "Z": [ 582 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 583 ],
            "BLUT": [ 584 ],
            "C0": [ 35 ],
            "Z": [ 580 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 578 ],
            "Z": [ 583 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 578 ],
            "Z": [ 584 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 566 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_CE_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 585 ],
            "BLUT": [ 586 ],
            "C0": [ 19 ],
            "Z": [ 143 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 51 ],
            "B": [ 35 ],
            "C": [ 36 ],
            "D": [ 34 ],
            "Z": [ 585 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 586 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 587 ],
            "BLUT": [ 588 ],
            "C0": [ 589 ],
            "Z": [ 144 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 590 ],
            "B": [ 36 ],
            "C": [ 34 ],
            "D": [ 35 ],
            "Z": [ 587 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 590 ],
            "B": [ 36 ],
            "C": [ 34 ],
            "D": [ 35 ],
            "Z": [ 588 ]
          }
        },
        "CPU.PC_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 145 ]
          }
        },
        "CPU.PCplus4_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 231 ],
            "B1": [ 211 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 591 ],
            "COUT": [ 592 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 238 ],
            "S1": [ 218 ]
          }
        },
        "CPU.PCplus4_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 271 ],
            "B1": [ 251 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 593 ],
            "COUT": [ 591 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 278 ],
            "S1": [ 258 ]
          }
        },
        "CPU.PCplus4_CCU2C_S0_10": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 410 ],
            "B1": [ 390 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 594 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 37 ],
            "S1": [ 397 ]
          }
        },
        "CPU.PCplus4_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 311 ],
            "B1": [ 291 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 595 ],
            "COUT": [ 593 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 318 ],
            "S1": [ 298 ]
          }
        },
        "CPU.PCplus4_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 370 ],
            "B1": [ 331 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 594 ],
            "COUT": [ 595 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 377 ],
            "S1": [ 338 ]
          }
        },
        "CPU.PCplus4_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 127 ],
            "B1": [ 136 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 596 ],
            "COUT": [ 597 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 435 ],
            "S1": [ 355 ]
          }
        },
        "CPU.PCplus4_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 468 ],
            "B1": [ 448 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 598 ],
            "COUT": [ 596 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 475 ],
            "S1": [ 455 ]
          }
        },
        "CPU.PCplus4_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 507 ],
            "B1": [ 131 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 599 ],
            "COUT": [ 598 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 514 ],
            "S1": [ 494 ]
          }
        },
        "CPU.PCplus4_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 547 ],
            "B1": [ 527 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 600 ],
            "COUT": [ 599 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 554 ],
            "S1": [ 534 ]
          }
        },
        "CPU.PCplus4_CCU2C_S0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 151 ],
            "B1": [ 567 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 601 ],
            "COUT": [ 600 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 158 ],
            "S1": [ 574 ]
          }
        },
        "CPU.PCplus4_CCU2C_S0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 191 ],
            "B1": [ 171 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 592 ],
            "COUT": [ 601 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 198 ],
            "S1": [ 178 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 602 ],
            "A1": [ 603 ],
            "B0": [ 251 ],
            "B1": [ 231 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 604 ],
            "COUT": [ 605 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 262 ],
            "S1": [ 242 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 606 ],
            "A1": [ 607 ],
            "B0": [ 291 ],
            "B1": [ 271 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 608 ],
            "COUT": [ 604 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 302 ],
            "S1": [ 282 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_10": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 609 ],
            "A1": [ 610 ],
            "B0": [ 211 ],
            "B1": [ 191 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 605 ],
            "COUT": [ 611 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 222 ],
            "S1": [ 202 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_11": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 612 ],
            "A1": [ 613 ],
            "B0": [ 146 ],
            "B1": [ 410 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 614 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 589 ],
            "S1": [ 420 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 615 ],
            "A1": [ 616 ],
            "B0": [ 331 ],
            "B1": [ 311 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 617 ],
            "COUT": [ 608 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 342 ],
            "S1": [ 322 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 618 ],
            "A1": [ 619 ],
            "B0": [ 390 ],
            "B1": [ 370 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 614 ],
            "COUT": [ 617 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 401 ],
            "S1": [ 381 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 620 ],
            "A1": [ "0" ],
            "B0": [ 136 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 621 ],
            "COUT": [ 622 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 359 ],
            "S1": [ 623 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 624 ],
            "A1": [ 625 ],
            "B0": [ 448 ],
            "B1": [ 127 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 626 ],
            "COUT": [ 621 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 459 ],
            "S1": [ 439 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 627 ],
            "A1": [ 628 ],
            "B0": [ 131 ],
            "B1": [ 468 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 629 ],
            "COUT": [ 626 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 498 ],
            "S1": [ 479 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 630 ],
            "A1": [ 631 ],
            "B0": [ 527 ],
            "B1": [ 507 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 632 ],
            "COUT": [ 629 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 538 ],
            "S1": [ 518 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 633 ],
            "A1": [ 634 ],
            "B0": [ 567 ],
            "B1": [ 547 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 635 ],
            "COUT": [ 632 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 578 ],
            "S1": [ 558 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 636 ],
            "A1": [ 637 ],
            "B0": [ 171 ],
            "B1": [ 151 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 611 ],
            "COUT": [ 635 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 182 ],
            "S1": [ 162 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_A0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 638 ],
            "B": [ 53 ],
            "C": [ 36 ],
            "D": [ 32 ],
            "Z": [ 620 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_A0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 639 ],
            "B": [ 53 ],
            "C": [ 36 ],
            "D": [ 32 ],
            "Z": [ 625 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_A0_LUT4_Z_10": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 53 ],
            "B": [ 17 ],
            "C": [ 32 ],
            "D": [ 36 ],
            "Z": [ 636 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_A0_LUT4_Z_11": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 53 ],
            "B": [ 15 ],
            "C": [ 32 ],
            "D": [ 36 ],
            "Z": [ 610 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_A0_LUT4_Z_12": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 32 ],
            "B": [ 640 ],
            "C": [ 641 ],
            "D": [ 36 ],
            "Z": [ 609 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_A0_LUT4_Z_13": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 32 ],
            "C": [ 36 ],
            "D": [ 124 ],
            "Z": [ 603 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_A0_LUT4_Z_14": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 32 ],
            "C": [ 36 ],
            "D": [ 65 ],
            "Z": [ 602 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_A0_LUT4_Z_15": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 32 ],
            "C": [ 36 ],
            "D": [ 642 ],
            "Z": [ 607 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_A0_LUT4_Z_16": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 32 ],
            "C": [ 36 ],
            "D": [ 68 ],
            "Z": [ 606 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_A0_LUT4_Z_17": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 32 ],
            "C": [ 36 ],
            "D": [ 643 ],
            "Z": [ 616 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_A0_LUT4_Z_18": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 32 ],
            "C": [ 36 ],
            "D": [ 644 ],
            "Z": [ 615 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_A0_LUT4_Z_19": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 32 ],
            "B": [ 645 ],
            "C": [ 646 ],
            "D": [ 36 ],
            "Z": [ 619 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_A0_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 647 ],
            "B": [ 53 ],
            "C": [ 36 ],
            "D": [ 32 ],
            "Z": [ 624 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_A0_LUT4_Z_20": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 32 ],
            "B": [ 648 ],
            "C": [ 638 ],
            "D": [ 36 ],
            "Z": [ 618 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_A0_LUT4_Z_21": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 32 ],
            "B": [ 649 ],
            "C": [ 639 ],
            "D": [ 36 ],
            "Z": [ 613 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_A0_LUT4_Z_22": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 32 ],
            "B": [ 650 ],
            "C": [ 647 ],
            "D": [ 36 ],
            "Z": [ 612 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_A0_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 641 ],
            "B": [ 53 ],
            "C": [ 36 ],
            "D": [ 32 ],
            "Z": [ 628 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_A0_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 53 ],
            "B": [ 651 ],
            "C": [ 32 ],
            "D": [ 36 ],
            "Z": [ 627 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_A0_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 53 ],
            "B": [ 652 ],
            "C": [ 32 ],
            "D": [ 36 ],
            "Z": [ 631 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_A0_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 53 ],
            "B": [ 653 ],
            "C": [ 32 ],
            "D": [ 36 ],
            "Z": [ 630 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_A0_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 53 ],
            "B": [ 654 ],
            "C": [ 32 ],
            "D": [ 36 ],
            "Z": [ 634 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_A0_LUT4_Z_8": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 53 ],
            "B": [ 655 ],
            "C": [ 32 ],
            "D": [ 36 ],
            "Z": [ 633 ]
          }
        },
        "CPU.PCplusImm_CCU2C_S0_A0_LUT4_Z_9": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 53 ],
            "B": [ 16 ],
            "C": [ 32 ],
            "D": [ 36 ],
            "Z": [ 637 ]
          }
        },
        "CPU.aluIn2_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 11 ],
            "Z": [ 656 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 55 ],
            "Z": [ 657 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_10": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 63 ],
            "Z": [ 658 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_11": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 66 ],
            "Z": [ 659 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_12": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 69 ],
            "Z": [ 660 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_13": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 661 ],
            "Z": [ 662 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_13_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 118 ],
            "B": [ 341 ],
            "C": [ 122 ],
            "D": [ 123 ],
            "Z": [ 663 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_13_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 20 ],
            "D": [ 664 ],
            "Z": [ 665 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_13_D_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 666 ],
            "B": [ 644 ],
            "C": [ 54 ],
            "D": [ 33 ],
            "Z": [ 661 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_14": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 667 ],
            "Z": [ 668 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_14_D_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 667 ],
            "B": [ 669 ],
            "C": [ 670 ],
            "D": [ 671 ],
            "Z": [ 672 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_14_D_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 673 ],
            "B": [ 674 ],
            "C": [ 667 ],
            "D": [ 670 ],
            "Z": [ 675 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_14_D_LUT4_C_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 675 ],
            "B": [ 676 ],
            "C": [ 18 ],
            "D": [ 677 ],
            "Z": [ 678 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_14_D_LUT4_C_Z_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 24 ],
            "D": [ 397 ],
            "Z": [ 679 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_14_D_LUT4_C_Z_LUT4_A_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 680 ],
            "B": [ 681 ],
            "C": [ 682 ],
            "D": [ 683 ],
            "Z": [ 684 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_14_D_LUT4_C_Z_LUT4_A_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 15 ],
            "B": [ 685 ],
            "C": [ 682 ],
            "D": [ 17 ],
            "Z": [ 686 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_14_D_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 23 ],
            "B": [ 401 ],
            "C": [ 687 ],
            "D": [ 688 ],
            "Z": [ 677 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_14_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 116 ],
            "B": [ 400 ],
            "C": [ 122 ],
            "D": [ 123 ],
            "Z": [ 689 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_14_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 20 ],
            "D": [ 690 ],
            "Z": [ 671 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_14_D_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 691 ],
            "B": [ 638 ],
            "C": [ 54 ],
            "D": [ 33 ],
            "Z": [ 667 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_14_D_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 692 ],
            "BLUT": [ 672 ],
            "C0": [ 689 ],
            "Z": [ 676 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_14_D_PFUMX_C0_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 692 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_15": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 693 ],
            "Z": [ 694 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_15_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 15 ],
            "C": [ 17 ],
            "D": [ 16 ],
            "Z": [ 669 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_15_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 114 ],
            "B": [ 590 ],
            "C": [ 122 ],
            "D": [ 123 ],
            "Z": [ 695 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_15_D_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 20 ],
            "D": [ 696 ],
            "Z": [ 697 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_15_D_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 698 ],
            "B": [ 647 ],
            "C": [ 54 ],
            "D": [ 33 ],
            "Z": [ 693 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_16": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 44 ],
            "Z": [ 699 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_16_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 700 ],
            "B": [ 641 ],
            "C": [ 54 ],
            "D": [ 33 ],
            "Z": [ 44 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_17": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 701 ],
            "Z": [ 702 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_17_D_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 701 ],
            "B": [ 669 ],
            "C": [ 703 ],
            "D": [ 704 ],
            "Z": [ 705 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_17_D_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 673 ],
            "B": [ 674 ],
            "C": [ 701 ],
            "D": [ 703 ],
            "Z": [ 706 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_17_D_LUT4_C_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 15 ],
            "C": [ 17 ],
            "D": [ 16 ],
            "Z": [ 674 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_17_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 115 ],
            "B": [ 419 ],
            "C": [ 122 ],
            "D": [ 123 ],
            "Z": [ 707 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_17_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 20 ],
            "D": [ 708 ],
            "Z": [ 704 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_17_D_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 709 ],
            "B": [ 639 ],
            "C": [ 54 ],
            "D": [ 33 ],
            "Z": [ 701 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_17_D_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 710 ],
            "BLUT": [ 705 ],
            "C0": [ 707 ],
            "Z": [ 711 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_17_D_PFUMX_C0_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 710 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_18": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 712 ],
            "Z": [ 713 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_18_D_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 712 ],
            "B": [ 669 ],
            "C": [ 714 ],
            "D": [ 715 ],
            "Z": [ 716 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_18_D_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 673 ],
            "B": [ 674 ],
            "C": [ 712 ],
            "D": [ 714 ],
            "Z": [ 717 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_18_D_LUT4_C_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 717 ],
            "C": [ 718 ],
            "D": [ 18 ],
            "Z": [ 719 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_18_D_LUT4_C_Z_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 24 ],
            "C": [ 377 ],
            "D": [ 720 ],
            "Z": [ 721 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_18_D_LUT4_C_Z_LUT4_B_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 722 ],
            "D": [ 723 ],
            "Z": [ 724 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_18_D_LUT4_C_Z_LUT4_B_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 725 ],
            "B": [ 726 ],
            "C": [ 682 ],
            "D": [ 683 ],
            "Z": [ 727 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_18_D_LUT4_C_Z_LUT4_B_Z_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 23 ],
            "B": [ 381 ],
            "C": [ 687 ],
            "D": [ 728 ],
            "Z": [ 720 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_18_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 117 ],
            "B": [ 380 ],
            "C": [ 122 ],
            "D": [ 123 ],
            "Z": [ 729 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_18_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 20 ],
            "D": [ 730 ],
            "Z": [ 715 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_18_D_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 731 ],
            "B": [ 646 ],
            "C": [ 54 ],
            "D": [ 33 ],
            "Z": [ 712 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_18_D_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 732 ],
            "BLUT": [ 716 ],
            "C0": [ 729 ],
            "Z": [ 718 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_18_D_PFUMX_C0_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 732 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_19": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 733 ],
            "Z": [ 734 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_19_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 119 ],
            "B": [ 321 ],
            "C": [ 122 ],
            "D": [ 123 ],
            "Z": [ 735 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_19_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 20 ],
            "D": [ 736 ],
            "Z": [ 737 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_19_D_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 738 ],
            "B": [ 643 ],
            "C": [ 54 ],
            "D": [ 33 ],
            "Z": [ 733 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 57 ],
            "Z": [ 739 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_20": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 740 ],
            "Z": [ 741 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_20_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 105 ],
            "B": [ 281 ],
            "C": [ 122 ],
            "D": [ 123 ],
            "Z": [ 742 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_20_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 20 ],
            "D": [ 743 ],
            "Z": [ 744 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_20_D_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 745 ],
            "B": [ 642 ],
            "C": [ 54 ],
            "D": [ 33 ],
            "Z": [ 740 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_21": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 746 ],
            "Z": [ 747 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 748 ],
            "C": [ 17 ],
            "D": [ 15 ],
            "Z": [ 749 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_B_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 748 ],
            "C": [ 17 ],
            "D": [ 15 ],
            "Z": [ 750 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_B_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 749 ],
            "BLUT": [ 750 ],
            "C0": [ 751 ],
            "Z": [ 752 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D0": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 752 ],
            "D1": [ 753 ],
            "SD": [ 16 ],
            "Z": [ 754 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 755 ],
            "B": [ 20 ],
            "C": [ 754 ],
            "D": [ 18 ],
            "Z": [ 756 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z_LUT4_C_Z_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 757 ],
            "D1": [ 758 ],
            "SD": [ 123 ],
            "Z": [ 759 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 760 ],
            "BLUT": [ 761 ],
            "C0": [ 762 ],
            "Z": [ 757 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 760 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 761 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 763 ],
            "BLUT": [ 764 ],
            "C0": [ 762 ],
            "Z": [ 758 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 765 ],
            "B": [ 766 ],
            "C": [ 767 ],
            "D": [ 682 ],
            "Z": [ 763 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 767 ],
            "Z": [ 764 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 24 ],
            "C": [ 238 ],
            "D": [ 768 ],
            "Z": [ 769 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z_LUT4_C_Z_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 23 ],
            "B": [ 242 ],
            "C": [ 687 ],
            "D": [ 770 ],
            "Z": [ 768 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z_LUT4_C_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 771 ],
            "BLUT": [ 772 ],
            "C0": [ 15 ],
            "Z": [ 773 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 774 ],
            "B": [ 775 ],
            "C": [ 17 ],
            "D": [ 682 ],
            "Z": [ 771 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 775 ],
            "D": [ 17 ],
            "Z": [ 772 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 17 ],
            "C": [ 15 ],
            "D": [ 746 ],
            "Z": [ 776 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 15 ],
            "D": [ 746 ],
            "Z": [ 777 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_D_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 776 ],
            "BLUT": [ 777 ],
            "C0": [ 751 ],
            "Z": [ 753 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 107 ],
            "C": [ 241 ],
            "D": [ 122 ],
            "Z": [ 748 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 778 ],
            "B": [ 124 ],
            "C": [ 54 ],
            "D": [ 33 ],
            "Z": [ 746 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_22": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 779 ],
            "Z": [ 780 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_22_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 109 ],
            "B": [ 201 ],
            "C": [ 122 ],
            "D": [ 123 ],
            "Z": [ 781 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_22_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 20 ],
            "D": [ 782 ],
            "Z": [ 783 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_22_D_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 784 ],
            "B": [ 53 ],
            "C": [ 54 ],
            "D": [ 33 ],
            "Z": [ 779 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_23": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 785 ],
            "Z": [ 786 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_23_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 111 ],
            "C": [ 161 ],
            "D": [ 122 ],
            "Z": [ 787 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 788 ],
            "B": [ 53 ],
            "C": [ 54 ],
            "D": [ 33 ],
            "Z": [ 785 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_24": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 789 ],
            "Z": [ 790 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_24_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 85 ],
            "B": [ 557 ],
            "C": [ 122 ],
            "D": [ 123 ],
            "Z": [ 791 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_24_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 20 ],
            "D": [ 792 ],
            "Z": [ 793 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_24_D_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 794 ],
            "B": [ 53 ],
            "C": [ 54 ],
            "D": [ 33 ],
            "Z": [ 789 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_25": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 71 ],
            "Z": [ 795 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_26": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 796 ],
            "Z": [ 797 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_26_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 89 ],
            "B": [ 478 ],
            "C": [ 122 ],
            "D": [ 123 ],
            "Z": [ 798 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_26_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 20 ],
            "D": [ 799 ],
            "Z": [ 800 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_26_D_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 801 ],
            "B": [ 53 ],
            "C": [ 54 ],
            "D": [ 33 ],
            "Z": [ 796 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_27": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 802 ],
            "Z": [ 803 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_27_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 91 ],
            "B": [ 438 ],
            "C": [ 122 ],
            "D": [ 123 ],
            "Z": [ 804 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_27_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 20 ],
            "D": [ 805 ],
            "Z": [ 806 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_27_D_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 807 ],
            "B": [ 53 ],
            "C": [ 54 ],
            "D": [ 33 ],
            "Z": [ 802 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_28": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 808 ],
            "Z": [ 809 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_28_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 93 ],
            "B": [ 810 ],
            "C": [ 122 ],
            "D": [ 123 ],
            "Z": [ 811 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_28_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 20 ],
            "D": [ 812 ],
            "Z": [ 813 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_28_D_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 814 ],
            "B": [ 53 ],
            "C": [ 54 ],
            "D": [ 33 ],
            "Z": [ 808 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_29": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 815 ],
            "Z": [ 816 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_29_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 95 ],
            "C": [ 817 ],
            "D": [ 122 ],
            "Z": [ 818 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_29_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 819 ],
            "B": [ 53 ],
            "C": [ 54 ],
            "D": [ 33 ],
            "Z": [ 815 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 820 ],
            "Z": [ 821 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_30": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 822 ],
            "Z": [ 823 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_30_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 97 ],
            "C": [ 824 ],
            "D": [ 122 ],
            "Z": [ 825 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_30_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 826 ],
            "B": [ 53 ],
            "C": [ 54 ],
            "D": [ 33 ],
            "Z": [ 822 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_31": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 73 ],
            "Z": [ 827 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_3_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 94 ],
            "B": [ 828 ],
            "C": [ 122 ],
            "D": [ 123 ],
            "Z": [ 829 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_3_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 20 ],
            "D": [ 830 ],
            "Z": [ 831 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_3_D_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 832 ],
            "B": [ 53 ],
            "C": [ 54 ],
            "D": [ 33 ],
            "Z": [ 820 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 833 ],
            "Z": [ 834 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_4_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 92 ],
            "B": [ 358 ],
            "C": [ 122 ],
            "D": [ 123 ],
            "Z": [ 835 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_4_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 20 ],
            "D": [ 836 ],
            "Z": [ 837 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_4_D_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 838 ],
            "B": [ 53 ],
            "C": [ 54 ],
            "D": [ 33 ],
            "Z": [ 833 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 839 ],
            "Z": [ 840 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_5_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 90 ],
            "B": [ 458 ],
            "C": [ 122 ],
            "D": [ 123 ],
            "Z": [ 841 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_5_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 20 ],
            "D": [ 842 ],
            "Z": [ 843 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_5_D_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 844 ],
            "B": [ 53 ],
            "C": [ 54 ],
            "D": [ 33 ],
            "Z": [ 839 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 845 ],
            "Z": [ 846 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_6_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 88 ],
            "B": [ 497 ],
            "C": [ 122 ],
            "D": [ 123 ],
            "Z": [ 847 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_6_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 20 ],
            "D": [ 848 ],
            "Z": [ 849 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_6_D_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 850 ],
            "B": [ 53 ],
            "C": [ 54 ],
            "D": [ 33 ],
            "Z": [ 845 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 59 ],
            "Z": [ 851 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_8": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 61 ],
            "Z": [ 852 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_9": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 853 ],
            "Z": [ 854 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_9_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 110 ],
            "B": [ 181 ],
            "C": [ 122 ],
            "D": [ 123 ],
            "Z": [ 855 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_9_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 20 ],
            "D": [ 856 ],
            "Z": [ 857 ]
          }
        },
        "CPU.aluIn2_LUT4_Z_9_D_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 858 ],
            "B": [ 53 ],
            "C": [ 54 ],
            "D": [ 33 ],
            "Z": [ 853 ]
          }
        },
        "CPU.aluMinus_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 859 ],
            "A1": [ 860 ],
            "B0": [ 740 ],
            "B1": [ 66 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 861 ],
            "COUT": [ 862 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 105 ],
            "S1": [ 106 ]
          }
        },
        "CPU.aluMinus_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 863 ],
            "A1": [ 864 ],
            "B0": [ 733 ],
            "B1": [ 69 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 865 ],
            "COUT": [ 861 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 119 ],
            "S1": [ 120 ]
          }
        },
        "CPU.aluMinus_CCU2C_S0_10": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 866 ],
            "A1": [ 867 ],
            "B0": [ 71 ],
            "B1": [ 845 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 868 ],
            "COUT": [ 869 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 87 ],
            "S1": [ 88 ]
          }
        },
        "CPU.aluMinus_CCU2C_S0_11": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 870 ],
            "A1": [ 871 ],
            "B0": [ 789 ],
            "B1": [ 59 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 872 ],
            "COUT": [ 868 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 85 ],
            "S1": [ 86 ]
          }
        },
        "CPU.aluMinus_CCU2C_S0_12": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 873 ],
            "A1": [ 874 ],
            "B0": [ 785 ],
            "B1": [ 61 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 875 ],
            "COUT": [ 872 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 111 ],
            "S1": [ 112 ]
          }
        },
        "CPU.aluMinus_CCU2C_S0_13": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 876 ],
            "A1": [ 877 ],
            "B0": [ 779 ],
            "B1": [ 853 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 878 ],
            "COUT": [ 875 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 109 ],
            "S1": [ 110 ]
          }
        },
        "CPU.aluMinus_CCU2C_S0_14": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 751 ],
            "A1": [ 879 ],
            "B0": [ 746 ],
            "B1": [ 63 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 862 ],
            "COUT": [ 878 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 107 ],
            "S1": [ 108 ]
          }
        },
        "CPU.aluMinus_CCU2C_S0_15": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 45 ],
            "A1": [ 880 ],
            "B0": [ 44 ],
            "B1": [ 693 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "1" ],
            "COUT": [ 881 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 113 ],
            "S1": [ 114 ]
          }
        },
        "CPU.aluMinus_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 714 ],
            "A1": [ 882 ],
            "B0": [ 712 ],
            "B1": [ 661 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 883 ],
            "COUT": [ 865 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 117 ],
            "S1": [ 118 ]
          }
        },
        "CPU.aluMinus_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 884 ],
            "A1": [ 12 ],
            "B0": [ 73 ],
            "B1": [ 11 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 885 ],
            "COUT": [ 7 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 99 ],
            "S1": [ 100 ]
          }
        },
        "CPU.aluMinus_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 703 ],
            "A1": [ 670 ],
            "B0": [ 701 ],
            "B1": [ 667 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 881 ],
            "COUT": [ 883 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 115 ],
            "S1": [ 116 ]
          }
        },
        "CPU.aluMinus_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 886 ],
            "A1": [ 887 ],
            "B0": [ 822 ],
            "B1": [ 55 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 888 ],
            "COUT": [ 885 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 97 ],
            "S1": [ 98 ]
          }
        },
        "CPU.aluMinus_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 889 ],
            "A1": [ 890 ],
            "B0": [ 815 ],
            "B1": [ 57 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 891 ],
            "COUT": [ 888 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 95 ],
            "S1": [ 96 ]
          }
        },
        "CPU.aluMinus_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 892 ],
            "A1": [ 893 ],
            "B0": [ 808 ],
            "B1": [ 820 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 894 ],
            "COUT": [ 891 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 93 ],
            "S1": [ 94 ]
          }
        },
        "CPU.aluMinus_CCU2C_S0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 895 ],
            "A1": [ 896 ],
            "B0": [ 802 ],
            "B1": [ 833 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 897 ],
            "COUT": [ 894 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 91 ],
            "S1": [ 92 ]
          }
        },
        "CPU.aluMinus_CCU2C_S0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 898 ],
            "A1": [ 899 ],
            "B0": [ 796 ],
            "B1": [ 839 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 869 ],
            "COUT": [ 897 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 89 ],
            "S1": [ 90 ]
          }
        },
        "CPU.aluPlus_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 741 ],
            "A1": [ 659 ],
            "B0": [ 859 ],
            "B1": [ 860 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 900 ],
            "COUT": [ 901 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 281 ],
            "S1": [ 261 ]
          }
        },
        "CPU.aluPlus_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 734 ],
            "A1": [ 660 ],
            "B0": [ 863 ],
            "B1": [ 864 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 902 ],
            "COUT": [ 900 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 321 ],
            "S1": [ 301 ]
          }
        },
        "CPU.aluPlus_CCU2C_S0_10": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 795 ],
            "A1": [ 846 ],
            "B0": [ 866 ],
            "B1": [ 867 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 903 ],
            "COUT": [ 904 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 517 ],
            "S1": [ 497 ]
          }
        },
        "CPU.aluPlus_CCU2C_S0_11": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 790 ],
            "A1": [ 851 ],
            "B0": [ 870 ],
            "B1": [ 871 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 905 ],
            "COUT": [ 903 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 557 ],
            "S1": [ 537 ]
          }
        },
        "CPU.aluPlus_CCU2C_S0_12": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 786 ],
            "A1": [ 852 ],
            "B0": [ 873 ],
            "B1": [ 874 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 906 ],
            "COUT": [ 905 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 161 ],
            "S1": [ 577 ]
          }
        },
        "CPU.aluPlus_CCU2C_S0_13": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 780 ],
            "A1": [ 854 ],
            "B0": [ 876 ],
            "B1": [ 877 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 907 ],
            "COUT": [ 906 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 201 ],
            "S1": [ 181 ]
          }
        },
        "CPU.aluPlus_CCU2C_S0_14": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 747 ],
            "A1": [ 658 ],
            "B0": [ 751 ],
            "B1": [ 879 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 901 ],
            "COUT": [ 907 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 241 ],
            "S1": [ 221 ]
          }
        },
        "CPU.aluPlus_CCU2C_S0_15": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 699 ],
            "A1": [ 694 ],
            "B0": [ 45 ],
            "B1": [ 880 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 908 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 121 ],
            "S1": [ 590 ]
          }
        },
        "CPU.aluPlus_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 713 ],
            "A1": [ 662 ],
            "B0": [ 714 ],
            "B1": [ 882 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 909 ],
            "COUT": [ 902 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 380 ],
            "S1": [ 341 ]
          }
        },
        "CPU.aluPlus_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 827 ],
            "A1": [ 656 ],
            "B0": [ 884 ],
            "B1": [ 12 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 910 ],
            "COUT": [ 911 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 912 ],
            "S1": [ 913 ]
          }
        },
        "CPU.aluPlus_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 702 ],
            "A1": [ 668 ],
            "B0": [ 703 ],
            "B1": [ 670 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 908 ],
            "COUT": [ 909 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 419 ],
            "S1": [ 400 ]
          }
        },
        "CPU.aluPlus_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 823 ],
            "A1": [ 657 ],
            "B0": [ 886 ],
            "B1": [ 887 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 914 ],
            "COUT": [ 910 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 824 ],
            "S1": [ 915 ]
          }
        },
        "CPU.aluPlus_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 816 ],
            "A1": [ 739 ],
            "B0": [ 889 ],
            "B1": [ 890 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 916 ],
            "COUT": [ 914 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 817 ],
            "S1": [ 917 ]
          }
        },
        "CPU.aluPlus_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 809 ],
            "A1": [ 821 ],
            "B0": [ 892 ],
            "B1": [ 893 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 918 ],
            "COUT": [ 916 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 810 ],
            "S1": [ 828 ]
          }
        },
        "CPU.aluPlus_CCU2C_S0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 803 ],
            "A1": [ 834 ],
            "B0": [ 895 ],
            "B1": [ 896 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 919 ],
            "COUT": [ 918 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 438 ],
            "S1": [ 358 ]
          }
        },
        "CPU.aluPlus_CCU2C_S0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 797 ],
            "A1": [ 840 ],
            "B0": [ 898 ],
            "B1": [ 899 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 904 ],
            "COUT": [ 919 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 478 ],
            "S1": [ 458 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 920 ],
            "LSR": [ "0" ],
            "Q": [ 921 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 922 ],
            "LSR": [ "0" ],
            "Q": [ 923 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 924 ],
            "LSR": [ "0" ],
            "Q": [ 842 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_10_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 925 ],
            "BLUT": [ 926 ],
            "C0": [ 21 ],
            "Z": [ 924 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 899 ],
            "Z": [ 925 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 799 ],
            "C": [ 805 ],
            "D": [ 927 ],
            "Z": [ 926 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 928 ],
            "LSR": [ "0" ],
            "Q": [ 799 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_11_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 929 ],
            "BLUT": [ 930 ],
            "C0": [ 21 ],
            "Z": [ 928 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 898 ],
            "Z": [ 929 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 848 ],
            "C": [ 842 ],
            "D": [ 927 ],
            "Z": [ 930 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 931 ],
            "LSR": [ "0" ],
            "Q": [ 848 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_12_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 932 ],
            "BLUT": [ 933 ],
            "C0": [ 21 ],
            "Z": [ 931 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 867 ],
            "Z": [ 932 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 934 ],
            "C": [ 799 ],
            "D": [ 927 ],
            "Z": [ 933 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 935 ],
            "LSR": [ "0" ],
            "Q": [ 934 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_13_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 936 ],
            "BLUT": [ 937 ],
            "C0": [ 21 ],
            "Z": [ 935 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 866 ],
            "Z": [ 936 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 938 ],
            "C": [ 848 ],
            "D": [ 927 ],
            "Z": [ 937 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 939 ],
            "LSR": [ "0" ],
            "Q": [ 938 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_14_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 940 ],
            "BLUT": [ 941 ],
            "C0": [ 21 ],
            "Z": [ 939 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 871 ],
            "Z": [ 940 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 792 ],
            "C": [ 934 ],
            "D": [ 927 ],
            "Z": [ 941 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 942 ],
            "LSR": [ "0" ],
            "Q": [ 792 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_15_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 943 ],
            "BLUT": [ 944 ],
            "C0": [ 21 ],
            "Z": [ 942 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 870 ],
            "Z": [ 943 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 945 ],
            "C": [ 938 ],
            "D": [ 927 ],
            "Z": [ 944 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 946 ],
            "LSR": [ "0" ],
            "Q": [ 945 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_16_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 947 ],
            "BLUT": [ 948 ],
            "C0": [ 21 ],
            "Z": [ 946 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_16_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 874 ],
            "Z": [ 947 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 949 ],
            "C": [ 792 ],
            "D": [ 927 ],
            "Z": [ 948 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 950 ],
            "LSR": [ "0" ],
            "Q": [ 949 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_17_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 951 ],
            "BLUT": [ 952 ],
            "C0": [ 21 ],
            "Z": [ 950 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 873 ],
            "Z": [ 951 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 856 ],
            "C": [ 945 ],
            "D": [ 927 ],
            "Z": [ 952 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 953 ],
            "LSR": [ "0" ],
            "Q": [ 856 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_18_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 954 ],
            "BLUT": [ 955 ],
            "C0": [ 21 ],
            "Z": [ 953 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_18_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 877 ],
            "Z": [ 954 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 782 ],
            "C": [ 949 ],
            "D": [ 927 ],
            "Z": [ 955 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 956 ],
            "LSR": [ "0" ],
            "Q": [ 782 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_19_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 957 ],
            "BLUT": [ 958 ],
            "C0": [ 21 ],
            "Z": [ 956 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_19_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 876 ],
            "Z": [ 957 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_19_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 959 ],
            "C": [ 856 ],
            "D": [ 927 ],
            "Z": [ 958 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_1_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 960 ],
            "BLUT": [ 961 ],
            "C0": [ 21 ],
            "Z": [ 922 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 884 ],
            "Z": [ 960 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 962 ],
            "C": [ 921 ],
            "D": [ 927 ],
            "Z": [ 961 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 963 ],
            "LSR": [ "0" ],
            "Q": [ 962 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 964 ],
            "LSR": [ "0" ],
            "Q": [ 959 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_20_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 965 ],
            "BLUT": [ 966 ],
            "C0": [ 21 ],
            "Z": [ 964 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_20_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 879 ],
            "Z": [ 965 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_20_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 755 ],
            "C": [ 782 ],
            "D": [ 927 ],
            "Z": [ 966 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 967 ],
            "LSR": [ "0" ],
            "Q": [ 755 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_21_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 968 ],
            "BLUT": [ 969 ],
            "C0": [ 21 ],
            "Z": [ 967 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_21_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 751 ],
            "Z": [ 968 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_21_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 970 ],
            "C": [ 959 ],
            "D": [ 927 ],
            "Z": [ 969 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 971 ],
            "LSR": [ "0" ],
            "Q": [ 970 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_22_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 972 ],
            "BLUT": [ 973 ],
            "C0": [ 21 ],
            "Z": [ 971 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_22_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 860 ],
            "Z": [ 972 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_22_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 743 ],
            "C": [ 755 ],
            "D": [ 927 ],
            "Z": [ 973 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 974 ],
            "LSR": [ "0" ],
            "Q": [ 743 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_23_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 975 ],
            "BLUT": [ 976 ],
            "C0": [ 21 ],
            "Z": [ 974 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_23_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 859 ],
            "Z": [ 975 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_23_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 977 ],
            "C": [ 970 ],
            "D": [ 927 ],
            "Z": [ 976 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 978 ],
            "LSR": [ "0" ],
            "Q": [ 977 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_24_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 979 ],
            "BLUT": [ 980 ],
            "C0": [ 21 ],
            "Z": [ 978 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_24_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 864 ],
            "Z": [ 979 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_24_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 736 ],
            "C": [ 743 ],
            "D": [ 927 ],
            "Z": [ 980 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 981 ],
            "LSR": [ "0" ],
            "Q": [ 736 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_25_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 982 ],
            "BLUT": [ 983 ],
            "C0": [ 21 ],
            "Z": [ 981 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_25_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 863 ],
            "Z": [ 982 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_25_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 664 ],
            "C": [ 977 ],
            "D": [ 927 ],
            "Z": [ 983 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 984 ],
            "LSR": [ "0" ],
            "Q": [ 664 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_26_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 985 ],
            "BLUT": [ 986 ],
            "C0": [ 21 ],
            "Z": [ 984 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_26_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 882 ],
            "Z": [ 985 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_26_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 730 ],
            "C": [ 736 ],
            "D": [ 927 ],
            "Z": [ 986 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 987 ],
            "LSR": [ "0" ],
            "Q": [ 730 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_27_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 988 ],
            "BLUT": [ 989 ],
            "C0": [ 21 ],
            "Z": [ 987 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_27_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 714 ],
            "Z": [ 988 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_27_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 690 ],
            "C": [ 664 ],
            "D": [ 927 ],
            "Z": [ 989 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 990 ],
            "LSR": [ "0" ],
            "Q": [ 690 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_28_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 991 ],
            "BLUT": [ 992 ],
            "C0": [ 21 ],
            "Z": [ 990 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_28_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 670 ],
            "Z": [ 991 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_28_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 708 ],
            "C": [ 730 ],
            "D": [ 927 ],
            "Z": [ 992 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_29": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 993 ],
            "LSR": [ "0" ],
            "Q": [ 708 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_29_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 994 ],
            "BLUT": [ 995 ],
            "C0": [ 21 ],
            "Z": [ 993 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_29_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 703 ],
            "Z": [ 994 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_29_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 696 ],
            "C": [ 690 ],
            "D": [ 927 ],
            "Z": [ 995 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_2_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 996 ],
            "BLUT": [ 997 ],
            "C0": [ 21 ],
            "Z": [ 963 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 887 ],
            "Z": [ 996 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 998 ],
            "C": [ 923 ],
            "D": [ 927 ],
            "Z": [ 997 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 999 ],
            "LSR": [ "0" ],
            "Q": [ 998 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_30": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 1000 ],
            "LSR": [ "0" ],
            "Q": [ 696 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_30_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1001 ],
            "BLUT": [ 1002 ],
            "C0": [ 21 ],
            "Z": [ 1000 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_30_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 880 ],
            "Z": [ 1001 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_30_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 27 ],
            "C": [ 708 ],
            "D": [ 927 ],
            "Z": [ 1002 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_31": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 1003 ],
            "LSR": [ "0" ],
            "Q": [ 27 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 927 ],
            "B": [ 696 ],
            "C": [ 45 ],
            "D": [ 21 ],
            "Z": [ 1003 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_3_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1004 ],
            "BLUT": [ 1005 ],
            "C0": [ 21 ],
            "Z": [ 999 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 886 ],
            "Z": [ 1004 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1006 ],
            "C": [ 962 ],
            "D": [ 927 ],
            "Z": [ 1005 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 1007 ],
            "LSR": [ "0" ],
            "Q": [ 1006 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_4_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1008 ],
            "BLUT": [ 1009 ],
            "C0": [ 21 ],
            "Z": [ 1007 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 890 ],
            "Z": [ 1008 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1010 ],
            "C": [ 998 ],
            "D": [ 927 ],
            "Z": [ 1009 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 1011 ],
            "LSR": [ "0" ],
            "Q": [ 1010 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_5_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1012 ],
            "BLUT": [ 1013 ],
            "C0": [ 21 ],
            "Z": [ 1011 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 889 ],
            "Z": [ 1012 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 830 ],
            "C": [ 1006 ],
            "D": [ 927 ],
            "Z": [ 1013 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 1014 ],
            "LSR": [ "0" ],
            "Q": [ 830 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_6_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1015 ],
            "BLUT": [ 1016 ],
            "C0": [ 21 ],
            "Z": [ 1014 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 893 ],
            "Z": [ 1015 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 812 ],
            "C": [ 1010 ],
            "D": [ 927 ],
            "Z": [ 1016 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 1017 ],
            "LSR": [ "0" ],
            "Q": [ 812 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_7_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1018 ],
            "BLUT": [ 1019 ],
            "C0": [ 21 ],
            "Z": [ 1017 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 892 ],
            "Z": [ 1018 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 836 ],
            "C": [ 830 ],
            "D": [ 927 ],
            "Z": [ 1019 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 1020 ],
            "LSR": [ "0" ],
            "Q": [ 836 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_8_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1021 ],
            "BLUT": [ 1022 ],
            "C0": [ 21 ],
            "Z": [ 1020 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 896 ],
            "Z": [ 1021 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 805 ],
            "C": [ 812 ],
            "D": [ 927 ],
            "Z": [ 1022 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 1023 ],
            "LSR": [ "0" ],
            "Q": [ 805 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_9_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1024 ],
            "BLUT": [ 1025 ],
            "C0": [ 21 ],
            "Z": [ 1023 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 895 ],
            "Z": [ 1024 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 842 ],
            "C": [ 836 ],
            "D": [ 927 ],
            "Z": [ 1025 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1026 ],
            "C": [ 12 ],
            "D": [ 21 ],
            "Z": [ 920 ]
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 921 ],
            "B": [ 124 ],
            "C": [ 923 ],
            "D": [ 927 ],
            "Z": [ 1026 ]
          }
        },
        "CPU.aluShamt_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1027 ],
            "B": [ 1028 ],
            "C": [ 1029 ],
            "D": [ 1030 ],
            "Z": [ 1031 ]
          }
        },
        "CPU.aluShamt_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1032 ],
            "BLUT": [ 1031 ],
            "C0": [ 1033 ],
            "Z": [ 21 ]
          }
        },
        "CPU.aluShamt_PFUMX_C0_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1032 ]
          }
        },
        "CPU.aluShamt_PFUMX_C0_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 16 ],
            "D": [ 20 ],
            "Z": [ 927 ]
          }
        },
        "CPU.aluShamt_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 1034 ],
            "LSR": [ "0" ],
            "Q": [ 1033 ]
          }
        },
        "CPU.aluShamt_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 1035 ],
            "LSR": [ "0" ],
            "Q": [ 1030 ]
          }
        },
        "CPU.aluShamt_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 667 ],
            "C": [ 1036 ],
            "D": [ 21 ],
            "Z": [ 1035 ]
          }
        },
        "CPU.aluShamt_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 1037 ],
            "LSR": [ "0" ],
            "Q": [ 1029 ]
          }
        },
        "CPU.aluShamt_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 701 ],
            "C": [ 1038 ],
            "D": [ 21 ],
            "Z": [ 1037 ]
          }
        },
        "CPU.aluShamt_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 1039 ],
            "LSR": [ "0" ],
            "Q": [ 1028 ]
          }
        },
        "CPU.aluShamt_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 693 ],
            "C": [ 1040 ],
            "D": [ 21 ],
            "Z": [ 1039 ]
          }
        },
        "CPU.aluShamt_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 22 ],
            "CLK": [ 2 ],
            "DI": [ 1041 ],
            "LSR": [ "0" ],
            "Q": [ 1027 ]
          }
        },
        "CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 44 ],
            "C": [ 1042 ],
            "D": [ 21 ],
            "Z": [ 1041 ]
          }
        },
        "CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 712 ],
            "C": [ 1043 ],
            "D": [ 21 ],
            "Z": [ 1034 ]
          }
        },
        "CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:174.22-174.34|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1033 ],
            "A1": [ "0" ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1044 ],
            "COUT": [ 1045 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1043 ],
            "S1": [ 1046 ]
          }
        },
        "CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:174.22-174.34|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1029 ],
            "A1": [ 1030 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1047 ],
            "COUT": [ 1044 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1038 ],
            "S1": [ 1036 ]
          }
        },
        "CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:174.22-174.34|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1027 ],
            "A1": [ 1028 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 1047 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1042 ],
            "S1": [ 1040 ]
          }
        },
        "CPU.cycles_CCU2C_B0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1048 ],
            "B1": [ 1049 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1050 ],
            "COUT": [ 1051 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1052 ],
            "S1": [ 1053 ]
          }
        },
        "CPU.cycles_CCU2C_B0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1054 ],
            "B1": [ 1055 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1056 ],
            "COUT": [ 1050 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1057 ],
            "S1": [ 1058 ]
          }
        },
        "CPU.cycles_CCU2C_B0_10": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1059 ],
            "B1": [ 1060 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1061 ],
            "COUT": [ 1062 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1063 ],
            "S1": [ 1064 ]
          }
        },
        "CPU.cycles_CCU2C_B0_11": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1065 ],
            "B1": [ 1066 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1067 ],
            "COUT": [ 1061 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1068 ],
            "S1": [ 1069 ]
          }
        },
        "CPU.cycles_CCU2C_B0_12": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1070 ],
            "B1": [ 1071 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1072 ],
            "COUT": [ 1067 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1073 ],
            "S1": [ 1074 ]
          }
        },
        "CPU.cycles_CCU2C_B0_13": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1075 ],
            "B1": [ 1076 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1077 ],
            "COUT": [ 1072 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1078 ],
            "S1": [ 1079 ]
          }
        },
        "CPU.cycles_CCU2C_B0_14": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 770 ],
            "B1": [ 1080 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1051 ],
            "COUT": [ 1077 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1081 ],
            "S1": [ 1082 ]
          }
        },
        "CPU.cycles_CCU2C_B0_15": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 1083 ],
            "B1": [ 1084 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 1085 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1086 ],
            "S1": [ 1087 ]
          }
        },
        "CPU.cycles_CCU2C_B0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 728 ],
            "B1": [ 1088 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1089 ],
            "COUT": [ 1056 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1090 ],
            "S1": [ 1091 ]
          }
        },
        "CPU.cycles_CCU2C_B0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1092 ],
            "B1": [ 1093 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1094 ],
            "COUT": [ 1095 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1096 ],
            "S1": [ 1097 ]
          }
        },
        "CPU.cycles_CCU2C_B0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1098 ],
            "B1": [ 688 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1085 ],
            "COUT": [ 1089 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1099 ],
            "S1": [ 1100 ]
          }
        },
        "CPU.cycles_CCU2C_B0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1101 ],
            "B1": [ 1102 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1103 ],
            "COUT": [ 1094 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1104 ],
            "S1": [ 1105 ]
          }
        },
        "CPU.cycles_CCU2C_B0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1106 ],
            "B1": [ 1107 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1108 ],
            "COUT": [ 1103 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1109 ],
            "S1": [ 1110 ]
          }
        },
        "CPU.cycles_CCU2C_B0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1111 ],
            "B1": [ 1112 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1113 ],
            "COUT": [ 1108 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1114 ],
            "S1": [ 1115 ]
          }
        },
        "CPU.cycles_CCU2C_B0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1116 ],
            "B1": [ 1117 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1118 ],
            "COUT": [ 1113 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1119 ],
            "S1": [ 1120 ]
          }
        },
        "CPU.cycles_CCU2C_B0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1121 ],
            "B1": [ 1122 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1062 ],
            "COUT": [ 1118 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1123 ],
            "S1": [ 1124 ]
          }
        },
        "CPU.cycles_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1097 ],
            "LSR": [ "0" ],
            "Q": [ 1093 ]
          }
        },
        "CPU.cycles_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1096 ],
            "LSR": [ "0" ],
            "Q": [ 1092 ]
          }
        },
        "CPU.cycles_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1124 ],
            "LSR": [ "0" ],
            "Q": [ 1122 ]
          }
        },
        "CPU.cycles_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1123 ],
            "LSR": [ "0" ],
            "Q": [ 1121 ]
          }
        },
        "CPU.cycles_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1064 ],
            "LSR": [ "0" ],
            "Q": [ 1060 ]
          }
        },
        "CPU.cycles_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1063 ],
            "LSR": [ "0" ],
            "Q": [ 1059 ]
          }
        },
        "CPU.cycles_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1069 ],
            "LSR": [ "0" ],
            "Q": [ 1066 ]
          }
        },
        "CPU.cycles_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1068 ],
            "LSR": [ "0" ],
            "Q": [ 1065 ]
          }
        },
        "CPU.cycles_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1074 ],
            "LSR": [ "0" ],
            "Q": [ 1071 ]
          }
        },
        "CPU.cycles_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1073 ],
            "LSR": [ "0" ],
            "Q": [ 1070 ]
          }
        },
        "CPU.cycles_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1079 ],
            "LSR": [ "0" ],
            "Q": [ 1076 ]
          }
        },
        "CPU.cycles_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1078 ],
            "LSR": [ "0" ],
            "Q": [ 1075 ]
          }
        },
        "CPU.cycles_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1105 ],
            "LSR": [ "0" ],
            "Q": [ 1102 ]
          }
        },
        "CPU.cycles_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1082 ],
            "LSR": [ "0" ],
            "Q": [ 1080 ]
          }
        },
        "CPU.cycles_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1081 ],
            "LSR": [ "0" ],
            "Q": [ 770 ]
          }
        },
        "CPU.cycles_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1053 ],
            "LSR": [ "0" ],
            "Q": [ 1049 ]
          }
        },
        "CPU.cycles_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1052 ],
            "LSR": [ "0" ],
            "Q": [ 1048 ]
          }
        },
        "CPU.cycles_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1058 ],
            "LSR": [ "0" ],
            "Q": [ 1055 ]
          }
        },
        "CPU.cycles_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1057 ],
            "LSR": [ "0" ],
            "Q": [ 1054 ]
          }
        },
        "CPU.cycles_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1091 ],
            "LSR": [ "0" ],
            "Q": [ 1088 ]
          }
        },
        "CPU.cycles_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1090 ],
            "LSR": [ "0" ],
            "Q": [ 728 ]
          }
        },
        "CPU.cycles_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1100 ],
            "LSR": [ "0" ],
            "Q": [ 688 ]
          }
        },
        "CPU.cycles_TRELLIS_FF_Q_29": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1099 ],
            "LSR": [ "0" ],
            "Q": [ 1098 ]
          }
        },
        "CPU.cycles_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1104 ],
            "LSR": [ "0" ],
            "Q": [ 1101 ]
          }
        },
        "CPU.cycles_TRELLIS_FF_Q_30": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1087 ],
            "LSR": [ "0" ],
            "Q": [ 1084 ]
          }
        },
        "CPU.cycles_TRELLIS_FF_Q_31": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1086 ],
            "LSR": [ "0" ],
            "Q": [ 1083 ]
          }
        },
        "CPU.cycles_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1110 ],
            "LSR": [ "0" ],
            "Q": [ 1107 ]
          }
        },
        "CPU.cycles_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1109 ],
            "LSR": [ "0" ],
            "Q": [ 1106 ]
          }
        },
        "CPU.cycles_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1115 ],
            "LSR": [ "0" ],
            "Q": [ 1112 ]
          }
        },
        "CPU.cycles_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1114 ],
            "LSR": [ "0" ],
            "Q": [ 1111 ]
          }
        },
        "CPU.cycles_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1120 ],
            "LSR": [ "0" ],
            "Q": [ 1117 ]
          }
        },
        "CPU.cycles_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1119 ],
            "LSR": [ "0" ],
            "Q": [ 1116 ]
          }
        },
        "CPU.instr_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1126 ],
            "LSR": [ "0" ],
            "Q": [ 53 ]
          }
        },
        "CPU.instr_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1127 ],
            "LSR": [ "0" ],
            "Q": [ 124 ]
          }
        },
        "CPU.instr_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1128 ],
            "LSR": [ "0" ],
            "Q": [ 647 ]
          }
        },
        "CPU.instr_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 722 ],
            "LSR": [ "0" ],
            "Q": [ 641 ]
          }
        },
        "CPU.instr_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1129 ],
            "LSR": [ "0" ],
            "Q": [ 651 ]
          }
        },
        "CPU.instr_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1130 ],
            "LSR": [ "0" ],
            "Q": [ 652 ]
          }
        },
        "CPU.instr_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1131 ],
            "LSR": [ "0" ],
            "Q": [ 653 ]
          }
        },
        "CPU.instr_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1132 ],
            "LSR": [ "0" ],
            "Q": [ 654 ]
          }
        },
        "CPU.instr_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1133 ],
            "LSR": [ "0" ],
            "Q": [ 655 ]
          }
        },
        "CPU.instr_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1134 ],
            "LSR": [ "0" ],
            "Q": [ 16 ]
          }
        },
        "CPU.instr_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1135 ],
            "LSR": [ "0" ],
            "Q": [ 17 ]
          }
        },
        "CPU.instr_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 725 ],
            "LSR": [ "0" ],
            "Q": [ 15 ]
          }
        },
        "CPU.instr_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1136 ],
            "LSR": [ "0" ],
            "Q": [ 65 ]
          }
        },
        "CPU.instr_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 680 ],
            "LSR": [ "0" ],
            "Q": [ 645 ]
          }
        },
        "CPU.instr_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 775 ],
            "LSR": [ "0" ],
            "Q": [ 648 ]
          }
        },
        "CPU.instr_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1137 ],
            "LSR": [ "0" ],
            "Q": [ 649 ]
          }
        },
        "CPU.instr_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1138 ],
            "LSR": [ "0" ],
            "Q": [ 650 ]
          }
        },
        "CPU.instr_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 765 ],
            "LSR": [ "0" ],
            "Q": [ 640 ]
          }
        },
        "CPU.instr_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1139 ],
            "LSR": [ "0" ],
            "Q": [ 31 ]
          }
        },
        "CPU.instr_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1140 ],
            "LSR": [ "0" ],
            "Q": [ 39 ]
          }
        },
        "CPU.instr_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1141 ],
            "LSR": [ "0" ],
            "Q": [ 32 ]
          }
        },
        "CPU.instr_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1142 ],
            "LSR": [ "0" ],
            "Q": [ 35 ]
          }
        },
        "CPU.instr_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 726 ],
            "LSR": [ "0" ],
            "Q": [ 642 ]
          }
        },
        "CPU.instr_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 681 ],
            "LSR": [ "0" ],
            "Q": [ 68 ]
          }
        },
        "CPU.instr_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 774 ],
            "LSR": [ "0" ],
            "Q": [ 643 ]
          }
        },
        "CPU.instr_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1143 ],
            "LSR": [ "0" ],
            "Q": [ 644 ]
          }
        },
        "CPU.instr_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1144 ],
            "LSR": [ "0" ],
            "Q": [ 646 ]
          }
        },
        "CPU.instr_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 766 ],
            "LSR": [ "0" ],
            "Q": [ 638 ]
          }
        },
        "CPU.instr_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1145 ],
            "LSR": [ "0" ],
            "Q": [ 639 ]
          }
        },
        "CPU.isJAL_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 35 ],
            "D": [ 36 ],
            "Z": [ 33 ]
          }
        },
        "CPU.isJAL_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1146 ],
            "LSR": [ "0" ],
            "Q": [ 36 ]
          }
        },
        "CPU.loadstore_addr_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 859 ],
            "A1": [ 860 ],
            "B0": [ 642 ],
            "B1": [ 65 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1147 ],
            "COUT": [ 1148 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1149 ],
            "S1": [ 1150 ]
          }
        },
        "CPU.loadstore_addr_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 863 ],
            "A1": [ 864 ],
            "B0": [ 643 ],
            "B1": [ 68 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1151 ],
            "COUT": [ 1147 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1152 ],
            "S1": [ 1153 ]
          }
        },
        "CPU.loadstore_addr_CCU2C_S0_10": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 751 ],
            "A1": [ 879 ],
            "B0": [ 124 ],
            "B1": [ 53 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1148 ],
            "COUT": [ 1154 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1155 ],
            "S1": [ 1156 ]
          }
        },
        "CPU.loadstore_addr_CCU2C_S0_11": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 45 ],
            "A1": [ 880 ],
            "B0": [ 1157 ],
            "B1": [ 1158 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 1159 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 685 ],
            "S1": [ 682 ]
          }
        },
        "CPU.loadstore_addr_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 714 ],
            "A1": [ 882 ],
            "B0": [ 1160 ],
            "B1": [ 644 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1161 ],
            "COUT": [ 1151 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1162 ],
            "S1": [ 1163 ]
          }
        },
        "CPU.loadstore_addr_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 703 ],
            "A1": [ 670 ],
            "B0": [ 1164 ],
            "B1": [ 1165 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1159 ],
            "COUT": [ 1161 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1166 ],
            "S1": [ 1167 ]
          }
        },
        "CPU.loadstore_addr_CCU2C_S0_3_B0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 645 ],
            "C": [ 646 ],
            "D": [ 39 ],
            "Z": [ 1160 ]
          }
        },
        "CPU.loadstore_addr_CCU2C_S0_3_B0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 648 ],
            "C": [ 638 ],
            "D": [ 39 ],
            "Z": [ 1165 ]
          }
        },
        "CPU.loadstore_addr_CCU2C_S0_3_B0_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 649 ],
            "C": [ 639 ],
            "D": [ 39 ],
            "Z": [ 1164 ]
          }
        },
        "CPU.loadstore_addr_CCU2C_S0_3_B0_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 650 ],
            "C": [ 647 ],
            "D": [ 39 ],
            "Z": [ 1158 ]
          }
        },
        "CPU.loadstore_addr_CCU2C_S0_3_B0_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 640 ],
            "C": [ 641 ],
            "D": [ 39 ],
            "Z": [ 1157 ]
          }
        },
        "CPU.loadstore_addr_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 895 ],
            "A1": [ 896 ],
            "B0": [ 53 ],
            "B1": [ 53 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1168 ],
            "COUT": [ 1169 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1170 ],
            "S1": [ 1171 ]
          }
        },
        "CPU.loadstore_addr_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 898 ],
            "A1": [ 899 ],
            "B0": [ 53 ],
            "B1": [ 53 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1172 ],
            "COUT": [ 1168 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1173 ],
            "S1": [ 1174 ]
          }
        },
        "CPU.loadstore_addr_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 866 ],
            "A1": [ 867 ],
            "B0": [ 53 ],
            "B1": [ 53 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1175 ],
            "COUT": [ 1172 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1176 ],
            "S1": [ 1177 ]
          }
        },
        "CPU.loadstore_addr_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 870 ],
            "A1": [ 871 ],
            "B0": [ 53 ],
            "B1": [ 53 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1178 ],
            "COUT": [ 1175 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1179 ],
            "S1": [ 1180 ]
          }
        },
        "CPU.loadstore_addr_CCU2C_S0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 873 ],
            "A1": [ 874 ],
            "B0": [ 53 ],
            "B1": [ 53 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1181 ],
            "COUT": [ 1178 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1182 ],
            "S1": [ 1183 ]
          }
        },
        "CPU.loadstore_addr_CCU2C_S0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 876 ],
            "A1": [ 877 ],
            "B0": [ 53 ],
            "B1": [ 53 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1154 ],
            "COUT": [ 1181 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1184 ],
            "S1": [ 1185 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1186 ],
            "D1": [ 1187 ],
            "SD": [ 1188 ],
            "Z": [ 1126 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1189 ],
            "D1": [ 1190 ],
            "SD": [ 1188 ],
            "Z": [ 1127 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1191 ],
            "D1": [ 1192 ],
            "SD": [ 1193 ],
            "Z": [ 1140 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1194 ],
            "D1": [ 1195 ],
            "SD": [ 1196 ],
            "Z": [ 1191 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1197 ],
            "BLUT": [ 1198 ],
            "C0": [ 1199 ],
            "Z": [ 1194 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1197 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1201 ],
            "C": [ 1202 ],
            "D": [ 1203 ],
            "Z": [ 1198 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1204 ],
            "BLUT": [ 1205 ],
            "C0": [ 1199 ],
            "Z": [ 1195 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1204 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1205 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1206 ],
            "D1": [ 1207 ],
            "SD": [ 1196 ],
            "Z": [ 1192 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1208 ],
            "BLUT": [ 1209 ],
            "C0": [ 1199 ],
            "Z": [ 1206 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1208 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1209 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1210 ],
            "BLUT": [ 1211 ],
            "C0": [ 1199 ],
            "Z": [ 1207 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1210 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1211 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_SD_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 128 ],
            "B": [ 1212 ],
            "C": [ 1213 ],
            "D": [ 1214 ],
            "Z": [ 1193 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_SD_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1215 ],
            "BLUT": [ 1216 ],
            "C0": [ 1217 ],
            "Z": [ 1199 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_SD_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 128 ],
            "B": [ 1212 ],
            "C": [ 1218 ],
            "D": [ 1219 ],
            "Z": [ 1215 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_SD_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1216 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_11": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1220 ],
            "D1": [ 1221 ],
            "SD": [ 1222 ],
            "Z": [ 1142 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_11_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1223 ],
            "D1": [ 1224 ],
            "SD": [ 1196 ],
            "Z": [ 1220 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_11_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1225 ],
            "BLUT": [ 1226 ],
            "C0": [ 1227 ],
            "Z": [ 1223 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_11_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1225 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_11_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1201 ],
            "C": [ 1228 ],
            "D": [ 1229 ],
            "Z": [ 1226 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_11_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1230 ],
            "BLUT": [ 1231 ],
            "C0": [ 1227 ],
            "Z": [ 1224 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_11_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1230 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_11_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1231 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_11_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1232 ],
            "D1": [ 1233 ],
            "SD": [ 1196 ],
            "Z": [ 1221 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_11_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1234 ],
            "BLUT": [ 1235 ],
            "C0": [ 1227 ],
            "Z": [ 1232 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_11_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1234 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_11_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1235 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_11_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1236 ],
            "BLUT": [ 1237 ],
            "C0": [ 1227 ],
            "Z": [ 1233 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_11_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1236 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_11_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1237 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_1_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1238 ],
            "D1": [ 1239 ],
            "SD": [ 1219 ],
            "Z": [ 1189 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1240 ],
            "BLUT": [ 1241 ],
            "C0": [ 1242 ],
            "Z": [ 1238 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1243 ],
            "Z": [ 1240 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1243 ],
            "Z": [ 1241 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1244 ],
            "BLUT": [ 1245 ],
            "C0": [ 1242 ],
            "Z": [ 1239 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1243 ],
            "C": [ 128 ],
            "D": [ 1212 ],
            "Z": [ 1244 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1243 ],
            "C": [ 128 ],
            "D": [ 1212 ],
            "Z": [ 1245 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_1_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1246 ],
            "D1": [ 1247 ],
            "SD": [ 1219 ],
            "Z": [ 1190 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1248 ],
            "BLUT": [ 1249 ],
            "C0": [ 1242 ],
            "Z": [ 1246 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1243 ],
            "B": [ 1250 ],
            "C": [ 128 ],
            "D": [ 1212 ],
            "Z": [ 1248 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1243 ],
            "C": [ 128 ],
            "D": [ 1212 ],
            "Z": [ 1249 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1251 ],
            "BLUT": [ 1252 ],
            "C0": [ 1242 ],
            "Z": [ 1247 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1243 ],
            "C": [ 128 ],
            "D": [ 1212 ],
            "Z": [ 1251 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1243 ],
            "C": [ 128 ],
            "D": [ 1212 ],
            "Z": [ 1252 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_2": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1253 ],
            "D1": [ 1254 ],
            "SD": [ 1196 ],
            "Z": [ 1135 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_2_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1255 ],
            "D1": [ 1256 ],
            "SD": [ 1257 ],
            "Z": [ 1253 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1258 ],
            "BLUT": [ 1259 ],
            "C0": [ 1260 ],
            "Z": [ 1255 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1258 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1261 ],
            "C": [ 1262 ],
            "D": [ 1201 ],
            "Z": [ 1259 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1263 ],
            "BLUT": [ 1264 ],
            "C0": [ 1260 ],
            "Z": [ 1256 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1261 ],
            "C": [ 1262 ],
            "D": [ 1201 ],
            "Z": [ 1263 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1261 ],
            "C": [ 1262 ],
            "D": [ 1201 ],
            "Z": [ 1264 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_2_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1265 ],
            "D1": [ 1266 ],
            "SD": [ 1257 ],
            "Z": [ 1254 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1267 ],
            "BLUT": [ 1268 ],
            "C0": [ 1260 ],
            "Z": [ 1265 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1267 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1268 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1269 ],
            "BLUT": [ 1270 ],
            "C0": [ 1260 ],
            "Z": [ 1266 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1269 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1270 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_3": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1271 ],
            "D1": [ 1272 ],
            "SD": [ 1273 ],
            "Z": [ 725 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_3_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1274 ],
            "BLUT": [ 1275 ],
            "C0": [ 1257 ],
            "Z": [ 1271 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_3_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1276 ],
            "C": [ 1277 ],
            "D": [ 1201 ],
            "Z": [ 1274 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_3_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1276 ],
            "C": [ 1277 ],
            "D": [ 1201 ],
            "Z": [ 1275 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_3_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1278 ],
            "BLUT": [ 1279 ],
            "C0": [ 1257 ],
            "Z": [ 1272 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_3_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1276 ],
            "C": [ 1277 ],
            "D": [ 1201 ],
            "Z": [ 1278 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_3_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1279 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_4": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1280 ],
            "D1": [ 1281 ],
            "SD": [ 1282 ],
            "Z": [ 680 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_4_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1283 ],
            "BLUT": [ 1284 ],
            "C0": [ 1257 ],
            "Z": [ 1280 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_4_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1285 ],
            "C": [ 1286 ],
            "D": [ 1201 ],
            "Z": [ 1283 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_4_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1285 ],
            "C": [ 1286 ],
            "D": [ 1201 ],
            "Z": [ 1284 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_4_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1287 ],
            "BLUT": [ 1288 ],
            "C0": [ 1257 ],
            "Z": [ 1281 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_4_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1285 ],
            "C": [ 1286 ],
            "D": [ 1201 ],
            "Z": [ 1287 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_4_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1288 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_5": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1289 ],
            "D1": [ 1290 ],
            "SD": [ 1196 ],
            "Z": [ 775 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1291 ],
            "D1": [ 1292 ],
            "SD": [ 1257 ],
            "Z": [ 1289 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1293 ],
            "BLUT": [ 1294 ],
            "C0": [ 1295 ],
            "Z": [ 1291 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1293 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1296 ],
            "C": [ 1297 ],
            "D": [ 1201 ],
            "Z": [ 1294 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1298 ],
            "BLUT": [ 1299 ],
            "C0": [ 1295 ],
            "Z": [ 1292 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1296 ],
            "C": [ 1297 ],
            "D": [ 1201 ],
            "Z": [ 1298 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1296 ],
            "C": [ 1297 ],
            "D": [ 1201 ],
            "Z": [ 1299 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1300 ],
            "D1": [ 1301 ],
            "SD": [ 1257 ],
            "Z": [ 1290 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1302 ],
            "BLUT": [ 1303 ],
            "C0": [ 1295 ],
            "Z": [ 1300 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1302 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1303 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1304 ],
            "BLUT": [ 1305 ],
            "C0": [ 1295 ],
            "Z": [ 1301 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1304 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1305 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1306 ],
            "D1": [ 1307 ],
            "SD": [ 1308 ],
            "Z": [ 1137 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1309 ],
            "D1": [ 1310 ],
            "SD": [ 1196 ],
            "Z": [ 1306 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1311 ],
            "BLUT": [ 1312 ],
            "C0": [ 1313 ],
            "Z": [ 1309 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1311 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1201 ],
            "C": [ 1314 ],
            "D": [ 1315 ],
            "Z": [ 1312 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1316 ],
            "BLUT": [ 1317 ],
            "C0": [ 1313 ],
            "Z": [ 1310 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1316 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1317 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1318 ],
            "D1": [ 1319 ],
            "SD": [ 1196 ],
            "Z": [ 1307 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1320 ],
            "BLUT": [ 1321 ],
            "C0": [ 1313 ],
            "Z": [ 1318 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1320 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1321 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1322 ],
            "BLUT": [ 1323 ],
            "C0": [ 1313 ],
            "Z": [ 1319 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1322 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1323 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_SD_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 128 ],
            "B": [ 1212 ],
            "C": [ 1213 ],
            "D": [ 1324 ],
            "Z": [ 1308 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_SD_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1325 ],
            "BLUT": [ 1326 ],
            "C0": [ 1327 ],
            "Z": [ 1313 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_SD_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 128 ],
            "B": [ 1212 ],
            "C": [ 1218 ],
            "D": [ 1219 ],
            "Z": [ 1325 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_SD_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1326 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_7": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1328 ],
            "D1": [ 1329 ],
            "SD": [ 1330 ],
            "Z": [ 1138 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_7_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1331 ],
            "D1": [ 1332 ],
            "SD": [ 1201 ],
            "Z": [ 1328 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_7_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1333 ],
            "BLUT": [ 1334 ],
            "C0": [ 1335 ],
            "Z": [ 1331 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_7_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1336 ],
            "B": [ 1337 ],
            "C": [ 1338 ],
            "D": [ 1200 ],
            "Z": [ 1333 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_7_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1336 ],
            "B": [ 1337 ],
            "C": [ 1338 ],
            "D": [ 1200 ],
            "Z": [ 1334 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_7_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1339 ],
            "BLUT": [ 1340 ],
            "C0": [ 1335 ],
            "Z": [ 1332 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_7_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1339 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_7_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1336 ],
            "B": [ 1337 ],
            "C": [ 1338 ],
            "D": [ 1200 ],
            "Z": [ 1340 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_7_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1341 ],
            "D1": [ 1342 ],
            "SD": [ 1201 ],
            "Z": [ 1329 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_7_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1343 ],
            "BLUT": [ 1344 ],
            "C0": [ 1335 ],
            "Z": [ 1341 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_7_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1343 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_7_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1344 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_7_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1345 ],
            "BLUT": [ 1346 ],
            "C0": [ 1335 ],
            "Z": [ 1342 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_7_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1345 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_7_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1346 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_7_SD_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 128 ],
            "B": [ 1212 ],
            "C": [ 1213 ],
            "D": [ 1347 ],
            "Z": [ 1330 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_8": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1348 ],
            "D1": [ 1349 ],
            "SD": [ 1350 ],
            "Z": [ 765 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_8_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1351 ],
            "D1": [ 1352 ],
            "SD": [ 1201 ],
            "Z": [ 1348 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_8_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1353 ],
            "BLUT": [ 1354 ],
            "C0": [ 1355 ],
            "Z": [ 1351 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_8_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1336 ],
            "B": [ 1356 ],
            "C": [ 1357 ],
            "D": [ 1200 ],
            "Z": [ 1353 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_8_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1336 ],
            "B": [ 1356 ],
            "C": [ 1357 ],
            "D": [ 1200 ],
            "Z": [ 1354 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_8_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1358 ],
            "BLUT": [ 1359 ],
            "C0": [ 1355 ],
            "Z": [ 1352 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_8_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1358 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_8_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1336 ],
            "B": [ 1356 ],
            "C": [ 1357 ],
            "D": [ 1200 ],
            "Z": [ 1359 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_8_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1360 ],
            "D1": [ 1361 ],
            "SD": [ 1201 ],
            "Z": [ 1349 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_8_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1362 ],
            "BLUT": [ 1363 ],
            "C0": [ 1355 ],
            "Z": [ 1360 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_8_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1362 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_8_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1363 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_8_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1364 ],
            "BLUT": [ 1365 ],
            "C0": [ 1355 ],
            "Z": [ 1361 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_8_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1364 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_8_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1365 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_8_SD_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 128 ],
            "B": [ 1212 ],
            "C": [ 1213 ],
            "D": [ 1366 ],
            "Z": [ 1350 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1367 ],
            "D1": [ 1368 ],
            "SD": [ 1369 ],
            "Z": [ 1139 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1370 ],
            "D1": [ 1371 ],
            "SD": [ 1196 ],
            "Z": [ 1367 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1372 ],
            "BLUT": [ 1373 ],
            "C0": [ 1374 ],
            "Z": [ 1370 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1372 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1201 ],
            "C": [ 1375 ],
            "D": [ 1376 ],
            "Z": [ 1373 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1377 ],
            "BLUT": [ 1378 ],
            "C0": [ 1374 ],
            "Z": [ 1371 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1377 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1378 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1379 ],
            "D1": [ 1380 ],
            "SD": [ 1196 ],
            "Z": [ 1368 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1381 ],
            "BLUT": [ 1382 ],
            "C0": [ 1374 ],
            "Z": [ 1379 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1381 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1382 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1383 ],
            "BLUT": [ 1384 ],
            "C0": [ 1374 ],
            "Z": [ 1380 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1383 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1384 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 128 ],
            "B": [ 1212 ],
            "C": [ 1213 ],
            "D": [ 1385 ],
            "Z": [ 1369 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1386 ],
            "D1": [ 1387 ],
            "SD": [ 1388 ],
            "Z": [ 1213 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1389 ],
            "BLUT": [ 1390 ],
            "C0": [ 1391 ],
            "Z": [ 1386 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 527 ],
            "D": [ 507 ],
            "Z": [ 1389 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1180 ],
            "D": [ 1176 ],
            "Z": [ 1390 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1392 ],
            "BLUT": [ 1393 ],
            "C0": [ 1391 ],
            "Z": [ 1387 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 527 ],
            "D": [ 507 ],
            "Z": [ 1392 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 527 ],
            "D": [ 507 ],
            "Z": [ 1393 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 128 ],
            "B": [ 1212 ],
            "C": [ 1213 ],
            "D": [ 1394 ],
            "Z": [ 1395 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 128 ],
            "B": [ 1212 ],
            "C": [ 1213 ],
            "D": [ 1396 ],
            "Z": [ 1222 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_C_1_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1397 ],
            "BLUT": [ 1398 ],
            "C0": [ 1399 ],
            "Z": [ 1227 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_C_1_Z_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1400 ],
            "BLUT": [ 1401 ],
            "C0": [ 1219 ],
            "Z": [ 1201 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_C_1_Z_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 128 ],
            "B": [ 1212 ],
            "C": [ 1242 ],
            "D": [ 1188 ],
            "Z": [ 1400 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_C_1_Z_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1401 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_C_1_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1398 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_C_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1402 ],
            "BLUT": [ 1403 ],
            "C0": [ 1404 ],
            "Z": [ 1405 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1403 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 128 ],
            "C": [ 1212 ],
            "D": [ 1213 ],
            "Z": [ 1257 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1406 ],
            "D1": [ 1407 ],
            "SD": [ 1242 ],
            "Z": [ 1196 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1408 ],
            "D1": [ 1409 ],
            "SD": [ 1410 ],
            "Z": [ 1406 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1411 ],
            "BLUT": [ 1412 ],
            "C0": [ 1188 ],
            "Z": [ 1408 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1413 ],
            "D": [ 1414 ],
            "Z": [ 1411 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1412 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1415 ],
            "BLUT": [ 1416 ],
            "C0": [ 1188 ],
            "Z": [ 1409 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1417 ],
            "D": [ 1414 ],
            "Z": [ 1415 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1416 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1418 ],
            "D1": [ 1419 ],
            "SD": [ 1410 ],
            "Z": [ 1407 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1420 ],
            "BLUT": [ 1421 ],
            "C0": [ 1188 ],
            "Z": [ 1418 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1420 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1413 ],
            "C": [ 1219 ],
            "D": [ 1414 ],
            "Z": [ 1421 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1422 ],
            "BLUT": [ 1423 ],
            "C0": [ 1188 ],
            "Z": [ 1419 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1422 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1417 ],
            "C": [ 1219 ],
            "D": [ 1414 ],
            "Z": [ 1423 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1424 ],
            "BLUT": [ 1425 ],
            "C0": [ 1426 ],
            "Z": [ 1374 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 128 ],
            "B": [ 1212 ],
            "C": [ 1218 ],
            "D": [ 1219 ],
            "Z": [ 1424 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1427 ],
            "D1": [ 1428 ],
            "SD": [ 1388 ],
            "Z": [ 1218 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1429 ],
            "BLUT": [ 1430 ],
            "C0": [ 1391 ],
            "Z": [ 1427 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 547 ],
            "D": [ 507 ],
            "Z": [ 1429 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1179 ],
            "D": [ 1176 ],
            "Z": [ 1430 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1431 ],
            "BLUT": [ 1432 ],
            "C0": [ 1391 ],
            "Z": [ 1428 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 547 ],
            "D": [ 507 ],
            "Z": [ 1431 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 547 ],
            "D": [ 507 ],
            "Z": [ 1432 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 128 ],
            "B": [ 1212 ],
            "C": [ 1218 ],
            "D": [ 1219 ],
            "Z": [ 1433 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 128 ],
            "B": [ 1212 ],
            "C": [ 1218 ],
            "D": [ 1219 ],
            "Z": [ 1397 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 128 ],
            "B": [ 1212 ],
            "C": [ 1218 ],
            "D": [ 1219 ],
            "Z": [ 1336 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_2_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1336 ],
            "B": [ 1434 ],
            "C": [ 1435 ],
            "D": [ 1200 ],
            "Z": [ 1436 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_2_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1437 ],
            "C": [ 1438 ],
            "D": [ 1201 ],
            "Z": [ 1439 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1433 ],
            "BLUT": [ 1440 ],
            "C0": [ 1441 ],
            "Z": [ 1442 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_PFUMX_ALUT_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1440 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 128 ],
            "B": [ 1212 ],
            "C": [ 1219 ],
            "D": [ 1218 ],
            "Z": [ 1402 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 128 ],
            "B": [ 1212 ],
            "C": [ 1219 ],
            "D": [ 1218 ],
            "Z": [ 1200 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1425 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1443 ],
            "D1": [ 1444 ],
            "SD": [ 1219 ],
            "Z": [ 1186 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1445 ],
            "BLUT": [ 1446 ],
            "C0": [ 1447 ],
            "Z": [ 1443 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1448 ],
            "Z": [ 1445 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1448 ],
            "Z": [ 1446 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1449 ],
            "BLUT": [ 1450 ],
            "C0": [ 1447 ],
            "Z": [ 1444 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1448 ],
            "C": [ 128 ],
            "D": [ 1212 ],
            "Z": [ 1449 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1448 ],
            "C": [ 128 ],
            "D": [ 1212 ],
            "Z": [ 1450 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1451 ],
            "D1": [ 1452 ],
            "SD": [ 1219 ],
            "Z": [ 1187 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1453 ],
            "BLUT": [ 1454 ],
            "C0": [ 1447 ],
            "Z": [ 1451 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1448 ],
            "B": [ 128 ],
            "C": [ 1212 ],
            "D": [ 1242 ],
            "Z": [ 1453 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1448 ],
            "C": [ 128 ],
            "D": [ 1212 ],
            "Z": [ 1454 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1455 ],
            "BLUT": [ 1456 ],
            "C0": [ 1447 ],
            "Z": [ 1452 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1448 ],
            "C": [ 128 ],
            "D": [ 1212 ],
            "Z": [ 1455 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1448 ],
            "C": [ 128 ],
            "D": [ 1212 ],
            "Z": [ 1456 ]
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_SD_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1457 ],
            "D1": [ 1458 ],
            "SD": [ 1170 ],
            "Z": [ 1212 ]
          }
        },
        "CPU.mem_rdata_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1201 ],
            "B": [ 1459 ],
            "C": [ 1405 ],
            "D": [ 1395 ],
            "Z": [ 1133 ]
          }
        },
        "CPU.mem_rdata_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1460 ],
            "C": [ 1257 ],
            "D": [ 1461 ],
            "Z": [ 726 ]
          }
        },
        "CPU.mem_rdata_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1462 ],
            "C": [ 1257 ],
            "D": [ 1463 ],
            "Z": [ 681 ]
          }
        },
        "CPU.mem_rdata_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1464 ],
            "C": [ 1257 ],
            "D": [ 1465 ],
            "Z": [ 766 ]
          }
        },
        "CPU.mem_rdata_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1466 ],
            "C": [ 1257 ],
            "D": [ 1467 ],
            "Z": [ 722 ]
          }
        },
        "CPU.mem_rdata_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1468 ],
            "C": [ 1257 ],
            "D": [ 1469 ],
            "Z": [ 1132 ]
          }
        },
        "CPU.mem_rdata_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1470 ],
            "C": [ 1257 ],
            "D": [ 1471 ],
            "Z": [ 1129 ]
          }
        },
        "CPU.mem_rdata_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1472 ],
            "C": [ 1257 ],
            "D": [ 1473 ],
            "Z": [ 1144 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1474 ],
            "BLUT": [ 1475 ],
            "C0": [ 1196 ],
            "Z": [ 1134 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1476 ],
            "BLUT": [ 1477 ],
            "C0": [ 1196 ],
            "Z": [ 1136 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1476 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1478 ],
            "C": [ 1479 ],
            "D": [ 1257 ],
            "Z": [ 1477 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_2": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1480 ],
            "BLUT": [ 1481 ],
            "C0": [ 1196 ],
            "Z": [ 774 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_2_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1480 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_2_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1482 ],
            "C": [ 1483 ],
            "D": [ 1257 ],
            "Z": [ 1481 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_3": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1484 ],
            "BLUT": [ 1485 ],
            "C0": [ 1196 ],
            "Z": [ 1143 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_3_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1484 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_3_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1486 ],
            "C": [ 1487 ],
            "D": [ 1257 ],
            "Z": [ 1485 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_4": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1488 ],
            "BLUT": [ 1489 ],
            "C0": [ 1196 ],
            "Z": [ 1145 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_4_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1488 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_4_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1490 ],
            "C": [ 1491 ],
            "D": [ 1257 ],
            "Z": [ 1489 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_5": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1492 ],
            "BLUT": [ 1493 ],
            "C0": [ 1196 ],
            "Z": [ 1128 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_5_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1492 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_5_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1494 ],
            "C": [ 1495 ],
            "D": [ 1257 ],
            "Z": [ 1493 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_6": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1496 ],
            "BLUT": [ 1497 ],
            "C0": [ 1498 ],
            "Z": [ 1141 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_6_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1201 ],
            "B": [ 1499 ],
            "C": [ 1500 ],
            "D": [ 1257 ],
            "Z": [ 1496 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_6_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1497 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_6_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1336 ],
            "B": [ 1501 ],
            "C": [ 1502 ],
            "D": [ 1200 ],
            "Z": [ 1498 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_7": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1503 ],
            "BLUT": [ 1504 ],
            "C0": [ 1439 ],
            "Z": [ 1146 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_7_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1336 ],
            "B": [ 1505 ],
            "C": [ 1506 ],
            "D": [ 1257 ],
            "Z": [ 1503 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_7_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1504 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_8": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1507 ],
            "BLUT": [ 1508 ],
            "C0": [ 1196 ],
            "Z": [ 1130 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_8_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1507 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_8_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1509 ],
            "C": [ 1510 ],
            "D": [ 1257 ],
            "Z": [ 1508 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_9": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1511 ],
            "BLUT": [ 1512 ],
            "C0": [ 1196 ],
            "Z": [ 1131 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_9_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1511 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_9_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1513 ],
            "C": [ 1514 ],
            "D": [ 1257 ],
            "Z": [ 1512 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1474 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1201 ],
            "B": [ 1515 ],
            "C": [ 1516 ],
            "D": [ 1517 ],
            "Z": [ 1475 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_SD": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1518 ],
            "D1": [ 1519 ],
            "SD": [ 1516 ],
            "Z": [ 1520 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_SD_1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1521 ],
            "D1": [ 1522 ],
            "SD": [ 1516 ],
            "Z": [ 1523 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_SD_1_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1524 ],
            "BLUT": [ 1525 ],
            "C0": [ 1196 ],
            "Z": [ 1522 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_SD_1_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1524 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_SD_1_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1525 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_SD_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1526 ],
            "BLUT": [ 1527 ],
            "C0": [ 1196 ],
            "Z": [ 1518 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_SD_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1127 ],
            "Z": [ 1526 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_SD_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1127 ],
            "Z": [ 1527 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_SD_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1528 ],
            "BLUT": [ 1529 ],
            "C0": [ 1196 ],
            "Z": [ 1519 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1127 ],
            "Z": [ 1528 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_SD_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1127 ],
            "Z": [ 1529 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_SD_Z_L6MUX21_D1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1523 ],
            "D1": [ 1520 ],
            "SD": [ 682 ],
            "Z": [ 1530 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_SD_Z_L6MUX21_D1_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1531 ],
            "D": [ 685 ],
            "Z": [ 683 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1201 ],
            "C": [ 1515 ],
            "D": [ 1517 ],
            "Z": [ 1532 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_PFUMX_BLUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1533 ],
            "BLUT": [ 1532 ],
            "C0": [ 1196 ],
            "Z": [ 1521 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_PFUMX_BLUT_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1533 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 128 ],
            "B": [ 1212 ],
            "C": [ 1213 ],
            "D": [ 1534 ],
            "Z": [ 1516 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1535 ],
            "BLUT": [ 1536 ],
            "C0": [ 1537 ],
            "Z": [ 1517 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 128 ],
            "B": [ 1212 ],
            "C": [ 1219 ],
            "D": [ 1218 ],
            "Z": [ 1535 ]
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1536 ]
          }
        },
        "CPU.registerFile.0.0.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1538, 1539, 1540, 1541 ],
            "DO": [ 1542, 1543, 1544, 1545 ],
            "RAD": [ 722, 1128, 1145, 766 ],
            "WAD": [ 640, 650, 649, 648 ],
            "WCK": [ 2 ],
            "WRE": [ 1546 ]
          }
        },
        "CPU.registerFile.0.0.0_DO_1_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1547 ],
            "C": [ 1544 ],
            "D": [ 1144 ],
            "Z": [ 1548 ]
          }
        },
        "CPU.registerFile.0.0.0_DO_2_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1549 ],
            "C": [ 1543 ],
            "D": [ 1144 ],
            "Z": [ 1550 ]
          }
        },
        "CPU.registerFile.0.0.0_DO_3_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1551 ],
            "C": [ 1542 ],
            "D": [ 1144 ],
            "Z": [ 1552 ]
          }
        },
        "CPU.registerFile.0.0.0_DO_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1553 ],
            "C": [ 1545 ],
            "D": [ 1144 ],
            "Z": [ 1554 ]
          }
        },
        "CPU.registerFile.0.0.1": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1538, 1539, 1540, 1541 ],
            "DO": [ 1555, 1556, 1557, 1558 ],
            "RAD": [ 1133, 1132, 1131, 1130 ],
            "WAD": [ 640, 650, 649, 648 ],
            "WCK": [ 2 ],
            "WRE": [ 1546 ]
          }
        },
        "CPU.registerFile.0.0.1_DO_1_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1559 ],
            "C": [ 1557 ],
            "D": [ 1129 ],
            "Z": [ 1560 ]
          }
        },
        "CPU.registerFile.0.0.1_DO_2_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1561 ],
            "C": [ 1556 ],
            "D": [ 1129 ],
            "Z": [ 1562 ]
          }
        },
        "CPU.registerFile.0.0.1_DO_3_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1563 ],
            "C": [ 1555 ],
            "D": [ 1129 ],
            "Z": [ 1564 ]
          }
        },
        "CPU.registerFile.0.0.1_DO_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1565 ],
            "C": [ 1558 ],
            "D": [ 1129 ],
            "Z": [ 1566 ]
          }
        },
        "CPU.registerFile.0.1.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1538, 1539, 1540, 1541 ],
            "DO": [ 1551, 1549, 1547, 1553 ],
            "RAD": [ 722, 1128, 1145, 766 ],
            "WAD": [ 640, 650, 649, 648 ],
            "WCK": [ 2 ],
            "WRE": [ 1567 ]
          }
        },
        "CPU.registerFile.0.1.1": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1538, 1539, 1540, 1541 ],
            "DO": [ 1563, 1561, 1559, 1565 ],
            "RAD": [ 1133, 1132, 1131, 1130 ],
            "WAD": [ 640, 650, 649, 648 ],
            "WCK": [ 2 ],
            "WRE": [ 1567 ]
          }
        },
        "CPU.registerFile.1.0.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1568, 1569, 1570, 1571 ],
            "DO": [ 1572, 1573, 1574, 1575 ],
            "RAD": [ 722, 1128, 1145, 766 ],
            "WAD": [ 640, 650, 649, 648 ],
            "WCK": [ 2 ],
            "WRE": [ 1546 ]
          }
        },
        "CPU.registerFile.1.0.0_DO_1_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1576 ],
            "C": [ 1574 ],
            "D": [ 1144 ],
            "Z": [ 1577 ]
          }
        },
        "CPU.registerFile.1.0.0_DO_2_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1578 ],
            "C": [ 1573 ],
            "D": [ 1144 ],
            "Z": [ 1579 ]
          }
        },
        "CPU.registerFile.1.0.0_DO_3_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1580 ],
            "C": [ 1572 ],
            "D": [ 1144 ],
            "Z": [ 1581 ]
          }
        },
        "CPU.registerFile.1.0.0_DO_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1582 ],
            "C": [ 1575 ],
            "D": [ 1144 ],
            "Z": [ 1583 ]
          }
        },
        "CPU.registerFile.1.0.1": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1568, 1569, 1570, 1571 ],
            "DO": [ 1584, 1585, 1586, 1587 ],
            "RAD": [ 1133, 1132, 1131, 1130 ],
            "WAD": [ 640, 650, 649, 648 ],
            "WCK": [ 2 ],
            "WRE": [ 1546 ]
          }
        },
        "CPU.registerFile.1.0.1_DO_1_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1588 ],
            "C": [ 1586 ],
            "D": [ 1129 ],
            "Z": [ 1589 ]
          }
        },
        "CPU.registerFile.1.0.1_DO_2_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1590 ],
            "C": [ 1585 ],
            "D": [ 1129 ],
            "Z": [ 1591 ]
          }
        },
        "CPU.registerFile.1.0.1_DO_3_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1592 ],
            "C": [ 1584 ],
            "D": [ 1129 ],
            "Z": [ 1593 ]
          }
        },
        "CPU.registerFile.1.0.1_DO_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1594 ],
            "C": [ 1587 ],
            "D": [ 1129 ],
            "Z": [ 1595 ]
          }
        },
        "CPU.registerFile.1.1.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1568, 1569, 1570, 1571 ],
            "DO": [ 1580, 1578, 1576, 1582 ],
            "RAD": [ 722, 1128, 1145, 766 ],
            "WAD": [ 640, 650, 649, 648 ],
            "WCK": [ 2 ],
            "WRE": [ 1567 ]
          }
        },
        "CPU.registerFile.1.1.1": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1568, 1569, 1570, 1571 ],
            "DO": [ 1592, 1590, 1588, 1594 ],
            "RAD": [ 1133, 1132, 1131, 1130 ],
            "WAD": [ 640, 650, 649, 648 ],
            "WCK": [ 2 ],
            "WRE": [ 1567 ]
          }
        },
        "CPU.registerFile.2.0.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1596, 1597, 1598, 1599 ],
            "DO": [ 1600, 1601, 1602, 1603 ],
            "RAD": [ 722, 1128, 1145, 766 ],
            "WAD": [ 640, 650, 649, 648 ],
            "WCK": [ 2 ],
            "WRE": [ 1546 ]
          }
        },
        "CPU.registerFile.2.0.0_DO_1_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1604 ],
            "C": [ 1602 ],
            "D": [ 1144 ],
            "Z": [ 1605 ]
          }
        },
        "CPU.registerFile.2.0.0_DO_2_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1606 ],
            "C": [ 1601 ],
            "D": [ 1144 ],
            "Z": [ 1607 ]
          }
        },
        "CPU.registerFile.2.0.0_DO_3_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1608 ],
            "C": [ 1600 ],
            "D": [ 1144 ],
            "Z": [ 1609 ]
          }
        },
        "CPU.registerFile.2.0.0_DO_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1610 ],
            "C": [ 1603 ],
            "D": [ 1144 ],
            "Z": [ 1611 ]
          }
        },
        "CPU.registerFile.2.0.1": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1596, 1597, 1598, 1599 ],
            "DO": [ 1612, 1613, 1614, 1615 ],
            "RAD": [ 1133, 1132, 1131, 1130 ],
            "WAD": [ 640, 650, 649, 648 ],
            "WCK": [ 2 ],
            "WRE": [ 1546 ]
          }
        },
        "CPU.registerFile.2.0.1_DO_1_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1616 ],
            "C": [ 1614 ],
            "D": [ 1129 ],
            "Z": [ 1617 ]
          }
        },
        "CPU.registerFile.2.0.1_DO_2_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1618 ],
            "C": [ 1613 ],
            "D": [ 1129 ],
            "Z": [ 1619 ]
          }
        },
        "CPU.registerFile.2.0.1_DO_3_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1620 ],
            "C": [ 1612 ],
            "D": [ 1129 ],
            "Z": [ 1621 ]
          }
        },
        "CPU.registerFile.2.0.1_DO_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1622 ],
            "C": [ 1615 ],
            "D": [ 1129 ],
            "Z": [ 1623 ]
          }
        },
        "CPU.registerFile.2.1.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1596, 1597, 1598, 1599 ],
            "DO": [ 1608, 1606, 1604, 1610 ],
            "RAD": [ 722, 1128, 1145, 766 ],
            "WAD": [ 640, 650, 649, 648 ],
            "WCK": [ 2 ],
            "WRE": [ 1567 ]
          }
        },
        "CPU.registerFile.2.1.1": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1596, 1597, 1598, 1599 ],
            "DO": [ 1620, 1618, 1616, 1622 ],
            "RAD": [ 1133, 1132, 1131, 1130 ],
            "WAD": [ 640, 650, 649, 648 ],
            "WCK": [ 2 ],
            "WRE": [ 1567 ]
          }
        },
        "CPU.registerFile.3.0.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1624, 1625, 1626, 1627 ],
            "DO": [ 1628, 1629, 1630, 1631 ],
            "RAD": [ 722, 1128, 1145, 766 ],
            "WAD": [ 640, 650, 649, 648 ],
            "WCK": [ 2 ],
            "WRE": [ 1546 ]
          }
        },
        "CPU.registerFile.3.0.0_DO_1_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1632 ],
            "C": [ 1630 ],
            "D": [ 1144 ],
            "Z": [ 1633 ]
          }
        },
        "CPU.registerFile.3.0.0_DO_2_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1634 ],
            "C": [ 1629 ],
            "D": [ 1144 ],
            "Z": [ 1635 ]
          }
        },
        "CPU.registerFile.3.0.0_DO_3_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1636 ],
            "C": [ 1628 ],
            "D": [ 1144 ],
            "Z": [ 1637 ]
          }
        },
        "CPU.registerFile.3.0.0_DO_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1638 ],
            "C": [ 1631 ],
            "D": [ 1144 ],
            "Z": [ 1639 ]
          }
        },
        "CPU.registerFile.3.0.1": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1624, 1625, 1626, 1627 ],
            "DO": [ 1640, 1641, 1642, 1643 ],
            "RAD": [ 1133, 1132, 1131, 1130 ],
            "WAD": [ 640, 650, 649, 648 ],
            "WCK": [ 2 ],
            "WRE": [ 1546 ]
          }
        },
        "CPU.registerFile.3.0.1_DO_1_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1644 ],
            "C": [ 1642 ],
            "D": [ 1129 ],
            "Z": [ 1645 ]
          }
        },
        "CPU.registerFile.3.0.1_DO_2_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1646 ],
            "C": [ 1641 ],
            "D": [ 1129 ],
            "Z": [ 1647 ]
          }
        },
        "CPU.registerFile.3.0.1_DO_3_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1648 ],
            "C": [ 1640 ],
            "D": [ 1129 ],
            "Z": [ 1649 ]
          }
        },
        "CPU.registerFile.3.0.1_DO_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1650 ],
            "C": [ 1643 ],
            "D": [ 1129 ],
            "Z": [ 1651 ]
          }
        },
        "CPU.registerFile.3.1.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1624, 1625, 1626, 1627 ],
            "DO": [ 1636, 1634, 1632, 1638 ],
            "RAD": [ 722, 1128, 1145, 766 ],
            "WAD": [ 640, 650, 649, 648 ],
            "WCK": [ 2 ],
            "WRE": [ 1567 ]
          }
        },
        "CPU.registerFile.3.1.1": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1624, 1625, 1626, 1627 ],
            "DO": [ 1648, 1646, 1644, 1650 ],
            "RAD": [ 1133, 1132, 1131, 1130 ],
            "WAD": [ 640, 650, 649, 648 ],
            "WCK": [ 2 ],
            "WRE": [ 1567 ]
          }
        },
        "CPU.registerFile.4.0.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1652, 1653, 1654, 1655 ],
            "DO": [ 1656, 1657, 1658, 1659 ],
            "RAD": [ 722, 1128, 1145, 766 ],
            "WAD": [ 640, 650, 649, 648 ],
            "WCK": [ 2 ],
            "WRE": [ 1546 ]
          }
        },
        "CPU.registerFile.4.0.0_DO_1_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1660 ],
            "C": [ 1658 ],
            "D": [ 1144 ],
            "Z": [ 1661 ]
          }
        },
        "CPU.registerFile.4.0.0_DO_2_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1662 ],
            "C": [ 1657 ],
            "D": [ 1144 ],
            "Z": [ 1663 ]
          }
        },
        "CPU.registerFile.4.0.0_DO_3_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1664 ],
            "C": [ 1656 ],
            "D": [ 1144 ],
            "Z": [ 1665 ]
          }
        },
        "CPU.registerFile.4.0.0_DO_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1666 ],
            "C": [ 1659 ],
            "D": [ 1144 ],
            "Z": [ 1667 ]
          }
        },
        "CPU.registerFile.4.0.1": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1652, 1653, 1654, 1655 ],
            "DO": [ 1668, 1669, 1670, 1671 ],
            "RAD": [ 1133, 1132, 1131, 1130 ],
            "WAD": [ 640, 650, 649, 648 ],
            "WCK": [ 2 ],
            "WRE": [ 1546 ]
          }
        },
        "CPU.registerFile.4.0.1_DO_1_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1672 ],
            "C": [ 1670 ],
            "D": [ 1129 ],
            "Z": [ 1673 ]
          }
        },
        "CPU.registerFile.4.0.1_DO_2_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1674 ],
            "C": [ 1669 ],
            "D": [ 1129 ],
            "Z": [ 1675 ]
          }
        },
        "CPU.registerFile.4.0.1_DO_3_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1676 ],
            "C": [ 1668 ],
            "D": [ 1129 ],
            "Z": [ 1677 ]
          }
        },
        "CPU.registerFile.4.0.1_DO_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1678 ],
            "C": [ 1671 ],
            "D": [ 1129 ],
            "Z": [ 1679 ]
          }
        },
        "CPU.registerFile.4.1.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1652, 1653, 1654, 1655 ],
            "DO": [ 1664, 1662, 1660, 1666 ],
            "RAD": [ 722, 1128, 1145, 766 ],
            "WAD": [ 640, 650, 649, 648 ],
            "WCK": [ 2 ],
            "WRE": [ 1567 ]
          }
        },
        "CPU.registerFile.4.1.1": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1652, 1653, 1654, 1655 ],
            "DO": [ 1676, 1674, 1672, 1678 ],
            "RAD": [ 1133, 1132, 1131, 1130 ],
            "WAD": [ 640, 650, 649, 648 ],
            "WCK": [ 2 ],
            "WRE": [ 1567 ]
          }
        },
        "CPU.registerFile.5.0.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1680, 1681, 1682, 1683 ],
            "DO": [ 1684, 1685, 1686, 1687 ],
            "RAD": [ 722, 1128, 1145, 766 ],
            "WAD": [ 640, 650, 649, 648 ],
            "WCK": [ 2 ],
            "WRE": [ 1546 ]
          }
        },
        "CPU.registerFile.5.0.0_DO_1_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1688 ],
            "C": [ 1686 ],
            "D": [ 1144 ],
            "Z": [ 1689 ]
          }
        },
        "CPU.registerFile.5.0.0_DO_2_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1690 ],
            "C": [ 1685 ],
            "D": [ 1144 ],
            "Z": [ 1691 ]
          }
        },
        "CPU.registerFile.5.0.0_DO_3_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1692 ],
            "C": [ 1684 ],
            "D": [ 1144 ],
            "Z": [ 1693 ]
          }
        },
        "CPU.registerFile.5.0.0_DO_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1694 ],
            "C": [ 1687 ],
            "D": [ 1144 ],
            "Z": [ 1695 ]
          }
        },
        "CPU.registerFile.5.0.1": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1680, 1681, 1682, 1683 ],
            "DO": [ 1696, 1697, 1698, 1699 ],
            "RAD": [ 1133, 1132, 1131, 1130 ],
            "WAD": [ 640, 650, 649, 648 ],
            "WCK": [ 2 ],
            "WRE": [ 1546 ]
          }
        },
        "CPU.registerFile.5.0.1_DO_1_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1700 ],
            "C": [ 1698 ],
            "D": [ 1129 ],
            "Z": [ 1701 ]
          }
        },
        "CPU.registerFile.5.0.1_DO_2_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1702 ],
            "C": [ 1697 ],
            "D": [ 1129 ],
            "Z": [ 1703 ]
          }
        },
        "CPU.registerFile.5.0.1_DO_3_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1704 ],
            "C": [ 1696 ],
            "D": [ 1129 ],
            "Z": [ 1705 ]
          }
        },
        "CPU.registerFile.5.0.1_DO_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1706 ],
            "C": [ 1699 ],
            "D": [ 1129 ],
            "Z": [ 1707 ]
          }
        },
        "CPU.registerFile.5.1.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1680, 1681, 1682, 1683 ],
            "DO": [ 1692, 1690, 1688, 1694 ],
            "RAD": [ 722, 1128, 1145, 766 ],
            "WAD": [ 640, 650, 649, 648 ],
            "WCK": [ 2 ],
            "WRE": [ 1567 ]
          }
        },
        "CPU.registerFile.5.1.1": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1680, 1681, 1682, 1683 ],
            "DO": [ 1704, 1702, 1700, 1706 ],
            "RAD": [ 1133, 1132, 1131, 1130 ],
            "WAD": [ 640, 650, 649, 648 ],
            "WCK": [ 2 ],
            "WRE": [ 1567 ]
          }
        },
        "CPU.registerFile.6.0.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1708, 1709, 1710, 1711 ],
            "DO": [ 1712, 1713, 1714, 1715 ],
            "RAD": [ 722, 1128, 1145, 766 ],
            "WAD": [ 640, 650, 649, 648 ],
            "WCK": [ 2 ],
            "WRE": [ 1546 ]
          }
        },
        "CPU.registerFile.6.0.0_DO_1_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1716 ],
            "C": [ 1714 ],
            "D": [ 1144 ],
            "Z": [ 1717 ]
          }
        },
        "CPU.registerFile.6.0.0_DO_2_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1718 ],
            "C": [ 1713 ],
            "D": [ 1144 ],
            "Z": [ 1719 ]
          }
        },
        "CPU.registerFile.6.0.0_DO_3_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1720 ],
            "C": [ 1712 ],
            "D": [ 1144 ],
            "Z": [ 1721 ]
          }
        },
        "CPU.registerFile.6.0.0_DO_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1722 ],
            "C": [ 1715 ],
            "D": [ 1144 ],
            "Z": [ 1723 ]
          }
        },
        "CPU.registerFile.6.0.1": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1708, 1709, 1710, 1711 ],
            "DO": [ 1724, 1725, 1726, 1727 ],
            "RAD": [ 1133, 1132, 1131, 1130 ],
            "WAD": [ 640, 650, 649, 648 ],
            "WCK": [ 2 ],
            "WRE": [ 1546 ]
          }
        },
        "CPU.registerFile.6.0.1_DO_1_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1728 ],
            "C": [ 1726 ],
            "D": [ 1129 ],
            "Z": [ 1729 ]
          }
        },
        "CPU.registerFile.6.0.1_DO_2_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1730 ],
            "C": [ 1725 ],
            "D": [ 1129 ],
            "Z": [ 1731 ]
          }
        },
        "CPU.registerFile.6.0.1_DO_3_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1732 ],
            "C": [ 1724 ],
            "D": [ 1129 ],
            "Z": [ 1733 ]
          }
        },
        "CPU.registerFile.6.0.1_DO_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1734 ],
            "C": [ 1727 ],
            "D": [ 1129 ],
            "Z": [ 1735 ]
          }
        },
        "CPU.registerFile.6.1.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1708, 1709, 1710, 1711 ],
            "DO": [ 1720, 1718, 1716, 1722 ],
            "RAD": [ 722, 1128, 1145, 766 ],
            "WAD": [ 640, 650, 649, 648 ],
            "WCK": [ 2 ],
            "WRE": [ 1567 ]
          }
        },
        "CPU.registerFile.6.1.1": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1708, 1709, 1710, 1711 ],
            "DO": [ 1732, 1730, 1728, 1734 ],
            "RAD": [ 1133, 1132, 1131, 1130 ],
            "WAD": [ 640, 650, 649, 648 ],
            "WCK": [ 2 ],
            "WRE": [ 1567 ]
          }
        },
        "CPU.registerFile.7.0.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1736, 1737, 1738, 1739 ],
            "DO": [ 1740, 1741, 1742, 1743 ],
            "RAD": [ 722, 1128, 1145, 766 ],
            "WAD": [ 640, 650, 649, 648 ],
            "WCK": [ 2 ],
            "WRE": [ 1546 ]
          }
        },
        "CPU.registerFile.7.0.0_DO_1_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1744 ],
            "C": [ 1742 ],
            "D": [ 1144 ],
            "Z": [ 1745 ]
          }
        },
        "CPU.registerFile.7.0.0_DO_2_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1746 ],
            "C": [ 1741 ],
            "D": [ 1144 ],
            "Z": [ 1747 ]
          }
        },
        "CPU.registerFile.7.0.0_DO_3_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1748 ],
            "C": [ 1740 ],
            "D": [ 1144 ],
            "Z": [ 1749 ]
          }
        },
        "CPU.registerFile.7.0.0_DO_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1750 ],
            "C": [ 1743 ],
            "D": [ 1144 ],
            "Z": [ 1751 ]
          }
        },
        "CPU.registerFile.7.0.1": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1736, 1737, 1738, 1739 ],
            "DO": [ 1752, 1753, 1754, 1755 ],
            "RAD": [ 1133, 1132, 1131, 1130 ],
            "WAD": [ 640, 650, 649, 648 ],
            "WCK": [ 2 ],
            "WRE": [ 1546 ]
          }
        },
        "CPU.registerFile.7.0.1_DO_1_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1756 ],
            "C": [ 1754 ],
            "D": [ 1129 ],
            "Z": [ 1757 ]
          }
        },
        "CPU.registerFile.7.0.1_DO_2_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1758 ],
            "C": [ 1753 ],
            "D": [ 1129 ],
            "Z": [ 1759 ]
          }
        },
        "CPU.registerFile.7.0.1_DO_3_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1760 ],
            "C": [ 1752 ],
            "D": [ 1129 ],
            "Z": [ 1761 ]
          }
        },
        "CPU.registerFile.7.0.1_DO_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1762 ],
            "C": [ 1755 ],
            "D": [ 1129 ],
            "Z": [ 1763 ]
          }
        },
        "CPU.registerFile.7.1.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1736, 1737, 1738, 1739 ],
            "DO": [ 1748, 1746, 1744, 1750 ],
            "RAD": [ 722, 1128, 1145, 766 ],
            "WAD": [ 640, 650, 649, 648 ],
            "WCK": [ 2 ],
            "WRE": [ 1567 ]
          }
        },
        "CPU.registerFile.7.1.1": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1736, 1737, 1738, 1739 ],
            "DO": [ 1760, 1758, 1756, 1762 ],
            "RAD": [ 1133, 1132, 1131, 1130 ],
            "WAD": [ 640, 650, 649, 648 ],
            "WCK": [ 2 ],
            "WRE": [ 1567 ]
          }
        },
        "CPU.rs1_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1763 ],
            "LSR": [ "0" ],
            "Q": [ 12 ]
          }
        },
        "CPU.rs1_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1757 ],
            "LSR": [ "0" ],
            "Q": [ 884 ]
          }
        },
        "CPU.rs1_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1703 ],
            "LSR": [ "0" ],
            "Q": [ 899 ]
          }
        },
        "CPU.rs1_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1705 ],
            "LSR": [ "0" ],
            "Q": [ 898 ]
          }
        },
        "CPU.rs1_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1679 ],
            "LSR": [ "0" ],
            "Q": [ 867 ]
          }
        },
        "CPU.rs1_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1673 ],
            "LSR": [ "0" ],
            "Q": [ 866 ]
          }
        },
        "CPU.rs1_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1675 ],
            "LSR": [ "0" ],
            "Q": [ 871 ]
          }
        },
        "CPU.rs1_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1677 ],
            "LSR": [ "0" ],
            "Q": [ 870 ]
          }
        },
        "CPU.rs1_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1651 ],
            "LSR": [ "0" ],
            "Q": [ 874 ]
          }
        },
        "CPU.rs1_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1645 ],
            "LSR": [ "0" ],
            "Q": [ 873 ]
          }
        },
        "CPU.rs1_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1647 ],
            "LSR": [ "0" ],
            "Q": [ 877 ]
          }
        },
        "CPU.rs1_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1649 ],
            "LSR": [ "0" ],
            "Q": [ 876 ]
          }
        },
        "CPU.rs1_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1759 ],
            "LSR": [ "0" ],
            "Q": [ 887 ]
          }
        },
        "CPU.rs1_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1623 ],
            "LSR": [ "0" ],
            "Q": [ 879 ]
          }
        },
        "CPU.rs1_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1617 ],
            "LSR": [ "0" ],
            "Q": [ 751 ]
          }
        },
        "CPU.rs1_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1619 ],
            "LSR": [ "0" ],
            "Q": [ 860 ]
          }
        },
        "CPU.rs1_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1621 ],
            "LSR": [ "0" ],
            "Q": [ 859 ]
          }
        },
        "CPU.rs1_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1595 ],
            "LSR": [ "0" ],
            "Q": [ 864 ]
          }
        },
        "CPU.rs1_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1589 ],
            "LSR": [ "0" ],
            "Q": [ 863 ]
          }
        },
        "CPU.rs1_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1591 ],
            "LSR": [ "0" ],
            "Q": [ 882 ]
          }
        },
        "CPU.rs1_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1593 ],
            "LSR": [ "0" ],
            "Q": [ 714 ]
          }
        },
        "CPU.rs1_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1566 ],
            "LSR": [ "0" ],
            "Q": [ 670 ]
          }
        },
        "CPU.rs1_TRELLIS_FF_Q_29": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1560 ],
            "LSR": [ "0" ],
            "Q": [ 703 ]
          }
        },
        "CPU.rs1_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1761 ],
            "LSR": [ "0" ],
            "Q": [ 886 ]
          }
        },
        "CPU.rs1_TRELLIS_FF_Q_30": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1562 ],
            "LSR": [ "0" ],
            "Q": [ 880 ]
          }
        },
        "CPU.rs1_TRELLIS_FF_Q_31": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1564 ],
            "LSR": [ "0" ],
            "Q": [ 45 ]
          }
        },
        "CPU.rs1_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1735 ],
            "LSR": [ "0" ],
            "Q": [ 890 ]
          }
        },
        "CPU.rs1_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1729 ],
            "LSR": [ "0" ],
            "Q": [ 889 ]
          }
        },
        "CPU.rs1_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1731 ],
            "LSR": [ "0" ],
            "Q": [ 893 ]
          }
        },
        "CPU.rs1_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1733 ],
            "LSR": [ "0" ],
            "Q": [ 892 ]
          }
        },
        "CPU.rs1_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1707 ],
            "LSR": [ "0" ],
            "Q": [ 896 ]
          }
        },
        "CPU.rs1_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1701 ],
            "LSR": [ "0" ],
            "Q": [ 895 ]
          }
        },
        "CPU.rs2_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1751 ],
            "LSR": [ "0" ],
            "Q": [ 74 ]
          }
        },
        "CPU.rs2_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1745 ],
            "LSR": [ "0" ],
            "Q": [ 72 ]
          }
        },
        "CPU.rs2_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1691 ],
            "LSR": [ "0" ],
            "Q": [ 844 ]
          }
        },
        "CPU.rs2_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1693 ],
            "LSR": [ "0" ],
            "Q": [ 801 ]
          }
        },
        "CPU.rs2_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1667 ],
            "LSR": [ "0" ],
            "Q": [ 850 ]
          }
        },
        "CPU.rs2_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1661 ],
            "LSR": [ "0" ],
            "Q": [ 70 ]
          }
        },
        "CPU.rs2_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1663 ],
            "LSR": [ "0" ],
            "Q": [ 58 ]
          }
        },
        "CPU.rs2_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1665 ],
            "LSR": [ "0" ],
            "Q": [ 794 ]
          }
        },
        "CPU.rs2_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1639 ],
            "LSR": [ "0" ],
            "Q": [ 60 ]
          }
        },
        "CPU.rs2_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1633 ],
            "LSR": [ "0" ],
            "Q": [ 788 ]
          }
        },
        "CPU.rs2_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1635 ],
            "LSR": [ "0" ],
            "Q": [ 858 ]
          }
        },
        "CPU.rs2_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1637 ],
            "LSR": [ "0" ],
            "Q": [ 784 ]
          }
        },
        "CPU.rs2_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1747 ],
            "LSR": [ "0" ],
            "Q": [ 52 ]
          }
        },
        "CPU.rs2_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1611 ],
            "LSR": [ "0" ],
            "Q": [ 62 ]
          }
        },
        "CPU.rs2_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1605 ],
            "LSR": [ "0" ],
            "Q": [ 778 ]
          }
        },
        "CPU.rs2_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1607 ],
            "LSR": [ "0" ],
            "Q": [ 64 ]
          }
        },
        "CPU.rs2_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1609 ],
            "LSR": [ "0" ],
            "Q": [ 745 ]
          }
        },
        "CPU.rs2_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1583 ],
            "LSR": [ "0" ],
            "Q": [ 67 ]
          }
        },
        "CPU.rs2_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1577 ],
            "LSR": [ "0" ],
            "Q": [ 738 ]
          }
        },
        "CPU.rs2_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1579 ],
            "LSR": [ "0" ],
            "Q": [ 666 ]
          }
        },
        "CPU.rs2_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1581 ],
            "LSR": [ "0" ],
            "Q": [ 731 ]
          }
        },
        "CPU.rs2_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1554 ],
            "LSR": [ "0" ],
            "Q": [ 691 ]
          }
        },
        "CPU.rs2_TRELLIS_FF_Q_29": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1548 ],
            "LSR": [ "0" ],
            "Q": [ 709 ]
          }
        },
        "CPU.rs2_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1749 ],
            "LSR": [ "0" ],
            "Q": [ 826 ]
          }
        },
        "CPU.rs2_TRELLIS_FF_Q_30": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1550 ],
            "LSR": [ "0" ],
            "Q": [ 698 ]
          }
        },
        "CPU.rs2_TRELLIS_FF_Q_31": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1552 ],
            "LSR": [ "0" ],
            "Q": [ 700 ]
          }
        },
        "CPU.rs2_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1723 ],
            "LSR": [ "0" ],
            "Q": [ 56 ]
          }
        },
        "CPU.rs2_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1717 ],
            "LSR": [ "0" ],
            "Q": [ 819 ]
          }
        },
        "CPU.rs2_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1719 ],
            "LSR": [ "0" ],
            "Q": [ 832 ]
          }
        },
        "CPU.rs2_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1721 ],
            "LSR": [ "0" ],
            "Q": [ 814 ]
          }
        },
        "CPU.rs2_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1695 ],
            "LSR": [ "0" ],
            "Q": [ 838 ]
          }
        },
        "CPU.rs2_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1125 ],
            "CLK": [ 2 ],
            "DI": [ 1689 ],
            "LSR": [ "0" ],
            "Q": [ 807 ]
          }
        },
        "CPU.state_L6MUX21_SD": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1764 ],
            "D1": [ 1765 ],
            "SD": [ 1388 ],
            "Z": [ 1458 ]
          }
        },
        "CPU.state_L6MUX21_SD_1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1766 ],
            "D1": [ 1767 ],
            "SD": [ 1388 ],
            "Z": [ 1457 ]
          }
        },
        "CPU.state_L6MUX21_SD_1_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1768 ],
            "BLUT": [ 1769 ],
            "C0": [ 1171 ],
            "Z": [ 1766 ]
          }
        },
        "CPU.state_L6MUX21_SD_1_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1768 ]
          }
        },
        "CPU.state_L6MUX21_SD_1_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1769 ]
          }
        },
        "CPU.state_L6MUX21_SD_1_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1770 ],
            "BLUT": [ 1771 ],
            "C0": [ 1171 ],
            "Z": [ 1767 ]
          }
        },
        "CPU.state_L6MUX21_SD_1_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1770 ]
          }
        },
        "CPU.state_L6MUX21_SD_1_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1771 ]
          }
        },
        "CPU.state_L6MUX21_SD_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1772 ],
            "BLUT": [ 1773 ],
            "C0": [ 1171 ],
            "Z": [ 1765 ]
          }
        },
        "CPU.state_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1772 ]
          }
        },
        "CPU.state_L6MUX21_SD_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1773 ]
          }
        },
        "CPU.state_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1391 ],
            "B": [ 1177 ],
            "C": [ 1173 ],
            "D": [ 1174 ],
            "Z": [ 1774 ]
          }
        },
        "CPU.state_LUT4_A_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1391 ],
            "B": [ 1388 ],
            "C": [ 468 ],
            "D": [ 448 ],
            "Z": [ 138 ]
          }
        },
        "CPU.state_LUT4_A_Z_PFUMX_BLUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1775 ],
            "BLUT": [ 1774 ],
            "C0": [ 1171 ],
            "Z": [ 1764 ]
          }
        },
        "CPU.state_LUT4_A_Z_PFUMX_BLUT_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1775 ]
          }
        },
        "CPU.state_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1176 ],
            "B": [ 507 ],
            "C": [ 1391 ],
            "D": [ 1388 ],
            "Z": [ 1188 ]
          }
        },
        "CPU.state_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1179 ],
            "B": [ 547 ],
            "C": [ 1391 ],
            "D": [ 1388 ],
            "Z": [ 1242 ]
          }
        },
        "CPU.state_LUT4_C_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1180 ],
            "B": [ 527 ],
            "C": [ 1391 ],
            "D": [ 1388 ],
            "Z": [ 1219 ]
          }
        },
        "CPU.state_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 3 ],
            "D": [ 1391 ],
            "Z": [ 1125 ]
          }
        },
        "CPU.state_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1776 ],
            "CLK": [ 2 ],
            "DI": [ 1777 ],
            "LSR": [ 1778 ],
            "Q": [ 1388 ]
          }
        },
        "CPU.state_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:69.162-69.213"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1779 ],
            "LSR": [ 1780 ],
            "Q": [ 1781 ]
          }
        },
        "CPU.state_TRELLIS_FF_Q_1_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 1780 ]
          }
        },
        "CPU.state_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1782 ],
            "LSR": [ 1783 ],
            "Q": [ 1391 ]
          }
        },
        "CPU.state_TRELLIS_FF_Q_2_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 1783 ]
          }
        },
        "CPU.state_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 1391 ],
            "LSR": [ 1784 ],
            "Q": [ 19 ]
          }
        },
        "CPU.state_TRELLIS_FF_Q_3_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1782 ],
            "D": [ 3 ],
            "Z": [ 1784 ]
          }
        },
        "CPU.state_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 32 ],
            "C": [ 31 ],
            "D": [ 33 ],
            "Z": [ 1785 ]
          }
        },
        "CPU.state_TRELLIS_FF_Q_CE_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 21 ],
            "D": [ 1781 ],
            "Z": [ 1776 ]
          }
        },
        "CPU.state_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1785 ],
            "C": [ 19 ],
            "D": [ 1776 ],
            "Z": [ 1779 ]
          }
        },
        "CPU.state_TRELLIS_FF_Q_DI_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 19 ],
            "C": [ 1785 ],
            "D": [ 1781 ],
            "Z": [ 1777 ]
          }
        },
        "CPU.state_TRELLIS_FF_Q_DI_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1781 ],
            "C": [ 19 ],
            "D": [ 1391 ],
            "Z": [ 1782 ]
          }
        },
        "CPU.state_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 1778 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1786 ],
            "D1": [ 1787 ],
            "SD": [ 1788 ],
            "Z": [ 1739 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1789 ],
            "D1": [ 1790 ],
            "SD": [ 1791 ],
            "Z": [ 1737 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1792 ],
            "D1": [ 1793 ],
            "SD": [ 1794 ],
            "Z": [ 1654 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1795 ],
            "BLUT": [ 1796 ],
            "C0": [ 759 ],
            "Z": [ 1792 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1795 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1796 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1797 ],
            "BLUT": [ 1798 ],
            "C0": [ 759 ],
            "Z": [ 1793 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1799 ],
            "Z": [ 1797 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_SD_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1800 ],
            "B": [ 1801 ],
            "C": [ 1531 ],
            "D": [ 1799 ],
            "Z": [ 1798 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_SD_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 20 ],
            "D": [ 1130 ],
            "Z": [ 1801 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_SD_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1802 ],
            "BLUT": [ 1803 ],
            "C0": [ 1804 ],
            "Z": [ 1794 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_SD_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1805 ],
            "B": [ 1806 ],
            "C": [ 1807 ],
            "D": [ 18 ],
            "Z": [ 1802 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_SD_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1803 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_SD_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 20 ],
            "C": [ 934 ],
            "D": [ 1808 ],
            "Z": [ 1807 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_SD_PFUMX_Z_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 71 ],
            "C": [ 669 ],
            "D": [ 866 ],
            "Z": [ 1806 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_SD_PFUMX_Z_C0_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 673 ],
            "B": [ 674 ],
            "C": [ 71 ],
            "D": [ 866 ],
            "Z": [ 1805 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 87 ],
            "B": [ 517 ],
            "C": [ 122 ],
            "D": [ 123 ],
            "Z": [ 1808 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_SD_PFUMX_Z_C0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1809 ],
            "BLUT": [ 1810 ],
            "C0": [ 1811 ],
            "Z": [ 1804 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_SD_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1809 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_SD_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 23 ],
            "B": [ 518 ],
            "C": [ 1812 ],
            "D": [ 1813 ],
            "Z": [ 1810 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_SD_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 40 ],
            "C": [ 39 ],
            "D": [ 652 ],
            "Z": [ 1813 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_SD_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 687 ],
            "D": [ 1059 ],
            "Z": [ 1812 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_SD_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 35 ],
            "C": [ 36 ],
            "D": [ 514 ],
            "Z": [ 1811 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1814 ],
            "D1": [ 1815 ],
            "SD": [ 1816 ],
            "Z": [ 1653 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1817 ],
            "BLUT": [ 1818 ],
            "C0": [ 759 ],
            "Z": [ 1814 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1817 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1818 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1819 ],
            "BLUT": [ 1820 ],
            "C0": [ 759 ],
            "Z": [ 1815 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1799 ],
            "Z": [ 1819 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_SD_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1800 ],
            "B": [ 1821 ],
            "C": [ 1531 ],
            "D": [ 1799 ],
            "Z": [ 1820 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_SD_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 20 ],
            "D": [ 1131 ],
            "Z": [ 1821 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_SD_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1822 ],
            "BLUT": [ 1823 ],
            "C0": [ 1824 ],
            "Z": [ 1816 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_SD_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1825 ],
            "B": [ 1826 ],
            "C": [ 1827 ],
            "D": [ 18 ],
            "Z": [ 1822 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_SD_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1823 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_SD_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 20 ],
            "C": [ 938 ],
            "D": [ 1828 ],
            "Z": [ 1827 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_SD_PFUMX_Z_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 59 ],
            "C": [ 669 ],
            "D": [ 871 ],
            "Z": [ 1826 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_SD_PFUMX_Z_C0_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 673 ],
            "B": [ 674 ],
            "C": [ 59 ],
            "D": [ 871 ],
            "Z": [ 1825 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 86 ],
            "B": [ 537 ],
            "C": [ 122 ],
            "D": [ 123 ],
            "Z": [ 1828 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_SD_PFUMX_Z_C0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1829 ],
            "BLUT": [ 1830 ],
            "C0": [ 1831 ],
            "Z": [ 1824 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_SD_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1829 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_SD_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 23 ],
            "B": [ 538 ],
            "C": [ 1832 ],
            "D": [ 1833 ],
            "Z": [ 1830 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_SD_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 40 ],
            "C": [ 39 ],
            "D": [ 653 ],
            "Z": [ 1833 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_SD_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 687 ],
            "D": [ 1066 ],
            "Z": [ 1832 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_SD_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 35 ],
            "C": [ 36 ],
            "D": [ 534 ],
            "Z": [ 1831 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_12": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1834 ],
            "D1": [ 1835 ],
            "SD": [ 1836 ],
            "Z": [ 1652 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_12_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1837 ],
            "D1": [ 1838 ],
            "SD": [ 1839 ],
            "Z": [ 1834 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_12_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1840 ],
            "BLUT": [ 1841 ],
            "C0": [ 759 ],
            "Z": [ 1837 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_12_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1840 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_12_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1841 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_12_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1842 ],
            "BLUT": [ 1843 ],
            "C0": [ 759 ],
            "Z": [ 1838 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_12_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1842 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_12_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1843 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_12_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1844 ],
            "D1": [ 1845 ],
            "SD": [ 1839 ],
            "Z": [ 1835 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_12_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1846 ],
            "BLUT": [ 1847 ],
            "C0": [ 759 ],
            "Z": [ 1844 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_12_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1799 ],
            "Z": [ 1846 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_12_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1848 ],
            "B": [ 1800 ],
            "C": [ 1531 ],
            "D": [ 1799 ],
            "Z": [ 1847 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_12_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1849 ],
            "BLUT": [ 1850 ],
            "C0": [ 759 ],
            "Z": [ 1845 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_12_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1849 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_12_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1850 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1851 ],
            "D1": [ 1852 ],
            "SD": [ 1853 ],
            "Z": [ 1627 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1854 ],
            "BLUT": [ 1855 ],
            "C0": [ 1856 ],
            "Z": [ 1851 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1854 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1855 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1857 ],
            "BLUT": [ 1858 ],
            "C0": [ 1856 ],
            "Z": [ 1852 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1857 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 759 ],
            "B": [ 1859 ],
            "C": [ 1799 ],
            "D": [ 1860 ],
            "Z": [ 1858 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1861 ],
            "D": [ 655 ],
            "Z": [ 1860 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1862 ],
            "B": [ 1863 ],
            "C": [ 1864 ],
            "D": [ 18 ],
            "Z": [ 1856 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_1_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 20 ],
            "C": [ 945 ],
            "D": [ 1865 ],
            "Z": [ 1864 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_1_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 61 ],
            "C": [ 669 ],
            "D": [ 874 ],
            "Z": [ 1863 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_1_A_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 673 ],
            "B": [ 674 ],
            "C": [ 61 ],
            "D": [ 874 ],
            "Z": [ 1862 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_1_A_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 112 ],
            "B": [ 577 ],
            "C": [ 122 ],
            "D": [ 123 ],
            "Z": [ 1865 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1133 ],
            "B": [ 17 ],
            "C": [ 1866 ],
            "D": [ 20 ],
            "Z": [ 1859 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1867 ],
            "D1": [ 1868 ],
            "SD": [ 682 ],
            "Z": [ 1866 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1869 ],
            "BLUT": [ 1870 ],
            "C0": [ 1405 ],
            "Z": [ 1867 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1869 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1201 ],
            "C": [ 1459 ],
            "D": [ 1395 ],
            "Z": [ 1870 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1871 ],
            "BLUT": [ 1872 ],
            "C0": [ 1405 ],
            "Z": [ 1868 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1126 ],
            "Z": [ 1871 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1126 ],
            "Z": [ 1872 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1866 ],
            "D": [ 927 ],
            "Z": [ 1800 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_LUT4_C_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1531 ],
            "D": [ 16 ],
            "Z": [ 673 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_LUT4_C_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 685 ],
            "D": [ 1531 ],
            "Z": [ 762 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1873 ],
            "C": [ 1874 ],
            "D": [ 18 ],
            "Z": [ 1839 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_LUT4_C_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 20 ],
            "D": [ 1132 ],
            "Z": [ 1848 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_LUT4_C_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 15 ],
            "D": [ 17 ],
            "Z": [ 1531 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 673 ],
            "B": [ 674 ],
            "C": [ 789 ],
            "D": [ 870 ],
            "Z": [ 1873 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_LUT4_C_Z_LUT4_Z_B_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1875 ],
            "BLUT": [ 1876 ],
            "C0": [ 791 ],
            "Z": [ 1874 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_LUT4_C_Z_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1875 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_LUT4_C_Z_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 789 ],
            "B": [ 669 ],
            "C": [ 870 ],
            "D": [ 793 ],
            "Z": [ 1876 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_LUT4_C_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1877 ],
            "BLUT": [ 1878 ],
            "C0": [ 1879 ],
            "Z": [ 1836 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011100000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 23 ],
            "B": [ 558 ],
            "C": [ 554 ],
            "D": [ 24 ],
            "Z": [ 1877 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1878 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_LUT4_C_Z_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1861 ],
            "B": [ 654 ],
            "C": [ 687 ],
            "D": [ 1065 ],
            "Z": [ 1879 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1880 ],
            "BLUT": [ 1881 ],
            "C0": [ 1882 ],
            "Z": [ 1853 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1880 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011100000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 23 ],
            "B": [ 578 ],
            "C": [ 574 ],
            "D": [ 24 ],
            "Z": [ 1881 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 687 ],
            "D": [ 1071 ],
            "Z": [ 1882 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_14": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1883 ],
            "D1": [ 1884 ],
            "SD": [ 721 ],
            "Z": [ 1568 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_14_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1885 ],
            "D1": [ 1886 ],
            "SD": [ 719 ],
            "Z": [ 1883 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_14_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1887 ],
            "BLUT": [ 1888 ],
            "C0": [ 724 ],
            "Z": [ 1885 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_14_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1887 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_14_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1888 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_14_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1889 ],
            "BLUT": [ 1890 ],
            "C0": [ 724 ],
            "Z": [ 1886 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_14_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1889 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_14_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1890 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_14_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1891 ],
            "D1": [ 1892 ],
            "SD": [ 719 ],
            "Z": [ 1884 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_14_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1893 ],
            "BLUT": [ 1894 ],
            "C0": [ 724 ],
            "Z": [ 1891 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_14_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1799 ],
            "Z": [ 1893 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_14_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1141 ],
            "B": [ 686 ],
            "C": [ 1799 ],
            "D": [ 727 ],
            "Z": [ 1894 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_14_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1895 ],
            "BLUT": [ 1896 ],
            "C0": [ 724 ],
            "Z": [ 1892 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_14_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1895 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_14_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1896 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_15": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1897 ],
            "D1": [ 1898 ],
            "SD": [ 678 ],
            "Z": [ 1541 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_15_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1899 ],
            "D1": [ 1900 ],
            "SD": [ 679 ],
            "Z": [ 1897 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_15_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1901 ],
            "BLUT": [ 1902 ],
            "C0": [ 1903 ],
            "Z": [ 1899 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_15_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1901 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_15_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1902 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_15_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1904 ],
            "BLUT": [ 1905 ],
            "C0": [ 1903 ],
            "Z": [ 1900 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_15_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1904 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_15_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1905 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_15_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1906 ],
            "D1": [ 1907 ],
            "SD": [ 679 ],
            "Z": [ 1898 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_15_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1908 ],
            "BLUT": [ 1909 ],
            "C0": [ 1903 ],
            "Z": [ 1906 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_15_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1799 ],
            "Z": [ 1908 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_15_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1146 ],
            "B": [ 686 ],
            "C": [ 1799 ],
            "D": [ 684 ],
            "Z": [ 1909 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_15_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1910 ],
            "BLUT": [ 1911 ],
            "C0": [ 1903 ],
            "Z": [ 1907 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_15_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1910 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_15_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1911 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1912 ],
            "BLUT": [ 1913 ],
            "C0": [ 1914 ],
            "Z": [ 1789 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1912 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1913 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_1_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1915 ],
            "BLUT": [ 1916 ],
            "C0": [ 1914 ],
            "Z": [ 1790 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1915 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1917 ],
            "B": [ 759 ],
            "C": [ 1800 ],
            "D": [ 1799 ],
            "Z": [ 1916 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1861 ],
            "D": [ 65 ],
            "Z": [ 1914 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1136 ],
            "D": [ 17 ],
            "Z": [ 1917 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_1_SD_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1918 ],
            "BLUT": [ 1919 ],
            "C0": [ 1920 ],
            "Z": [ 1791 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1918 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_1_SD_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1921 ],
            "B": [ 1922 ],
            "C": [ 1923 ],
            "D": [ 18 ],
            "Z": [ 1919 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_1_SD_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 687 ],
            "D": [ 1102 ],
            "Z": [ 1920 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_1_SD_PFUMX_Z_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 20 ],
            "C": [ 962 ],
            "D": [ 1924 ],
            "Z": [ 1923 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_1_SD_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 98 ],
            "B": [ 915 ],
            "C": [ 122 ],
            "D": [ 123 ],
            "Z": [ 1924 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_1_SD_PFUMX_Z_C0_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 55 ],
            "C": [ 669 ],
            "D": [ 887 ],
            "Z": [ 1922 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_1_SD_PFUMX_Z_C0_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 673 ],
            "B": [ 674 ],
            "C": [ 55 ],
            "D": [ 887 ],
            "Z": [ 1921 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_2": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1925 ],
            "D1": [ 1926 ],
            "SD": [ 1927 ],
            "Z": [ 1711 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_2_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1928 ],
            "BLUT": [ 1929 ],
            "C0": [ 1930 ],
            "Z": [ 1925 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_2_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1928 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_2_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1929 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_2_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1931 ],
            "BLUT": [ 1932 ],
            "C0": [ 1930 ],
            "Z": [ 1926 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_2_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1931 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_2_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1933 ],
            "B": [ 759 ],
            "C": [ 1800 ],
            "D": [ 1799 ],
            "Z": [ 1932 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1861 ],
            "D": [ 68 ],
            "Z": [ 1930 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 681 ],
            "D": [ 17 ],
            "Z": [ 1933 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_2_SD_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1934 ],
            "BLUT": [ 1935 ],
            "C0": [ 1936 ],
            "Z": [ 1927 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_2_SD_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1934 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_2_SD_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1937 ],
            "B": [ 1938 ],
            "C": [ 1939 ],
            "D": [ 18 ],
            "Z": [ 1935 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_2_SD_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 687 ],
            "D": [ 1107 ],
            "Z": [ 1936 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_2_SD_PFUMX_Z_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 20 ],
            "C": [ 1006 ],
            "D": [ 1940 ],
            "Z": [ 1939 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_2_SD_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 96 ],
            "B": [ 917 ],
            "C": [ 122 ],
            "D": [ 123 ],
            "Z": [ 1940 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_2_SD_PFUMX_Z_C0_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 57 ],
            "C": [ 669 ],
            "D": [ 890 ],
            "Z": [ 1938 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_2_SD_PFUMX_Z_C0_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 673 ],
            "B": [ 674 ],
            "C": [ 57 ],
            "D": [ 890 ],
            "Z": [ 1937 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_3": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1941 ],
            "D1": [ 1942 ],
            "SD": [ 1943 ],
            "Z": [ 1709 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_3_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1944 ],
            "BLUT": [ 1945 ],
            "C0": [ 1946 ],
            "Z": [ 1941 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_3_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1944 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_3_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1945 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_3_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1947 ],
            "BLUT": [ 1948 ],
            "C0": [ 1946 ],
            "Z": [ 1942 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_3_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1947 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_3_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1949 ],
            "B": [ 759 ],
            "C": [ 1800 ],
            "D": [ 1799 ],
            "Z": [ 1948 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1861 ],
            "B": [ 644 ],
            "C": [ 687 ],
            "D": [ 1112 ],
            "Z": [ 1943 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1950 ],
            "C": [ 1951 ],
            "D": [ 18 ],
            "Z": [ 1946 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_1_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 673 ],
            "B": [ 674 ],
            "C": [ 820 ],
            "D": [ 893 ],
            "Z": [ 1950 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_1_B_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1952 ],
            "BLUT": [ 1953 ],
            "C0": [ 829 ],
            "Z": [ 1951 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1952 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 820 ],
            "B": [ 669 ],
            "C": [ 893 ],
            "D": [ 831 ],
            "Z": [ 1953 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1143 ],
            "D": [ 17 ],
            "Z": [ 1949 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_4": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1954 ],
            "D1": [ 1955 ],
            "SD": [ 1956 ],
            "Z": [ 1708 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_4_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1957 ],
            "BLUT": [ 1958 ],
            "C0": [ 1959 ],
            "Z": [ 1954 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_4_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1957 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_4_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1958 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_4_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1960 ],
            "BLUT": [ 1961 ],
            "C0": [ 1959 ],
            "Z": [ 1955 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_4_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1960 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_4_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1962 ],
            "B": [ 759 ],
            "C": [ 1800 ],
            "D": [ 1799 ],
            "Z": [ 1961 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_4_SD_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1861 ],
            "B": [ 646 ],
            "C": [ 687 ],
            "D": [ 1111 ],
            "Z": [ 1956 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_4_SD_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1963 ],
            "C": [ 1964 ],
            "D": [ 18 ],
            "Z": [ 1959 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_4_SD_LUT4_Z_1_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 673 ],
            "B": [ 674 ],
            "C": [ 808 ],
            "D": [ 892 ],
            "Z": [ 1963 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_4_SD_LUT4_Z_1_B_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1965 ],
            "BLUT": [ 1966 ],
            "C0": [ 811 ],
            "Z": [ 1964 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_4_SD_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1965 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_4_SD_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 808 ],
            "B": [ 669 ],
            "C": [ 892 ],
            "D": [ 813 ],
            "Z": [ 1966 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_4_SD_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1144 ],
            "D": [ 17 ],
            "Z": [ 1962 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_5": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1967 ],
            "D1": [ 1968 ],
            "SD": [ 1969 ],
            "Z": [ 1683 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_5_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1970 ],
            "BLUT": [ 1971 ],
            "C0": [ 1972 ],
            "Z": [ 1967 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_5_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1970 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_5_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1971 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_5_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1973 ],
            "BLUT": [ 1974 ],
            "C0": [ 1972 ],
            "Z": [ 1968 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_5_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1973 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_5_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1975 ],
            "B": [ 759 ],
            "C": [ 1800 ],
            "D": [ 1799 ],
            "Z": [ 1974 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_5_SD_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1976 ],
            "C": [ 1977 ],
            "D": [ 18 ],
            "Z": [ 1972 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_5_SD_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 766 ],
            "D": [ 17 ],
            "Z": [ 1975 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_5_SD_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 673 ],
            "B": [ 674 ],
            "C": [ 833 ],
            "D": [ 896 ],
            "Z": [ 1976 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_5_SD_LUT4_Z_B_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1978 ],
            "BLUT": [ 1979 ],
            "C0": [ 835 ],
            "Z": [ 1977 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_5_SD_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1978 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_5_SD_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 833 ],
            "B": [ 669 ],
            "C": [ 896 ],
            "D": [ 837 ],
            "Z": [ 1979 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_5_SD_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1980 ],
            "BLUT": [ 1981 ],
            "C0": [ 1982 ],
            "Z": [ 1969 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_5_SD_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 24 ],
            "B": [ 355 ],
            "C": [ 1861 ],
            "D": [ 638 ],
            "Z": [ 1980 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_5_SD_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1981 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_6": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1983 ],
            "D1": [ 1984 ],
            "SD": [ 1985 ],
            "Z": [ 1682 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_6_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1986 ],
            "BLUT": [ 1987 ],
            "C0": [ 1988 ],
            "Z": [ 1983 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_6_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1986 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_6_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1987 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_6_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1989 ],
            "BLUT": [ 1990 ],
            "C0": [ 1988 ],
            "Z": [ 1984 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_6_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1989 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_6_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1991 ],
            "B": [ 759 ],
            "C": [ 1800 ],
            "D": [ 1799 ],
            "Z": [ 1990 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_6_SD_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1992 ],
            "C": [ 1993 ],
            "D": [ 18 ],
            "Z": [ 1988 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_6_SD_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1145 ],
            "D": [ 17 ],
            "Z": [ 1991 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_6_SD_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 673 ],
            "B": [ 674 ],
            "C": [ 802 ],
            "D": [ 895 ],
            "Z": [ 1992 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_6_SD_LUT4_Z_B_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1994 ],
            "BLUT": [ 1995 ],
            "C0": [ 804 ],
            "Z": [ 1993 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_6_SD_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1994 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_6_SD_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 802 ],
            "B": [ 669 ],
            "C": [ 895 ],
            "D": [ 806 ],
            "Z": [ 1995 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_6_SD_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1996 ],
            "BLUT": [ 1997 ],
            "C0": [ 1998 ],
            "Z": [ 1985 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_6_SD_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 24 ],
            "B": [ 435 ],
            "C": [ 687 ],
            "D": [ 1116 ],
            "Z": [ 1996 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_6_SD_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1997 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_6_SD_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 639 ],
            "B": [ 439 ],
            "C": [ 39 ],
            "D": [ 40 ],
            "Z": [ 1998 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_7": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1999 ],
            "D1": [ 2000 ],
            "SD": [ 2001 ],
            "Z": [ 1681 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_7_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2002 ],
            "BLUT": [ 2003 ],
            "C0": [ 2004 ],
            "Z": [ 1999 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_7_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2002 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_7_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2003 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_7_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2005 ],
            "BLUT": [ 2006 ],
            "C0": [ 2004 ],
            "Z": [ 2000 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_7_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2005 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_7_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2007 ],
            "B": [ 759 ],
            "C": [ 1800 ],
            "D": [ 1799 ],
            "Z": [ 2006 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_7_SD_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2008 ],
            "C": [ 2009 ],
            "D": [ 18 ],
            "Z": [ 2004 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_7_SD_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1128 ],
            "D": [ 17 ],
            "Z": [ 2007 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_7_SD_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 673 ],
            "B": [ 674 ],
            "C": [ 839 ],
            "D": [ 899 ],
            "Z": [ 2008 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_7_SD_LUT4_Z_B_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2010 ],
            "BLUT": [ 2011 ],
            "C0": [ 841 ],
            "Z": [ 2009 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_7_SD_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2010 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_7_SD_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 839 ],
            "B": [ 669 ],
            "C": [ 899 ],
            "D": [ 843 ],
            "Z": [ 2011 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_7_SD_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2012 ],
            "BLUT": [ 2013 ],
            "C0": [ 2014 ],
            "Z": [ 2001 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_7_SD_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011100000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 23 ],
            "B": [ 459 ],
            "C": [ 455 ],
            "D": [ 24 ],
            "Z": [ 2012 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_7_SD_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2013 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_7_SD_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1861 ],
            "B": [ 647 ],
            "C": [ 687 ],
            "D": [ 1122 ],
            "Z": [ 2014 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_8": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2015 ],
            "D1": [ 2016 ],
            "SD": [ 2017 ],
            "Z": [ 1680 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_8_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2018 ],
            "BLUT": [ 2019 ],
            "C0": [ 2020 ],
            "Z": [ 2015 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_8_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2018 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_8_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2019 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_8_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2021 ],
            "BLUT": [ 2022 ],
            "C0": [ 2020 ],
            "Z": [ 2016 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_8_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2021 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_8_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2023 ],
            "B": [ 759 ],
            "C": [ 1800 ],
            "D": [ 1799 ],
            "Z": [ 2022 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_8_SD_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2024 ],
            "C": [ 2025 ],
            "D": [ 18 ],
            "Z": [ 2020 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_8_SD_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 722 ],
            "D": [ 17 ],
            "Z": [ 2023 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_8_SD_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 673 ],
            "B": [ 674 ],
            "C": [ 796 ],
            "D": [ 898 ],
            "Z": [ 2024 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_8_SD_LUT4_Z_B_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2026 ],
            "BLUT": [ 2027 ],
            "C0": [ 798 ],
            "Z": [ 2025 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_8_SD_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2026 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_8_SD_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 796 ],
            "B": [ 669 ],
            "C": [ 898 ],
            "D": [ 800 ],
            "Z": [ 2027 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_8_SD_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2028 ],
            "BLUT": [ 2029 ],
            "C0": [ 2030 ],
            "Z": [ 2017 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_8_SD_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 24 ],
            "B": [ 475 ],
            "C": [ 687 ],
            "D": [ 1121 ],
            "Z": [ 2028 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_8_SD_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2029 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_8_SD_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 641 ],
            "B": [ 479 ],
            "C": [ 39 ],
            "D": [ 40 ],
            "Z": [ 2030 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_9": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2031 ],
            "D1": [ 2032 ],
            "SD": [ 2033 ],
            "Z": [ 1655 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_9_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2034 ],
            "BLUT": [ 2035 ],
            "C0": [ 2036 ],
            "Z": [ 2031 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_9_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2034 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_9_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2035 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_9_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2037 ],
            "BLUT": [ 2038 ],
            "C0": [ 2036 ],
            "Z": [ 2032 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_9_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2037 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_9_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2039 ],
            "B": [ 759 ],
            "C": [ 1800 ],
            "D": [ 1799 ],
            "Z": [ 2038 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_9_SD_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2040 ],
            "C": [ 2041 ],
            "D": [ 18 ],
            "Z": [ 2036 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_9_SD_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1129 ],
            "D": [ 17 ],
            "Z": [ 2039 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_9_SD_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 673 ],
            "B": [ 674 ],
            "C": [ 845 ],
            "D": [ 867 ],
            "Z": [ 2040 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_9_SD_LUT4_Z_B_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2042 ],
            "BLUT": [ 2043 ],
            "C0": [ 847 ],
            "Z": [ 2041 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_9_SD_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2042 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_9_SD_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 845 ],
            "B": [ 669 ],
            "C": [ 867 ],
            "D": [ 849 ],
            "Z": [ 2043 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_9_SD_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2044 ],
            "BLUT": [ 2045 ],
            "C0": [ 2046 ],
            "Z": [ 2033 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_9_SD_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 24 ],
            "B": [ 494 ],
            "C": [ 687 ],
            "D": [ 1060 ],
            "Z": [ 2044 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_9_SD_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2045 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_9_SD_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 651 ],
            "B": [ 498 ],
            "C": [ 39 ],
            "D": [ 40 ],
            "Z": [ 2046 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2047 ],
            "BLUT": [ 2048 ],
            "C0": [ 2049 ],
            "Z": [ 1786 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2047 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2048 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2050 ],
            "BLUT": [ 2051 ],
            "C0": [ 2049 ],
            "Z": [ 1787 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2050 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2052 ],
            "B": [ 759 ],
            "C": [ 1800 ],
            "D": [ 1799 ],
            "Z": [ 2051 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_SD_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2053 ],
            "D1": [ 2054 ],
            "SD": [ 2055 ],
            "Z": [ 1788 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2056 ],
            "BLUT": [ 2057 ],
            "C0": [ 18 ],
            "Z": [ 2053 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2058 ],
            "B": [ 2059 ],
            "C": [ 2060 ],
            "D": [ 2061 ],
            "Z": [ 2056 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2057 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_SD_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2062 ],
            "BLUT": [ 2063 ],
            "C0": [ 18 ],
            "Z": [ 2054 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_SD_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2062 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_SD_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2063 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_SD_L6MUX21_Z_SD_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 687 ],
            "D": [ 1093 ],
            "Z": [ 2055 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_SD_L6MUX21_Z_SD_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 20 ],
            "C": [ 921 ],
            "D": [ 2064 ],
            "Z": [ 2061 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_SD_L6MUX21_Z_SD_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 100 ],
            "B": [ 913 ],
            "C": [ 122 ],
            "D": [ 123 ],
            "Z": [ 2064 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_SD_L6MUX21_Z_SD_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 11 ],
            "C": [ 669 ],
            "D": [ 12 ],
            "Z": [ 2058 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_SD_L6MUX21_Z_SD_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 11 ],
            "C": [ 12 ],
            "D": [ 674 ],
            "Z": [ 2060 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_SD_L6MUX21_Z_SD_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 11 ],
            "C": [ 12 ],
            "D": [ 673 ],
            "Z": [ 2059 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_SD_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1861 ],
            "D": [ 53 ],
            "Z": [ 2049 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_SD_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1126 ],
            "D": [ 17 ],
            "Z": [ 2052 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_SD_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 23 ],
            "B": [ 359 ],
            "C": [ 687 ],
            "D": [ 1117 ],
            "Z": [ 1982 ]
          }
        },
        "CPU.writeBackData_L6MUX21_Z_SD_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 40 ],
            "D": [ 39 ],
            "Z": [ 1861 ]
          }
        },
        "CPU.writeBackData_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 759 ],
            "B": [ 2065 ],
            "C": [ 1799 ],
            "D": [ 2066 ],
            "Z": [ 1626 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 759 ],
            "B": [ 2067 ],
            "C": [ 1799 ],
            "D": [ 2068 ],
            "Z": [ 1625 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_1_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2069 ],
            "B": [ 2070 ],
            "C": [ 18 ],
            "D": [ 2071 ],
            "Z": [ 2068 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 673 ],
            "B": [ 674 ],
            "C": [ 853 ],
            "D": [ 877 ],
            "Z": [ 2069 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_A_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2072 ],
            "BLUT": [ 2073 ],
            "C0": [ 2074 ],
            "Z": [ 2071 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_A_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2075 ],
            "BLUT": [ 2076 ],
            "C0": [ 855 ],
            "Z": [ 2070 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_A_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2075 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_A_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 853 ],
            "B": [ 669 ],
            "C": [ 877 ],
            "D": [ 857 ],
            "Z": [ 2076 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_A_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011100000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 23 ],
            "B": [ 182 ],
            "C": [ 178 ],
            "D": [ 24 ],
            "Z": [ 2072 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_A_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2073 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_A_PFUMX_Z_C0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2077 ],
            "BLUT": [ 2078 ],
            "C0": [ 1076 ],
            "Z": [ 2074 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_A_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 40 ],
            "B": [ 39 ],
            "C": [ 17 ],
            "D": [ 687 ],
            "Z": [ 2077 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_A_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 40 ],
            "C": [ 39 ],
            "D": [ 17 ],
            "Z": [ 2078 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2079 ],
            "BLUT": [ 2080 ],
            "C0": [ 15 ],
            "Z": [ 2067 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1136 ],
            "B": [ 1135 ],
            "C": [ 17 ],
            "D": [ 682 ],
            "Z": [ 2079 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1135 ],
            "D": [ 17 ],
            "Z": [ 2080 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 759 ],
            "B": [ 2081 ],
            "C": [ 1799 ],
            "D": [ 2082 ],
            "Z": [ 1599 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2083 ],
            "BLUT": [ 2084 ],
            "C0": [ 2085 ],
            "Z": [ 2082 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2086 ],
            "BLUT": [ 2087 ],
            "C0": [ 15 ],
            "Z": [ 2081 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 681 ],
            "B": [ 680 ],
            "C": [ 17 ],
            "D": [ 682 ],
            "Z": [ 2086 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 680 ],
            "D": [ 17 ],
            "Z": [ 2087 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2088 ],
            "B": [ 2089 ],
            "C": [ 2090 ],
            "D": [ 18 ],
            "Z": [ 2083 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2084 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 20 ],
            "C": [ 959 ],
            "D": [ 2091 ],
            "Z": [ 2090 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 63 ],
            "C": [ 669 ],
            "D": [ 879 ],
            "Z": [ 2089 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 673 ],
            "B": [ 674 ],
            "C": [ 63 ],
            "D": [ 879 ],
            "Z": [ 2088 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 108 ],
            "B": [ 221 ],
            "C": [ 122 ],
            "D": [ 123 ],
            "Z": [ 2091 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2092 ],
            "BLUT": [ 2093 ],
            "C0": [ 2094 ],
            "Z": [ 2085 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2092 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 23 ],
            "B": [ 222 ],
            "C": [ 687 ],
            "D": [ 1080 ],
            "Z": [ 2093 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 35 ],
            "C": [ 36 ],
            "D": [ 218 ],
            "Z": [ 2094 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 759 ],
            "B": [ 2095 ],
            "C": [ 1799 ],
            "D": [ 2096 ],
            "Z": [ 1597 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2097 ],
            "BLUT": [ 2098 ],
            "C0": [ 2099 ],
            "Z": [ 2096 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2100 ],
            "BLUT": [ 2101 ],
            "C0": [ 15 ],
            "Z": [ 2095 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1143 ],
            "B": [ 1137 ],
            "C": [ 17 ],
            "D": [ 682 ],
            "Z": [ 2100 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1137 ],
            "D": [ 17 ],
            "Z": [ 2101 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2102 ],
            "B": [ 2103 ],
            "C": [ 2104 ],
            "D": [ 18 ],
            "Z": [ 2097 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2098 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 20 ],
            "C": [ 970 ],
            "D": [ 2105 ],
            "Z": [ 2104 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 66 ],
            "C": [ 669 ],
            "D": [ 860 ],
            "Z": [ 2103 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_C0_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 673 ],
            "B": [ 674 ],
            "C": [ 66 ],
            "D": [ 860 ],
            "Z": [ 2102 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_C0_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 106 ],
            "B": [ 261 ],
            "C": [ 122 ],
            "D": [ 123 ],
            "Z": [ 2105 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_C0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2106 ],
            "BLUT": [ 2107 ],
            "C0": [ 2108 ],
            "Z": [ 2099 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2106 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 23 ],
            "B": [ 262 ],
            "C": [ 687 ],
            "D": [ 1049 ],
            "Z": [ 2107 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 35 ],
            "C": [ 36 ],
            "D": [ 258 ],
            "Z": [ 2108 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 759 ],
            "B": [ 2109 ],
            "C": [ 1799 ],
            "D": [ 2110 ],
            "Z": [ 1596 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_4_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2111 ],
            "B": [ 2112 ],
            "C": [ 18 ],
            "D": [ 2113 ],
            "Z": [ 2110 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_4_B_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 673 ],
            "B": [ 674 ],
            "C": [ 740 ],
            "D": [ 859 ],
            "Z": [ 2111 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_4_B_LUT4_Z_A_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2114 ],
            "BLUT": [ 2115 ],
            "C0": [ 2116 ],
            "Z": [ 2113 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_4_B_LUT4_Z_A_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2117 ],
            "BLUT": [ 2118 ],
            "C0": [ 742 ],
            "Z": [ 2112 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_4_B_LUT4_Z_A_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2117 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_4_B_LUT4_Z_A_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 740 ],
            "B": [ 669 ],
            "C": [ 859 ],
            "D": [ 744 ],
            "Z": [ 2118 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_4_B_LUT4_Z_A_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2114 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_4_B_LUT4_Z_A_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 23 ],
            "B": [ 282 ],
            "C": [ 687 ],
            "D": [ 1048 ],
            "Z": [ 2115 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_4_B_LUT4_Z_A_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 35 ],
            "C": [ 36 ],
            "D": [ 278 ],
            "Z": [ 2116 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_4_B_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2119 ],
            "BLUT": [ 2120 ],
            "C0": [ 15 ],
            "Z": [ 2109 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_4_B_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1144 ],
            "B": [ 1138 ],
            "C": [ 17 ],
            "D": [ 682 ],
            "Z": [ 2119 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_4_B_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1138 ],
            "D": [ 17 ],
            "Z": [ 2120 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2121 ],
            "B": [ 1799 ],
            "C": [ 2122 ],
            "D": [ 2123 ],
            "Z": [ 1570 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_5_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 24 ],
            "C": [ 318 ],
            "D": [ 2124 ],
            "Z": [ 2123 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_5_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2125 ],
            "C": [ 2126 ],
            "D": [ 18 ],
            "Z": [ 2122 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_5_A_LUT4_Z_1_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 673 ],
            "B": [ 674 ],
            "C": [ 733 ],
            "D": [ 863 ],
            "Z": [ 2125 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_5_A_LUT4_Z_1_B_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2127 ],
            "BLUT": [ 2128 ],
            "C0": [ 735 ],
            "Z": [ 2126 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_5_A_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2127 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_5_A_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 733 ],
            "B": [ 669 ],
            "C": [ 863 ],
            "D": [ 737 ],
            "Z": [ 2128 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_5_A_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 23 ],
            "B": [ 322 ],
            "C": [ 687 ],
            "D": [ 1054 ],
            "Z": [ 2124 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_5_A_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2129 ],
            "BLUT": [ 2130 ],
            "C0": [ 683 ],
            "Z": [ 2121 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_5_A_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1530 ],
            "Z": [ 2129 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_5_A_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1145 ],
            "C": [ 1139 ],
            "D": [ 686 ],
            "Z": [ 2130 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2131 ],
            "B": [ 2132 ],
            "C": [ 1799 ],
            "D": [ 2133 ],
            "Z": [ 1540 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_6_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 706 ],
            "B": [ 711 ],
            "C": [ 18 ],
            "D": [ 2134 ],
            "Z": [ 2133 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 686 ],
            "B": [ 1142 ],
            "C": [ 1130 ],
            "D": [ 723 ],
            "Z": [ 2132 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_D_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1129 ],
            "D": [ 723 ],
            "Z": [ 1903 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 15 ],
            "B": [ 685 ],
            "C": [ 17 ],
            "D": [ 682 ],
            "Z": [ 723 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_D_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2135 ],
            "BLUT": [ 2136 ],
            "C0": [ 723 ],
            "Z": [ 2137 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_D_PFUMX_C0_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1468 ],
            "C": [ 1257 ],
            "D": [ 1469 ],
            "Z": [ 2135 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_D_PFUMX_C0_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2136 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_D_PFUMX_C0_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2138 ],
            "B": [ 2139 ],
            "C": [ 686 ],
            "D": [ 2137 ],
            "Z": [ 2140 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_D_PFUMX_C0_Z_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 687 ],
            "D": [ 1083 ],
            "Z": [ 2141 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_D_PFUMX_C0_Z_LUT4_A_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1144 ],
            "B": [ 1138 ],
            "C": [ 682 ],
            "D": [ 683 ],
            "Z": [ 2142 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_D_PFUMX_C0_Z_LUT4_A_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 39 ],
            "B": [ 32 ],
            "C": [ 31 ],
            "D": [ 33 ],
            "Z": [ 1799 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_D_PFUMX_C0_Z_LUT4_A_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2143 ],
            "BLUT": [ 2144 ],
            "C0": [ 26 ],
            "Z": [ 2145 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_D_PFUMX_C0_Z_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2143 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_D_PFUMX_C0_Z_LUT4_A_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 14 ],
            "B": [ 30 ],
            "C": [ 43 ],
            "D": [ 18 ],
            "Z": [ 2144 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_D_PFUMX_C0_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1201 ],
            "C": [ 2146 ],
            "D": [ 1442 ],
            "Z": [ 2139 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_D_PFUMX_C0_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 2147 ],
            "C": [ 1257 ],
            "D": [ 2148 ],
            "Z": [ 2138 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 775 ],
            "B": [ 774 ],
            "C": [ 682 ],
            "D": [ 683 ],
            "Z": [ 2131 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_A_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2149 ],
            "BLUT": [ 2150 ],
            "C0": [ 38 ],
            "Z": [ 2134 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_A_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2149 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_A_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 23 ],
            "B": [ 420 ],
            "C": [ 687 ],
            "D": [ 1098 ],
            "Z": [ 2150 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2151 ],
            "B": [ 2152 ],
            "C": [ 1799 ],
            "D": [ 2153 ],
            "Z": [ 1539 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2154 ],
            "D1": [ 2155 ],
            "SD": [ 2156 ],
            "Z": [ 2152 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2157 ],
            "BLUT": [ 2158 ],
            "C0": [ 1436 ],
            "Z": [ 2154 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 17 ],
            "B": [ 1131 ],
            "C": [ 2159 ],
            "D": [ 682 ],
            "Z": [ 2157 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 17 ],
            "B": [ 1131 ],
            "C": [ 2159 ],
            "D": [ 682 ],
            "Z": [ 2158 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2160 ],
            "BLUT": [ 2161 ],
            "C0": [ 1436 ],
            "Z": [ 2155 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1131 ],
            "C": [ 2159 ],
            "D": [ 682 ],
            "Z": [ 2160 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 17 ],
            "B": [ 1131 ],
            "C": [ 2159 ],
            "D": [ 682 ],
            "Z": [ 2161 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_L6MUX21_Z_SD_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 762 ],
            "D": [ 20 ],
            "Z": [ 2159 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_L6MUX21_Z_SD_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2162 ],
            "BLUT": [ 2163 ],
            "C0": [ 1196 ],
            "Z": [ 2156 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_L6MUX21_Z_SD_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2162 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_L6MUX21_Z_SD_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011100000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1201 ],
            "B": [ 2164 ],
            "C": [ 2165 ],
            "D": [ 1257 ],
            "Z": [ 2163 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2166 ],
            "B": [ 2167 ],
            "C": [ 18 ],
            "D": [ 2168 ],
            "Z": [ 2153 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1137 ],
            "B": [ 1143 ],
            "C": [ 682 ],
            "D": [ 683 ],
            "Z": [ 2151 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 673 ],
            "B": [ 674 ],
            "C": [ 693 ],
            "D": [ 880 ],
            "Z": [ 2166 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_LUT4_Z_A_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2169 ],
            "BLUT": [ 2170 ],
            "C0": [ 2171 ],
            "Z": [ 2168 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_LUT4_Z_A_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2172 ],
            "BLUT": [ 2173 ],
            "C0": [ 695 ],
            "Z": [ 2167 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_LUT4_Z_A_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2172 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_LUT4_Z_A_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 693 ],
            "B": [ 669 ],
            "C": [ 880 ],
            "D": [ 697 ],
            "Z": [ 2173 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_LUT4_Z_A_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2169 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_LUT4_Z_A_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 24 ],
            "B": [ 146 ],
            "C": [ 687 ],
            "D": [ 1084 ],
            "Z": [ 2170 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1134 ],
            "B": [ 17 ],
            "C": [ 1530 ],
            "D": [ 20 ],
            "Z": [ 2065 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2174 ],
            "BLUT": [ 2175 ],
            "C0": [ 2176 ],
            "Z": [ 2066 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2177 ],
            "B": [ 18 ],
            "C": [ 158 ],
            "D": [ 24 ],
            "Z": [ 2174 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2175 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2178 ],
            "D1": [ 2179 ],
            "SD": [ 16 ],
            "Z": [ 2177 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2180 ],
            "D1": [ 2181 ],
            "SD": [ 15 ],
            "Z": [ 2178 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2182 ],
            "BLUT": [ 2183 ],
            "C0": [ 873 ],
            "Z": [ 2180 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 787 ],
            "D": [ 17 ],
            "Z": [ 2182 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 787 ],
            "D": [ 17 ],
            "Z": [ 2183 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2184 ],
            "BLUT": [ 2185 ],
            "C0": [ 873 ],
            "Z": [ 2181 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 949 ],
            "D": [ 17 ],
            "Z": [ 2184 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 949 ],
            "D": [ 17 ],
            "Z": [ 2185 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2186 ],
            "D1": [ 2187 ],
            "SD": [ 15 ],
            "Z": [ 2179 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2188 ],
            "BLUT": [ 2189 ],
            "C0": [ 873 ],
            "Z": [ 2186 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 17 ],
            "D": [ 785 ],
            "Z": [ 2188 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 785 ],
            "Z": [ 2189 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2190 ],
            "BLUT": [ 2191 ],
            "C0": [ 873 ],
            "Z": [ 2187 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 949 ],
            "C": [ 17 ],
            "D": [ 785 ],
            "Z": [ 2190 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 949 ],
            "D": [ 17 ],
            "Z": [ 2191 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 687 ],
            "C": [ 1070 ],
            "D": [ 2192 ],
            "Z": [ 2176 ]
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 16 ],
            "B": [ 162 ],
            "C": [ 39 ],
            "D": [ 40 ],
            "Z": [ 2192 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2193 ],
            "BLUT": [ 2194 ],
            "C0": [ 2195 ],
            "Z": [ 1738 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2196 ],
            "BLUT": [ 2197 ],
            "C0": [ 2198 ],
            "Z": [ 1736 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2199 ],
            "B": [ 759 ],
            "C": [ 1800 ],
            "D": [ 1799 ],
            "Z": [ 2196 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2197 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2200 ],
            "C": [ 18 ],
            "D": [ 2201 ],
            "Z": [ 2198 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 726 ],
            "D": [ 17 ],
            "Z": [ 2199 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_B_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2202 ],
            "D1": [ 2203 ],
            "SD": [ 16 ],
            "Z": [ 2200 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2204 ],
            "D1": [ 2205 ],
            "SD": [ 15 ],
            "Z": [ 2202 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2206 ],
            "BLUT": [ 2207 ],
            "C0": [ 886 ],
            "Z": [ 2204 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 825 ],
            "D": [ 17 ],
            "Z": [ 2206 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 825 ],
            "D": [ 17 ],
            "Z": [ 2207 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2208 ],
            "BLUT": [ 2209 ],
            "C0": [ 886 ],
            "Z": [ 2205 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 998 ],
            "D": [ 17 ],
            "Z": [ 2208 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 998 ],
            "D": [ 17 ],
            "Z": [ 2209 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2210 ],
            "D1": [ 2211 ],
            "SD": [ 15 ],
            "Z": [ 2203 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2212 ],
            "BLUT": [ 2213 ],
            "C0": [ 886 ],
            "Z": [ 2210 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 17 ],
            "D": [ 822 ],
            "Z": [ 2212 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 822 ],
            "Z": [ 2213 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2214 ],
            "BLUT": [ 2215 ],
            "C0": [ 886 ],
            "Z": [ 2211 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 998 ],
            "C": [ 17 ],
            "D": [ 822 ],
            "Z": [ 2214 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 998 ],
            "D": [ 17 ],
            "Z": [ 2215 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1861 ],
            "B": [ 642 ],
            "C": [ 687 ],
            "D": [ 1101 ],
            "Z": [ 2201 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_2": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2216 ],
            "BLUT": [ 2217 ],
            "C0": [ 2218 ],
            "Z": [ 1710 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2219 ],
            "B": [ 759 ],
            "C": [ 1800 ],
            "D": [ 1799 ],
            "Z": [ 2216 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2217 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2220 ],
            "C": [ 18 ],
            "D": [ 2221 ],
            "Z": [ 2218 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 774 ],
            "D": [ 17 ],
            "Z": [ 2219 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_B_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2222 ],
            "D1": [ 2223 ],
            "SD": [ 16 ],
            "Z": [ 2220 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2224 ],
            "D1": [ 2225 ],
            "SD": [ 15 ],
            "Z": [ 2222 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2226 ],
            "BLUT": [ 2227 ],
            "C0": [ 889 ],
            "Z": [ 2224 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 818 ],
            "D": [ 17 ],
            "Z": [ 2226 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 818 ],
            "D": [ 17 ],
            "Z": [ 2227 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2228 ],
            "BLUT": [ 2229 ],
            "C0": [ 889 ],
            "Z": [ 2225 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1010 ],
            "D": [ 17 ],
            "Z": [ 2228 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1010 ],
            "D": [ 17 ],
            "Z": [ 2229 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2230 ],
            "D1": [ 2231 ],
            "SD": [ 15 ],
            "Z": [ 2223 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2232 ],
            "BLUT": [ 2233 ],
            "C0": [ 889 ],
            "Z": [ 2230 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 17 ],
            "D": [ 815 ],
            "Z": [ 2232 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 815 ],
            "Z": [ 2233 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2234 ],
            "BLUT": [ 2235 ],
            "C0": [ 889 ],
            "Z": [ 2231 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1010 ],
            "C": [ 17 ],
            "D": [ 815 ],
            "Z": [ 2234 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1010 ],
            "D": [ 17 ],
            "Z": [ 2235 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1861 ],
            "B": [ 643 ],
            "C": [ 687 ],
            "D": [ 1106 ],
            "Z": [ 2221 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_3": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2236 ],
            "BLUT": [ 2237 ],
            "C0": [ 2238 ],
            "Z": [ 1624 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_3_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 759 ],
            "B": [ 2239 ],
            "C": [ 1799 ],
            "D": [ 2240 ],
            "Z": [ 2236 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_3_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2237 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2241 ],
            "C": [ 2242 ],
            "D": [ 18 ],
            "Z": [ 2240 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 673 ],
            "B": [ 674 ],
            "C": [ 779 ],
            "D": [ 876 ],
            "Z": [ 2241 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2243 ],
            "BLUT": [ 2244 ],
            "C0": [ 781 ],
            "Z": [ 2242 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2243 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 779 ],
            "B": [ 669 ],
            "C": [ 876 ],
            "D": [ 783 ],
            "Z": [ 2244 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_3_C0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2245 ],
            "BLUT": [ 2246 ],
            "C0": [ 2247 ],
            "Z": [ 2238 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_3_C0_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2248 ],
            "BLUT": [ 2249 ],
            "C0": [ 15 ],
            "Z": [ 2239 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_3_C0_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 726 ],
            "B": [ 725 ],
            "C": [ 17 ],
            "D": [ 682 ],
            "Z": [ 2248 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_3_C0_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 725 ],
            "D": [ 17 ],
            "Z": [ 2249 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_3_C0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 24 ],
            "B": [ 198 ],
            "C": [ 687 ],
            "D": [ 1075 ],
            "Z": [ 2245 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_3_C0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2246 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_3_C0_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 15 ],
            "B": [ 202 ],
            "C": [ 39 ],
            "D": [ 40 ],
            "Z": [ 2247 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_4": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2250 ],
            "BLUT": [ 2251 ],
            "C0": [ 769 ],
            "Z": [ 1598 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_4_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 759 ],
            "B": [ 773 ],
            "C": [ 1799 ],
            "D": [ 756 ],
            "Z": [ 2250 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_4_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2251 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2252 ],
            "BLUT": [ 2253 ],
            "C0": [ 2254 ],
            "Z": [ 1571 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2255 ],
            "B": [ 2256 ],
            "C": [ 18 ],
            "D": [ 2257 ],
            "Z": [ 2252 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2253 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2258 ],
            "D1": [ 2259 ],
            "SD": [ 1799 ],
            "Z": [ 2257 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2260 ],
            "D1": [ 2261 ],
            "SD": [ 765 ],
            "Z": [ 2258 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2262 ],
            "BLUT": [ 2263 ],
            "C0": [ 2159 ],
            "Z": [ 2260 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2262 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2263 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2264 ],
            "BLUT": [ 2265 ],
            "C0": [ 2159 ],
            "Z": [ 2261 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2264 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2265 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2266 ],
            "D1": [ 2267 ],
            "SD": [ 765 ],
            "Z": [ 2259 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2268 ],
            "BLUT": [ 2269 ],
            "C0": [ 2159 ],
            "Z": [ 2266 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 767 ],
            "Z": [ 2268 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2270 ],
            "D": [ 767 ],
            "Z": [ 2269 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2271 ],
            "D1": [ 2272 ],
            "SD": [ 683 ],
            "Z": [ 767 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2273 ],
            "D1": [ 2274 ],
            "SD": [ 682 ],
            "Z": [ 2271 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2275 ],
            "BLUT": [ 2276 ],
            "C0": [ 1126 ],
            "Z": [ 2273 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2275 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2276 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2277 ],
            "BLUT": [ 2278 ],
            "C0": [ 1126 ],
            "Z": [ 2274 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2277 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2278 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2279 ],
            "D1": [ 2280 ],
            "SD": [ 682 ],
            "Z": [ 2272 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2281 ],
            "BLUT": [ 2282 ],
            "C0": [ 1126 ],
            "Z": [ 2279 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1459 ],
            "B": [ 1201 ],
            "C": [ 1395 ],
            "D": [ 1405 ],
            "Z": [ 2281 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1459 ],
            "B": [ 1201 ],
            "C": [ 1395 ],
            "D": [ 1405 ],
            "Z": [ 2282 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2283 ],
            "BLUT": [ 2284 ],
            "C0": [ 1126 ],
            "Z": [ 2280 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2283 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2284 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2285 ],
            "BLUT": [ 2286 ],
            "C0": [ 682 ],
            "Z": [ 2270 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1200 ],
            "B": [ 1464 ],
            "C": [ 1257 ],
            "D": [ 1465 ],
            "Z": [ 2285 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2286 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2287 ],
            "BLUT": [ 2288 ],
            "C0": [ 2159 ],
            "Z": [ 2267 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 17 ],
            "D": [ 767 ],
            "Z": [ 2287 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 682 ],
            "B": [ 17 ],
            "C": [ 2270 ],
            "D": [ 767 ],
            "Z": [ 2288 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 673 ],
            "B": [ 674 ],
            "C": [ 69 ],
            "D": [ 864 ],
            "Z": [ 2255 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 24 ],
            "C": [ 298 ],
            "D": [ 2289 ],
            "Z": [ 2254 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 23 ],
            "B": [ 302 ],
            "C": [ 687 ],
            "D": [ 1055 ],
            "Z": [ 2289 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 20 ],
            "C": [ 977 ],
            "D": [ 2290 ],
            "Z": [ 2256 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_2_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 69 ],
            "B": [ 864 ],
            "C": [ 669 ],
            "D": [ 2291 ],
            "Z": [ 2290 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_2_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 120 ],
            "B": [ 301 ],
            "C": [ 122 ],
            "D": [ 123 ],
            "Z": [ 2291 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_6": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2292 ],
            "BLUT": [ 2293 ],
            "C0": [ 2294 ],
            "Z": [ 1569 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_6_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2295 ],
            "B": [ 2296 ],
            "C": [ 1799 ],
            "D": [ 2297 ],
            "Z": [ 2292 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_6_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2293 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_6_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 24 ],
            "C": [ 338 ],
            "D": [ 2298 ],
            "Z": [ 2294 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_6_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2299 ],
            "C": [ 2300 ],
            "D": [ 18 ],
            "Z": [ 2297 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_6_C0_LUT4_Z_1_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 673 ],
            "B": [ 674 ],
            "C": [ 661 ],
            "D": [ 882 ],
            "Z": [ 2299 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_6_C0_LUT4_Z_1_B_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2301 ],
            "BLUT": [ 2302 ],
            "C0": [ 663 ],
            "Z": [ 2300 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_6_C0_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2301 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_6_C0_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 661 ],
            "B": [ 669 ],
            "C": [ 882 ],
            "D": [ 665 ],
            "Z": [ 2302 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_6_C0_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 686 ],
            "B": [ 1140 ],
            "C": [ 1128 ],
            "D": [ 723 ],
            "Z": [ 2296 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_6_C0_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1135 ],
            "B": [ 1136 ],
            "C": [ 682 ],
            "D": [ 683 ],
            "Z": [ 2295 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_6_C0_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 23 ],
            "B": [ 342 ],
            "C": [ 687 ],
            "D": [ 1088 ],
            "Z": [ 2298 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_7": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2303 ],
            "BLUT": [ 2304 ],
            "C0": [ 2145 ],
            "Z": [ 1538 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_7_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2142 ],
            "B": [ 2140 ],
            "C": [ 1799 ],
            "D": [ 2141 ],
            "Z": [ 2303 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_7_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2304 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2305 ],
            "B": [ 759 ],
            "C": [ 1800 ],
            "D": [ 1799 ],
            "Z": [ 2193 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2194 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1127 ],
            "D": [ 17 ],
            "Z": [ 2305 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2306 ],
            "BLUT": [ 2307 ],
            "C0": [ 2308 ],
            "Z": [ 2195 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2309 ],
            "B": [ 2310 ],
            "C": [ 2311 ],
            "D": [ 18 ],
            "Z": [ 2306 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2307 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 122 ],
            "B": [ 40 ],
            "C": [ 687 ],
            "D": [ 1092 ],
            "Z": [ 2308 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 20 ],
            "C": [ 923 ],
            "D": [ 2312 ],
            "Z": [ 2311 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 99 ],
            "B": [ 912 ],
            "C": [ 122 ],
            "D": [ 123 ],
            "Z": [ 2312 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 73 ],
            "C": [ 669 ],
            "D": [ 884 ],
            "Z": [ 2310 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 673 ],
            "B": [ 674 ],
            "C": [ 73 ],
            "D": [ 884 ],
            "Z": [ 2309 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z_B_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 39 ],
            "C": [ 40 ],
            "D": [ 589 ],
            "Z": [ 2171 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z_B_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 34 ],
            "C": [ 35 ],
            "D": [ 36 ],
            "Z": [ 24 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z_B_LUT4_C_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2313 ],
            "BLUT": [ 2314 ],
            "C0": [ 39 ],
            "Z": [ 687 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 35 ],
            "B": [ 36 ],
            "C": [ 32 ],
            "D": [ 31 ],
            "Z": [ 2313 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2314 ]
          }
        },
        "CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 31 ],
            "B": [ 36 ],
            "C": [ 35 ],
            "D": [ 32 ],
            "Z": [ 40 ]
          }
        },
        "RAM.MEM.0.0.0": {
          "hide_name": 0,
          "type": "DP16KD",
          "parameters": {
            "CLKAMUX": "CLKA",
            "CLKBMUX": "CLKB",
            "DATA_WIDTH_A": "00000000000000000000000000000100",
            "DATA_WIDTH_B": "00000000000000000000000000000100",
            "GSR": "DISABLED",
            "INITVAL_00": "00001000101011110010000010101110001100110001111001101111001100000110011000110011000111111110111111110001111001100011001100000111111000110011000001100110111111110000011111100011001100011111111000111111000111100110001111110001111001101111001100000111111011111111000001100110001100110000011001100011001100000110011001110111",
            "INITVAL_01": "00000110011000111111000001100110001100110000011001101111001100000110011000110011000001100110001100110000011001100011111100000110011000110011000001100110001100110000011001100011001100000110011000110011000001100110001100110000011001100011001100000110010001100000000000010010000000000001100001001101111100001010010001011101",
            "INITVAL_02": "00000110011000110011000001100110000000100000101111100011000000000010111000110011000001100110001100110000011001100011001100001110111000110011000001100110001100110000011001100011001100000110011000110011000001100110001100000000010010101111001100000000001001110011000001100110001100110000011001100011111100000111111000111111",
            "INITVAL_03": "00000100101011110011000000000010011100110000011001100011001100000110011000110011000001100110001101110000011001100011000000000100101011110011000000000010011100110000011001100011001100000110011000110000000001001010111100110000000000100111001100000110011000110011000001100110001100110000011001100011001100000110011000110011",
            "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010101111001100000000001001110011000001100110001100110000011001100011001100001110011000110000",
            "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "WRITEMODE_A": "READBEFOREWRITE",
            "WRITEMODE_B": "READBEFOREWRITE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/brams_map.v:71.5-77.4"
          },
          "port_directions": {
            "ADA0": "input",
            "ADA1": "input",
            "ADA10": "input",
            "ADA11": "input",
            "ADA12": "input",
            "ADA13": "input",
            "ADA2": "input",
            "ADA3": "input",
            "ADA4": "input",
            "ADA5": "input",
            "ADA6": "input",
            "ADA7": "input",
            "ADA8": "input",
            "ADA9": "input",
            "ADB0": "input",
            "ADB1": "input",
            "ADB10": "input",
            "ADB11": "input",
            "ADB12": "input",
            "ADB13": "input",
            "ADB2": "input",
            "ADB3": "input",
            "ADB4": "input",
            "ADB5": "input",
            "ADB6": "input",
            "ADB7": "input",
            "ADB8": "input",
            "ADB9": "input",
            "CEA": "input",
            "CEB": "input",
            "CLKA": "input",
            "CLKB": "input",
            "DIA0": "input",
            "DIA1": "input",
            "DIA10": "input",
            "DIA11": "input",
            "DIA12": "input",
            "DIA13": "input",
            "DIA14": "input",
            "DIA15": "input",
            "DIA16": "input",
            "DIA17": "input",
            "DIA2": "input",
            "DIA3": "input",
            "DIA4": "input",
            "DIA5": "input",
            "DIA6": "input",
            "DIA7": "input",
            "DIA8": "input",
            "DIA9": "input",
            "DOB0": "output",
            "DOB1": "output",
            "DOB2": "output",
            "DOB3": "output",
            "OCEA": "input",
            "OCEB": "input",
            "RSTA": "input",
            "RSTB": "input",
            "WEA": "input",
            "WEB": "input"
          },
          "connections": {
            "ADA0": [ "0" ],
            "ADA1": [ "0" ],
            "ADA10": [ 2315 ],
            "ADA11": [ 2316 ],
            "ADA12": [ 2317 ],
            "ADA13": [ 2318 ],
            "ADA2": [ 2319 ],
            "ADA3": [ 2320 ],
            "ADA4": [ 2321 ],
            "ADA5": [ 2322 ],
            "ADA6": [ 2323 ],
            "ADA7": [ 2324 ],
            "ADA8": [ 2325 ],
            "ADA9": [ 2326 ],
            "ADB0": [ "0" ],
            "ADB1": [ "0" ],
            "ADB10": [ 2315 ],
            "ADB11": [ 2316 ],
            "ADB12": [ 2317 ],
            "ADB13": [ 2318 ],
            "ADB2": [ 2319 ],
            "ADB3": [ 2320 ],
            "ADB4": [ 2321 ],
            "ADB5": [ 2322 ],
            "ADB6": [ 2323 ],
            "ADB7": [ 2324 ],
            "ADB8": [ 2325 ],
            "ADB9": [ 2326 ],
            "CEA": [ "1" ],
            "CEB": [ 2327 ],
            "CLKA": [ 2 ],
            "CLKB": [ 2 ],
            "DIA0": [ 700 ],
            "DIA1": [ 698 ],
            "DIA10": [ "0" ],
            "DIA11": [ "0" ],
            "DIA12": [ "0" ],
            "DIA13": [ "0" ],
            "DIA14": [ "0" ],
            "DIA15": [ "0" ],
            "DIA16": [ "0" ],
            "DIA17": [ "0" ],
            "DIA2": [ 709 ],
            "DIA3": [ 691 ],
            "DIA4": [ "0" ],
            "DIA5": [ "0" ],
            "DIA6": [ "0" ],
            "DIA7": [ "0" ],
            "DIA8": [ "0" ],
            "DIA9": [ "0" ],
            "DOB0": [ 2148 ],
            "DOB1": [ 2165 ],
            "DOB2": [ 1396 ],
            "DOB3": [ 1506 ],
            "OCEA": [ "1" ],
            "OCEB": [ "1" ],
            "RSTA": [ "0" ],
            "RSTB": [ "0" ],
            "WEA": [ 2328 ],
            "WEB": [ "0" ]
          }
        },
        "RAM.MEM.1.0.0": {
          "hide_name": 0,
          "type": "DP16KD",
          "parameters": {
            "CLKAMUX": "CLKA",
            "CLKBMUX": "CLKB",
            "DATA_WIDTH_A": "00000000000000000000000000000100",
            "DATA_WIDTH_B": "00000000000000000000000000000100",
            "GSR": "DISABLED",
            "INITVAL_00": "00001100110001100111000010001100000110000000110100101110011000000001001000100001000011011100111001100001110011001001000100010011110000011001000001100010111011100001001111001001000100011101110010011110000111000110000111100001110100101110100100000011110011101110000000111100100000010001001100100010100100000010001000111011",
            "INITVAL_01": "00001100001010011110000000110010100110010001001000100110111000000011001000011011000101110110001100010000001101101011011000001101011001101001000000110010011010110001001100100001100100000011001010011001000100100100001000100000010001000010001000000010011001110000000000001100000000100000110010100000011000001100111001000000",
            "INITVAL_02": "00000011001000011010000001000010001100110000000000000110000000001000110000001110000001100000100100100000010000100010001000010110110000011000000000010000111000010001001001100110100100000011001000010010000001000100000100110000011000000000011000000000100001100001000100010000000000000001000000001000111000000011110000010110",
            "INITVAL_03": "00000110000000000110000000001000011000010000000100001110001100000001001000101001000001010010001010110000010001000001001100000110000000000110000000001000011000010001000111001001101100010010010000010011000001100000000001100000000010000110000100000001000011100001000100100110101101100000001111001001000100001100110010010110",
            "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000011000000000011000000000100001100001000100000010000000100001001111001001000000010110010000010011",
            "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "WRITEMODE_A": "READBEFOREWRITE",
            "WRITEMODE_B": "READBEFOREWRITE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/brams_map.v:71.5-77.4"
          },
          "port_directions": {
            "ADA0": "input",
            "ADA1": "input",
            "ADA10": "input",
            "ADA11": "input",
            "ADA12": "input",
            "ADA13": "input",
            "ADA2": "input",
            "ADA3": "input",
            "ADA4": "input",
            "ADA5": "input",
            "ADA6": "input",
            "ADA7": "input",
            "ADA8": "input",
            "ADA9": "input",
            "ADB0": "input",
            "ADB1": "input",
            "ADB10": "input",
            "ADB11": "input",
            "ADB12": "input",
            "ADB13": "input",
            "ADB2": "input",
            "ADB3": "input",
            "ADB4": "input",
            "ADB5": "input",
            "ADB6": "input",
            "ADB7": "input",
            "ADB8": "input",
            "ADB9": "input",
            "CEA": "input",
            "CEB": "input",
            "CLKA": "input",
            "CLKB": "input",
            "DIA0": "input",
            "DIA1": "input",
            "DIA10": "input",
            "DIA11": "input",
            "DIA12": "input",
            "DIA13": "input",
            "DIA14": "input",
            "DIA15": "input",
            "DIA16": "input",
            "DIA17": "input",
            "DIA2": "input",
            "DIA3": "input",
            "DIA4": "input",
            "DIA5": "input",
            "DIA6": "input",
            "DIA7": "input",
            "DIA8": "input",
            "DIA9": "input",
            "DOB0": "output",
            "DOB1": "output",
            "DOB2": "output",
            "DOB3": "output",
            "OCEA": "input",
            "OCEB": "input",
            "RSTA": "input",
            "RSTB": "input",
            "WEA": "input",
            "WEB": "input"
          },
          "connections": {
            "ADA0": [ "0" ],
            "ADA1": [ "0" ],
            "ADA10": [ 2315 ],
            "ADA11": [ 2316 ],
            "ADA12": [ 2317 ],
            "ADA13": [ 2318 ],
            "ADA2": [ 2319 ],
            "ADA3": [ 2320 ],
            "ADA4": [ 2321 ],
            "ADA5": [ 2322 ],
            "ADA6": [ 2323 ],
            "ADA7": [ 2324 ],
            "ADA8": [ 2325 ],
            "ADA9": [ 2326 ],
            "ADB0": [ "0" ],
            "ADB1": [ "0" ],
            "ADB10": [ 2315 ],
            "ADB11": [ 2316 ],
            "ADB12": [ 2317 ],
            "ADB13": [ 2318 ],
            "ADB2": [ 2319 ],
            "ADB3": [ 2320 ],
            "ADB4": [ 2321 ],
            "ADB5": [ 2322 ],
            "ADB6": [ 2323 ],
            "ADB7": [ 2324 ],
            "ADB8": [ 2325 ],
            "ADB9": [ 2326 ],
            "CEA": [ "1" ],
            "CEB": [ 2327 ],
            "CLKA": [ 2 ],
            "CLKB": [ 2 ],
            "DIA0": [ 731 ],
            "DIA1": [ 666 ],
            "DIA10": [ "0" ],
            "DIA11": [ "0" ],
            "DIA12": [ "0" ],
            "DIA13": [ "0" ],
            "DIA14": [ "0" ],
            "DIA15": [ "0" ],
            "DIA16": [ "0" ],
            "DIA17": [ "0" ],
            "DIA2": [ 738 ],
            "DIA3": [ 67 ],
            "DIA4": [ "0" ],
            "DIA5": [ "0" ],
            "DIA6": [ "0" ],
            "DIA7": [ "0" ],
            "DIA8": [ "0" ],
            "DIA9": [ "0" ],
            "DOB0": [ 1500 ],
            "DOB1": [ 1214 ],
            "DOB2": [ 1385 ],
            "DOB3": [ 1366 ],
            "OCEA": [ "1" ],
            "OCEB": [ "1" ],
            "RSTA": [ "0" ],
            "RSTB": [ "0" ],
            "WEA": [ 2328 ],
            "WEB": [ "0" ]
          }
        },
        "RAM.MEM.2.0.0": {
          "hide_name": 0,
          "type": "DP16KD",
          "parameters": {
            "CLKAMUX": "CLKA",
            "CLKBMUX": "CLKB",
            "DATA_WIDTH_A": "00000000000000000000000000000100",
            "DATA_WIDTH_B": "00000000000000000000000000000100",
            "GSR": "DISABLED",
            "INITVAL_00": "00000110010000000000000111000000000100000000000001100000100000001010011000000001000000000000000000000000000011000010010100001010000001010010000010101010000000000000101000000101010100000000000001100000000000001100010100000000000010100000010100001010000000000000000010101100001100110000001001000000001000000110011000010001",
            "INITVAL_01": "00001001110001010000000010100100001000100000010111000000110000011100011000110101000010100100111111110001111001000010000000001000010000101111000010101010010000100000010001001110001100000110101011111111000010111000101010000000110010000010000000000010000000110000000000100110000000000000100010100000001000000100000011100000",
            "INITVAL_02": "00001010101001100000000000000010000010010000010000000110001000010010000001011010000001100110001001100000110010100100001000000010000000010111000011101100011001110000111010100100011000001010111001110100000001000000000100000001001001000000011000000101001000000001000000011110111111100000011001100010000000001010000001010000",
            "INITVAL_03": "00010010010000000110000001010010000000010000011001001100001100000110010010000010000100000100010000010000010000000001000000010010010000000110000001010010000000010000010111000010001000000100000000010000000100100100000001100000010100100000000100001100110001100110000011001010010101100000101101000110011000010001010001101100",
            "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001001000000011000000101001000000001000001001010010110000000010110000010010100000010000000010000",
            "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "WRITEMODE_A": "READBEFOREWRITE",
            "WRITEMODE_B": "READBEFOREWRITE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/brams_map.v:71.5-77.4"
          },
          "port_directions": {
            "ADA0": "input",
            "ADA1": "input",
            "ADA10": "input",
            "ADA11": "input",
            "ADA12": "input",
            "ADA13": "input",
            "ADA2": "input",
            "ADA3": "input",
            "ADA4": "input",
            "ADA5": "input",
            "ADA6": "input",
            "ADA7": "input",
            "ADA8": "input",
            "ADA9": "input",
            "ADB0": "input",
            "ADB1": "input",
            "ADB10": "input",
            "ADB11": "input",
            "ADB12": "input",
            "ADB13": "input",
            "ADB2": "input",
            "ADB3": "input",
            "ADB4": "input",
            "ADB5": "input",
            "ADB6": "input",
            "ADB7": "input",
            "ADB8": "input",
            "ADB9": "input",
            "CEA": "input",
            "CEB": "input",
            "CLKA": "input",
            "CLKB": "input",
            "DIA0": "input",
            "DIA1": "input",
            "DIA10": "input",
            "DIA11": "input",
            "DIA12": "input",
            "DIA13": "input",
            "DIA14": "input",
            "DIA15": "input",
            "DIA16": "input",
            "DIA17": "input",
            "DIA2": "input",
            "DIA3": "input",
            "DIA4": "input",
            "DIA5": "input",
            "DIA6": "input",
            "DIA7": "input",
            "DIA8": "input",
            "DIA9": "input",
            "DOB0": "output",
            "DOB1": "output",
            "DOB2": "output",
            "DOB3": "output",
            "OCEA": "input",
            "OCEB": "input",
            "RSTA": "input",
            "RSTB": "input",
            "WEA": "input",
            "WEB": "input"
          },
          "connections": {
            "ADA0": [ "0" ],
            "ADA1": [ "0" ],
            "ADA10": [ 2315 ],
            "ADA11": [ 2316 ],
            "ADA12": [ 2317 ],
            "ADA13": [ 2318 ],
            "ADA2": [ 2319 ],
            "ADA3": [ 2320 ],
            "ADA4": [ 2321 ],
            "ADA5": [ 2322 ],
            "ADA6": [ 2323 ],
            "ADA7": [ 2324 ],
            "ADA8": [ 2325 ],
            "ADA9": [ 2326 ],
            "ADB0": [ "0" ],
            "ADB1": [ "0" ],
            "ADB10": [ 2315 ],
            "ADB11": [ 2316 ],
            "ADB12": [ 2317 ],
            "ADB13": [ 2318 ],
            "ADB2": [ 2319 ],
            "ADB3": [ 2320 ],
            "ADB4": [ 2321 ],
            "ADB5": [ 2322 ],
            "ADB6": [ 2323 ],
            "ADB7": [ 2324 ],
            "ADB8": [ 2325 ],
            "ADB9": [ 2326 ],
            "CEA": [ "1" ],
            "CEB": [ 2327 ],
            "CLKA": [ 2 ],
            "CLKB": [ 2 ],
            "DIA0": [ 2329 ],
            "DIA1": [ 2330 ],
            "DIA10": [ "0" ],
            "DIA11": [ "0" ],
            "DIA12": [ "0" ],
            "DIA13": [ "0" ],
            "DIA14": [ "0" ],
            "DIA15": [ "0" ],
            "DIA16": [ "0" ],
            "DIA17": [ "0" ],
            "DIA2": [ 2331 ],
            "DIA3": [ 2332 ],
            "DIA4": [ "0" ],
            "DIA5": [ "0" ],
            "DIA6": [ "0" ],
            "DIA7": [ "0" ],
            "DIA8": [ "0" ],
            "DIA9": [ "0" ],
            "DOB0": [ 1347 ],
            "DOB1": [ 1324 ],
            "DOB2": [ 1295 ],
            "DOB3": [ 1282 ],
            "OCEA": [ "1" ],
            "OCEB": [ "1" ],
            "RSTA": [ "0" ],
            "RSTB": [ "0" ],
            "WEA": [ 2333 ],
            "WEB": [ "0" ]
          }
        },
        "RAM.MEM.3.0.0": {
          "hide_name": 0,
          "type": "DP16KD",
          "parameters": {
            "CLKAMUX": "CLKA",
            "CLKBMUX": "CLKB",
            "DATA_WIDTH_A": "00000000000000000000000000000100",
            "DATA_WIDTH_B": "00000000000000000000000000000100",
            "GSR": "DISABLED",
            "INITVAL_00": "00001110111000100010000011010000000000100001111100000000000000011000000000100000000111100000000000000000000100100000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010101000000001000100001010000000000000000000010000",
            "INITVAL_01": "00000000101010010000000100010000111111010001000000001111000000000011001000011111000111011100010000000000000111101000000000011011111010001101000000110000100011110001001000000000000000000001001010010000000000000100001000100000010001000010001000000000111000110000000000001110000000000000111011000000011100001110010001100000",
            "INITVAL_02": "00000000000010000010000001000000000001100000111000000111011100000011000010100000000011110100000010100001010000001010101000000001000000000010000001000100100100010001101000001000111100000001000000000010000001000100000000000000110011100000011100001110001010000000000001000100001000100000010001000010000000000000000000001111",
            "INITVAL_03": "00001100111000000111000011100010100000000000010001000001011100010100000010100000000101000000101000000000010001000000000000001100111000000111000011100010100000000000010100101000100100000000010000000000000011001110000001110000111000101000000000000100010010010101000110101100100011100000000011001001000100001010111000000000",
            "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110011100000011100001110001010000000000001001110101010100000000100000111101000000000010000000000",
            "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "WRITEMODE_A": "READBEFOREWRITE",
            "WRITEMODE_B": "READBEFOREWRITE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/brams_map.v:71.5-77.4"
          },
          "port_directions": {
            "ADA0": "input",
            "ADA1": "input",
            "ADA10": "input",
            "ADA11": "input",
            "ADA12": "input",
            "ADA13": "input",
            "ADA2": "input",
            "ADA3": "input",
            "ADA4": "input",
            "ADA5": "input",
            "ADA6": "input",
            "ADA7": "input",
            "ADA8": "input",
            "ADA9": "input",
            "ADB0": "input",
            "ADB1": "input",
            "ADB10": "input",
            "ADB11": "input",
            "ADB12": "input",
            "ADB13": "input",
            "ADB2": "input",
            "ADB3": "input",
            "ADB4": "input",
            "ADB5": "input",
            "ADB6": "input",
            "ADB7": "input",
            "ADB8": "input",
            "ADB9": "input",
            "CEA": "input",
            "CEB": "input",
            "CLKA": "input",
            "CLKB": "input",
            "DIA0": "input",
            "DIA1": "input",
            "DIA10": "input",
            "DIA11": "input",
            "DIA12": "input",
            "DIA13": "input",
            "DIA14": "input",
            "DIA15": "input",
            "DIA16": "input",
            "DIA17": "input",
            "DIA2": "input",
            "DIA3": "input",
            "DIA4": "input",
            "DIA5": "input",
            "DIA6": "input",
            "DIA7": "input",
            "DIA8": "input",
            "DIA9": "input",
            "DOB0": "output",
            "DOB1": "output",
            "DOB2": "output",
            "DOB3": "output",
            "OCEA": "input",
            "OCEB": "input",
            "RSTA": "input",
            "RSTB": "input",
            "WEA": "input",
            "WEB": "input"
          },
          "connections": {
            "ADA0": [ "0" ],
            "ADA1": [ "0" ],
            "ADA10": [ 2315 ],
            "ADA11": [ 2316 ],
            "ADA12": [ 2317 ],
            "ADA13": [ 2318 ],
            "ADA2": [ 2319 ],
            "ADA3": [ 2320 ],
            "ADA4": [ 2321 ],
            "ADA5": [ 2322 ],
            "ADA6": [ 2323 ],
            "ADA7": [ 2324 ],
            "ADA8": [ 2325 ],
            "ADA9": [ 2326 ],
            "ADB0": [ "0" ],
            "ADB1": [ "0" ],
            "ADB10": [ 2315 ],
            "ADB11": [ 2316 ],
            "ADB12": [ 2317 ],
            "ADB13": [ 2318 ],
            "ADB2": [ 2319 ],
            "ADB3": [ 2320 ],
            "ADB4": [ 2321 ],
            "ADB5": [ 2322 ],
            "ADB6": [ 2323 ],
            "ADB7": [ 2324 ],
            "ADB8": [ 2325 ],
            "ADB9": [ 2326 ],
            "CEA": [ "1" ],
            "CEB": [ 2327 ],
            "CLKA": [ 2 ],
            "CLKB": [ 2 ],
            "DIA0": [ 2334 ],
            "DIA1": [ 2335 ],
            "DIA10": [ "0" ],
            "DIA11": [ "0" ],
            "DIA12": [ "0" ],
            "DIA13": [ "0" ],
            "DIA14": [ "0" ],
            "DIA15": [ "0" ],
            "DIA16": [ "0" ],
            "DIA17": [ "0" ],
            "DIA2": [ 2336 ],
            "DIA3": [ 2337 ],
            "DIA4": [ "0" ],
            "DIA5": [ "0" ],
            "DIA6": [ "0" ],
            "DIA7": [ "0" ],
            "DIA8": [ "0" ],
            "DIA9": [ "0" ],
            "DOB0": [ 1273 ],
            "DOB1": [ 1260 ],
            "DOB2": [ 1534 ],
            "DOB3": [ 1394 ],
            "OCEA": [ "1" ],
            "OCEB": [ "1" ],
            "RSTA": [ "0" ],
            "RSTB": [ "0" ],
            "WEA": [ 2333 ],
            "WEB": [ "0" ]
          }
        },
        "RAM.MEM.4.0.0": {
          "hide_name": 0,
          "type": "DP16KD",
          "parameters": {
            "CLKAMUX": "CLKA",
            "CLKBMUX": "CLKB",
            "DATA_WIDTH_A": "00000000000000000000000000000100",
            "DATA_WIDTH_B": "00000000000000000000000000000100",
            "GSR": "DISABLED",
            "INITVAL_00": "00000000001011110100000010000000000100010001111001100000010100000110101000010001000111100000000000000000000001000000011000000100000000000101000010101010000000000000101000000000010100000000000001010000000000001010010100000000000010100000000000001010000000000000000000000110000100110000001001000001000000000000000000000101",
            "INITVAL_01": "00011101110001010000000001000100001000100000101000001111111000011100011000110101000010100100111011110000000001000010000000000100101011111111000010101010001000100000010000000000000000000000101011110000000000000010000100010000001000100001000100000010000000100101000111100110000000010000000001101010000000000011111001001010",
            "INITVAL_02": "00000000101001010001000000100010000000100000110000000000100100000000000000010011000001100010000000010000001000000001000100000100000000010001000000100010011101110000111010100110011100000000101001010001000000100010000100000000010011000000000000010010000000000001000000100010000100010000001000100001000000000000000000001111",
            "INITVAL_03": "00000100110000000000000100100000000000010000001000100011001100000010000000010000000000100000000100000000001000100001000000000100110000000000000100100000000000010000001001000010001000000000001000010000000001001100000000000001001000000000000100000010001001100110000011001010010101010000000011000110011000000000110000000110",
            "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011000000000000010010000000000001000000101010000100010000000001000101000100000000001000010000",
            "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "WRITEMODE_A": "READBEFOREWRITE",
            "WRITEMODE_B": "READBEFOREWRITE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/brams_map.v:71.5-77.4"
          },
          "port_directions": {
            "ADA0": "input",
            "ADA1": "input",
            "ADA10": "input",
            "ADA11": "input",
            "ADA12": "input",
            "ADA13": "input",
            "ADA2": "input",
            "ADA3": "input",
            "ADA4": "input",
            "ADA5": "input",
            "ADA6": "input",
            "ADA7": "input",
            "ADA8": "input",
            "ADA9": "input",
            "ADB0": "input",
            "ADB1": "input",
            "ADB10": "input",
            "ADB11": "input",
            "ADB12": "input",
            "ADB13": "input",
            "ADB2": "input",
            "ADB3": "input",
            "ADB4": "input",
            "ADB5": "input",
            "ADB6": "input",
            "ADB7": "input",
            "ADB8": "input",
            "ADB9": "input",
            "CEA": "input",
            "CEB": "input",
            "CLKA": "input",
            "CLKB": "input",
            "DIA0": "input",
            "DIA1": "input",
            "DIA10": "input",
            "DIA11": "input",
            "DIA12": "input",
            "DIA13": "input",
            "DIA14": "input",
            "DIA15": "input",
            "DIA16": "input",
            "DIA17": "input",
            "DIA2": "input",
            "DIA3": "input",
            "DIA4": "input",
            "DIA5": "input",
            "DIA6": "input",
            "DIA7": "input",
            "DIA8": "input",
            "DIA9": "input",
            "DOB0": "output",
            "DOB1": "output",
            "DOB2": "output",
            "DOB3": "output",
            "OCEA": "input",
            "OCEB": "input",
            "RSTA": "input",
            "RSTB": "input",
            "WEA": "input",
            "WEB": "input"
          },
          "connections": {
            "ADA0": [ "0" ],
            "ADA1": [ "0" ],
            "ADA10": [ 2315 ],
            "ADA11": [ 2316 ],
            "ADA12": [ 2317 ],
            "ADA13": [ 2318 ],
            "ADA2": [ 2319 ],
            "ADA3": [ 2320 ],
            "ADA4": [ 2321 ],
            "ADA5": [ 2322 ],
            "ADA6": [ 2323 ],
            "ADA7": [ 2324 ],
            "ADA8": [ 2325 ],
            "ADA9": [ 2326 ],
            "ADB0": [ "0" ],
            "ADB1": [ "0" ],
            "ADB10": [ 2315 ],
            "ADB11": [ 2316 ],
            "ADB12": [ 2317 ],
            "ADB13": [ 2318 ],
            "ADB2": [ 2319 ],
            "ADB3": [ 2320 ],
            "ADB4": [ 2321 ],
            "ADB5": [ 2322 ],
            "ADB6": [ 2323 ],
            "ADB7": [ 2324 ],
            "ADB8": [ 2325 ],
            "ADB9": [ 2326 ],
            "CEA": [ "1" ],
            "CEB": [ 2327 ],
            "CLKA": [ 2 ],
            "CLKB": [ 2 ],
            "DIA0": [ 2338 ],
            "DIA1": [ 2339 ],
            "DIA10": [ "0" ],
            "DIA11": [ "0" ],
            "DIA12": [ "0" ],
            "DIA13": [ "0" ],
            "DIA14": [ "0" ],
            "DIA15": [ "0" ],
            "DIA16": [ "0" ],
            "DIA17": [ "0" ],
            "DIA2": [ 2340 ],
            "DIA3": [ 2341 ],
            "DIA4": [ "0" ],
            "DIA5": [ "0" ],
            "DIA6": [ "0" ],
            "DIA7": [ "0" ],
            "DIA8": [ "0" ],
            "DIA9": [ "0" ],
            "DOB0": [ 1469 ],
            "DOB1": [ 1514 ],
            "DOB2": [ 1510 ],
            "DOB3": [ 1471 ],
            "OCEA": [ "1" ],
            "OCEB": [ "1" ],
            "RSTA": [ "0" ],
            "RSTB": [ "0" ],
            "WEA": [ 2342 ],
            "WEB": [ "0" ]
          }
        },
        "RAM.MEM.5.0.0": {
          "hide_name": 0,
          "type": "DP16KD",
          "parameters": {
            "CLKAMUX": "CLKA",
            "CLKBMUX": "CLKB",
            "DATA_WIDTH_A": "00000000000000000000000000000100",
            "DATA_WIDTH_B": "00000000000000000000000000000100",
            "GSR": "DISABLED",
            "INITVAL_00": "00000100110001100111000011100000010000000000001000100000000000000000000000011100000000101000010010000000000110101010000000000001000001100000000101100000000001000000000110001010000000010001100000000100000100010110000001000001000000000000101000000001100000000000000110000000000011110000001000100101000100001000101000000100",
            "INITVAL_01": "00000000001001000100000000000000111111000000000100000101000000001000100001000101000110011100111011110000000110000110010000001111100000000001000000100010000010100001111000101111010100000110001011110001000000000010111111100001100011100110010100001000011000110000000000001100000001000000010011100000001000001100110001110000",
            "INITVAL_02": "00011110000000001100000110110000000000110000111000000000011000000000000000000000000010101000000100000001010000101011101000001000000011001000000010000000000000010000001111000000000100000000000000001111000111011010010000000000011011100000000000001100000000001100000100001000000011000001000010000000010000011011100010101101",
            "INITVAL_03": "00000110111000000000000011000000000010000000100000000000010100000000000001010000000010100010101001000000110010101000000000000110111000000000000011000000000001000000000000001111101000000010101011000000000001101110000000000000110000000000100000000010000000000001000000111010110011000000000101100001000100011001011000010000",
            "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011011100000000000001100000000000100000000011110100001010000010000000000000000001000101011000000",
            "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "WRITEMODE_A": "READBEFOREWRITE",
            "WRITEMODE_B": "READBEFOREWRITE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/brams_map.v:71.5-77.4"
          },
          "port_directions": {
            "ADA0": "input",
            "ADA1": "input",
            "ADA10": "input",
            "ADA11": "input",
            "ADA12": "input",
            "ADA13": "input",
            "ADA2": "input",
            "ADA3": "input",
            "ADA4": "input",
            "ADA5": "input",
            "ADA6": "input",
            "ADA7": "input",
            "ADA8": "input",
            "ADA9": "input",
            "ADB0": "input",
            "ADB1": "input",
            "ADB10": "input",
            "ADB11": "input",
            "ADB12": "input",
            "ADB13": "input",
            "ADB2": "input",
            "ADB3": "input",
            "ADB4": "input",
            "ADB5": "input",
            "ADB6": "input",
            "ADB7": "input",
            "ADB8": "input",
            "ADB9": "input",
            "CEA": "input",
            "CEB": "input",
            "CLKA": "input",
            "CLKB": "input",
            "DIA0": "input",
            "DIA1": "input",
            "DIA10": "input",
            "DIA11": "input",
            "DIA12": "input",
            "DIA13": "input",
            "DIA14": "input",
            "DIA15": "input",
            "DIA16": "input",
            "DIA17": "input",
            "DIA2": "input",
            "DIA3": "input",
            "DIA4": "input",
            "DIA5": "input",
            "DIA6": "input",
            "DIA7": "input",
            "DIA8": "input",
            "DIA9": "input",
            "DOB0": "output",
            "DOB1": "output",
            "DOB2": "output",
            "DOB3": "output",
            "OCEA": "input",
            "OCEB": "input",
            "RSTA": "input",
            "RSTB": "input",
            "WEA": "input",
            "WEB": "input"
          },
          "connections": {
            "ADA0": [ "0" ],
            "ADA1": [ "0" ],
            "ADA10": [ 2315 ],
            "ADA11": [ 2316 ],
            "ADA12": [ 2317 ],
            "ADA13": [ 2318 ],
            "ADA2": [ 2319 ],
            "ADA3": [ 2320 ],
            "ADA4": [ 2321 ],
            "ADA5": [ 2322 ],
            "ADA6": [ 2323 ],
            "ADA7": [ 2324 ],
            "ADA8": [ 2325 ],
            "ADA9": [ 2326 ],
            "ADB0": [ "0" ],
            "ADB1": [ "0" ],
            "ADB10": [ 2315 ],
            "ADB11": [ 2316 ],
            "ADB12": [ 2317 ],
            "ADB13": [ 2318 ],
            "ADB2": [ 2319 ],
            "ADB3": [ 2320 ],
            "ADB4": [ 2321 ],
            "ADB5": [ 2322 ],
            "ADB6": [ 2323 ],
            "ADB7": [ 2324 ],
            "ADB8": [ 2325 ],
            "ADB9": [ 2326 ],
            "CEA": [ "1" ],
            "CEB": [ 2327 ],
            "CLKA": [ 2 ],
            "CLKB": [ 2 ],
            "DIA0": [ 2343 ],
            "DIA1": [ 2344 ],
            "DIA10": [ "0" ],
            "DIA11": [ "0" ],
            "DIA12": [ "0" ],
            "DIA13": [ "0" ],
            "DIA14": [ "0" ],
            "DIA15": [ "0" ],
            "DIA16": [ "0" ],
            "DIA17": [ "0" ],
            "DIA2": [ 2345 ],
            "DIA3": [ 2346 ],
            "DIA4": [ "0" ],
            "DIA5": [ "0" ],
            "DIA6": [ "0" ],
            "DIA7": [ "0" ],
            "DIA8": [ "0" ],
            "DIA9": [ "0" ],
            "DOB0": [ 1467 ],
            "DOB1": [ 1495 ],
            "DOB2": [ 1491 ],
            "DOB3": [ 1465 ],
            "OCEA": [ "1" ],
            "OCEB": [ "1" ],
            "RSTA": [ "0" ],
            "RSTB": [ "0" ],
            "WEA": [ 2342 ],
            "WEB": [ "0" ]
          }
        },
        "RAM.MEM.6.0.0": {
          "hide_name": 0,
          "type": "DP16KD",
          "parameters": {
            "CLKAMUX": "CLKA",
            "CLKBMUX": "CLKB",
            "DATA_WIDTH_A": "00000000000000000000000000000100",
            "DATA_WIDTH_B": "00000000000000000000000000000100",
            "GSR": "DISABLED",
            "INITVAL_00": "00010101110000000111000010100000000000000001111000001101000000000000000000001111000011110000001100000001111000000010000000000000010000010000000000011010001010000000000110100000110100000111001000000100000101000000110101010001011000000001000000011010110011011001000111011100000011110000000000000000000000001100000000000000",
            "INITVAL_01": "00000000000000001011000000000110000000000000000000001100100000000000000000000000000000100010000111110000000000100000001000000000001001000000000000000000000000000000000000000000000000000000000000000000000000000000000100010000001000000000000000011100000010010010000000001100001010010001101010101101101000001000000001011101",
            "INITVAL_02": "00011110000000000000000000011110000000000000011000000001001100000000000000011110000000000010000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000111100000000000001100000000100000110000000000001000000100010000100000000000000000000100100000001001000001101",
            "INITVAL_03": "00000000011000000001000001100000000000000000000000001110000000000010000000000000000000000000000000000000000000001111000000000000011000000001000001100000000000000000000111001111000000000000000011110000000000000110000000010000011000000000000000000000000011100000000000000000000000000000000111000000000000000000000000000010",
            "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000100000110000000000000000000011110000000000000000111000000000100000000000011110000",
            "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "WRITEMODE_A": "READBEFOREWRITE",
            "WRITEMODE_B": "READBEFOREWRITE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/brams_map.v:71.5-77.4"
          },
          "port_directions": {
            "ADA0": "input",
            "ADA1": "input",
            "ADA10": "input",
            "ADA11": "input",
            "ADA12": "input",
            "ADA13": "input",
            "ADA2": "input",
            "ADA3": "input",
            "ADA4": "input",
            "ADA5": "input",
            "ADA6": "input",
            "ADA7": "input",
            "ADA8": "input",
            "ADA9": "input",
            "ADB0": "input",
            "ADB1": "input",
            "ADB10": "input",
            "ADB11": "input",
            "ADB12": "input",
            "ADB13": "input",
            "ADB2": "input",
            "ADB3": "input",
            "ADB4": "input",
            "ADB5": "input",
            "ADB6": "input",
            "ADB7": "input",
            "ADB8": "input",
            "ADB9": "input",
            "CEA": "input",
            "CEB": "input",
            "CLKA": "input",
            "CLKB": "input",
            "DIA0": "input",
            "DIA1": "input",
            "DIA10": "input",
            "DIA11": "input",
            "DIA12": "input",
            "DIA13": "input",
            "DIA14": "input",
            "DIA15": "input",
            "DIA16": "input",
            "DIA17": "input",
            "DIA2": "input",
            "DIA3": "input",
            "DIA4": "input",
            "DIA5": "input",
            "DIA6": "input",
            "DIA7": "input",
            "DIA8": "input",
            "DIA9": "input",
            "DOB0": "output",
            "DOB1": "output",
            "DOB2": "output",
            "DOB3": "output",
            "OCEA": "input",
            "OCEB": "input",
            "RSTA": "input",
            "RSTB": "input",
            "WEA": "input",
            "WEB": "input"
          },
          "connections": {
            "ADA0": [ "0" ],
            "ADA1": [ "0" ],
            "ADA10": [ 2315 ],
            "ADA11": [ 2316 ],
            "ADA12": [ 2317 ],
            "ADA13": [ 2318 ],
            "ADA2": [ 2319 ],
            "ADA3": [ 2320 ],
            "ADA4": [ 2321 ],
            "ADA5": [ 2322 ],
            "ADA6": [ 2323 ],
            "ADA7": [ 2324 ],
            "ADA8": [ 2325 ],
            "ADA9": [ 2326 ],
            "ADB0": [ "0" ],
            "ADB1": [ "0" ],
            "ADB10": [ 2315 ],
            "ADB11": [ 2316 ],
            "ADB12": [ 2317 ],
            "ADB13": [ 2318 ],
            "ADB2": [ 2319 ],
            "ADB3": [ 2320 ],
            "ADB4": [ 2321 ],
            "ADB5": [ 2322 ],
            "ADB6": [ 2323 ],
            "ADB7": [ 2324 ],
            "ADB8": [ 2325 ],
            "ADB9": [ 2326 ],
            "CEA": [ "1" ],
            "CEB": [ 2327 ],
            "CLKA": [ 2 ],
            "CLKB": [ 2 ],
            "DIA0": [ 2347 ],
            "DIA1": [ 2348 ],
            "DIA10": [ "0" ],
            "DIA11": [ "0" ],
            "DIA12": [ "0" ],
            "DIA13": [ "0" ],
            "DIA14": [ "0" ],
            "DIA15": [ "0" ],
            "DIA16": [ "0" ],
            "DIA17": [ "0" ],
            "DIA2": [ 2349 ],
            "DIA3": [ 2350 ],
            "DIA4": [ "0" ],
            "DIA5": [ "0" ],
            "DIA6": [ "0" ],
            "DIA7": [ "0" ],
            "DIA8": [ "0" ],
            "DIA9": [ "0" ],
            "DOB0": [ 1473 ],
            "DOB1": [ 1487 ],
            "DOB2": [ 1483 ],
            "DOB3": [ 1463 ],
            "OCEA": [ "1" ],
            "OCEB": [ "1" ],
            "RSTA": [ "0" ],
            "RSTB": [ "0" ],
            "WEA": [ 2351 ],
            "WEB": [ "0" ]
          }
        },
        "RAM.MEM.7.0.0": {
          "hide_name": 0,
          "type": "DP16KD",
          "parameters": {
            "CLKAMUX": "CLKA",
            "CLKBMUX": "CLKB",
            "DATA_WIDTH_A": "00000000000000000000000000000100",
            "DATA_WIDTH_B": "00000000000000000000000000000100",
            "GSR": "DISABLED",
            "INITVAL_00": "00000000110001110111000011000000000000000001111000000010000000000000000000001111000111100000001000000000001000000000000000000000000000010000000000011110001100110000000000100000111100000110011000000011000001100000111100110000011000000010000000011110011000110000000000011110000011110000000000000000000000000000000000000000",
            "INITVAL_01": "00000000000000000001000000000000000000000000000000001111111100000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000001100111000000001110011100010000011011100000000000001110111001100000",
            "INITVAL_02": "00011110000000000000000000011110000001110000011000000000011100000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000111100000000111001100000000000001110000000000000000000000000000000000000000000000000000100000000001000001111",
            "INITVAL_03": "00001110011000000000000011100000000000000000000000001111000000000000010000000000000000000000000000000000000000001111000000001110011000000000000011100000000000000000000111101111000000000000000011110000000011100110000000000000111000000000000000000000000011110000000000000000010000000000000111100000000000000000000000000000",
            "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111001100000000000001110000000000000000000000000000000000000000111100001000000000000000011110000",
            "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "WRITEMODE_A": "READBEFOREWRITE",
            "WRITEMODE_B": "READBEFOREWRITE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/brams_map.v:71.5-77.4"
          },
          "port_directions": {
            "ADA0": "input",
            "ADA1": "input",
            "ADA10": "input",
            "ADA11": "input",
            "ADA12": "input",
            "ADA13": "input",
            "ADA2": "input",
            "ADA3": "input",
            "ADA4": "input",
            "ADA5": "input",
            "ADA6": "input",
            "ADA7": "input",
            "ADA8": "input",
            "ADA9": "input",
            "ADB0": "input",
            "ADB1": "input",
            "ADB10": "input",
            "ADB11": "input",
            "ADB12": "input",
            "ADB13": "input",
            "ADB2": "input",
            "ADB3": "input",
            "ADB4": "input",
            "ADB5": "input",
            "ADB6": "input",
            "ADB7": "input",
            "ADB8": "input",
            "ADB9": "input",
            "CEA": "input",
            "CEB": "input",
            "CLKA": "input",
            "CLKB": "input",
            "DIA0": "input",
            "DIA1": "input",
            "DIA10": "input",
            "DIA11": "input",
            "DIA12": "input",
            "DIA13": "input",
            "DIA14": "input",
            "DIA15": "input",
            "DIA16": "input",
            "DIA17": "input",
            "DIA2": "input",
            "DIA3": "input",
            "DIA4": "input",
            "DIA5": "input",
            "DIA6": "input",
            "DIA7": "input",
            "DIA8": "input",
            "DIA9": "input",
            "DOB0": "output",
            "DOB1": "output",
            "DOB2": "output",
            "DOB3": "output",
            "OCEA": "input",
            "OCEB": "input",
            "RSTA": "input",
            "RSTB": "input",
            "WEA": "input",
            "WEB": "input"
          },
          "connections": {
            "ADA0": [ "0" ],
            "ADA1": [ "0" ],
            "ADA10": [ 2315 ],
            "ADA11": [ 2316 ],
            "ADA12": [ 2317 ],
            "ADA13": [ 2318 ],
            "ADA2": [ 2319 ],
            "ADA3": [ 2320 ],
            "ADA4": [ 2321 ],
            "ADA5": [ 2322 ],
            "ADA6": [ 2323 ],
            "ADA7": [ 2324 ],
            "ADA8": [ 2325 ],
            "ADA9": [ 2326 ],
            "ADB0": [ "0" ],
            "ADB1": [ "0" ],
            "ADB10": [ 2315 ],
            "ADB11": [ 2316 ],
            "ADB12": [ 2317 ],
            "ADB13": [ 2318 ],
            "ADB2": [ 2319 ],
            "ADB3": [ 2320 ],
            "ADB4": [ 2321 ],
            "ADB5": [ 2322 ],
            "ADB6": [ 2323 ],
            "ADB7": [ 2324 ],
            "ADB8": [ 2325 ],
            "ADB9": [ 2326 ],
            "CEA": [ "1" ],
            "CEB": [ 2327 ],
            "CLKA": [ 2 ],
            "CLKB": [ 2 ],
            "DIA0": [ 2352 ],
            "DIA1": [ 2353 ],
            "DIA10": [ "0" ],
            "DIA11": [ "0" ],
            "DIA12": [ "0" ],
            "DIA13": [ "0" ],
            "DIA14": [ "0" ],
            "DIA15": [ "0" ],
            "DIA16": [ "0" ],
            "DIA17": [ "0" ],
            "DIA2": [ 2354 ],
            "DIA3": [ 2355 ],
            "DIA4": [ "0" ],
            "DIA5": [ "0" ],
            "DIA6": [ "0" ],
            "DIA7": [ "0" ],
            "DIA8": [ "0" ],
            "DIA9": [ "0" ],
            "DOB0": [ 1461 ],
            "DOB1": [ 1479 ],
            "DOB2": [ 1243 ],
            "DOB3": [ 1448 ],
            "OCEA": [ "1" ],
            "OCEB": [ "1" ],
            "RSTA": [ "0" ],
            "RSTB": [ "0" ],
            "WEA": [ 2351 ],
            "WEB": [ "0" ]
          }
        },
        "RAM.mem_rstrb_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1799 ],
            "B": [ 19 ],
            "C": [ 1388 ],
            "D": [ 1257 ],
            "Z": [ 2327 ]
          }
        },
        "RAM.mem_wdata_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 67 ],
            "C": [ 838 ],
            "D": [ 682 ],
            "Z": [ 2346 ]
          }
        },
        "RAM.mem_wdata_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 738 ],
            "C": [ 807 ],
            "D": [ 682 ],
            "Z": [ 2345 ]
          }
        },
        "RAM.mem_wdata_LUT4_Z_10": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 738 ],
            "C": [ 788 ],
            "D": [ 685 ],
            "Z": [ 2336 ]
          }
        },
        "RAM.mem_wdata_LUT4_Z_11": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 72 ],
            "B": [ 2336 ],
            "C": [ 682 ],
            "D": [ 685 ],
            "Z": [ 2354 ]
          }
        },
        "RAM.mem_wdata_LUT4_Z_12": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 666 ],
            "C": [ 858 ],
            "D": [ 685 ],
            "Z": [ 2335 ]
          }
        },
        "RAM.mem_wdata_LUT4_Z_13": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 52 ],
            "B": [ 2335 ],
            "C": [ 682 ],
            "D": [ 685 ],
            "Z": [ 2353 ]
          }
        },
        "RAM.mem_wdata_LUT4_Z_14": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 731 ],
            "C": [ 784 ],
            "D": [ 685 ],
            "Z": [ 2334 ]
          }
        },
        "RAM.mem_wdata_LUT4_Z_15": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 826 ],
            "B": [ 2334 ],
            "C": [ 682 ],
            "D": [ 685 ],
            "Z": [ 2352 ]
          }
        },
        "RAM.mem_wdata_LUT4_Z_16": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 691 ],
            "C": [ 62 ],
            "D": [ 685 ],
            "Z": [ 2332 ]
          }
        },
        "RAM.mem_wdata_LUT4_Z_17": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 56 ],
            "B": [ 2332 ],
            "C": [ 682 ],
            "D": [ 685 ],
            "Z": [ 2350 ]
          }
        },
        "RAM.mem_wdata_LUT4_Z_18": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 709 ],
            "C": [ 778 ],
            "D": [ 685 ],
            "Z": [ 2331 ]
          }
        },
        "RAM.mem_wdata_LUT4_Z_19": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 819 ],
            "B": [ 2331 ],
            "C": [ 682 ],
            "D": [ 685 ],
            "Z": [ 2349 ]
          }
        },
        "RAM.mem_wdata_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 666 ],
            "C": [ 844 ],
            "D": [ 682 ],
            "Z": [ 2344 ]
          }
        },
        "RAM.mem_wdata_LUT4_Z_20": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 698 ],
            "C": [ 64 ],
            "D": [ 685 ],
            "Z": [ 2330 ]
          }
        },
        "RAM.mem_wdata_LUT4_Z_21": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 832 ],
            "B": [ 2330 ],
            "C": [ 682 ],
            "D": [ 685 ],
            "Z": [ 2348 ]
          }
        },
        "RAM.mem_wdata_LUT4_Z_22": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 700 ],
            "C": [ 745 ],
            "D": [ 685 ],
            "Z": [ 2329 ]
          }
        },
        "RAM.mem_wdata_LUT4_Z_23": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 814 ],
            "B": [ 2329 ],
            "C": [ 682 ],
            "D": [ 685 ],
            "Z": [ 2347 ]
          }
        },
        "RAM.mem_wdata_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 731 ],
            "C": [ 801 ],
            "D": [ 682 ],
            "Z": [ 2343 ]
          }
        },
        "RAM.mem_wdata_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 691 ],
            "C": [ 850 ],
            "D": [ 682 ],
            "Z": [ 2341 ]
          }
        },
        "RAM.mem_wdata_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 709 ],
            "C": [ 70 ],
            "D": [ 682 ],
            "Z": [ 2340 ]
          }
        },
        "RAM.mem_wdata_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 698 ],
            "C": [ 58 ],
            "D": [ 682 ],
            "Z": [ 2339 ]
          }
        },
        "RAM.mem_wdata_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 700 ],
            "C": [ 794 ],
            "D": [ 682 ],
            "Z": [ 2338 ]
          }
        },
        "RAM.mem_wdata_LUT4_Z_8": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 67 ],
            "C": [ 60 ],
            "D": [ 685 ],
            "Z": [ 2337 ]
          }
        },
        "RAM.mem_wdata_LUT4_Z_9": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 74 ],
            "B": [ 2337 ],
            "C": [ 682 ],
            "D": [ 685 ],
            "Z": [ 2355 ]
          }
        },
        "RAM.mem_wmask_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 17 ],
            "B": [ 682 ],
            "C": [ 762 ],
            "D": [ 2356 ],
            "Z": [ 2351 ]
          }
        },
        "RAM.mem_wmask_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 17 ],
            "B": [ 682 ],
            "C": [ 683 ],
            "D": [ 2356 ],
            "Z": [ 2342 ]
          }
        },
        "RAM.mem_wmask_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 17 ],
            "B": [ 682 ],
            "C": [ 762 ],
            "D": [ 2356 ],
            "Z": [ 2333 ]
          }
        },
        "RAM.mem_wmask_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 17 ],
            "B": [ 682 ],
            "C": [ 683 ],
            "D": [ 2356 ],
            "Z": [ 2328 ]
          }
        },
        "RAM.mem_wmask_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 15 ],
            "C": [ 17 ],
            "D": [ 16 ],
            "Z": [ 123 ]
          }
        },
        "RAM.mem_wmask_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1257 ],
            "D": [ 2357 ],
            "Z": [ 2356 ]
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:32.1-39.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2358 ],
            "CLK": [ 2 ],
            "DI": [ 2359 ],
            "LSR": [ 2360 ],
            "Q": [ 2361 ]
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:32.1-39.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2358 ],
            "CLK": [ 2 ],
            "DI": [ 2362 ],
            "LSR": [ 2363 ],
            "Q": [ 2364 ]
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:32.1-39.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2358 ],
            "CLK": [ 2 ],
            "DI": [ 2365 ],
            "LSR": [ 2366 ],
            "Q": [ 2367 ]
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_10_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2366 ]
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:32.1-39.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2358 ],
            "CLK": [ 2 ],
            "DI": [ 2368 ],
            "LSR": [ 2369 ],
            "Q": [ 2370 ]
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_11_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2369 ]
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_1_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2363 ]
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:32.1-39.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2358 ],
            "CLK": [ 2 ],
            "DI": [ 2371 ],
            "LSR": [ 2372 ],
            "Q": [ 2373 ]
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_2_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2372 ]
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:32.1-39.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2358 ],
            "CLK": [ 2 ],
            "DI": [ 2374 ],
            "LSR": [ 2375 ],
            "Q": [ 2376 ]
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_3_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2375 ]
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:32.1-39.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2358 ],
            "CLK": [ 2 ],
            "DI": [ 2377 ],
            "LSR": [ 2378 ],
            "Q": [ 2379 ]
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_4_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2378 ]
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:32.1-39.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2358 ],
            "CLK": [ 2 ],
            "DI": [ 2380 ],
            "LSR": [ 2381 ],
            "Q": [ 2382 ]
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_5_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2381 ]
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:32.1-39.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2358 ],
            "CLK": [ 2 ],
            "DI": [ 2383 ],
            "LSR": [ 2384 ],
            "Q": [ 2385 ]
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_6_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2384 ]
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:32.1-39.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2358 ],
            "CLK": [ 2 ],
            "DI": [ 2386 ],
            "LSR": [ 2387 ],
            "Q": [ 2388 ]
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_7_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2387 ]
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:32.1-39.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2358 ],
            "CLK": [ 2 ],
            "DI": [ 2389 ],
            "LSR": [ 2390 ],
            "Q": [ 2391 ]
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_8_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2390 ]
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:32.1-39.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2358 ],
            "CLK": [ 2 ],
            "DI": [ 2392 ],
            "LSR": [ 2393 ],
            "Q": [ 2394 ]
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_9_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2393 ]
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_DI_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:38.17-38.27|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2376 ],
            "B1": [ 2373 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2395 ],
            "COUT": [ 2396 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2374 ],
            "S1": [ 2371 ]
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_DI_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:38.17-38.27|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2382 ],
            "B1": [ 2379 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2397 ],
            "COUT": [ 2395 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2380 ],
            "S1": [ 2377 ]
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_DI_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:38.17-38.27|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2388 ],
            "B1": [ 2385 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2398 ],
            "COUT": [ 2397 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2386 ],
            "S1": [ 2383 ]
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_DI_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:38.17-38.27|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2394 ],
            "B1": [ 2391 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2399 ],
            "COUT": [ 2398 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2392 ],
            "S1": [ 2389 ]
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_DI_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:38.17-38.27|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2364 ],
            "B1": [ 2361 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2396 ],
            "COUT": [ 2400 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2362 ],
            "S1": [ 2359 ]
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_DI_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:38.17-38.27|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 2370 ],
            "B1": [ 2367 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 2399 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2368 ],
            "S1": [ 2365 ]
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2360 ]
          }
        },
        "dpram_p0.dpram0.adr_b_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:28.10-28.21|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2376 ],
            "A1": [ 2373 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2401 ],
            "COUT": [ 2402 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2403 ],
            "S1": [ 2404 ]
          }
        },
        "dpram_p0.dpram0.adr_b_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:28.10-28.21|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2382 ],
            "A1": [ 2379 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2405 ],
            "COUT": [ 2401 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2406 ],
            "S1": [ 2407 ]
          }
        },
        "dpram_p0.dpram0.adr_b_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:28.10-28.21|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2388 ],
            "A1": [ 2385 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2408 ],
            "COUT": [ 2405 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2409 ],
            "S1": [ 2410 ]
          }
        },
        "dpram_p0.dpram0.adr_b_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:28.10-28.21|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2394 ],
            "A1": [ 2391 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2411 ],
            "COUT": [ 2408 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2412 ],
            "S1": [ 2413 ]
          }
        },
        "dpram_p0.dpram0.adr_b_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:28.10-28.21|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2364 ],
            "A1": [ 2361 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2402 ],
            "COUT": [ 2414 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2415 ],
            "S1": [ 2416 ]
          }
        },
        "dpram_p0.dpram0.adr_b_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:28.10-28.21|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2370 ],
            "A1": [ 2367 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 2411 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2417 ],
            "S1": [ 2418 ]
          }
        },
        "dpram_p0.dpram0.ram.0.0.0": {
          "hide_name": 0,
          "type": "DP16KD",
          "parameters": {
            "CLKAMUX": "CLKA",
            "CLKBMUX": "CLKB",
            "DATA_WIDTH_A": "00000000000000000000000000000100",
            "DATA_WIDTH_B": "00000000000000000000000000000100",
            "GSR": "DISABLED",
            "INITVAL_00": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_01": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_02": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_03": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_04": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_05": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_06": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_07": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_08": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_09": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0A": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0B": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0C": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0D": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0E": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0F": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_10": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_11": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_12": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_13": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_14": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_15": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_16": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_17": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_18": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_19": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1A": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1B": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1C": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1D": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1E": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1F": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_20": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_21": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_22": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_23": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_24": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_25": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_26": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_27": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_28": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_29": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2A": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2B": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2C": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2D": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2E": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2F": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_30": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_31": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_32": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_33": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_34": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_35": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_36": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_37": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_38": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_39": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3A": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3B": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3C": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3D": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3E": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3F": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "WRITEMODE_A": "READBEFOREWRITE",
            "WRITEMODE_B": "READBEFOREWRITE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/brams_map.v:71.5-77.4"
          },
          "port_directions": {
            "ADA0": "input",
            "ADA1": "input",
            "ADA10": "input",
            "ADA11": "input",
            "ADA12": "input",
            "ADA13": "input",
            "ADA2": "input",
            "ADA3": "input",
            "ADA4": "input",
            "ADA5": "input",
            "ADA6": "input",
            "ADA7": "input",
            "ADA8": "input",
            "ADA9": "input",
            "ADB0": "input",
            "ADB1": "input",
            "ADB10": "input",
            "ADB11": "input",
            "ADB12": "input",
            "ADB13": "input",
            "ADB2": "input",
            "ADB3": "input",
            "ADB4": "input",
            "ADB5": "input",
            "ADB6": "input",
            "ADB7": "input",
            "ADB8": "input",
            "ADB9": "input",
            "CEA": "input",
            "CEB": "input",
            "CLKA": "input",
            "CLKB": "input",
            "DIA0": "input",
            "DIA1": "input",
            "DIA10": "input",
            "DIA11": "input",
            "DIA12": "input",
            "DIA13": "input",
            "DIA14": "input",
            "DIA15": "input",
            "DIA16": "input",
            "DIA17": "input",
            "DIA2": "input",
            "DIA3": "input",
            "DIA4": "input",
            "DIA5": "input",
            "DIA6": "input",
            "DIA7": "input",
            "DIA8": "input",
            "DIA9": "input",
            "DOB0": "output",
            "DOB1": "output",
            "DOB2": "output",
            "DOB3": "output",
            "OCEA": "input",
            "OCEB": "input",
            "RSTA": "input",
            "RSTB": "input",
            "WEA": "input",
            "WEB": "input"
          },
          "connections": {
            "ADA0": [ "0" ],
            "ADA1": [ "0" ],
            "ADA10": [ 2325 ],
            "ADA11": [ 2326 ],
            "ADA12": [ 2315 ],
            "ADA13": [ 2316 ],
            "ADA2": [ 2419 ],
            "ADA3": [ 2420 ],
            "ADA4": [ 2319 ],
            "ADA5": [ 2320 ],
            "ADA6": [ 2321 ],
            "ADA7": [ 2322 ],
            "ADA8": [ 2323 ],
            "ADA9": [ 2324 ],
            "ADB0": [ "0" ],
            "ADB1": [ "0" ],
            "ADB10": [ 2403 ],
            "ADB11": [ 2404 ],
            "ADB12": [ 2415 ],
            "ADB13": [ 2416 ],
            "ADB2": [ 2417 ],
            "ADB3": [ 2418 ],
            "ADB4": [ 2412 ],
            "ADB5": [ 2413 ],
            "ADB6": [ 2409 ],
            "ADB7": [ 2410 ],
            "ADB8": [ 2406 ],
            "ADB9": [ 2407 ],
            "CEA": [ "1" ],
            "CEB": [ 2421 ],
            "CLKA": [ 2 ],
            "CLKB": [ 2 ],
            "DIA0": [ 700 ],
            "DIA1": [ 698 ],
            "DIA10": [ "0" ],
            "DIA11": [ "0" ],
            "DIA12": [ "0" ],
            "DIA13": [ "0" ],
            "DIA14": [ "0" ],
            "DIA15": [ "0" ],
            "DIA16": [ "0" ],
            "DIA17": [ "0" ],
            "DIA2": [ 709 ],
            "DIA3": [ 691 ],
            "DIA4": [ "0" ],
            "DIA5": [ "0" ],
            "DIA6": [ "0" ],
            "DIA7": [ "0" ],
            "DIA8": [ "0" ],
            "DIA9": [ "0" ],
            "DOB0": [ 2146 ],
            "DOB1": [ 2164 ],
            "DOB2": [ 1228 ],
            "DOB3": [ 1438 ],
            "OCEA": [ "1" ],
            "OCEB": [ "1" ],
            "RSTA": [ "0" ],
            "RSTB": [ "0" ],
            "WEA": [ 2358 ],
            "WEB": [ "0" ]
          }
        },
        "dpram_p0.dpram0.ram.0.0.0_CEB_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1799 ],
            "B": [ 19 ],
            "C": [ 1388 ],
            "D": [ 1201 ],
            "Z": [ 2421 ]
          }
        },
        "dpram_p0.dpram0.ram.1.0.0": {
          "hide_name": 0,
          "type": "DP16KD",
          "parameters": {
            "CLKAMUX": "CLKA",
            "CLKBMUX": "CLKB",
            "DATA_WIDTH_A": "00000000000000000000000000000100",
            "DATA_WIDTH_B": "00000000000000000000000000000100",
            "GSR": "DISABLED",
            "INITVAL_00": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_01": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_02": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_03": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_04": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_05": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_06": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_07": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_08": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_09": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0A": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0B": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0C": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0D": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0E": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0F": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_10": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_11": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_12": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_13": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_14": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_15": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_16": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_17": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_18": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_19": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1A": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1B": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1C": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1D": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1E": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1F": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_20": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_21": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_22": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_23": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_24": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_25": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_26": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_27": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_28": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_29": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2A": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2B": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2C": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2D": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2E": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2F": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_30": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_31": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_32": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_33": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_34": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_35": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_36": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_37": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_38": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_39": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3A": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3B": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3C": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3D": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3E": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3F": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "WRITEMODE_A": "READBEFOREWRITE",
            "WRITEMODE_B": "READBEFOREWRITE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/brams_map.v:71.5-77.4"
          },
          "port_directions": {
            "ADA0": "input",
            "ADA1": "input",
            "ADA10": "input",
            "ADA11": "input",
            "ADA12": "input",
            "ADA13": "input",
            "ADA2": "input",
            "ADA3": "input",
            "ADA4": "input",
            "ADA5": "input",
            "ADA6": "input",
            "ADA7": "input",
            "ADA8": "input",
            "ADA9": "input",
            "ADB0": "input",
            "ADB1": "input",
            "ADB10": "input",
            "ADB11": "input",
            "ADB12": "input",
            "ADB13": "input",
            "ADB2": "input",
            "ADB3": "input",
            "ADB4": "input",
            "ADB5": "input",
            "ADB6": "input",
            "ADB7": "input",
            "ADB8": "input",
            "ADB9": "input",
            "CEA": "input",
            "CEB": "input",
            "CLKA": "input",
            "CLKB": "input",
            "DIA0": "input",
            "DIA1": "input",
            "DIA10": "input",
            "DIA11": "input",
            "DIA12": "input",
            "DIA13": "input",
            "DIA14": "input",
            "DIA15": "input",
            "DIA16": "input",
            "DIA17": "input",
            "DIA2": "input",
            "DIA3": "input",
            "DIA4": "input",
            "DIA5": "input",
            "DIA6": "input",
            "DIA7": "input",
            "DIA8": "input",
            "DIA9": "input",
            "DOB0": "output",
            "DOB1": "output",
            "DOB2": "output",
            "DOB3": "output",
            "OCEA": "input",
            "OCEB": "input",
            "RSTA": "input",
            "RSTB": "input",
            "WEA": "input",
            "WEB": "input"
          },
          "connections": {
            "ADA0": [ "0" ],
            "ADA1": [ "0" ],
            "ADA10": [ 2325 ],
            "ADA11": [ 2326 ],
            "ADA12": [ 2315 ],
            "ADA13": [ 2316 ],
            "ADA2": [ 2419 ],
            "ADA3": [ 2420 ],
            "ADA4": [ 2319 ],
            "ADA5": [ 2320 ],
            "ADA6": [ 2321 ],
            "ADA7": [ 2322 ],
            "ADA8": [ 2323 ],
            "ADA9": [ 2324 ],
            "ADB0": [ "0" ],
            "ADB1": [ "0" ],
            "ADB10": [ 2403 ],
            "ADB11": [ 2404 ],
            "ADB12": [ 2415 ],
            "ADB13": [ 2416 ],
            "ADB2": [ 2417 ],
            "ADB3": [ 2418 ],
            "ADB4": [ 2412 ],
            "ADB5": [ 2413 ],
            "ADB6": [ 2409 ],
            "ADB7": [ 2410 ],
            "ADB8": [ 2406 ],
            "ADB9": [ 2407 ],
            "CEA": [ "1" ],
            "CEB": [ 2421 ],
            "CLKA": [ 2 ],
            "CLKB": [ 2 ],
            "DIA0": [ 731 ],
            "DIA1": [ 666 ],
            "DIA10": [ "0" ],
            "DIA11": [ "0" ],
            "DIA12": [ "0" ],
            "DIA13": [ "0" ],
            "DIA14": [ "0" ],
            "DIA15": [ "0" ],
            "DIA16": [ "0" ],
            "DIA17": [ "0" ],
            "DIA2": [ 738 ],
            "DIA3": [ 67 ],
            "DIA4": [ "0" ],
            "DIA5": [ "0" ],
            "DIA6": [ "0" ],
            "DIA7": [ "0" ],
            "DIA8": [ "0" ],
            "DIA9": [ "0" ],
            "DOB0": [ 1499 ],
            "DOB1": [ 1202 ],
            "DOB2": [ 1375 ],
            "DOB3": [ 1355 ],
            "OCEA": [ "1" ],
            "OCEB": [ "1" ],
            "RSTA": [ "0" ],
            "RSTB": [ "0" ],
            "WEA": [ 2358 ],
            "WEB": [ "0" ]
          }
        },
        "dpram_p0.dpram0.ram.2.0.0": {
          "hide_name": 0,
          "type": "DP16KD",
          "parameters": {
            "CLKAMUX": "CLKA",
            "CLKBMUX": "CLKB",
            "DATA_WIDTH_A": "00000000000000000000000000000100",
            "DATA_WIDTH_B": "00000000000000000000000000000100",
            "GSR": "DISABLED",
            "INITVAL_00": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_01": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_02": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_03": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_04": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_05": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_06": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_07": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_08": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_09": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0A": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0B": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0C": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0D": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0E": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0F": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_10": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_11": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_12": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_13": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_14": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_15": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_16": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_17": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_18": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_19": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1A": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1B": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1C": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1D": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1E": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1F": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_20": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_21": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_22": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_23": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_24": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_25": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_26": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_27": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_28": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_29": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2A": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2B": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2C": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2D": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2E": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2F": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_30": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_31": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_32": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_33": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_34": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_35": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_36": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_37": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_38": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_39": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3A": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3B": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3C": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3D": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3E": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3F": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "WRITEMODE_A": "READBEFOREWRITE",
            "WRITEMODE_B": "READBEFOREWRITE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/brams_map.v:71.5-77.4"
          },
          "port_directions": {
            "ADA0": "input",
            "ADA1": "input",
            "ADA10": "input",
            "ADA11": "input",
            "ADA12": "input",
            "ADA13": "input",
            "ADA2": "input",
            "ADA3": "input",
            "ADA4": "input",
            "ADA5": "input",
            "ADA6": "input",
            "ADA7": "input",
            "ADA8": "input",
            "ADA9": "input",
            "ADB0": "input",
            "ADB1": "input",
            "ADB10": "input",
            "ADB11": "input",
            "ADB12": "input",
            "ADB13": "input",
            "ADB2": "input",
            "ADB3": "input",
            "ADB4": "input",
            "ADB5": "input",
            "ADB6": "input",
            "ADB7": "input",
            "ADB8": "input",
            "ADB9": "input",
            "CEA": "input",
            "CEB": "input",
            "CLKA": "input",
            "CLKB": "input",
            "DIA0": "input",
            "DIA1": "input",
            "DIA10": "input",
            "DIA11": "input",
            "DIA12": "input",
            "DIA13": "input",
            "DIA14": "input",
            "DIA15": "input",
            "DIA16": "input",
            "DIA17": "input",
            "DIA2": "input",
            "DIA3": "input",
            "DIA4": "input",
            "DIA5": "input",
            "DIA6": "input",
            "DIA7": "input",
            "DIA8": "input",
            "DIA9": "input",
            "DOB0": "output",
            "DOB1": "output",
            "DOB2": "output",
            "DOB3": "output",
            "OCEA": "input",
            "OCEB": "input",
            "RSTA": "input",
            "RSTB": "input",
            "WEA": "input",
            "WEB": "input"
          },
          "connections": {
            "ADA0": [ "0" ],
            "ADA1": [ "0" ],
            "ADA10": [ 2325 ],
            "ADA11": [ 2326 ],
            "ADA12": [ 2315 ],
            "ADA13": [ 2316 ],
            "ADA2": [ 2419 ],
            "ADA3": [ 2420 ],
            "ADA4": [ 2319 ],
            "ADA5": [ 2320 ],
            "ADA6": [ 2321 ],
            "ADA7": [ 2322 ],
            "ADA8": [ 2323 ],
            "ADA9": [ 2324 ],
            "ADB0": [ "0" ],
            "ADB1": [ "0" ],
            "ADB10": [ 2403 ],
            "ADB11": [ 2404 ],
            "ADB12": [ 2415 ],
            "ADB13": [ 2416 ],
            "ADB2": [ 2417 ],
            "ADB3": [ 2418 ],
            "ADB4": [ 2412 ],
            "ADB5": [ 2413 ],
            "ADB6": [ 2409 ],
            "ADB7": [ 2410 ],
            "ADB8": [ 2406 ],
            "ADB9": [ 2407 ],
            "CEA": [ "1" ],
            "CEB": [ 2421 ],
            "CLKA": [ 2 ],
            "CLKB": [ 2 ],
            "DIA0": [ 2329 ],
            "DIA1": [ 2330 ],
            "DIA10": [ "0" ],
            "DIA11": [ "0" ],
            "DIA12": [ "0" ],
            "DIA13": [ "0" ],
            "DIA14": [ "0" ],
            "DIA15": [ "0" ],
            "DIA16": [ "0" ],
            "DIA17": [ "0" ],
            "DIA2": [ 2331 ],
            "DIA3": [ 2332 ],
            "DIA4": [ "0" ],
            "DIA5": [ "0" ],
            "DIA6": [ "0" ],
            "DIA7": [ "0" ],
            "DIA8": [ "0" ],
            "DIA9": [ "0" ],
            "DOB0": [ 1335 ],
            "DOB1": [ 1314 ],
            "DOB2": [ 1297 ],
            "DOB3": [ 1286 ],
            "OCEA": [ "1" ],
            "OCEB": [ "1" ],
            "RSTA": [ "0" ],
            "RSTB": [ "0" ],
            "WEA": [ 2358 ],
            "WEB": [ "0" ]
          }
        },
        "dpram_p0.dpram0.ram.3.0.0": {
          "hide_name": 0,
          "type": "DP16KD",
          "parameters": {
            "CLKAMUX": "CLKA",
            "CLKBMUX": "CLKB",
            "DATA_WIDTH_A": "00000000000000000000000000000100",
            "DATA_WIDTH_B": "00000000000000000000000000000100",
            "GSR": "DISABLED",
            "INITVAL_00": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_01": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_02": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_03": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_04": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_05": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_06": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_07": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_08": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_09": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0A": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0B": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0C": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0D": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0E": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_0F": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_10": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_11": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_12": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_13": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_14": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_15": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_16": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_17": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_18": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_19": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1A": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1B": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1C": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1D": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1E": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_1F": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_20": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_21": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_22": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_23": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_24": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_25": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_26": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_27": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_28": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_29": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2A": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2B": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2C": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2D": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2E": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_2F": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_30": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_31": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_32": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_33": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_34": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_35": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_36": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_37": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_38": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_39": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3A": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3B": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3C": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3D": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3E": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "INITVAL_3F": "000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx000xxxxxxxx0xxxxxxxx",
            "WRITEMODE_A": "READBEFOREWRITE",
            "WRITEMODE_B": "READBEFOREWRITE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/brams_map.v:71.5-77.4"
          },
          "port_directions": {
            "ADA0": "input",
            "ADA1": "input",
            "ADA10": "input",
            "ADA11": "input",
            "ADA12": "input",
            "ADA13": "input",
            "ADA2": "input",
            "ADA3": "input",
            "ADA4": "input",
            "ADA5": "input",
            "ADA6": "input",
            "ADA7": "input",
            "ADA8": "input",
            "ADA9": "input",
            "ADB0": "input",
            "ADB1": "input",
            "ADB10": "input",
            "ADB11": "input",
            "ADB12": "input",
            "ADB13": "input",
            "ADB2": "input",
            "ADB3": "input",
            "ADB4": "input",
            "ADB5": "input",
            "ADB6": "input",
            "ADB7": "input",
            "ADB8": "input",
            "ADB9": "input",
            "CEA": "input",
            "CEB": "input",
            "CLKA": "input",
            "CLKB": "input",
            "DIA0": "input",
            "DIA1": "input",
            "DIA10": "input",
            "DIA11": "input",
            "DIA12": "input",
            "DIA13": "input",
            "DIA14": "input",
            "DIA15": "input",
            "DIA16": "input",
            "DIA17": "input",
            "DIA2": "input",
            "DIA3": "input",
            "DIA4": "input",
            "DIA5": "input",
            "DIA6": "input",
            "DIA7": "input",
            "DIA8": "input",
            "DIA9": "input",
            "DOB0": "output",
            "DOB1": "output",
            "DOB2": "output",
            "DOB3": "output",
            "OCEA": "input",
            "OCEB": "input",
            "RSTA": "input",
            "RSTB": "input",
            "WEA": "input",
            "WEB": "input"
          },
          "connections": {
            "ADA0": [ "0" ],
            "ADA1": [ "0" ],
            "ADA10": [ 2325 ],
            "ADA11": [ 2326 ],
            "ADA12": [ 2315 ],
            "ADA13": [ 2316 ],
            "ADA2": [ 2419 ],
            "ADA3": [ 2420 ],
            "ADA4": [ 2319 ],
            "ADA5": [ 2320 ],
            "ADA6": [ 2321 ],
            "ADA7": [ 2322 ],
            "ADA8": [ 2323 ],
            "ADA9": [ 2324 ],
            "ADB0": [ "0" ],
            "ADB1": [ "0" ],
            "ADB10": [ 2403 ],
            "ADB11": [ 2404 ],
            "ADB12": [ 2415 ],
            "ADB13": [ 2416 ],
            "ADB2": [ 2417 ],
            "ADB3": [ 2418 ],
            "ADB4": [ 2412 ],
            "ADB5": [ 2413 ],
            "ADB6": [ 2409 ],
            "ADB7": [ 2410 ],
            "ADB8": [ 2406 ],
            "ADB9": [ 2407 ],
            "CEA": [ "1" ],
            "CEB": [ 2421 ],
            "CLKA": [ 2 ],
            "CLKB": [ 2 ],
            "DIA0": [ 2334 ],
            "DIA1": [ 2335 ],
            "DIA10": [ "0" ],
            "DIA11": [ "0" ],
            "DIA12": [ "0" ],
            "DIA13": [ "0" ],
            "DIA14": [ "0" ],
            "DIA15": [ "0" ],
            "DIA16": [ "0" ],
            "DIA17": [ "0" ],
            "DIA2": [ 2336 ],
            "DIA3": [ 2337 ],
            "DIA4": [ "0" ],
            "DIA5": [ "0" ],
            "DIA6": [ "0" ],
            "DIA7": [ "0" ],
            "DIA8": [ "0" ],
            "DIA9": [ "0" ],
            "DOB0": [ 1277 ],
            "DOB1": [ 1262 ],
            "DOB2": [ 1515 ],
            "DOB3": [ 1459 ],
            "OCEA": [ "1" ],
            "OCEB": [ "1" ],
            "RSTA": [ "0" ],
            "RSTB": [ "0" ],
            "WEA": [ 2358 ],
            "WEB": [ "0" ]
          }
        },
        "mem_addr_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1185 ],
            "C": [ 171 ],
            "D": [ 1410 ],
            "Z": [ 2318 ]
          }
        },
        "mem_addr_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1184 ],
            "C": [ 191 ],
            "D": [ 1410 ],
            "Z": [ 2317 ]
          }
        },
        "mem_addr_LUT4_Z_10": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1162 ],
            "C": [ 370 ],
            "D": [ 1410 ],
            "Z": [ 2321 ]
          }
        },
        "mem_addr_LUT4_Z_11": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1166 ],
            "C": [ 410 ],
            "D": [ 1410 ],
            "Z": [ 2319 ]
          }
        },
        "mem_addr_LUT4_Z_12": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 682 ],
            "B": [ 146 ],
            "C": [ 1391 ],
            "D": [ 1388 ],
            "Z": [ 2420 ]
          }
        },
        "mem_addr_LUT4_Z_13": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1167 ],
            "C": [ 390 ],
            "D": [ 1410 ],
            "Z": [ 2320 ]
          }
        },
        "mem_addr_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1156 ],
            "C": [ 211 ],
            "D": [ 1410 ],
            "Z": [ 2316 ]
          }
        },
        "mem_addr_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1155 ],
            "C": [ 231 ],
            "D": [ 1410 ],
            "Z": [ 2315 ]
          }
        },
        "mem_addr_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1150 ],
            "C": [ 251 ],
            "D": [ 1410 ],
            "Z": [ 2326 ]
          }
        },
        "mem_addr_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1149 ],
            "C": [ 271 ],
            "D": [ 1410 ],
            "Z": [ 2325 ]
          }
        },
        "mem_addr_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1153 ],
            "C": [ 291 ],
            "D": [ 1410 ],
            "Z": [ 2324 ]
          }
        },
        "mem_addr_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1152 ],
            "C": [ 311 ],
            "D": [ 1410 ],
            "Z": [ 2323 ]
          }
        },
        "mem_addr_LUT4_Z_8": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1163 ],
            "C": [ 331 ],
            "D": [ 1410 ],
            "Z": [ 2322 ]
          }
        },
        "mem_addr_LUT4_Z_9": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 685 ],
            "C": [ 25 ],
            "D": [ 1410 ],
            "Z": [ 2419 ]
          }
        },
        "mem_addr_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 468 ],
            "B": [ 448 ],
            "C": [ 136 ],
            "D": [ 127 ],
            "Z": [ 1413 ]
          }
        },
        "mem_addr_LUT4_Z_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1173 ],
            "B": [ 1174 ],
            "C": [ 1171 ],
            "D": [ 1170 ],
            "Z": [ 1417 ]
          }
        },
        "mem_addr_LUT4_Z_D_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1177 ],
            "B": [ 131 ],
            "C": [ 1391 ],
            "D": [ 1388 ],
            "Z": [ 1414 ]
          }
        },
        "mem_addr_LUT4_Z_D_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1391 ],
            "D": [ 1388 ],
            "Z": [ 1410 ]
          }
        },
        "mult1.A_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2422 ],
            "CLK": [ 2 ],
            "DI": [ 2337 ],
            "LSR": [ 2423 ],
            "Q": [ 2424 ]
          }
        },
        "mult1.A_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2422 ],
            "CLK": [ 2 ],
            "DI": [ 2336 ],
            "LSR": [ 2425 ],
            "Q": [ 2426 ]
          }
        },
        "mult1.A_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2422 ],
            "CLK": [ 2 ],
            "DI": [ 666 ],
            "LSR": [ 2427 ],
            "Q": [ 2428 ]
          }
        },
        "mult1.A_TRELLIS_FF_Q_10_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2427 ]
          }
        },
        "mult1.A_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2422 ],
            "CLK": [ 2 ],
            "DI": [ 731 ],
            "LSR": [ 2429 ],
            "Q": [ 2430 ]
          }
        },
        "mult1.A_TRELLIS_FF_Q_11_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2429 ]
          }
        },
        "mult1.A_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2422 ],
            "CLK": [ 2 ],
            "DI": [ 691 ],
            "LSR": [ 2431 ],
            "Q": [ 2432 ]
          }
        },
        "mult1.A_TRELLIS_FF_Q_12_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2431 ]
          }
        },
        "mult1.A_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2422 ],
            "CLK": [ 2 ],
            "DI": [ 709 ],
            "LSR": [ 2433 ],
            "Q": [ 2434 ]
          }
        },
        "mult1.A_TRELLIS_FF_Q_13_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2433 ]
          }
        },
        "mult1.A_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2422 ],
            "CLK": [ 2 ],
            "DI": [ 698 ],
            "LSR": [ 2435 ],
            "Q": [ 2436 ]
          }
        },
        "mult1.A_TRELLIS_FF_Q_14_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2435 ]
          }
        },
        "mult1.A_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2422 ],
            "CLK": [ 2 ],
            "DI": [ 700 ],
            "LSR": [ 2437 ],
            "Q": [ 2438 ]
          }
        },
        "mult1.A_TRELLIS_FF_Q_15_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2437 ]
          }
        },
        "mult1.A_TRELLIS_FF_Q_1_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2425 ]
          }
        },
        "mult1.A_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2422 ],
            "CLK": [ 2 ],
            "DI": [ 2335 ],
            "LSR": [ 2439 ],
            "Q": [ 2440 ]
          }
        },
        "mult1.A_TRELLIS_FF_Q_2_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2439 ]
          }
        },
        "mult1.A_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2422 ],
            "CLK": [ 2 ],
            "DI": [ 2334 ],
            "LSR": [ 2441 ],
            "Q": [ 2442 ]
          }
        },
        "mult1.A_TRELLIS_FF_Q_3_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2441 ]
          }
        },
        "mult1.A_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2422 ],
            "CLK": [ 2 ],
            "DI": [ 2332 ],
            "LSR": [ 2443 ],
            "Q": [ 2444 ]
          }
        },
        "mult1.A_TRELLIS_FF_Q_4_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2443 ]
          }
        },
        "mult1.A_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2422 ],
            "CLK": [ 2 ],
            "DI": [ 2331 ],
            "LSR": [ 2445 ],
            "Q": [ 2446 ]
          }
        },
        "mult1.A_TRELLIS_FF_Q_5_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2445 ]
          }
        },
        "mult1.A_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2422 ],
            "CLK": [ 2 ],
            "DI": [ 2330 ],
            "LSR": [ 2447 ],
            "Q": [ 2448 ]
          }
        },
        "mult1.A_TRELLIS_FF_Q_6_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2447 ]
          }
        },
        "mult1.A_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2422 ],
            "CLK": [ 2 ],
            "DI": [ 2329 ],
            "LSR": [ 2449 ],
            "Q": [ 2450 ]
          }
        },
        "mult1.A_TRELLIS_FF_Q_7_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2449 ]
          }
        },
        "mult1.A_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2422 ],
            "CLK": [ 2 ],
            "DI": [ 67 ],
            "LSR": [ 2451 ],
            "Q": [ 2452 ]
          }
        },
        "mult1.A_TRELLIS_FF_Q_8_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2451 ]
          }
        },
        "mult1.A_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2422 ],
            "CLK": [ 2 ],
            "DI": [ 738 ],
            "LSR": [ 2453 ],
            "Q": [ 2454 ]
          }
        },
        "mult1.A_TRELLIS_FF_Q_9_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2453 ]
          }
        },
        "mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2423 ]
          }
        },
        "mult1.B_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2455 ],
            "CLK": [ 2 ],
            "DI": [ 2337 ],
            "LSR": [ 2456 ],
            "Q": [ 2457 ]
          }
        },
        "mult1.B_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2455 ],
            "CLK": [ 2 ],
            "DI": [ 2336 ],
            "LSR": [ 2458 ],
            "Q": [ 2459 ]
          }
        },
        "mult1.B_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2455 ],
            "CLK": [ 2 ],
            "DI": [ 666 ],
            "LSR": [ 2460 ],
            "Q": [ 2461 ]
          }
        },
        "mult1.B_TRELLIS_FF_Q_10_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2460 ]
          }
        },
        "mult1.B_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2455 ],
            "CLK": [ 2 ],
            "DI": [ 731 ],
            "LSR": [ 2462 ],
            "Q": [ 2463 ]
          }
        },
        "mult1.B_TRELLIS_FF_Q_11_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2462 ]
          }
        },
        "mult1.B_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2455 ],
            "CLK": [ 2 ],
            "DI": [ 691 ],
            "LSR": [ 2464 ],
            "Q": [ 2465 ]
          }
        },
        "mult1.B_TRELLIS_FF_Q_12_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2464 ]
          }
        },
        "mult1.B_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2455 ],
            "CLK": [ 2 ],
            "DI": [ 709 ],
            "LSR": [ 2466 ],
            "Q": [ 2467 ]
          }
        },
        "mult1.B_TRELLIS_FF_Q_13_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2466 ]
          }
        },
        "mult1.B_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2455 ],
            "CLK": [ 2 ],
            "DI": [ 698 ],
            "LSR": [ 2468 ],
            "Q": [ 2469 ]
          }
        },
        "mult1.B_TRELLIS_FF_Q_14_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2468 ]
          }
        },
        "mult1.B_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2455 ],
            "CLK": [ 2 ],
            "DI": [ 700 ],
            "LSR": [ 2470 ],
            "Q": [ 2471 ]
          }
        },
        "mult1.B_TRELLIS_FF_Q_15_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2470 ]
          }
        },
        "mult1.B_TRELLIS_FF_Q_1_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2458 ]
          }
        },
        "mult1.B_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2455 ],
            "CLK": [ 2 ],
            "DI": [ 2335 ],
            "LSR": [ 2472 ],
            "Q": [ 2473 ]
          }
        },
        "mult1.B_TRELLIS_FF_Q_2_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2472 ]
          }
        },
        "mult1.B_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2455 ],
            "CLK": [ 2 ],
            "DI": [ 2334 ],
            "LSR": [ 2474 ],
            "Q": [ 2475 ]
          }
        },
        "mult1.B_TRELLIS_FF_Q_3_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2474 ]
          }
        },
        "mult1.B_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2455 ],
            "CLK": [ 2 ],
            "DI": [ 2332 ],
            "LSR": [ 2476 ],
            "Q": [ 2477 ]
          }
        },
        "mult1.B_TRELLIS_FF_Q_4_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2476 ]
          }
        },
        "mult1.B_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2455 ],
            "CLK": [ 2 ],
            "DI": [ 2331 ],
            "LSR": [ 2478 ],
            "Q": [ 2479 ]
          }
        },
        "mult1.B_TRELLIS_FF_Q_5_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2478 ]
          }
        },
        "mult1.B_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2455 ],
            "CLK": [ 2 ],
            "DI": [ 2330 ],
            "LSR": [ 2480 ],
            "Q": [ 2481 ]
          }
        },
        "mult1.B_TRELLIS_FF_Q_6_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2480 ]
          }
        },
        "mult1.B_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2455 ],
            "CLK": [ 2 ],
            "DI": [ 2329 ],
            "LSR": [ 2482 ],
            "Q": [ 2483 ]
          }
        },
        "mult1.B_TRELLIS_FF_Q_7_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2482 ]
          }
        },
        "mult1.B_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2455 ],
            "CLK": [ 2 ],
            "DI": [ 67 ],
            "LSR": [ 2484 ],
            "Q": [ 2485 ]
          }
        },
        "mult1.B_TRELLIS_FF_Q_8_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2484 ]
          }
        },
        "mult1.B_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2455 ],
            "CLK": [ 2 ],
            "DI": [ 738 ],
            "LSR": [ 2486 ],
            "Q": [ 2487 ]
          }
        },
        "mult1.B_TRELLIS_FF_Q_9_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2486 ]
          }
        },
        "mult1.B_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2456 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2488 ],
            "CLK": [ 2 ],
            "DI": [ 2489 ],
            "LSR": [ 2490 ],
            "Q": [ 1447 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2488 ],
            "CLK": [ 2 ],
            "DI": [ 2491 ],
            "LSR": [ 2492 ],
            "Q": [ 1250 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2488 ],
            "CLK": [ 2 ],
            "DI": [ 2493 ],
            "LSR": [ 2494 ],
            "Q": [ 1494 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_10_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2495 ],
            "D": [ 2496 ],
            "Z": [ 2493 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_10_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2494 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2488 ],
            "CLK": [ 2 ],
            "DI": [ 2497 ],
            "LSR": [ 2498 ],
            "Q": [ 1466 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_11_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2495 ],
            "D": [ 2499 ],
            "Z": [ 2497 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_11_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2498 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2488 ],
            "CLK": [ 2 ],
            "DI": [ 2500 ],
            "LSR": [ 2501 ],
            "Q": [ 1470 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_12_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2495 ],
            "D": [ 2502 ],
            "Z": [ 2500 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_12_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2501 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2488 ],
            "CLK": [ 2 ],
            "DI": [ 2503 ],
            "LSR": [ 2504 ],
            "Q": [ 1509 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_13_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2495 ],
            "D": [ 2505 ],
            "Z": [ 2503 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_13_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2504 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2488 ],
            "CLK": [ 2 ],
            "DI": [ 2506 ],
            "LSR": [ 2507 ],
            "Q": [ 1513 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2495 ],
            "D": [ 2508 ],
            "Z": [ 2506 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_14_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2507 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2488 ],
            "CLK": [ 2 ],
            "DI": [ 2509 ],
            "LSR": [ 2510 ],
            "Q": [ 1468 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_15_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2495 ],
            "D": [ 2511 ],
            "Z": [ 2509 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_15_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2510 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2488 ],
            "CLK": [ 2 ],
            "DI": [ 2512 ],
            "LSR": [ 2513 ],
            "Q": [ 1404 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_16_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2495 ],
            "D": [ 2514 ],
            "Z": [ 2512 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_16_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2513 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2488 ],
            "CLK": [ 2 ],
            "DI": [ 2515 ],
            "LSR": [ 2516 ],
            "Q": [ 1537 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_17_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2495 ],
            "D": [ 2517 ],
            "Z": [ 2515 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_17_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2516 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2488 ],
            "CLK": [ 2 ],
            "DI": [ 2518 ],
            "LSR": [ 2519 ],
            "Q": [ 1261 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2495 ],
            "D": [ 2520 ],
            "Z": [ 2518 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_18_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2519 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2488 ],
            "CLK": [ 2 ],
            "DI": [ 2521 ],
            "LSR": [ 2522 ],
            "Q": [ 1276 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_19_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2495 ],
            "D": [ 2523 ],
            "Z": [ 2521 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_19_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2522 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2495 ],
            "D": [ 2524 ],
            "Z": [ 2491 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_1_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2492 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2488 ],
            "CLK": [ 2 ],
            "DI": [ 2525 ],
            "LSR": [ 2526 ],
            "Q": [ 1478 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2488 ],
            "CLK": [ 2 ],
            "DI": [ 2527 ],
            "LSR": [ 2528 ],
            "Q": [ 1285 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_20_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2495 ],
            "D": [ 2529 ],
            "Z": [ 2527 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_20_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2528 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2488 ],
            "CLK": [ 2 ],
            "DI": [ 2530 ],
            "LSR": [ 2531 ],
            "Q": [ 1296 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2495 ],
            "D": [ 2532 ],
            "Z": [ 2530 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_21_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2531 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2488 ],
            "CLK": [ 2 ],
            "DI": [ 2533 ],
            "LSR": [ 2534 ],
            "Q": [ 1315 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_22_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2495 ],
            "D": [ 2535 ],
            "Z": [ 2533 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_22_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2534 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2488 ],
            "CLK": [ 2 ],
            "DI": [ 2536 ],
            "LSR": [ 2537 ],
            "Q": [ 1338 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_23_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2495 ],
            "D": [ 2538 ],
            "Z": [ 2536 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_23_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2537 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2488 ],
            "CLK": [ 2 ],
            "DI": [ 2539 ],
            "LSR": [ 2540 ],
            "Q": [ 1357 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_24_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2495 ],
            "D": [ 2541 ],
            "Z": [ 2539 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_24_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2540 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2488 ],
            "CLK": [ 2 ],
            "DI": [ 2542 ],
            "LSR": [ 2543 ],
            "Q": [ 1376 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_25_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2495 ],
            "D": [ 2544 ],
            "Z": [ 2542 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_25_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2543 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2488 ],
            "CLK": [ 2 ],
            "DI": [ 2545 ],
            "LSR": [ 2546 ],
            "Q": [ 1203 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_26_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2495 ],
            "D": [ 2547 ],
            "Z": [ 2545 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_26_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2546 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2488 ],
            "CLK": [ 2 ],
            "DI": [ 2548 ],
            "LSR": [ 2549 ],
            "Q": [ 1502 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2495 ],
            "D": [ 2550 ],
            "Z": [ 2548 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_27_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2549 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2488 ],
            "CLK": [ 2 ],
            "DI": [ 2551 ],
            "LSR": [ 2552 ],
            "Q": [ 1437 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_28_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2495 ],
            "D": [ 2553 ],
            "Z": [ 2551 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_28_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2552 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_29": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2488 ],
            "CLK": [ 2 ],
            "DI": [ 2554 ],
            "LSR": [ 2555 ],
            "Q": [ 1229 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_29_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2495 ],
            "D": [ 2556 ],
            "Z": [ 2554 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_29_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2555 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2495 ],
            "D": [ 2557 ],
            "Z": [ 2525 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_2_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2526 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2488 ],
            "CLK": [ 2 ],
            "DI": [ 2558 ],
            "LSR": [ 2559 ],
            "Q": [ 1460 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_30": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2488 ],
            "CLK": [ 2 ],
            "DI": [ 2560 ],
            "LSR": [ 2561 ],
            "Q": [ 1435 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2495 ],
            "D": [ 2562 ],
            "Z": [ 2560 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_30_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2561 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_31": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2488 ],
            "CLK": [ 2 ],
            "DI": [ 2563 ],
            "LSR": [ 2564 ],
            "Q": [ 2147 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_31_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2564 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2495 ],
            "D": [ 2565 ],
            "Z": [ 2558 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_3_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2559 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2488 ],
            "CLK": [ 2 ],
            "DI": [ 2566 ],
            "LSR": [ 2567 ],
            "Q": [ 1462 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_4_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2495 ],
            "D": [ 2568 ],
            "Z": [ 2566 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_4_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2567 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2488 ],
            "CLK": [ 2 ],
            "DI": [ 2569 ],
            "LSR": [ 2570 ],
            "Q": [ 1482 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2495 ],
            "D": [ 2571 ],
            "Z": [ 2569 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_5_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2570 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2488 ],
            "CLK": [ 2 ],
            "DI": [ 2572 ],
            "LSR": [ 2573 ],
            "Q": [ 1486 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_6_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2495 ],
            "D": [ 2574 ],
            "Z": [ 2572 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_6_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2573 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2488 ],
            "CLK": [ 2 ],
            "DI": [ 2575 ],
            "LSR": [ 2576 ],
            "Q": [ 1472 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_7_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2495 ],
            "D": [ 2577 ],
            "Z": [ 2575 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_7_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2576 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2488 ],
            "CLK": [ 2 ],
            "DI": [ 2578 ],
            "LSR": [ 2579 ],
            "Q": [ 1464 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_8_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2495 ],
            "D": [ 2580 ],
            "Z": [ 2578 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_8_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2579 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2488 ],
            "CLK": [ 2 ],
            "DI": [ 2581 ],
            "LSR": [ 2582 ],
            "Q": [ 1490 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2495 ],
            "D": [ 2583 ],
            "Z": [ 2581 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_9_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2582 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2495 ],
            "D": [ 2584 ],
            "Z": [ 2489 ]
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2490 ]
          }
        },
        "mult1.init_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2585 ],
            "B": [ 2586 ],
            "C": [ 2587 ],
            "D": [ 2588 ],
            "Z": [ 2589 ]
          }
        },
        "mult1.init_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2590 ],
            "C": [ 2591 ],
            "D": [ 2592 ],
            "Z": [ 2593 ]
          }
        },
        "mult1.init_LUT4_D_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2586 ],
            "C": [ 2587 ],
            "D": [ 2585 ],
            "Z": [ 2594 ]
          }
        },
        "mult1.init_LUT4_D_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2595 ],
            "B": [ 2596 ],
            "C": [ 2597 ],
            "D": [ 2598 ],
            "Z": [ 2592 ]
          }
        },
        "mult1.init_LUT4_D_Z_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2599 ],
            "B": [ 2600 ],
            "C": [ 2601 ],
            "D": [ 2602 ],
            "Z": [ 2591 ]
          }
        },
        "mult1.init_LUT4_D_Z_LUT4_Z_B_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2603 ],
            "B": [ 2604 ],
            "C": [ 2605 ],
            "D": [ 2606 ],
            "Z": [ 2590 ]
          }
        },
        "mult1.init_LUT4_D_Z_LUT4_Z_B_LUT4_Z_2_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2607 ],
            "B": [ 2608 ],
            "C": [ 2609 ],
            "D": [ 2610 ],
            "Z": [ 2606 ]
          }
        },
        "mult1.init_LUT4_D_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2611 ],
            "BLUT": [ 2612 ],
            "C0": [ 2613 ],
            "Z": [ 2614 ]
          }
        },
        "mult1.init_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2615 ],
            "B": [ 2616 ],
            "C": [ 2617 ],
            "D": [ 2618 ],
            "Z": [ 2611 ]
          }
        },
        "mult1.init_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2612 ]
          }
        },
        "mult1.init_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:38.1-53.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2619 ],
            "CLK": [ 2 ],
            "DI": [ 700 ],
            "LSR": [ 2620 ],
            "Q": [ 2588 ]
          }
        },
        "mult1.init_TRELLIS_FF_Q_CE_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2621 ],
            "BLUT": [ 2622 ],
            "C0": [ 2623 ],
            "Z": [ 2619 ]
          }
        },
        "mult1.init_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2321 ],
            "B": [ 2319 ],
            "C": [ 2320 ],
            "D": [ 2624 ],
            "Z": [ 2621 ]
          }
        },
        "mult1.init_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2622 ]
          }
        },
        "mult1.init_TRELLIS_FF_Q_CE_PFUMX_Z_C0_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2624 ],
            "D": [ 2625 ],
            "Z": [ 2455 ]
          }
        },
        "mult1.init_TRELLIS_FF_Q_CE_PFUMX_Z_C0_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2320 ],
            "B": [ 2321 ],
            "C": [ 2623 ],
            "D": [ 1200 ],
            "Z": [ 2626 ]
          }
        },
        "mult1.init_TRELLIS_FF_Q_CE_PFUMX_Z_C0_LUT4_C_1_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2626 ],
            "D": [ 2319 ],
            "Z": [ 2495 ]
          }
        },
        "mult1.init_TRELLIS_FF_Q_CE_PFUMX_Z_C0_LUT4_C_1_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 19 ],
            "B": [ 1799 ],
            "C": [ 1388 ],
            "D": [ 2626 ],
            "Z": [ 2488 ]
          }
        },
        "mult1.init_TRELLIS_FF_Q_CE_PFUMX_Z_C0_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2321 ],
            "B": [ 2627 ],
            "C": [ 2319 ],
            "D": [ 2624 ],
            "Z": [ 2422 ]
          }
        },
        "mult1.init_TRELLIS_FF_Q_CE_PFUMX_Z_C0_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2319 ],
            "B": [ 2321 ],
            "C": [ 2320 ],
            "D": [ 2623 ],
            "Z": [ 2625 ]
          }
        },
        "mult1.init_TRELLIS_FF_Q_CE_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2625 ],
            "D": [ 1336 ],
            "Z": [ 2628 ]
          }
        },
        "mult1.init_TRELLIS_FF_Q_CE_PFUMX_Z_C0_LUT4_D_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2320 ],
            "D": [ 2623 ],
            "Z": [ 2627 ]
          }
        },
        "mult1.init_TRELLIS_FF_Q_CE_PFUMX_Z_C0_LUT4_D_2_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2319 ],
            "B": [ 1336 ],
            "C": [ 2627 ],
            "D": [ 2321 ],
            "Z": [ 2629 ]
          }
        },
        "mult1.init_TRELLIS_FF_Q_CE_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2357 ],
            "D": [ 1200 ],
            "Z": [ 2624 ]
          }
        },
        "mult1.init_TRELLIS_FF_Q_CE_PFUMX_Z_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 685 ],
            "B": [ 25 ],
            "C": [ 2420 ],
            "D": [ 1410 ],
            "Z": [ 2623 ]
          }
        },
        "mult1.init_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2620 ]
          }
        },
        "mult1.mult1.A_CCU2C_A0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2630 ],
            "A1": [ 2631 ],
            "B0": [ 2538 ],
            "B1": [ 2535 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2632 ],
            "COUT": [ 2633 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2634 ],
            "S1": [ 2635 ]
          }
        },
        "mult1.mult1.A_CCU2C_A0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2636 ],
            "A1": [ 2637 ],
            "B0": [ 2544 ],
            "B1": [ 2541 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2638 ],
            "COUT": [ 2632 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2639 ],
            "S1": [ 2640 ]
          }
        },
        "mult1.mult1.A_CCU2C_A0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2641 ],
            "A1": [ 2642 ],
            "B0": [ 2550 ],
            "B1": [ 2547 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2643 ],
            "COUT": [ 2638 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2644 ],
            "S1": [ 2645 ]
          }
        },
        "mult1.mult1.A_CCU2C_A0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2646 ],
            "A1": [ 2647 ],
            "B0": [ 2556 ],
            "B1": [ 2553 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2648 ],
            "COUT": [ 2643 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2649 ],
            "S1": [ 2650 ]
          }
        },
        "mult1.mult1.A_CCU2C_A0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2651 ],
            "A1": [ 2652 ],
            "B0": [ 2517 ],
            "B1": [ 2514 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2653 ],
            "COUT": [ 2654 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2655 ],
            "S1": [ 2656 ]
          }
        },
        "mult1.mult1.A_CCU2C_A0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2657 ],
            "A1": [ 2658 ],
            "B0": [ 2523 ],
            "B1": [ 2520 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2659 ],
            "COUT": [ 2653 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2660 ],
            "S1": [ 2661 ]
          }
        },
        "mult1.mult1.A_CCU2C_A0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2662 ],
            "A1": [ 2663 ],
            "B0": [ 2532 ],
            "B1": [ 2529 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2633 ],
            "COUT": [ 2659 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2664 ],
            "S1": [ 2665 ]
          }
        },
        "mult1.mult1.A_CCU2C_A0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2666 ],
            "A1": [ 2667 ],
            "B0": [ 2668 ],
            "B1": [ 2562 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 2648 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2669 ],
            "S1": [ 2670 ]
          }
        },
        "mult1.mult1.A_CCU2C_A0_S0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2524 ],
            "B1": [ 2584 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2671 ],
            "COUT": [ 2672 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2673 ],
            "S1": [ 2674 ]
          }
        },
        "mult1.mult1.A_CCU2C_A0_S0_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2565 ],
            "B1": [ 2557 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2675 ],
            "COUT": [ 2671 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2676 ],
            "S1": [ 2677 ]
          }
        },
        "mult1.mult1.A_CCU2C_A0_S0_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2571 ],
            "B1": [ 2568 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2678 ],
            "COUT": [ 2675 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2679 ],
            "S1": [ 2680 ]
          }
        },
        "mult1.mult1.A_CCU2C_A0_S0_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2577 ],
            "B1": [ 2574 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2681 ],
            "COUT": [ 2678 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2682 ],
            "S1": [ 2683 ]
          }
        },
        "mult1.mult1.A_CCU2C_A0_S0_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2583 ],
            "B1": [ 2580 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2684 ],
            "COUT": [ 2681 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2685 ],
            "S1": [ 2686 ]
          }
        },
        "mult1.mult1.A_CCU2C_A0_S0_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2499 ],
            "B1": [ 2496 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2687 ],
            "COUT": [ 2684 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2688 ],
            "S1": [ 2689 ]
          }
        },
        "mult1.mult1.A_CCU2C_A0_S0_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2505 ],
            "B1": [ 2502 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2690 ],
            "COUT": [ 2687 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2691 ],
            "S1": [ 2692 ]
          }
        },
        "mult1.mult1.A_CCU2C_A0_S0_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2511 ],
            "B1": [ 2508 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2654 ],
            "COUT": [ 2690 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2693 ],
            "S1": [ 2694 ]
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2695 ],
            "CLK": [ 2 ],
            "DI": [ 2438 ],
            "LSR": [ 2696 ],
            "Q": [ 2666 ]
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2695 ],
            "CLK": [ 2 ],
            "DI": [ 2697 ],
            "LSR": [ "0" ],
            "Q": [ 2652 ]
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2695 ],
            "CLK": [ 2 ],
            "DI": [ 2698 ],
            "LSR": [ "0" ],
            "Q": [ 2636 ]
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_10_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2642 ],
            "C": [ 2454 ],
            "D": [ 2594 ],
            "Z": [ 2698 ]
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2695 ],
            "CLK": [ 2 ],
            "DI": [ 2699 ],
            "LSR": [ "0" ],
            "Q": [ 2642 ]
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_11_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2641 ],
            "C": [ 2428 ],
            "D": [ 2594 ],
            "Z": [ 2699 ]
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2695 ],
            "CLK": [ 2 ],
            "DI": [ 2700 ],
            "LSR": [ "0" ],
            "Q": [ 2641 ]
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_12_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2647 ],
            "C": [ 2430 ],
            "D": [ 2594 ],
            "Z": [ 2700 ]
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2695 ],
            "CLK": [ 2 ],
            "DI": [ 2701 ],
            "LSR": [ "0" ],
            "Q": [ 2647 ]
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_13_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2646 ],
            "C": [ 2432 ],
            "D": [ 2594 ],
            "Z": [ 2701 ]
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2695 ],
            "CLK": [ 2 ],
            "DI": [ 2702 ],
            "LSR": [ "0" ],
            "Q": [ 2646 ]
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_14_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2667 ],
            "C": [ 2434 ],
            "D": [ 2594 ],
            "Z": [ 2702 ]
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2695 ],
            "CLK": [ 2 ],
            "DI": [ 2703 ],
            "LSR": [ "0" ],
            "Q": [ 2667 ]
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_15_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2666 ],
            "C": [ 2436 ],
            "D": [ 2594 ],
            "Z": [ 2703 ]
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2651 ],
            "C": [ 2424 ],
            "D": [ 2594 ],
            "Z": [ 2697 ]
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2695 ],
            "CLK": [ 2 ],
            "DI": [ 2704 ],
            "LSR": [ "0" ],
            "Q": [ 2651 ]
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2658 ],
            "C": [ 2426 ],
            "D": [ 2594 ],
            "Z": [ 2704 ]
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2695 ],
            "CLK": [ 2 ],
            "DI": [ 2705 ],
            "LSR": [ "0" ],
            "Q": [ 2658 ]
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2657 ],
            "C": [ 2440 ],
            "D": [ 2594 ],
            "Z": [ 2705 ]
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2695 ],
            "CLK": [ 2 ],
            "DI": [ 2706 ],
            "LSR": [ "0" ],
            "Q": [ 2657 ]
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_4_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2663 ],
            "C": [ 2442 ],
            "D": [ 2594 ],
            "Z": [ 2706 ]
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2695 ],
            "CLK": [ 2 ],
            "DI": [ 2707 ],
            "LSR": [ "0" ],
            "Q": [ 2663 ]
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_5_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2662 ],
            "C": [ 2444 ],
            "D": [ 2594 ],
            "Z": [ 2707 ]
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2695 ],
            "CLK": [ 2 ],
            "DI": [ 2708 ],
            "LSR": [ "0" ],
            "Q": [ 2662 ]
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_6_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2631 ],
            "C": [ 2446 ],
            "D": [ 2594 ],
            "Z": [ 2708 ]
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2695 ],
            "CLK": [ 2 ],
            "DI": [ 2709 ],
            "LSR": [ "0" ],
            "Q": [ 2631 ]
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_7_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2630 ],
            "C": [ 2448 ],
            "D": [ 2594 ],
            "Z": [ 2709 ]
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2695 ],
            "CLK": [ 2 ],
            "DI": [ 2710 ],
            "LSR": [ "0" ],
            "Q": [ 2630 ]
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_8_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2637 ],
            "C": [ 2450 ],
            "D": [ 2594 ],
            "Z": [ 2710 ]
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2695 ],
            "CLK": [ 2 ],
            "DI": [ 2711 ],
            "LSR": [ "0" ],
            "Q": [ 2637 ]
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_9_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2636 ],
            "C": [ 2452 ],
            "D": [ 2594 ],
            "Z": [ 2711 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2695 ],
            "CLK": [ 2 ],
            "DI": [ 2457 ],
            "LSR": [ 2696 ],
            "Q": [ 2605 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2695 ],
            "CLK": [ 2 ],
            "DI": [ 2712 ],
            "LSR": [ "0" ],
            "Q": [ 2604 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2695 ],
            "CLK": [ 2 ],
            "DI": [ 2713 ],
            "LSR": [ "0" ],
            "Q": [ 2599 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_10_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2600 ],
            "C": [ 2461 ],
            "D": [ 2594 ],
            "Z": [ 2713 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2695 ],
            "CLK": [ 2 ],
            "DI": [ 2714 ],
            "LSR": [ "0" ],
            "Q": [ 2598 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_11_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2599 ],
            "C": [ 2463 ],
            "D": [ 2594 ],
            "Z": [ 2714 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2695 ],
            "CLK": [ 2 ],
            "DI": [ 2715 ],
            "LSR": [ "0" ],
            "Q": [ 2597 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_12_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2598 ],
            "C": [ 2465 ],
            "D": [ 2594 ],
            "Z": [ 2715 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2695 ],
            "CLK": [ 2 ],
            "DI": [ 2716 ],
            "LSR": [ "0" ],
            "Q": [ 2596 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_13_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2597 ],
            "C": [ 2467 ],
            "D": [ 2594 ],
            "Z": [ 2716 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2695 ],
            "CLK": [ 2 ],
            "DI": [ 2717 ],
            "LSR": [ "0" ],
            "Q": [ 2595 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_14_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2596 ],
            "C": [ 2469 ],
            "D": [ 2594 ],
            "Z": [ 2717 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2695 ],
            "CLK": [ 2 ],
            "DI": [ 2718 ],
            "LSR": [ "0" ],
            "Q": [ 2719 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_15_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2595 ],
            "C": [ 2471 ],
            "D": [ 2594 ],
            "Z": [ 2718 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2605 ],
            "C": [ 2459 ],
            "D": [ 2594 ],
            "Z": [ 2712 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2695 ],
            "CLK": [ 2 ],
            "DI": [ 2720 ],
            "LSR": [ "0" ],
            "Q": [ 2603 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2604 ],
            "C": [ 2473 ],
            "D": [ 2594 ],
            "Z": [ 2720 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2695 ],
            "CLK": [ 2 ],
            "DI": [ 2721 ],
            "LSR": [ "0" ],
            "Q": [ 2610 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2603 ],
            "C": [ 2475 ],
            "D": [ 2594 ],
            "Z": [ 2721 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2695 ],
            "CLK": [ 2 ],
            "DI": [ 2722 ],
            "LSR": [ "0" ],
            "Q": [ 2609 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_4_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2610 ],
            "C": [ 2477 ],
            "D": [ 2594 ],
            "Z": [ 2722 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2695 ],
            "CLK": [ 2 ],
            "DI": [ 2723 ],
            "LSR": [ "0" ],
            "Q": [ 2608 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_5_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2609 ],
            "C": [ 2479 ],
            "D": [ 2594 ],
            "Z": [ 2723 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2695 ],
            "CLK": [ 2 ],
            "DI": [ 2724 ],
            "LSR": [ "0" ],
            "Q": [ 2607 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_6_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2608 ],
            "C": [ 2481 ],
            "D": [ 2594 ],
            "Z": [ 2724 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2695 ],
            "CLK": [ 2 ],
            "DI": [ 2725 ],
            "LSR": [ "0" ],
            "Q": [ 2602 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_7_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2607 ],
            "C": [ 2483 ],
            "D": [ 2594 ],
            "Z": [ 2725 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2695 ],
            "CLK": [ 2 ],
            "DI": [ 2726 ],
            "LSR": [ "0" ],
            "Q": [ 2601 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_8_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2602 ],
            "C": [ 2485 ],
            "D": [ 2594 ],
            "Z": [ 2726 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2695 ],
            "CLK": [ 2 ],
            "DI": [ 2727 ],
            "LSR": [ "0" ],
            "Q": [ 2600 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_9_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2601 ],
            "C": [ 2487 ],
            "D": [ 2594 ],
            "Z": [ 2727 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2585 ],
            "B": [ 2586 ],
            "C": [ 2587 ],
            "D": [ 3 ],
            "Z": [ 2695 ]
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2594 ],
            "D": [ 3 ],
            "Z": [ 2696 ]
          }
        },
        "mult1.mult1.count_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2728 ],
            "CLK": [ 2 ],
            "DI": [ 2617 ],
            "LSR": [ 2729 ],
            "Q": [ 2730 ]
          }
        },
        "mult1.mult1.count_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2728 ],
            "CLK": [ 2 ],
            "DI": [ 2616 ],
            "LSR": [ 2729 ],
            "Q": [ 2731 ]
          }
        },
        "mult1.mult1.count_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2728 ],
            "CLK": [ 2 ],
            "DI": [ 2615 ],
            "LSR": [ 2729 ],
            "Q": [ 2732 ]
          }
        },
        "mult1.mult1.count_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2728 ],
            "CLK": [ 2 ],
            "DI": [ 2618 ],
            "LSR": [ 2729 ],
            "Q": [ 2733 ]
          }
        },
        "mult1.mult1.count_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2728 ],
            "CLK": [ 2 ],
            "DI": [ 2734 ],
            "LSR": [ 2729 ],
            "Q": [ 2735 ]
          }
        },
        "mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:83.13-83.22|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 2735 ],
            "B1": [ 2733 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 2736 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2734 ],
            "S1": [ 2618 ]
          }
        },
        "mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:83.13-83.22|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2730 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2737 ],
            "COUT": [ 2738 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2617 ],
            "S1": [ 2739 ]
          }
        },
        "mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:83.13-83.22|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2732 ],
            "B1": [ 2731 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2736 ],
            "COUT": [ 2737 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2615 ],
            "S1": [ 2616 ]
          }
        },
        "mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2586 ],
            "Z": [ 2613 ]
          }
        },
        "mult1.mult1.count_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 3 ],
            "Z": [ 2728 ]
          }
        },
        "mult1.mult1.count_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2586 ],
            "D": [ 2728 ],
            "Z": [ 2729 ]
          }
        },
        "mult1.mult1.done_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2740 ],
            "C": [ 2668 ],
            "D": [ 2495 ],
            "Z": [ 2563 ]
          }
        },
        "mult1.mult1.done_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2741 ],
            "CLK": [ 2 ],
            "DI": [ 2613 ],
            "LSR": [ 2742 ],
            "Q": [ 2740 ]
          }
        },
        "mult1.mult1.done_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2587 ],
            "C": [ 2586 ],
            "D": [ 2585 ],
            "Z": [ 2741 ]
          }
        },
        "mult1.mult1.done_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2742 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2743 ],
            "CLK": [ 2 ],
            "DI": [ 2744 ],
            "LSR": [ 2745 ],
            "Q": [ 2584 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2743 ],
            "CLK": [ 2 ],
            "DI": [ 2746 ],
            "LSR": [ 2747 ],
            "Q": [ 2524 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2743 ],
            "CLK": [ 2 ],
            "DI": [ 2748 ],
            "LSR": [ 2749 ],
            "Q": [ 2496 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_10_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2689 ],
            "Z": [ 2748 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_10_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2749 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2743 ],
            "CLK": [ 2 ],
            "DI": [ 2750 ],
            "LSR": [ 2751 ],
            "Q": [ 2499 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_11_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2688 ],
            "Z": [ 2750 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_11_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2751 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2743 ],
            "CLK": [ 2 ],
            "DI": [ 2752 ],
            "LSR": [ 2753 ],
            "Q": [ 2502 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_12_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2692 ],
            "Z": [ 2752 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_12_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2753 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2743 ],
            "CLK": [ 2 ],
            "DI": [ 2754 ],
            "LSR": [ 2755 ],
            "Q": [ 2505 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_13_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2691 ],
            "Z": [ 2754 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_13_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2755 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2743 ],
            "CLK": [ 2 ],
            "DI": [ 2756 ],
            "LSR": [ 2757 ],
            "Q": [ 2508 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_14_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2694 ],
            "Z": [ 2756 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_14_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2757 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2743 ],
            "CLK": [ 2 ],
            "DI": [ 2758 ],
            "LSR": [ 2759 ],
            "Q": [ 2511 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_15_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2693 ],
            "Z": [ 2758 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_15_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2759 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2743 ],
            "CLK": [ 2 ],
            "DI": [ 2760 ],
            "LSR": [ 2761 ],
            "Q": [ 2514 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_16_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2656 ],
            "Z": [ 2760 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_16_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2761 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2743 ],
            "CLK": [ 2 ],
            "DI": [ 2762 ],
            "LSR": [ 2763 ],
            "Q": [ 2517 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_17_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2655 ],
            "Z": [ 2762 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_17_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2763 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2743 ],
            "CLK": [ 2 ],
            "DI": [ 2764 ],
            "LSR": [ 2765 ],
            "Q": [ 2520 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_18_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2661 ],
            "Z": [ 2764 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_18_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2765 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2743 ],
            "CLK": [ 2 ],
            "DI": [ 2766 ],
            "LSR": [ 2767 ],
            "Q": [ 2523 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_19_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2660 ],
            "Z": [ 2766 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_19_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2767 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2673 ],
            "Z": [ 2746 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_1_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2747 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2743 ],
            "CLK": [ 2 ],
            "DI": [ 2768 ],
            "LSR": [ 2769 ],
            "Q": [ 2557 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2743 ],
            "CLK": [ 2 ],
            "DI": [ 2770 ],
            "LSR": [ 2771 ],
            "Q": [ 2529 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_20_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2665 ],
            "Z": [ 2770 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_20_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2771 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2743 ],
            "CLK": [ 2 ],
            "DI": [ 2772 ],
            "LSR": [ 2773 ],
            "Q": [ 2532 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_21_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2664 ],
            "Z": [ 2772 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_21_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2773 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2743 ],
            "CLK": [ 2 ],
            "DI": [ 2774 ],
            "LSR": [ 2775 ],
            "Q": [ 2535 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_22_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2635 ],
            "Z": [ 2774 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_22_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2775 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2743 ],
            "CLK": [ 2 ],
            "DI": [ 2776 ],
            "LSR": [ 2777 ],
            "Q": [ 2538 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_23_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2634 ],
            "Z": [ 2776 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_23_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2777 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2743 ],
            "CLK": [ 2 ],
            "DI": [ 2778 ],
            "LSR": [ 2779 ],
            "Q": [ 2541 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_24_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2640 ],
            "Z": [ 2778 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_24_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2779 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2743 ],
            "CLK": [ 2 ],
            "DI": [ 2780 ],
            "LSR": [ 2781 ],
            "Q": [ 2544 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_25_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2639 ],
            "Z": [ 2780 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_25_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2781 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2743 ],
            "CLK": [ 2 ],
            "DI": [ 2782 ],
            "LSR": [ 2783 ],
            "Q": [ 2547 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_26_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2645 ],
            "Z": [ 2782 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_26_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2783 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2743 ],
            "CLK": [ 2 ],
            "DI": [ 2784 ],
            "LSR": [ 2785 ],
            "Q": [ 2550 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_27_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2644 ],
            "Z": [ 2784 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_27_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2785 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2743 ],
            "CLK": [ 2 ],
            "DI": [ 2786 ],
            "LSR": [ 2787 ],
            "Q": [ 2553 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_28_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2650 ],
            "Z": [ 2786 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_28_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2787 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_29": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2743 ],
            "CLK": [ 2 ],
            "DI": [ 2788 ],
            "LSR": [ 2789 ],
            "Q": [ 2556 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_29_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2649 ],
            "Z": [ 2788 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_29_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2789 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2677 ],
            "Z": [ 2768 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_2_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2769 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2743 ],
            "CLK": [ 2 ],
            "DI": [ 2790 ],
            "LSR": [ 2791 ],
            "Q": [ 2565 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_30": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2743 ],
            "CLK": [ 2 ],
            "DI": [ 2792 ],
            "LSR": [ 2793 ],
            "Q": [ 2562 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_30_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2670 ],
            "Z": [ 2792 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_30_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2793 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_31": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2743 ],
            "CLK": [ 2 ],
            "DI": [ 2794 ],
            "LSR": [ 2795 ],
            "Q": [ 2668 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_31_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2669 ],
            "Z": [ 2794 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_31_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2795 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2676 ],
            "Z": [ 2790 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_3_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2791 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2743 ],
            "CLK": [ 2 ],
            "DI": [ 2796 ],
            "LSR": [ 2797 ],
            "Q": [ 2568 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_4_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2680 ],
            "Z": [ 2796 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_4_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2797 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2743 ],
            "CLK": [ 2 ],
            "DI": [ 2798 ],
            "LSR": [ 2799 ],
            "Q": [ 2571 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_5_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2679 ],
            "Z": [ 2798 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_5_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2799 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2743 ],
            "CLK": [ 2 ],
            "DI": [ 2800 ],
            "LSR": [ 2801 ],
            "Q": [ 2574 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_6_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2683 ],
            "Z": [ 2800 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_6_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2801 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2743 ],
            "CLK": [ 2 ],
            "DI": [ 2802 ],
            "LSR": [ 2803 ],
            "Q": [ 2577 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_7_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2682 ],
            "Z": [ 2802 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_7_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2803 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2743 ],
            "CLK": [ 2 ],
            "DI": [ 2804 ],
            "LSR": [ 2805 ],
            "Q": [ 2580 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_8_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2686 ],
            "Z": [ 2804 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_8_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2805 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2743 ],
            "CLK": [ 2 ],
            "DI": [ 2806 ],
            "LSR": [ 2807 ],
            "Q": [ 2583 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_9_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2685 ],
            "Z": [ 2806 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_9_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2807 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011110000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2585 ],
            "C": [ 2586 ],
            "D": [ 2587 ],
            "Z": [ 2743 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2585 ],
            "C": [ 2587 ],
            "D": [ 2674 ],
            "Z": [ 2744 ]
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2745 ]
          }
        },
        "mult1.mult1.state_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2808 ],
            "LSR": [ 2809 ],
            "Q": [ 2586 ]
          }
        },
        "mult1.mult1.state_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2810 ],
            "LSR": [ 2811 ],
            "Q": [ 2585 ]
          }
        },
        "mult1.mult1.state_TRELLIS_FF_Q_1_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2811 ]
          }
        },
        "mult1.mult1.state_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2812 ],
            "LSR": [ 2813 ],
            "Q": [ 2587 ]
          }
        },
        "mult1.mult1.state_TRELLIS_FF_Q_2_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2813 ]
          }
        },
        "mult1.mult1.state_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2593 ],
            "B": [ 2594 ],
            "C": [ 2614 ],
            "D": [ 2589 ],
            "Z": [ 2808 ]
          }
        },
        "mult1.mult1.state_TRELLIS_FF_Q_DI_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2586 ],
            "D": [ 2587 ],
            "Z": [ 2810 ]
          }
        },
        "mult1.mult1.state_TRELLIS_FF_Q_DI_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2593 ],
            "B": [ 2594 ],
            "C": [ 2589 ],
            "D": [ 2814 ],
            "Z": [ 2812 ]
          }
        },
        "mult1.mult1.state_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2586 ],
            "B": [ 2719 ],
            "C": [ 2585 ],
            "D": [ 2587 ],
            "Z": [ 2814 ]
          }
        },
        "mult1.mult1.state_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2809 ]
          }
        },
        "per_uart.d_in_uart_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2815 ],
            "CLK": [ 2 ],
            "DI": [ 67 ],
            "LSR": [ "0" ],
            "Q": [ 2816 ]
          }
        },
        "per_uart.d_in_uart_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2815 ],
            "CLK": [ 2 ],
            "DI": [ 738 ],
            "LSR": [ "0" ],
            "Q": [ 2817 ]
          }
        },
        "per_uart.d_in_uart_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2815 ],
            "CLK": [ 2 ],
            "DI": [ 666 ],
            "LSR": [ "0" ],
            "Q": [ 2818 ]
          }
        },
        "per_uart.d_in_uart_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2815 ],
            "CLK": [ 2 ],
            "DI": [ 731 ],
            "LSR": [ "0" ],
            "Q": [ 2819 ]
          }
        },
        "per_uart.d_in_uart_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2815 ],
            "CLK": [ 2 ],
            "DI": [ 691 ],
            "LSR": [ "0" ],
            "Q": [ 2820 ]
          }
        },
        "per_uart.d_in_uart_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2815 ],
            "CLK": [ 2 ],
            "DI": [ 709 ],
            "LSR": [ "0" ],
            "Q": [ 2821 ]
          }
        },
        "per_uart.d_in_uart_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2815 ],
            "CLK": [ 2 ],
            "DI": [ 698 ],
            "LSR": [ "0" ],
            "Q": [ 2822 ]
          }
        },
        "per_uart.d_in_uart_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2815 ],
            "CLK": [ 2 ],
            "DI": [ 700 ],
            "LSR": [ "0" ],
            "Q": [ 2823 ]
          }
        },
        "per_uart.d_in_uart_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2628 ],
            "D": [ 2357 ],
            "Z": [ 2815 ]
          }
        },
        "per_uart.d_out_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:45.1-51.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2824 ],
            "LSR": [ 2825 ],
            "Q": [ 1441 ]
          }
        },
        "per_uart.d_out_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:45.1-51.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2826 ],
            "LSR": [ 2827 ],
            "Q": [ 1434 ]
          }
        },
        "per_uart.d_out_TRELLIS_FF_Q_1_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2629 ],
            "D": [ 2628 ],
            "Z": [ 2827 ]
          }
        },
        "per_uart.d_out_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:45.1-51.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2828 ],
            "LSR": [ 2829 ],
            "Q": [ 1399 ]
          }
        },
        "per_uart.d_out_TRELLIS_FF_Q_2_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2629 ],
            "D": [ 2628 ],
            "Z": [ 2829 ]
          }
        },
        "per_uart.d_out_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:45.1-51.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2830 ],
            "LSR": [ 2831 ],
            "Q": [ 1505 ]
          }
        },
        "per_uart.d_out_TRELLIS_FF_Q_3_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2629 ],
            "D": [ 2628 ],
            "Z": [ 2831 ]
          }
        },
        "per_uart.d_out_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:45.1-51.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2832 ],
            "LSR": [ 2833 ],
            "Q": [ 1501 ]
          }
        },
        "per_uart.d_out_TRELLIS_FF_Q_4_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2629 ],
            "D": [ 2628 ],
            "Z": [ 2833 ]
          }
        },
        "per_uart.d_out_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:45.1-51.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2834 ],
            "LSR": [ 2835 ],
            "Q": [ 1217 ]
          }
        },
        "per_uart.d_out_TRELLIS_FF_Q_5_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2629 ],
            "D": [ 2628 ],
            "Z": [ 2835 ]
          }
        },
        "per_uart.d_out_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:45.1-51.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2836 ],
            "LSR": [ 2837 ],
            "Q": [ 1426 ]
          }
        },
        "per_uart.d_out_TRELLIS_FF_Q_6_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2629 ],
            "D": [ 2628 ],
            "Z": [ 2837 ]
          }
        },
        "per_uart.d_out_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:45.1-51.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2838 ],
            "LSR": [ 2839 ],
            "Q": [ 1356 ]
          }
        },
        "per_uart.d_out_TRELLIS_FF_Q_7_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2629 ],
            "D": [ 2628 ],
            "Z": [ 2839 ]
          }
        },
        "per_uart.d_out_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:45.1-51.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2840 ],
            "LSR": [ 2841 ],
            "Q": [ 1337 ]
          }
        },
        "per_uart.d_out_TRELLIS_FF_Q_8_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2629 ],
            "D": [ 2628 ],
            "Z": [ 2841 ]
          }
        },
        "per_uart.d_out_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:45.1-51.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2842 ],
            "LSR": [ 2843 ],
            "Q": [ 1327 ]
          }
        },
        "per_uart.d_out_TRELLIS_FF_Q_9_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2629 ],
            "D": [ 2628 ],
            "Z": [ 2843 ]
          }
        },
        "per_uart.d_out_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2629 ],
            "D": [ 2628 ],
            "Z": [ 2825 ]
          }
        },
        "per_uart.ledout_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2844 ],
            "CLK": [ 2 ],
            "DI": [ 709 ],
            "LSR": [ "0" ],
            "Q": [ 4 ]
          }
        },
        "per_uart.ledout_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2629 ],
            "D": [ 2357 ],
            "Z": [ 2844 ]
          }
        },
        "per_uart.ledout_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2357 ],
            "D": [ 1201 ],
            "Z": [ 2358 ]
          }
        },
        "per_uart.ledout_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 31 ],
            "C": [ 2845 ],
            "D": [ 19 ],
            "Z": [ 2357 ]
          }
        },
        "per_uart.ledout_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1781 ],
            "B": [ 19 ],
            "C": [ 2845 ],
            "D": [ 2846 ],
            "Z": [ 2847 ]
          }
        },
        "per_uart.ledout_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_C_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2847 ],
            "D": [ 645 ],
            "Z": [ 1567 ]
          }
        },
        "per_uart.ledout_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_C_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 645 ],
            "D": [ 2847 ],
            "Z": [ 1546 ]
          }
        },
        "per_uart.ledout_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 32 ],
            "C": [ 39 ],
            "D": [ 33 ],
            "Z": [ 2845 ]
          }
        },
        "per_uart.ledout_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2848 ],
            "BLUT": [ 2849 ],
            "C0": [ 645 ],
            "Z": [ 2846 ]
          }
        },
        "per_uart.ledout_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2848 ]
          }
        },
        "per_uart.ledout_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 640 ],
            "B": [ 650 ],
            "C": [ 649 ],
            "D": [ 648 ],
            "Z": [ 2849 ]
          }
        },
        "per_uart.uart0.enable16_counter_CCU2C_A0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2850 ],
            "A1": [ 2851 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2852 ],
            "COUT": [ 2853 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2854 ],
            "S1": [ 2855 ]
          }
        },
        "per_uart.uart0.enable16_counter_CCU2C_A0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2856 ],
            "A1": [ 2857 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2858 ],
            "COUT": [ 2852 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2859 ],
            "S1": [ 2860 ]
          }
        },
        "per_uart.uart0.enable16_counter_CCU2C_A0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2861 ],
            "A1": [ 2862 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2863 ],
            "COUT": [ 2858 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2864 ],
            "S1": [ 2865 ]
          }
        },
        "per_uart.uart0.enable16_counter_CCU2C_A0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2866 ],
            "A1": [ 2867 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2868 ],
            "COUT": [ 2863 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2869 ],
            "S1": [ 2870 ]
          }
        },
        "per_uart.uart0.enable16_counter_CCU2C_A0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2871 ],
            "A1": [ 2872 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2873 ],
            "COUT": [ 2874 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2875 ],
            "S1": [ 2876 ]
          }
        },
        "per_uart.uart0.enable16_counter_CCU2C_A0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2877 ],
            "A1": [ 2878 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2879 ],
            "COUT": [ 2873 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2880 ],
            "S1": [ 2881 ]
          }
        },
        "per_uart.uart0.enable16_counter_CCU2C_A0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2882 ],
            "A1": [ 2883 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2853 ],
            "COUT": [ 2879 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2884 ],
            "S1": [ 2885 ]
          }
        },
        "per_uart.uart0.enable16_counter_CCU2C_A0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2886 ],
            "A1": [ 2887 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 2868 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2888 ],
            "S1": [ 2889 ]
          }
        },
        "per_uart.uart0.enable16_counter_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2876 ],
            "LSR": [ 2890 ],
            "Q": [ 2872 ]
          }
        },
        "per_uart.uart0.enable16_counter_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2875 ],
            "LSR": [ 2890 ],
            "Q": [ 2871 ]
          }
        },
        "per_uart.uart0.enable16_counter_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2865 ],
            "LSR": [ 2890 ],
            "Q": [ 2862 ]
          }
        },
        "per_uart.uart0.enable16_counter_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2864 ],
            "LSR": [ 2890 ],
            "Q": [ 2861 ]
          }
        },
        "per_uart.uart0.enable16_counter_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:69.162-69.213"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2870 ],
            "LSR": [ 2890 ],
            "Q": [ 2867 ]
          }
        },
        "per_uart.uart0.enable16_counter_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:69.162-69.213"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2869 ],
            "LSR": [ 2890 ],
            "Q": [ 2866 ]
          }
        },
        "per_uart.uart0.enable16_counter_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2889 ],
            "LSR": [ 2890 ],
            "Q": [ 2887 ]
          }
        },
        "per_uart.uart0.enable16_counter_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2888 ],
            "LSR": [ 2890 ],
            "Q": [ 2886 ]
          }
        },
        "per_uart.uart0.enable16_counter_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2881 ],
            "LSR": [ 2890 ],
            "Q": [ 2878 ]
          }
        },
        "per_uart.uart0.enable16_counter_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2880 ],
            "LSR": [ 2890 ],
            "Q": [ 2877 ]
          }
        },
        "per_uart.uart0.enable16_counter_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2885 ],
            "LSR": [ 2890 ],
            "Q": [ 2883 ]
          }
        },
        "per_uart.uart0.enable16_counter_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2884 ],
            "LSR": [ 2890 ],
            "Q": [ 2882 ]
          }
        },
        "per_uart.uart0.enable16_counter_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2855 ],
            "LSR": [ 2890 ],
            "Q": [ 2851 ]
          }
        },
        "per_uart.uart0.enable16_counter_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2854 ],
            "LSR": [ 2890 ],
            "Q": [ 2850 ]
          }
        },
        "per_uart.uart0.enable16_counter_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2860 ],
            "LSR": [ 2890 ],
            "Q": [ 2857 ]
          }
        },
        "per_uart.uart0.enable16_counter_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2859 ],
            "LSR": [ 2890 ],
            "Q": [ 2856 ]
          }
        },
        "per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2891 ],
            "D": [ 3 ],
            "Z": [ 2890 ]
          }
        },
        "per_uart.uart0.rx_ack_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2892 ],
            "B": [ 2893 ],
            "C": [ 2894 ],
            "D": [ 2895 ],
            "Z": [ 2896 ]
          }
        },
        "per_uart.uart0.rx_ack_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2895 ],
            "B": [ 2894 ],
            "C": [ 2892 ],
            "D": [ 2897 ],
            "Z": [ 2898 ]
          }
        },
        "per_uart.uart0.rx_ack_LUT4_C_A_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2895 ],
            "C": [ 3 ],
            "D": [ 2894 ],
            "Z": [ 2899 ]
          }
        },
        "per_uart.uart0.rx_ack_LUT4_C_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2891 ],
            "C": [ 2900 ],
            "D": [ 2901 ],
            "Z": [ 2895 ]
          }
        },
        "per_uart.uart0.rx_ack_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2844 ],
            "CLK": [ 2 ],
            "DI": [ 698 ],
            "LSR": [ "0" ],
            "Q": [ 2892 ]
          }
        },
        "per_uart.uart0.rx_avail_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2629 ],
            "D": [ 2897 ],
            "Z": [ 2840 ]
          }
        },
        "per_uart.uart0.rx_avail_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2629 ],
            "D": [ 2902 ],
            "Z": [ 2842 ]
          }
        },
        "per_uart.uart0.rx_avail_LUT4_D_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2628 ],
            "D": [ 2903 ],
            "Z": [ 2836 ]
          }
        },
        "per_uart.uart0.rx_avail_LUT4_D_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2628 ],
            "D": [ 2904 ],
            "Z": [ 2834 ]
          }
        },
        "per_uart.uart0.rx_avail_LUT4_D_Z_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2628 ],
            "D": [ 2905 ],
            "Z": [ 2832 ]
          }
        },
        "per_uart.uart0.rx_avail_LUT4_D_Z_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2628 ],
            "D": [ 2906 ],
            "Z": [ 2830 ]
          }
        },
        "per_uart.uart0.rx_avail_LUT4_D_Z_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2628 ],
            "D": [ 2907 ],
            "Z": [ 2828 ]
          }
        },
        "per_uart.uart0.rx_avail_LUT4_D_Z_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2628 ],
            "D": [ 2908 ],
            "Z": [ 2826 ]
          }
        },
        "per_uart.uart0.rx_avail_LUT4_D_Z_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2628 ],
            "D": [ 2909 ],
            "Z": [ 2824 ]
          }
        },
        "per_uart.uart0.rx_avail_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2898 ],
            "LSR": [ 2910 ],
            "Q": [ 2897 ]
          }
        },
        "per_uart.uart0.rx_avail_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2910 ]
          }
        },
        "per_uart.uart0.rx_bitcount_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2911 ],
            "CLK": [ 2 ],
            "DI": [ 2912 ],
            "LSR": [ 2913 ],
            "Q": [ 2914 ]
          }
        },
        "per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2911 ],
            "CLK": [ 2 ],
            "DI": [ 2915 ],
            "LSR": [ 2916 ],
            "Q": [ 2917 ]
          }
        },
        "per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2918 ],
            "B": [ 2919 ],
            "C": [ 2917 ],
            "D": [ 2920 ],
            "Z": [ 2915 ]
          }
        },
        "per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_1_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2916 ]
          }
        },
        "per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2911 ],
            "CLK": [ 2 ],
            "DI": [ 2921 ],
            "LSR": [ 2922 ],
            "Q": [ 2918 ]
          }
        },
        "per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2918 ],
            "C": [ 2919 ],
            "D": [ 2920 ],
            "Z": [ 2921 ]
          }
        },
        "per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_2_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2922 ]
          }
        },
        "per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2911 ],
            "CLK": [ 2 ],
            "DI": [ 2923 ],
            "LSR": [ 2924 ],
            "Q": [ 2919 ]
          }
        },
        "per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2919 ],
            "D": [ 2920 ],
            "Z": [ 2923 ]
          }
        },
        "per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_3_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2924 ]
          }
        },
        "per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2925 ],
            "BLUT": [ 2926 ],
            "C0": [ 2920 ],
            "Z": [ 2912 ]
          }
        },
        "per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2918 ],
            "B": [ 2917 ],
            "C": [ 2919 ],
            "D": [ 2914 ],
            "Z": [ 2925 ]
          }
        },
        "per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2926 ]
          }
        },
        "per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2913 ]
          }
        },
        "per_uart.uart0.rx_busy_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2891 ],
            "CLK": [ 2 ],
            "DI": [ 2927 ],
            "LSR": [ 2928 ],
            "Q": [ 2920 ]
          }
        },
        "per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2929 ],
            "B": [ 2930 ],
            "C": [ 2894 ],
            "D": [ 2920 ],
            "Z": [ 2927 ]
          }
        },
        "per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2929 ],
            "C": [ 2920 ],
            "D": [ 2931 ],
            "Z": [ 2911 ]
          }
        },
        "per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2929 ],
            "D": [ 2920 ],
            "Z": [ 2900 ]
          }
        },
        "per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_C_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2891 ],
            "B": [ 2900 ],
            "C": [ 2932 ],
            "D": [ 3 ],
            "Z": [ 2933 ]
          }
        },
        "per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_C_Z_LUT4_B_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2918 ],
            "B": [ 2917 ],
            "C": [ 2914 ],
            "D": [ 2919 ],
            "Z": [ 2932 ]
          }
        },
        "per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2918 ],
            "B": [ 2917 ],
            "C": [ 2914 ],
            "D": [ 2919 ],
            "Z": [ 2901 ]
          }
        },
        "per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2934 ],
            "B": [ 2935 ],
            "C": [ 2936 ],
            "D": [ 2937 ],
            "Z": [ 2929 ]
          }
        },
        "per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_LUT4_Z_B_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2938 ],
            "BLUT": [ 2939 ],
            "C0": [ 2919 ],
            "Z": [ 2930 ]
          }
        },
        "per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2918 ],
            "C": [ 2917 ],
            "D": [ 2914 ],
            "Z": [ 2938 ]
          }
        },
        "per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2894 ],
            "B": [ 2918 ],
            "C": [ 2917 ],
            "D": [ 2914 ],
            "Z": [ 2939 ]
          }
        },
        "per_uart.uart0.rx_busy_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2928 ]
          }
        },
        "per_uart.uart0.rx_count16_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2931 ],
            "CLK": [ 2 ],
            "DI": [ 2940 ],
            "LSR": [ 2941 ],
            "Q": [ 2937 ]
          }
        },
        "per_uart.uart0.rx_count16_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2931 ],
            "CLK": [ 2 ],
            "DI": [ 2942 ],
            "LSR": [ 2943 ],
            "Q": [ 2936 ]
          }
        },
        "per_uart.uart0.rx_count16_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2934 ],
            "B": [ 2935 ],
            "C": [ 2936 ],
            "D": [ 2920 ],
            "Z": [ 2942 ]
          }
        },
        "per_uart.uart0.rx_count16_TRELLIS_FF_Q_1_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2943 ]
          }
        },
        "per_uart.uart0.rx_count16_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2931 ],
            "CLK": [ 2 ],
            "DI": [ 2944 ],
            "LSR": [ 2945 ],
            "Q": [ 2935 ]
          }
        },
        "per_uart.uart0.rx_count16_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2934 ],
            "C": [ 2935 ],
            "D": [ 2920 ],
            "Z": [ 2944 ]
          }
        },
        "per_uart.uart0.rx_count16_TRELLIS_FF_Q_2_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2945 ]
          }
        },
        "per_uart.uart0.rx_count16_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2931 ],
            "CLK": [ 2 ],
            "DI": [ 2946 ],
            "LSR": [ 2947 ],
            "Q": [ 2934 ]
          }
        },
        "per_uart.uart0.rx_count16_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2934 ],
            "D": [ 2920 ],
            "Z": [ 2946 ]
          }
        },
        "per_uart.uart0.rx_count16_TRELLIS_FF_Q_3_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2947 ]
          }
        },
        "per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2948 ],
            "BLUT": [ 2949 ],
            "C0": [ 2920 ],
            "Z": [ 2940 ]
          }
        },
        "per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2934 ],
            "B": [ 2935 ],
            "C": [ 2936 ],
            "D": [ 2937 ],
            "Z": [ 2948 ]
          }
        },
        "per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2949 ]
          }
        },
        "per_uart.uart0.rx_count16_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2941 ]
          }
        },
        "per_uart.uart0.rx_data_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2899 ],
            "CLK": [ 2 ],
            "DI": [ 2950 ],
            "LSR": [ "0" ],
            "Q": [ 2951 ]
          }
        },
        "per_uart.uart0.rx_data_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2899 ],
            "CLK": [ 2 ],
            "DI": [ 2952 ],
            "LSR": [ "0" ],
            "Q": [ 2903 ]
          }
        },
        "per_uart.uart0.rx_data_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2899 ],
            "CLK": [ 2 ],
            "DI": [ 2953 ],
            "LSR": [ "0" ],
            "Q": [ 2904 ]
          }
        },
        "per_uart.uart0.rx_data_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2899 ],
            "CLK": [ 2 ],
            "DI": [ 2954 ],
            "LSR": [ "0" ],
            "Q": [ 2905 ]
          }
        },
        "per_uart.uart0.rx_data_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2899 ],
            "CLK": [ 2 ],
            "DI": [ 2955 ],
            "LSR": [ "0" ],
            "Q": [ 2906 ]
          }
        },
        "per_uart.uart0.rx_data_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2899 ],
            "CLK": [ 2 ],
            "DI": [ 2956 ],
            "LSR": [ "0" ],
            "Q": [ 2907 ]
          }
        },
        "per_uart.uart0.rx_data_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2899 ],
            "CLK": [ 2 ],
            "DI": [ 2957 ],
            "LSR": [ "0" ],
            "Q": [ 2908 ]
          }
        },
        "per_uart.uart0.rx_data_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2899 ],
            "CLK": [ 2 ],
            "DI": [ 2958 ],
            "LSR": [ "0" ],
            "Q": [ 2909 ]
          }
        },
        "per_uart.uart0.rx_error_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2629 ],
            "B": [ 2893 ],
            "C": [ 2628 ],
            "D": [ 2951 ],
            "Z": [ 2838 ]
          }
        },
        "per_uart.uart0.rx_error_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2896 ],
            "LSR": [ 2959 ],
            "Q": [ 2893 ]
          }
        },
        "per_uart.uart0.rx_error_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2959 ]
          }
        },
        "per_uart.uart0.rxd_reg_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2933 ],
            "CLK": [ 2 ],
            "DI": [ 2894 ],
            "LSR": [ "0" ],
            "Q": [ 2950 ]
          }
        },
        "per_uart.uart0.rxd_reg_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2933 ],
            "CLK": [ 2 ],
            "DI": [ 2950 ],
            "LSR": [ "0" ],
            "Q": [ 2952 ]
          }
        },
        "per_uart.uart0.rxd_reg_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2933 ],
            "CLK": [ 2 ],
            "DI": [ 2952 ],
            "LSR": [ "0" ],
            "Q": [ 2953 ]
          }
        },
        "per_uart.uart0.rxd_reg_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2933 ],
            "CLK": [ 2 ],
            "DI": [ 2953 ],
            "LSR": [ "0" ],
            "Q": [ 2954 ]
          }
        },
        "per_uart.uart0.rxd_reg_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2933 ],
            "CLK": [ 2 ],
            "DI": [ 2954 ],
            "LSR": [ "0" ],
            "Q": [ 2955 ]
          }
        },
        "per_uart.uart0.rxd_reg_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2933 ],
            "CLK": [ 2 ],
            "DI": [ 2955 ],
            "LSR": [ "0" ],
            "Q": [ 2956 ]
          }
        },
        "per_uart.uart0.rxd_reg_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2933 ],
            "CLK": [ 2 ],
            "DI": [ 2956 ],
            "LSR": [ "0" ],
            "Q": [ 2957 ]
          }
        },
        "per_uart.uart0.rxd_reg_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2933 ],
            "CLK": [ 2 ],
            "DI": [ 2957 ],
            "LSR": [ "0" ],
            "Q": [ 2958 ]
          }
        },
        "per_uart.uart0.tx_bitcount_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3 ],
            "CLK": [ 2 ],
            "DI": [ 2960 ],
            "LSR": [ "0" ],
            "Q": [ 2961 ]
          }
        },
        "per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3 ],
            "CLK": [ 2 ],
            "DI": [ 2962 ],
            "LSR": [ "0" ],
            "Q": [ 2963 ]
          }
        },
        "per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2964 ],
            "BLUT": [ 2965 ],
            "C0": [ 2966 ],
            "Z": [ 2962 ]
          }
        },
        "per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2967 ],
            "C": [ 2968 ],
            "D": [ 2963 ],
            "Z": [ 2964 ]
          }
        },
        "per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2969 ],
            "D": [ 2963 ],
            "Z": [ 2965 ]
          }
        },
        "per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3 ],
            "CLK": [ 2 ],
            "DI": [ 2970 ],
            "LSR": [ "0" ],
            "Q": [ 2967 ]
          }
        },
        "per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2971 ],
            "B": [ 2968 ],
            "C": [ 2972 ],
            "D": [ 2967 ],
            "Z": [ 2970 ]
          }
        },
        "per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3 ],
            "CLK": [ 2 ],
            "DI": [ 2973 ],
            "LSR": [ "0" ],
            "Q": [ 2968 ]
          }
        },
        "per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2972 ],
            "C": [ 2971 ],
            "D": [ 2968 ],
            "Z": [ 2973 ]
          }
        },
        "per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2971 ],
            "B": [ 2974 ],
            "C": [ 2972 ],
            "D": [ 2961 ],
            "Z": [ 2960 ]
          }
        },
        "per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2967 ],
            "C": [ 2968 ],
            "D": [ 2963 ],
            "Z": [ 2974 ]
          }
        },
        "per_uart.uart0.tx_busy_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2975 ],
            "B": [ 2976 ],
            "C": [ 2977 ],
            "D": [ 2902 ],
            "Z": [ 2978 ]
          }
        },
        "per_uart.uart0.tx_busy_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 2979 ],
            "LSR": [ 2980 ],
            "Q": [ 2902 ]
          }
        },
        "per_uart.uart0.tx_busy_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2980 ]
          }
        },
        "per_uart.uart0.tx_count16_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2981 ],
            "CLK": [ 2 ],
            "DI": [ 2982 ],
            "LSR": [ 2983 ],
            "Q": [ 2977 ]
          }
        },
        "per_uart.uart0.tx_count16_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2981 ],
            "CLK": [ 2 ],
            "DI": [ 2984 ],
            "LSR": [ 2985 ],
            "Q": [ 2986 ]
          }
        },
        "per_uart.uart0.tx_count16_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2975 ],
            "B": [ 2976 ],
            "C": [ 2891 ],
            "D": [ 2986 ],
            "Z": [ 2984 ]
          }
        },
        "per_uart.uart0.tx_count16_TRELLIS_FF_Q_1_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2985 ]
          }
        },
        "per_uart.uart0.tx_count16_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2981 ],
            "CLK": [ 2 ],
            "DI": [ 2987 ],
            "LSR": [ 2988 ],
            "Q": [ 2976 ]
          }
        },
        "per_uart.uart0.tx_count16_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2891 ],
            "C": [ 2975 ],
            "D": [ 2976 ],
            "Z": [ 2987 ]
          }
        },
        "per_uart.uart0.tx_count16_TRELLIS_FF_Q_2_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2988 ]
          }
        },
        "per_uart.uart0.tx_count16_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2981 ],
            "CLK": [ 2 ],
            "DI": [ 2989 ],
            "LSR": [ 2990 ],
            "Q": [ 2975 ]
          }
        },
        "per_uart.uart0.tx_count16_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2891 ],
            "D": [ 2975 ],
            "Z": [ 2989 ]
          }
        },
        "per_uart.uart0.tx_count16_TRELLIS_FF_Q_3_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2990 ]
          }
        },
        "per_uart.uart0.tx_count16_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2969 ],
            "D": [ 2891 ],
            "Z": [ 2981 ]
          }
        },
        "per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2991 ],
            "BLUT": [ 2992 ],
            "C0": [ 2977 ],
            "Z": [ 2982 ]
          }
        },
        "per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2975 ],
            "B": [ 2976 ],
            "C": [ 2986 ],
            "D": [ 2891 ],
            "Z": [ 2991 ]
          }
        },
        "per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2975 ],
            "B": [ 2976 ],
            "C": [ 2986 ],
            "D": [ 2891 ],
            "Z": [ 2992 ]
          }
        },
        "per_uart.uart0.tx_count16_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 2983 ]
          }
        },
        "per_uart.uart0.tx_wr_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011101110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2966 ],
            "B": [ 2993 ],
            "C": [ 2902 ],
            "D": [ 2994 ],
            "Z": [ 2979 ]
          }
        },
        "per_uart.uart0.tx_wr_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2902 ],
            "D": [ 2994 ],
            "Z": [ 2969 ]
          }
        },
        "per_uart.uart0.tx_wr_LUT4_D_1_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2995 ],
            "BLUT": [ 2996 ],
            "C0": [ 2961 ],
            "Z": [ 2997 ]
          }
        },
        "per_uart.uart0.tx_wr_LUT4_D_1_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2966 ],
            "B": [ 2963 ],
            "C": [ 2967 ],
            "D": [ 2968 ],
            "Z": [ 2995 ]
          }
        },
        "per_uart.uart0.tx_wr_LUT4_D_1_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2966 ],
            "B": [ 2963 ],
            "C": [ 2967 ],
            "D": [ 2968 ],
            "Z": [ 2996 ]
          }
        },
        "per_uart.uart0.tx_wr_LUT4_D_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2891 ],
            "C": [ 2986 ],
            "D": [ 2978 ],
            "Z": [ 2966 ]
          }
        },
        "per_uart.uart0.tx_wr_LUT4_D_B_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2993 ],
            "D": [ 2966 ],
            "Z": [ 2972 ]
          }
        },
        "per_uart.uart0.tx_wr_LUT4_D_B_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2966 ],
            "D": [ 2969 ],
            "Z": [ 2971 ]
          }
        },
        "per_uart.uart0.tx_wr_LUT4_D_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2968 ],
            "B": [ 2963 ],
            "C": [ 2961 ],
            "D": [ 2967 ],
            "Z": [ 2993 ]
          }
        },
        "per_uart.uart0.tx_wr_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:38.1-42.4|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2844 ],
            "CLK": [ 2 ],
            "DI": [ 700 ],
            "LSR": [ "0" ],
            "Q": [ 2994 ]
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3 ],
            "CLK": [ 2 ],
            "DI": [ 2998 ],
            "LSR": [ "0" ],
            "Q": [ 2999 ]
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3 ],
            "CLK": [ 2 ],
            "DI": [ 3000 ],
            "LSR": [ "0" ],
            "Q": [ 3001 ]
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3002 ],
            "BLUT": [ 3003 ],
            "C0": [ 2997 ],
            "Z": [ 3000 ]
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 2999 ],
            "Z": [ 3002 ]
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2817 ],
            "C": [ 3001 ],
            "D": [ 2969 ],
            "Z": [ 3003 ]
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3 ],
            "CLK": [ 2 ],
            "DI": [ 3004 ],
            "LSR": [ "0" ],
            "Q": [ 3005 ]
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3006 ],
            "BLUT": [ 3007 ],
            "C0": [ 2997 ],
            "Z": [ 3004 ]
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3001 ],
            "Z": [ 3006 ]
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2818 ],
            "C": [ 3005 ],
            "D": [ 2969 ],
            "Z": [ 3007 ]
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3 ],
            "CLK": [ 2 ],
            "DI": [ 3008 ],
            "LSR": [ "0" ],
            "Q": [ 3009 ]
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3010 ],
            "BLUT": [ 3011 ],
            "C0": [ 2997 ],
            "Z": [ 3008 ]
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3005 ],
            "Z": [ 3010 ]
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2819 ],
            "C": [ 3009 ],
            "D": [ 2969 ],
            "Z": [ 3011 ]
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3 ],
            "CLK": [ 2 ],
            "DI": [ 3012 ],
            "LSR": [ "0" ],
            "Q": [ 3013 ]
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3014 ],
            "BLUT": [ 3015 ],
            "C0": [ 2997 ],
            "Z": [ 3012 ]
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3009 ],
            "Z": [ 3014 ]
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2820 ],
            "C": [ 3013 ],
            "D": [ 2969 ],
            "Z": [ 3015 ]
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3 ],
            "CLK": [ 2 ],
            "DI": [ 3016 ],
            "LSR": [ "0" ],
            "Q": [ 3017 ]
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3018 ],
            "BLUT": [ 3019 ],
            "C0": [ 2997 ],
            "Z": [ 3016 ]
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3013 ],
            "Z": [ 3018 ]
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2821 ],
            "C": [ 3017 ],
            "D": [ 2969 ],
            "Z": [ 3019 ]
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3 ],
            "CLK": [ 2 ],
            "DI": [ 3020 ],
            "LSR": [ "0" ],
            "Q": [ 3021 ]
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3022 ],
            "BLUT": [ 3023 ],
            "C0": [ 2997 ],
            "Z": [ 3020 ]
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3017 ],
            "Z": [ 3022 ]
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2822 ],
            "C": [ 3021 ],
            "D": [ 2969 ],
            "Z": [ 3023 ]
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3 ],
            "CLK": [ 2 ],
            "DI": [ 3024 ],
            "LSR": [ "0" ],
            "Q": [ 3025 ]
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3026 ],
            "BLUT": [ 3027 ],
            "C0": [ 2997 ],
            "Z": [ 3024 ]
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3021 ],
            "Z": [ 3026 ]
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2823 ],
            "C": [ 3025 ],
            "D": [ 2969 ],
            "Z": [ 3027 ]
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2816 ],
            "B": [ 2999 ],
            "C": [ 2997 ],
            "D": [ 2969 ],
            "Z": [ 2998 ]
          }
        },
        "per_uart.uart0.uart_rxd1_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:52.1-56.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 5 ],
            "LSR": [ "0" ],
            "Q": [ 3028 ]
          }
        },
        "per_uart.uart0.uart_rxd2_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2894 ],
            "C": [ 2920 ],
            "D": [ 2891 ],
            "Z": [ 2931 ]
          }
        },
        "per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3029 ],
            "B": [ 3030 ],
            "C": [ 3031 ],
            "D": [ 3032 ],
            "Z": [ 2891 ]
          }
        },
        "per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2850 ],
            "B": [ 2851 ],
            "C": [ 2882 ],
            "D": [ 2883 ],
            "Z": [ 3032 ]
          }
        },
        "per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2877 ],
            "B": [ 2878 ],
            "C": [ 2871 ],
            "D": [ 2872 ],
            "Z": [ 3031 ]
          }
        },
        "per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_A_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2886 ],
            "B": [ 2887 ],
            "C": [ 2866 ],
            "D": [ 2867 ],
            "Z": [ 3030 ]
          }
        },
        "per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_A_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2861 ],
            "B": [ 2862 ],
            "C": [ 2856 ],
            "D": [ 2857 ],
            "Z": [ 3029 ]
          }
        },
        "per_uart.uart0.uart_rxd2_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:52.1-56.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3028 ],
            "LSR": [ "0" ],
            "Q": [ 2894 ]
          }
        },
        "per_uart.uart0.uart_txd_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:84.168-84.227"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2972 ],
            "CLK": [ 2 ],
            "DI": [ 3033 ],
            "LSR": [ 3034 ],
            "Q": [ 6 ]
          }
        },
        "per_uart.uart0.uart_txd_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3035 ],
            "BLUT": [ 3036 ],
            "C0": [ 3025 ],
            "Z": [ 3033 ]
          }
        },
        "per_uart.uart0.uart_txd_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2967 ],
            "B": [ 2963 ],
            "C": [ 2961 ],
            "D": [ 2968 ],
            "Z": [ 3035 ]
          }
        },
        "per_uart.uart0.uart_txd_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2967 ],
            "B": [ 2963 ],
            "C": [ 2961 ],
            "D": [ 2968 ],
            "Z": [ 3036 ]
          }
        },
        "per_uart.uart0.uart_txd_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3 ],
            "Z": [ 3034 ]
          }
        }
      },
      "netnames": {
        "CPU.Bimm": {
          "hide_name": 0,
          "bits": [ "0", 650, 649, 648, 645, 644, 643, 68, 642, 65, 124, 640, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53 ],
          "attributes": {
            "hdlname": "CPU Bimm",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:75.14-75.18"
          }
        },
        "CPU.Iimm": {
          "hide_name": 0,
          "bits": [ 641, 647, 639, 638, 646, 644, 643, 68, 642, 65, 124, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53 ],
          "attributes": {
            "hdlname": "CPU Iimm",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:72.14-72.18"
          }
        },
        "CPU.Jimm": {
          "hide_name": 0,
          "bits": [ "0", 647, 639, 638, 646, 644, 643, 68, 642, 65, 124, 641, 15, 17, 16, 655, 654, 653, 652, 651, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53 ],
          "attributes": {
            "hdlname": "CPU Jimm",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:76.14-76.18"
          }
        },
        "CPU.LTU": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "CPU LTU",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:133.16-133.19"
          }
        },
        "CPU.LTU_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 881, 3037, 883, 3038, 865, 3039, 861, 3040, 862, 3041, 878, 3042, 875, 3043, 872, 3044, 868, 3045, 869, 3046, 897, 3047, 894, 3048, 891, 3049, 888, 3050, 885, 3051, 7, 3052, 8, 3053 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 32 33"
          }
        },
        "CPU.LTU_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 114, 3054, 116, 3055, 118, 3056, 120, 3057, 106, 3058, 108, 3059, 110, 3060, 112, 3061, 86, 3062, 88, 3063, 90, 3064, 92, 3065, 94, 3066, 96, 3067, 98, 3068, 100, 3069, 10, 3070 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 32 33"
          }
        },
        "CPU.LTU_LUT4_B_D": {
          "hide_name": 0,
          "bits": [ 11, 9, 12, 13 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.LTU_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 14, 30, 43, 18, 26 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.LTU_LUT4_B_Z_LUT4_Z_1_A": {
          "hide_name": 0,
          "bits": [ 20, 690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.LTU_LUT4_B_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 23, 420, 687, 1098, 38 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.LTU_LUT4_B_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.LTU_LUT4_B_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.LTU_LUT4_C_1_Z": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32"
          }
        },
        "CPU.LTU_LUT4_C_1_Z_PFUMX_ALUT_Z": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40"
          }
        },
        "CPU.LTU_LUT4_C_1_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z": {
          "hide_name": 0,
          "bits": [ 51, 35, 36, 34, 19 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.LTU_LUT4_C_B": {
          "hide_name": 0,
          "bits": [ 44, 693, 701, 667, 712, 661, 733, 69, 740, 66, 746, 63, 779, 853, 785, 61, 789, 59, 71, 845, 796, 839, 802, 833, 808, 820, 815, 57, 822, 55, 73, 11, "1" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:32.22-32.23"
          }
        },
        "CPU.LTU_LUT4_C_B_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 64, 65, 54, 33 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.LTU_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 46, 75, 9, 15, 17, 16 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.LTU_LUT4_C_Z_LUT4_C_1_Z": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20"
          }
        },
        "CPU.LTU_LUT4_C_Z_LUT4_C_1_Z_PFUMX_BLUT_ALUT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24"
          }
        },
        "CPU.LTU_LUT4_C_Z_LUT4_C_1_Z_PFUMX_BLUT_Z": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36"
          }
        },
        "CPU.LTU_LUT4_C_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28"
          }
        },
        "CPU.LTU_LUT4_C_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.LTU_LUT4_C_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.LTU_LUT4_C_Z_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 81, 82, 83, 84, 80 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.LTU_LUT4_C_Z_PFUMX_Z_C0_LUT4_Z_4_A": {
          "hide_name": 0,
          "bits": [ 101, 102, 103, 104 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.LTU_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 20, 27, 28, 29 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.LTU_LUT4_D_Z_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 116, 400, 122, 123 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.PC": {
          "hide_name": 0,
          "bits": [ 25, 146, 410, 390, 370, 331, 311, 291, 271, 251, 231, 211, 191, 171, 151, 567, 547, 527, 507, 131, 468, 448, 127, 136 ],
          "attributes": {
            "hdlname": "CPU PC",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:196.26-196.28"
          }
        },
        "CPU.PC_L6MUX21_SD_1_Z": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.PC_L6MUX21_SD_2_Z": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.PC_PFUMX_C0_1_ALUT": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.PC_PFUMX_C0_1_Z": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.PC_PFUMX_C0_2_ALUT": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.PC_PFUMX_C0_2_BLUT": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.PC_PFUMX_C0_2_Z": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.PC_PFUMX_C0_3_ALUT": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.PC_PFUMX_C0_3_BLUT": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.PC_PFUMX_C0_3_Z": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.PC_PFUMX_C0_ALUT": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.PC_PFUMX_C0_BLUT": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.PC_PFUMX_C0_Z": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10_DI": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_10_LSR": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11_DI": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_11_LSR": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12_DI": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_12_LSR": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13_DI": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_13_LSR": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14_DI": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 247 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 248 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_14_LSR": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15_DI": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 260 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 266 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_15_LSR": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16_DI": {
          "hide_name": 0,
          "bits": [ 269 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 285 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_16_LSR": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17_DI": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 294 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 296 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 297 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 295 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 299 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 300 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 303 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 305 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 306 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 304 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 307 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 308 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_17_LSR": {
          "hide_name": 0,
          "bits": [ 290 ],
          "attributes": {
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18_DI": {
          "hide_name": 0,
          "bits": [ 309 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 312 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 314 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 316 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 317 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 315 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 320 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 313 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 323 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 325 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 326 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 324 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 327 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 328 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_18_LSR": {
          "hide_name": 0,
          "bits": [ 310 ],
          "attributes": {
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19_DI": {
          "hide_name": 0,
          "bits": [ 329 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 332 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 334 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 336 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 337 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 335 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 339 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 340 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 333 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 343 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 345 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 346 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 344 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 347 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 348 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_19_LSR": {
          "hide_name": 0,
          "bits": [ 330 ],
          "attributes": {
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 349 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 351 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 353 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 354 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 352 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 356 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 357 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 350 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 360 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 362 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 363 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 361 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 364 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 365 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_1_LSR": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20_DI": {
          "hide_name": 0,
          "bits": [ 368 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 371 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 373 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 375 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 376 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 378 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 379 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 372 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 382 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 384 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 385 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 383 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 386 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 387 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_20_LSR": {
          "hide_name": 0,
          "bits": [ 369 ],
          "attributes": {
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21_DI": {
          "hide_name": 0,
          "bits": [ 388 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 391 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 393 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 395 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 396 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 394 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 398 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 399 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 392 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 402 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 404 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 405 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 403 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 406 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 407 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_21_LSR": {
          "hide_name": 0,
          "bits": [ 389 ],
          "attributes": {
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22_DI": {
          "hide_name": 0,
          "bits": [ 408 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 411 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 413 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 415 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 416 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 414 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 418 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 412 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 421 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 423 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 424 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 422 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 425 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 426 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_22_LSR": {
          "hide_name": 0,
          "bits": [ 409 ],
          "attributes": {
          }
        },
        "CPU.PC_TRELLIS_FF_Q_23_CE": {
          "hide_name": 0,
          "bits": [ 427 ],
          "attributes": {
          }
        },
        "CPU.PC_TRELLIS_FF_Q_23_LSR": {
          "hide_name": 0,
          "bits": [ 428 ],
          "attributes": {
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 366 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 429 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 431 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 433 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 434 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 432 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 436 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 437 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 430 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 440 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 442 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 443 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 441 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 444 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 445 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_2_LSR": {
          "hide_name": 0,
          "bits": [ 367 ],
          "attributes": {
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 446 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 449 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 451 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 453 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 454 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 452 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 456 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 457 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 450 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 460 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 462 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 463 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 461 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 464 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 465 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_3_LSR": {
          "hide_name": 0,
          "bits": [ 447 ],
          "attributes": {
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 466 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 469 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 471 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 473 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 474 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 472 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 476 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 477 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 470 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 480 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 482 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 483 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 481 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 484 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 485 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_4_LSR": {
          "hide_name": 0,
          "bits": [ 467 ],
          "attributes": {
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5_DI": {
          "hide_name": 0,
          "bits": [ 486 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 488 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 490 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 492 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 493 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 491 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 495 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 496 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 489 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 499 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 501 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 502 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 500 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 503 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 504 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_5_LSR": {
          "hide_name": 0,
          "bits": [ 487 ],
          "attributes": {
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6_DI": {
          "hide_name": 0,
          "bits": [ 505 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 508 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 510 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 512 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 511 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 515 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 516 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 509 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 519 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 521 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 522 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 520 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 523 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 524 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_6_LSR": {
          "hide_name": 0,
          "bits": [ 506 ],
          "attributes": {
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7_DI": {
          "hide_name": 0,
          "bits": [ 525 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 528 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 530 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 532 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 533 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 531 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 535 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 536 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 529 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 539 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 541 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 542 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 540 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 543 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 544 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_7_LSR": {
          "hide_name": 0,
          "bits": [ 526 ],
          "attributes": {
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8_DI": {
          "hide_name": 0,
          "bits": [ 545 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 548 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 550 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 552 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 553 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 551 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 555 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 556 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 549 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 559 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 561 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 562 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 560 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 563 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 564 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_8_LSR": {
          "hide_name": 0,
          "bits": [ 546 ],
          "attributes": {
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9_DI": {
          "hide_name": 0,
          "bits": [ 565 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 568 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 570 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 572 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 573 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 571 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 575 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 576 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 569 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 579 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 581 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 582 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 580 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 583 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 584 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_9_LSR": {
          "hide_name": 0,
          "bits": [ 566 ],
          "attributes": {
          }
        },
        "CPU.PC_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
          }
        },
        "CPU.PC_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 585 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 586 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:354.18-356.25"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 587 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 588 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.PC_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
          }
        },
        "CPU.PCplus4": {
          "hide_name": 0,
          "bits": [ 25, 146, 37, 397, 377, 338, 318, 298, 278, 258, 238, 218, 198, 178, 158, 574, 554, 534, 514, 494, 475, 455, 435, 355 ],
          "attributes": {
            "hdlname": "CPU PCplus4",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.26-200.33"
          }
        },
        "CPU.PCplus4_CCU2C_S0_4_COUT": {
          "hide_name": 0,
          "bits": [ 410, 594, 3071, 595, 3072, 593, 3073, 591, 3074, 592, 3075, 601, 3076, 600, 3077, 599, 3078, 598, 3079, 596, 3080, 597 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25",
            "unused_bits": "2 4 6 8 10 12 14 16 18 20 21"
          }
        },
        "CPU.PCplus4_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "0", 410, 594, 3071, 595, 3072, 593, 3073, 591, 3074, 592, 3075, 601, 3076, 600, 3077, 599, 3078, 598, 3079, 596, 3080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "3 5 7 9 11 13 15 17 19 21"
          }
        },
        "CPU.PCplusImm": {
          "hide_name": 0,
          "bits": [ 25, 589, 420, 401, 381, 342, 322, 302, 282, 262, 242, 222, 202, 182, 162, 578, 558, 538, 518, 498, 479, 459, 439, 359 ],
          "attributes": {
            "hdlname": "CPU PCplusImm",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.26-205.35"
          }
        },
        "CPU.PCplusImm_CCU2C_S0_4_COUT": {
          "hide_name": 0,
          "bits": [ 614, 3081, 617, 3082, 608, 3083, 604, 3084, 605, 3085, 611, 3086, 635, 3087, 632, 3088, 629, 3089, 626, 3090, 621, 3091, 622, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 22 23"
          }
        },
        "CPU.PCplusImm_CCU2C_S0_4_S1": {
          "hide_name": 0,
          "bits": [ 420, 3093, 381, 3094, 322, 3095, 282, 3096, 242, 3097, 202, 3098, 162, 3099, 558, 3100, 518, 3101, 479, 3102, 439, 3103, 623, 3104 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 22 23"
          }
        },
        "CPU.PCplusImm_CCU2C_S0_A0": {
          "hide_name": 0,
          "bits": [ 612, 613, 618, 619, 615, 616, 606, 607, 602, 603, 609, 610, 636, 637, 633, 634, 630, 631, 627, 628, 624, 625, 620 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:30.22-30.23"
          }
        },
        "CPU.PCplusImm_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "0", 3105, 614, 3106, 617, 3107, 608, 3108, 604, 3109, 605, 3110, 611, 3111, 635, 3112, 632, 3113, 629, 3114, 626, 3115, 621, 3116 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23"
          }
        },
        "CPU.Simm": {
          "hide_name": 0,
          "bits": [ 640, 650, 649, 648, 645, 644, 643, 68, 642, 65, 124, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53 ],
          "attributes": {
            "hdlname": "CPU Simm",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:74.14-74.18"
          }
        },
        "CPU.Uimm": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 15, 17, 16, 655, 654, 653, 652, 651, 641, 647, 639, 638, 646, 644, 643, 68, 642, 65, 124, 53 ],
          "attributes": {
            "hdlname": "CPU Uimm",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:71.14-71.18"
          }
        },
        "CPU.aluIn1": {
          "hide_name": 0,
          "bits": [ 45, 880, 703, 670, 714, 882, 863, 864, 859, 860, 751, 879, 876, 877, 873, 874, 870, 871, 866, 867, 898, 899, 895, 896, 892, 893, 889, 890, 886, 887, 884, 12 ],
          "attributes": {
            "hdlname": "CPU aluIn1",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:113.16-113.22"
          }
        },
        "CPU.aluIn2": {
          "hide_name": 0,
          "bits": [ 699, 694, 702, 668, 713, 662, 734, 660, 741, 659, 747, 658, 780, 854, 786, 852, 790, 851, 795, 846, 797, 840, 803, 834, 809, 821, 816, 739, 823, 657, 827, 656 ],
          "attributes": {
            "hdlname": "CPU aluIn2",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:118.16-118.22"
          }
        },
        "CPU.aluIn2_LUT4_Z_13_D": {
          "hide_name": 0,
          "bits": [ 661, 669, 882, 665, 663 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_14_D": {
          "hide_name": 0,
          "bits": [ 667, 669, 670, 671, 689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_14_D_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 672 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluIn2_LUT4_Z_14_D_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 675, 676, 18, 677 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_14_D_LUT4_C_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1146, 686, 1799, 684, 1903, 679, 678 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_14_D_PFUMX_C0_ALUT": {
          "hide_name": 0,
          "bits": [ 692 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_15_D": {
          "hide_name": 0,
          "bits": [ 693, 669, 880, 697, 695 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_16_D": {
          "hide_name": 0,
          "bits": [ 17, 15, 44, 45, 16 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_17_D": {
          "hide_name": 0,
          "bits": [ 701, 669, 703, 704, 707 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_17_D_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 705 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluIn2_LUT4_Z_17_D_LUT4_C_A": {
          "hide_name": 0,
          "bits": [ 673, 674, 740, 859 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_17_D_PFUMX_C0_ALUT": {
          "hide_name": 0,
          "bits": [ 710 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_18_D": {
          "hide_name": 0,
          "bits": [ 712, 669, 714, 715, 729 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_18_D_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 716 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluIn2_LUT4_Z_18_D_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 717, 718, 18 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_18_D_LUT4_C_Z_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1141, 686, 1799, 727, 724, 719, 721 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_18_D_LUT4_C_Z_LUT4_B_Z_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 24, 377, 720 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_18_D_PFUMX_C0_ALUT": {
          "hide_name": 0,
          "bits": [ 732 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_19_D": {
          "hide_name": 0,
          "bits": [ 733, 669, 863, 737, 735 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_20_D": {
          "hide_name": 0,
          "bits": [ 740, 669, 859, 744, 742 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D": {
          "hide_name": 0,
          "bits": [ 748, 17, 15, 746, 751, 16 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_B_1_Z": {
          "hide_name": 0,
          "bits": [ 750 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20"
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 749 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_B_Z_PFUMX_ALUT_Z": {
          "hide_name": 0,
          "bits": [ 752 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36"
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z": {
          "hide_name": 0,
          "bits": [ 755, 20, 754, 18 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 759, 773, 1799, 756, 769 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z_LUT4_C_Z_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 757 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36"
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 760 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 761 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20"
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z_LUT4_C_Z_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 758 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40"
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 763 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32"
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 764 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28"
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z_LUT4_C_Z_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 24, 238, 768 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z_LUT4_C_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 771 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_B_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z_LUT4_C_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 772 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_D_1_Z": {
          "hide_name": 0,
          "bits": [ 777 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28"
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 776 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32"
          }
        },
        "CPU.aluIn2_LUT4_Z_21_D_LUT4_D_Z_PFUMX_ALUT_Z": {
          "hide_name": 0,
          "bits": [ 753 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40"
          }
        },
        "CPU.aluIn2_LUT4_Z_22_D": {
          "hide_name": 0,
          "bits": [ 779, 669, 876, 783, 781 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_23_D": {
          "hide_name": 0,
          "bits": [ 787, 949, 17, 785, 873, 15, 16 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_24_D": {
          "hide_name": 0,
          "bits": [ 789, 669, 870, 793, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_26_D": {
          "hide_name": 0,
          "bits": [ 796, 669, 898, 800, 798 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_27_D": {
          "hide_name": 0,
          "bits": [ 802, 669, 895, 806, 804 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_28_D": {
          "hide_name": 0,
          "bits": [ 808, 669, 892, 813, 811 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_29_D": {
          "hide_name": 0,
          "bits": [ 818, 1010, 17, 815, 889, 15, 16 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_30_D": {
          "hide_name": 0,
          "bits": [ 825, 998, 17, 822, 886, 15, 16 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_3_D": {
          "hide_name": 0,
          "bits": [ 820, 669, 893, 831, 829 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_4_D": {
          "hide_name": 0,
          "bits": [ 833, 669, 896, 837, 835 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_5_D": {
          "hide_name": 0,
          "bits": [ 839, 669, 899, 843, 841 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_6_D": {
          "hide_name": 0,
          "bits": [ 845, 669, 867, 849, 847 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluIn2_LUT4_Z_9_D": {
          "hide_name": 0,
          "bits": [ 853, 669, 877, 857, 855 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluMinus": {
          "hide_name": 0,
          "bits": [ 113, 114, 115, 116, 117, 118, 119, 120, 105, 106, 107, 108, 109, 110, 111, 112, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 9 ],
          "attributes": {
            "hdlname": "CPU aluMinus",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.16-131.24"
          }
        },
        "CPU.aluMinus_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "1", 3117, 881, 3118, 883, 3119, 865, 3120, 861, 3121, 862, 3122, 878, 3123, 875, 3124, 872, 3125, 868, 3126, 869, 3127, 897, 3128, 894, 3129, 891, 3130, 888, 3131, 885, 3132, 7, 7 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31"
          }
        },
        "CPU.aluPlus": {
          "hide_name": 0,
          "bits": [ 121, 590, 419, 400, 380, 341, 321, 301, 281, 261, 241, 221, 201, 181, 161, 577, 557, 537, 517, 497, 478, 458, 438, 358, 810, 828, 817, 917, 824, 915, 912, 913 ],
          "attributes": {
            "hdlname": "CPU aluPlus",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.16-127.23"
          }
        },
        "CPU.aluPlus_CCU2C_S0_3_COUT": {
          "hide_name": 0,
          "bits": [ 3133, 908, 3134, 909, 3135, 902, 3136, 900, 3137, 901, 3138, 907, 3139, 906, 3140, 905, 3141, 903, 3142, 904, 3143, 919, 3144, 918, 3145, 916, 3146, 914, 3147, 910, 3148, 911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25",
            "unused_bits": "0 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 31"
          }
        },
        "CPU.aluPlus_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "0", 3133, 908, 3134, 909, 3135, 902, 3136, 900, 3137, 901, 3138, 907, 3139, 906, 3140, 905, 3141, 903, 3142, 904, 3143, 919, 3144, 918, 3145, 916, 3146, 914, 3147, 910, 3148 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31"
          }
        },
        "CPU.aluReg": {
          "hide_name": 0,
          "bits": [ 27, 696, 708, 690, 730, 664, 736, 977, 743, 970, 755, 959, 782, 856, 949, 945, 792, 938, 934, 848, 799, 842, 805, 836, 812, 830, 1010, 1006, 998, 962, 923, 921 ],
          "attributes": {
            "hdlname": "CPU aluReg",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:120.16-120.22"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_10_DI": {
          "hide_name": 0,
          "bits": [ 924 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 925 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 926 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_11_DI": {
          "hide_name": 0,
          "bits": [ 928 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 929 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 930 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_12_DI": {
          "hide_name": 0,
          "bits": [ 931 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 932 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 933 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_13_DI": {
          "hide_name": 0,
          "bits": [ 935 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 936 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 937 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_14_DI": {
          "hide_name": 0,
          "bits": [ 939 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 940 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 941 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_15_DI": {
          "hide_name": 0,
          "bits": [ 942 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 943 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 944 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_16_DI": {
          "hide_name": 0,
          "bits": [ 946 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_16_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 947 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 948 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_17_DI": {
          "hide_name": 0,
          "bits": [ 950 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 951 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 952 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_18_DI": {
          "hide_name": 0,
          "bits": [ 953 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_18_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 954 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 955 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_19_DI": {
          "hide_name": 0,
          "bits": [ 956 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_19_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 957 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_19_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 958 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 922 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 960 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 961 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_20_DI": {
          "hide_name": 0,
          "bits": [ 964 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_20_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 965 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_20_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 966 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_21_DI": {
          "hide_name": 0,
          "bits": [ 967 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_21_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 968 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_21_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 969 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_22_DI": {
          "hide_name": 0,
          "bits": [ 971 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_22_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 972 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_22_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 973 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_23_DI": {
          "hide_name": 0,
          "bits": [ 974 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_23_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 975 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_23_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 976 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_24_DI": {
          "hide_name": 0,
          "bits": [ 978 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_24_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 979 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_24_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 980 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_25_DI": {
          "hide_name": 0,
          "bits": [ 981 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_25_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 982 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_25_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 983 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_26_DI": {
          "hide_name": 0,
          "bits": [ 984 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_26_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 985 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_26_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 986 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_27_DI": {
          "hide_name": 0,
          "bits": [ 987 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_27_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 988 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_27_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 989 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_28_DI": {
          "hide_name": 0,
          "bits": [ 990 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_28_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 991 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_28_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 992 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_29_DI": {
          "hide_name": 0,
          "bits": [ 993 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_29_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 994 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_29_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 995 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 963 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 996 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 997 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_30_DI": {
          "hide_name": 0,
          "bits": [ 1000 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_30_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1001 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_30_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1002 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_31_DI": {
          "hide_name": 0,
          "bits": [ 1003 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 999 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1004 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1005 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 1007 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1008 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1009 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_5_DI": {
          "hide_name": 0,
          "bits": [ 1011 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1012 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1013 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_6_DI": {
          "hide_name": 0,
          "bits": [ 1014 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1015 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1016 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_7_DI": {
          "hide_name": 0,
          "bits": [ 1017 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1018 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1019 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_8_DI": {
          "hide_name": 0,
          "bits": [ 1020 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1021 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1022 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_9_DI": {
          "hide_name": 0,
          "bits": [ 1023 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1024 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1025 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 920 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluReg_TRELLIS_FF_Q_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1026, 12, 21 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluShamt": {
          "hide_name": 0,
          "bits": [ 1027, 1028, 1029, 1030, 1033 ],
          "attributes": {
            "hdlname": "CPU aluShamt",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:121.16-121.24"
          }
        },
        "CPU.aluShamt_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1031 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.aluShamt_PFUMX_C0_ALUT": {
          "hide_name": 0,
          "bits": [ 1032 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.aluShamt_PFUMX_C0_Z": {
          "hide_name": 0,
          "bits": [ 27, 708, 880, 927, 21 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.aluShamt_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 1035 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluShamt_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 1037 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluShamt_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 1039 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluShamt_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 1041 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluShamt_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1034 ],
          "attributes": {
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:153.4-178.7"
          }
        },
        "CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1042, 1040, 1038, 1036, 1043 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:174.22-174.34|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0_2_COUT": {
          "hide_name": 0,
          "bits": [ "1", 1027, 1047, 3149, 1044, 3150 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:174.22-174.34|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "3 5"
          }
        },
        "CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1047, 3151, 1044, 3152, 1045, 3153 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:174.22-174.34|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25",
            "unused_bits": "1 3 4 5"
          }
        },
        "CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 1040, 3154, 1036, 3155, 1046, 3156 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:174.22-174.34|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29",
            "unused_bits": "1 3 4 5"
          }
        },
        "CPU.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "CPU clk",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:38.12-38.15"
          }
        },
        "CPU.cycles": {
          "hide_name": 0,
          "bits": [ 1083, 1084, 1098, 688, 728, 1088, 1054, 1055, 1048, 1049, 770, 1080, 1075, 1076, 1070, 1071, 1065, 1066, 1059, 1060, 1121, 1122, 1116, 1117, 1111, 1112, 1106, 1107, 1101, 1102, 1092, 1093 ],
          "attributes": {
            "hdlname": "CPU cycles",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:378.16-378.22"
          }
        },
        "CPU.cycles_CCU2C_B0_3_COUT": {
          "hide_name": 0,
          "bits": [ 1083, 1085, 3157, 1089, 3158, 1056, 3159, 1050, 3160, 1051, 3161, 1077, 3162, 1072, 3163, 1067, 3164, 1061, 3165, 1062, 3166, 1118, 3167, 1113, 3168, 1108, 3169, 1103, 3170, 1094, 3171, 1095 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25",
            "unused_bits": "2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 31"
          }
        },
        "CPU.cycles_CCU2C_B0_COUT": {
          "hide_name": 0,
          "bits": [ "0", 1083, 1085, 3157, 1089, 3158, 1056, 3159, 1050, 3160, 1051, 3161, 1077, 3162, 1072, 3163, 1067, 3164, 1061, 3165, 1062, 3166, 1118, 3167, 1113, 3168, 1108, 3169, 1103, 3170, 1094, 3171 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "3 5 7 9 11 13 15 17 19 21 23 25 27 29 31"
          }
        },
        "CPU.cycles_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1086, 1087, 1099, 1100, 1090, 1091, 1057, 1058, 1052, 1053, 1081, 1082, 1078, 1079, 1073, 1074, 1068, 1069, 1063, 1064, 1123, 1124, 1119, 1120, 1114, 1115, 1109, 1110, 1104, 1105, 1096, 1097 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "CPU.instr": {
          "hide_name": 0,
          "bits": [ 35, 36, 32, 39, 31, 640, 650, 649, 648, 645, 15, 17, 16, 655, 654, 653, 652, 651, 641, 647, 639, 638, 646, 644, 643, 68, 642, 65, 124, 53 ],
          "offset": 2,
          "attributes": {
            "hdlname": "CPU instr",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:197.16-197.21"
          }
        },
        "CPU.isJAL": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "hdlname": "CPU isJAL",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:85.9-85.14"
          }
        },
        "CPU.loadstore_addr": {
          "hide_name": 0,
          "bits": [ 685, 682, 1166, 1167, 1162, 1163, 1152, 1153, 1149, 1150, 1155, 1156, 1184, 1185, 1182, 1183, 1179, 1180, 1176, 1177, 1173, 1174, 1170, 1171 ],
          "attributes": {
            "hdlname": "CPU loadstore_addr",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.26-211.40",
            "unused_bits": "14 15"
          }
        },
        "CPU.loadstore_addr_CCU2C_S0_3_B0": {
          "hide_name": 0,
          "bits": [ 1157, 1158, 1164, 1165, 1160, 644, 643, 68, 642, 65, 124, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:32.22-32.23"
          }
        },
        "CPU.loadstore_addr_CCU2C_S0_4_COUT": {
          "hide_name": 0,
          "bits": [ 3172, 1159, 3173, 1161, 3174, 1151, 3175, 1147, 3176, 1148, 3177, 1154, 3178, 1181, 3179, 1178, 3180, 1175, 3181, 1172, 3182, 1168, 3183, 1169 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25",
            "unused_bits": "0 2 4 6 8 10 12 14 16 18 20 22 23"
          }
        },
        "CPU.loadstore_addr_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "0", 3172, 1159, 3173, 1161, 3174, 1151, 3175, 1147, 3176, 1148, 3177, 1154, 3178, 1181, 3179, 1178, 3180, 1175, 3181, 1172, 3182, 1168, 3183 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23"
          }
        },
        "CPU.mem_addr": {
          "hide_name": 0,
          "bits": [ 2419, 2420, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2315, 2316, 2317, 2318, "x", "x", 3184, 3185, 3186, 3187, 3188, 3189, 3190, 3191, "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "CPU mem_addr",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:40.18-40.26",
            "unused_bits": "16 17 18 19 20 21 22 23"
          }
        },
        "CPU.mem_rbusy": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "CPU mem_rbusy",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:45.12-45.21"
          }
        },
        "CPU.mem_rdata": {
          "hide_name": 0,
          "bits": [ 3192, 3193, 1142, 1146, 1141, 1140, 1139, 765, 1138, 1137, 775, 680, 725, 1135, 1134, 1133, 1132, 1131, 1130, 1129, 722, 1128, 1145, 766, 1144, 1143, 774, 681, 726, 1136, 1127, 1126 ],
          "attributes": {
            "hdlname": "CPU mem_rdata",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:43.18-43.27",
            "unused_bits": "0 1"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_D0": {
          "hide_name": 0,
          "bits": [ 1191 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1194 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1197 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1198 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1195 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1204 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1205 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_D1": {
          "hide_name": 0,
          "bits": [ 1192 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1206 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1208 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1209 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1207 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1210 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1211 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_SD": {
          "hide_name": 0,
          "bits": [ 1200, 1201, 1202, 1203, 1199, 1196, 1193 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_SD_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1215 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_10_SD_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1216 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_11_D0": {
          "hide_name": 0,
          "bits": [ 1220 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_11_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1223 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_11_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1225 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_11_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1226 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_11_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1224 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_11_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1230 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_11_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1231 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_11_D1": {
          "hide_name": 0,
          "bits": [ 1221 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_11_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1232 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_11_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1234 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_11_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1235 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_11_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1233 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_11_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1236 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_11_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1237 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_1_D0": {
          "hide_name": 0,
          "bits": [ 1189 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_1_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1238 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1240 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1241 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_1_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1239 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1244 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1245 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_1_D1": {
          "hide_name": 0,
          "bits": [ 1190 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_1_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1246 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1248 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1249 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_1_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1247 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1251 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1252 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_2_D0": {
          "hide_name": 0,
          "bits": [ 1253 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_2_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1255 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1258 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1259 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_2_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1256 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1263 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1264 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_2_D1": {
          "hide_name": 0,
          "bits": [ 1254 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_2_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1265 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1267 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1268 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_2_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1266 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1269 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1270 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_3_D0": {
          "hide_name": 0,
          "bits": [ 1271 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_3_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1274 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_3_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1275 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_3_D1": {
          "hide_name": 0,
          "bits": [ 1272 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_3_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1278 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_3_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1279 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_4_D0": {
          "hide_name": 0,
          "bits": [ 1280 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_4_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1283 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_4_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1284 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_4_D1": {
          "hide_name": 0,
          "bits": [ 1281 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_4_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1287 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_4_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1288 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_5_D0": {
          "hide_name": 0,
          "bits": [ 1289 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1291 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1293 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1294 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1292 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1298 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1299 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_5_D1": {
          "hide_name": 0,
          "bits": [ 1290 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1300 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1302 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1303 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1301 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1304 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1305 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_D0": {
          "hide_name": 0,
          "bits": [ 1306 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1309 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1311 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1312 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1310 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1316 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1317 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_D1": {
          "hide_name": 0,
          "bits": [ 1307 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1318 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1320 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1321 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1319 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1322 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1323 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_SD": {
          "hide_name": 0,
          "bits": [ 1200, 1201, 1314, 1315, 1313, 1196, 1308 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_SD_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1325 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_6_SD_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1326 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_7_D0": {
          "hide_name": 0,
          "bits": [ 1328 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_7_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1331 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_7_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1333 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_7_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1334 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_7_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1332 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_7_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1339 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_7_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1340 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_7_D1": {
          "hide_name": 0,
          "bits": [ 1329 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_7_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1341 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_7_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1343 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_7_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1344 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_7_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1342 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_7_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1345 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_7_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1346 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_7_SD": {
          "hide_name": 0,
          "bits": [ 1336, 1337, 1338, 1200, 1335, 1201, 1330 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_8_D0": {
          "hide_name": 0,
          "bits": [ 1348 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_8_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1351 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_8_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1353 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_8_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1354 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_8_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1352 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_8_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1358 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_8_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1359 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_8_D1": {
          "hide_name": 0,
          "bits": [ 1349 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_8_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1360 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_8_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1362 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_8_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1363 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_8_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1361 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_8_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1364 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_8_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1365 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_8_SD": {
          "hide_name": 0,
          "bits": [ 1336, 1356, 1357, 1200, 1355, 1201, 1350 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_D0": {
          "hide_name": 0,
          "bits": [ 1367 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1370 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1372 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1373 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1371 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1377 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1378 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_D1": {
          "hide_name": 0,
          "bits": [ 1368 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1379 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1381 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1382 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1380 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1383 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1384 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD": {
          "hide_name": 0,
          "bits": [ 1200, 1201, 1375, 1376, 1374, 1196, 1369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 128, 1212, 1213, 1214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1386 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1389 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1390 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1387 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1392 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1393 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_C_1_Z": {
          "hide_name": 0,
          "bits": [ 1200, 1201, 1228, 1229, 1227, 1196, 1222 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_C_1_Z_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 1400 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_C_1_Z_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 1401 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_C_1_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1398 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1459, 1201, 1395, 1405, 1126, 682, 683 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_C_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1403 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1200, 1513, 1514, 1257, 1196 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1406 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1408 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1411 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1412 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1409 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1415 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1416 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1407 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1418 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1420 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1421 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1419 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1422 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1423 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1424 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z_ALUT_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 128, 1212, 1218, 1219, 1399 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1427 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1429 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1430 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1428 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1431 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1432 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_1_Z": {
          "hide_name": 0,
          "bits": [ 1397 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_2_Z": {
          "hide_name": 0,
          "bits": [ 1336, 1505, 1506, 1257, 1439 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1433 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_PFUMX_ALUT_BLUT": {
          "hide_name": 0,
          "bits": [ 1440 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1402 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_9_SD_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1425 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1186 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1443 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1445 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1446 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1444 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1449 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1450 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1187 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1451 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1453 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1454 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1452 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1455 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1456 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.mem_rdata_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 128, 1212, 1242, 1188, 1219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 1476 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 1477 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_2_ALUT": {
          "hide_name": 0,
          "bits": [ 1480 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_2_BLUT": {
          "hide_name": 0,
          "bits": [ 1481 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_3_ALUT": {
          "hide_name": 0,
          "bits": [ 1484 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_3_BLUT": {
          "hide_name": 0,
          "bits": [ 1485 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_4_ALUT": {
          "hide_name": 0,
          "bits": [ 1488 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_4_BLUT": {
          "hide_name": 0,
          "bits": [ 1489 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_5_ALUT": {
          "hide_name": 0,
          "bits": [ 1492 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_5_BLUT": {
          "hide_name": 0,
          "bits": [ 1493 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_6_ALUT": {
          "hide_name": 0,
          "bits": [ 1496 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_6_BLUT": {
          "hide_name": 0,
          "bits": [ 1497 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_6_C0": {
          "hide_name": 0,
          "bits": [ 1201, 1499, 1500, 1257, 1498 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_7_ALUT": {
          "hide_name": 0,
          "bits": [ 1503 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_7_BLUT": {
          "hide_name": 0,
          "bits": [ 1504 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_8_ALUT": {
          "hide_name": 0,
          "bits": [ 1507 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_8_BLUT": {
          "hide_name": 0,
          "bits": [ 1508 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_9_ALUT": {
          "hide_name": 0,
          "bits": [ 1511 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_9_BLUT": {
          "hide_name": 0,
          "bits": [ 1512 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1474 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1475 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1201, 1515, 1516, 1517, 1196 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_SD_1_D0": {
          "hide_name": 0,
          "bits": [ 1521 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_SD_1_D1": {
          "hide_name": 0,
          "bits": [ 1522 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_SD_1_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1524 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_SD_1_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1525 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_SD_1_Z": {
          "hide_name": 0,
          "bits": [ 1523 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_SD_D0": {
          "hide_name": 0,
          "bits": [ 1518 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_SD_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1526 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_SD_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1527 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_SD_D1": {
          "hide_name": 0,
          "bits": [ 1519 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_SD_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1528 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_SD_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1529 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_SD_Z": {
          "hide_name": 0,
          "bits": [ 1520 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_SD_Z_L6MUX21_D1_Z": {
          "hide_name": 0,
          "bits": [ 1145, 1139, 1530, 686, 683 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1532 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_PFUMX_BLUT_ALUT": {
          "hide_name": 0,
          "bits": [ 1533 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1535 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1536 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.mem_wbusy": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "CPU mem_wbusy",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:46.12-46.21"
          }
        },
        "CPU.mem_wdata": {
          "hide_name": 0,
          "bits": [ 700, 698, 709, 691, 731, 666, 738, 67, 2329, 2330, 2331, 2332, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2352, 2353, 2354, 2355 ],
          "attributes": {
            "hdlname": "CPU mem_wdata",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:41.18-41.27"
          }
        },
        "CPU.rdId": {
          "hide_name": 0,
          "bits": [ 640, 650, 649, 648, 645 ],
          "attributes": {
            "hdlname": "CPU rdId",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:63.13-63.17"
          }
        },
        "CPU.registerFile.0.0.0_DO": {
          "hide_name": 0,
          "bits": [ 1553, 1545, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.0.0.0_DO_1": {
          "hide_name": 0,
          "bits": [ 1547, 1544, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.0.0.0_DO_2": {
          "hide_name": 0,
          "bits": [ 1549, 1543, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.0.0.0_DO_3": {
          "hide_name": 0,
          "bits": [ 1551, 1542, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.0.0.0_DO_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1552, 1550, 1548, 1554, 1581, 1579, 1577, 1583, 1609, 1607, 1605, 1611, 1637, 1635, 1633, 1639, 1665, 1663, 1661, 1667, 1693, 1691, 1689, 1695, 1721, 1719, 1717, 1723, 1749, 1747, 1745, 1751 ],
          "attributes": {
          }
        },
        "CPU.registerFile.0.0.1_DO": {
          "hide_name": 0,
          "bits": [ 1565, 1558, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.0.0.1_DO_1": {
          "hide_name": 0,
          "bits": [ 1559, 1557, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.0.0.1_DO_2": {
          "hide_name": 0,
          "bits": [ 1561, 1556, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.0.0.1_DO_3": {
          "hide_name": 0,
          "bits": [ 1563, 1555, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.0.0.1_DO_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1564, 1562, 1560, 1566, 1593, 1591, 1589, 1595, 1621, 1619, 1617, 1623, 1649, 1647, 1645, 1651, 1677, 1675, 1673, 1679, 1705, 1703, 1701, 1707, 1733, 1731, 1729, 1735, 1761, 1759, 1757, 1763 ],
          "attributes": {
          }
        },
        "CPU.registerFile.1.0.0_DO": {
          "hide_name": 0,
          "bits": [ 1582, 1575, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.1.0.0_DO_1": {
          "hide_name": 0,
          "bits": [ 1576, 1574, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.1.0.0_DO_2": {
          "hide_name": 0,
          "bits": [ 1578, 1573, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.1.0.0_DO_3": {
          "hide_name": 0,
          "bits": [ 1580, 1572, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.1.0.1_DO": {
          "hide_name": 0,
          "bits": [ 1594, 1587, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.1.0.1_DO_1": {
          "hide_name": 0,
          "bits": [ 1588, 1586, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.1.0.1_DO_2": {
          "hide_name": 0,
          "bits": [ 1590, 1585, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.1.0.1_DO_3": {
          "hide_name": 0,
          "bits": [ 1592, 1584, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.2.0.0_DO": {
          "hide_name": 0,
          "bits": [ 1610, 1603, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.2.0.0_DO_1": {
          "hide_name": 0,
          "bits": [ 1604, 1602, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.2.0.0_DO_2": {
          "hide_name": 0,
          "bits": [ 1606, 1601, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.2.0.0_DO_3": {
          "hide_name": 0,
          "bits": [ 1608, 1600, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.2.0.1_DO": {
          "hide_name": 0,
          "bits": [ 1622, 1615, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.2.0.1_DO_1": {
          "hide_name": 0,
          "bits": [ 1616, 1614, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.2.0.1_DO_2": {
          "hide_name": 0,
          "bits": [ 1618, 1613, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.2.0.1_DO_3": {
          "hide_name": 0,
          "bits": [ 1620, 1612, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.3.0.0_DO": {
          "hide_name": 0,
          "bits": [ 1638, 1631, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.3.0.0_DO_1": {
          "hide_name": 0,
          "bits": [ 1632, 1630, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.3.0.0_DO_2": {
          "hide_name": 0,
          "bits": [ 1634, 1629, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.3.0.0_DO_3": {
          "hide_name": 0,
          "bits": [ 1636, 1628, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.3.0.1_DO": {
          "hide_name": 0,
          "bits": [ 1650, 1643, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.3.0.1_DO_1": {
          "hide_name": 0,
          "bits": [ 1644, 1642, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.3.0.1_DO_2": {
          "hide_name": 0,
          "bits": [ 1646, 1641, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.3.0.1_DO_3": {
          "hide_name": 0,
          "bits": [ 1648, 1640, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.4.0.0_DO": {
          "hide_name": 0,
          "bits": [ 1666, 1659, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.4.0.0_DO_1": {
          "hide_name": 0,
          "bits": [ 1660, 1658, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.4.0.0_DO_2": {
          "hide_name": 0,
          "bits": [ 1662, 1657, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.4.0.0_DO_3": {
          "hide_name": 0,
          "bits": [ 1664, 1656, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.4.0.1_DO": {
          "hide_name": 0,
          "bits": [ 1678, 1671, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.4.0.1_DO_1": {
          "hide_name": 0,
          "bits": [ 1672, 1670, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.4.0.1_DO_2": {
          "hide_name": 0,
          "bits": [ 1674, 1669, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.4.0.1_DO_3": {
          "hide_name": 0,
          "bits": [ 1676, 1668, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.5.0.0_DO": {
          "hide_name": 0,
          "bits": [ 1694, 1687, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.5.0.0_DO_1": {
          "hide_name": 0,
          "bits": [ 1688, 1686, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.5.0.0_DO_2": {
          "hide_name": 0,
          "bits": [ 1690, 1685, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.5.0.0_DO_3": {
          "hide_name": 0,
          "bits": [ 1692, 1684, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.5.0.1_DO": {
          "hide_name": 0,
          "bits": [ 1706, 1699, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.5.0.1_DO_1": {
          "hide_name": 0,
          "bits": [ 1700, 1698, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.5.0.1_DO_2": {
          "hide_name": 0,
          "bits": [ 1702, 1697, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.5.0.1_DO_3": {
          "hide_name": 0,
          "bits": [ 1704, 1696, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.6.0.0_DO": {
          "hide_name": 0,
          "bits": [ 1722, 1715, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.6.0.0_DO_1": {
          "hide_name": 0,
          "bits": [ 1716, 1714, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.6.0.0_DO_2": {
          "hide_name": 0,
          "bits": [ 1718, 1713, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.6.0.0_DO_3": {
          "hide_name": 0,
          "bits": [ 1720, 1712, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.6.0.1_DO": {
          "hide_name": 0,
          "bits": [ 1734, 1727, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.6.0.1_DO_1": {
          "hide_name": 0,
          "bits": [ 1728, 1726, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.6.0.1_DO_2": {
          "hide_name": 0,
          "bits": [ 1730, 1725, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.6.0.1_DO_3": {
          "hide_name": 0,
          "bits": [ 1732, 1724, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.7.0.0_DO": {
          "hide_name": 0,
          "bits": [ 1750, 1743, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.7.0.0_DO_1": {
          "hide_name": 0,
          "bits": [ 1744, 1742, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.7.0.0_DO_2": {
          "hide_name": 0,
          "bits": [ 1746, 1741, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.7.0.0_DO_3": {
          "hide_name": 0,
          "bits": [ 1748, 1740, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.7.0.1_DO": {
          "hide_name": 0,
          "bits": [ 1762, 1755, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.7.0.1_DO_1": {
          "hide_name": 0,
          "bits": [ 1756, 1754, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.7.0.1_DO_2": {
          "hide_name": 0,
          "bits": [ 1758, 1753, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.registerFile.7.0.1_DO_3": {
          "hide_name": 0,
          "bits": [ 1760, 1752, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.reset": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "CPU reset",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:48.12-48.17"
          }
        },
        "CPU.rs1": {
          "hide_name": 0,
          "bits": [ 45, 880, 703, 670, 714, 882, 863, 864, 859, 860, 751, 879, 876, 877, 873, 874, 870, 871, 866, 867, 898, 899, 895, 896, 892, 893, 889, 890, 886, 887, 884, 12 ],
          "attributes": {
            "hdlname": "CPU rs1",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:97.15-97.18"
          }
        },
        "CPU.rs2": {
          "hide_name": 0,
          "bits": [ 700, 698, 709, 691, 731, 666, 738, 67, 745, 64, 778, 62, 784, 858, 788, 60, 794, 58, 70, 850, 801, 844, 807, 838, 814, 832, 819, 56, 826, 52, 72, 74 ],
          "attributes": {
            "hdlname": "CPU rs2",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:98.15-98.18"
          }
        },
        "CPU.rs2_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 1125 ],
          "attributes": {
          }
        },
        "CPU.state": {
          "hide_name": 0,
          "bits": [ 1388, 1391, 19, 1781 ],
          "attributes": {
            "hdlname": "CPU state",
            "onehot": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:307.24-307.29"
          }
        },
        "CPU.state_L6MUX21_SD_1_D0": {
          "hide_name": 0,
          "bits": [ 1766 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.state_L6MUX21_SD_1_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1768 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.state_L6MUX21_SD_1_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1769 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.state_L6MUX21_SD_1_D1": {
          "hide_name": 0,
          "bits": [ 1767 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.state_L6MUX21_SD_1_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1770 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.state_L6MUX21_SD_1_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1771 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.state_L6MUX21_SD_1_Z": {
          "hide_name": 0,
          "bits": [ 1457 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.state_L6MUX21_SD_D0": {
          "hide_name": 0,
          "bits": [ 1764 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.state_L6MUX21_SD_D1": {
          "hide_name": 0,
          "bits": [ 1765 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.state_L6MUX21_SD_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1772 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.state_L6MUX21_SD_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1773 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.state_L6MUX21_SD_Z": {
          "hide_name": 0,
          "bits": [ 1458 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.state_LUT4_A_1_Z": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.state_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1774 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.state_LUT4_A_Z_PFUMX_BLUT_ALUT": {
          "hide_name": 0,
          "bits": [ 1775 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.state_TRELLIS_FF_Q_1_LSR": {
          "hide_name": 0,
          "bits": [ 1780 ],
          "attributes": {
          }
        },
        "CPU.state_TRELLIS_FF_Q_2_LSR": {
          "hide_name": 0,
          "bits": [ 1783 ],
          "attributes": {
          }
        },
        "CPU.state_TRELLIS_FF_Q_3_LSR": {
          "hide_name": 0,
          "bits": [ 1784 ],
          "attributes": {
          }
        },
        "CPU.state_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 1785, 19, 1776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.state_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1777, 1782, 3194, 1779 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:342.7-368.14|cores/cpu/femtorv32_quark.v:0.0-0.0|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:575.21-575.22",
            "unused_bits": "2"
          }
        },
        "CPU.state_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 1778 ],
          "attributes": {
          }
        },
        "CPU.writeBackData": {
          "hide_name": 0,
          "bits": [ 1538, 1539, 1540, 1541, 1568, 1569, 1570, 1571, 1596, 1597, 1598, 1599, 1624, 1625, 1626, 1627, 1652, 1653, 1654, 1655, 1680, 1681, 1682, 1683, 1708, 1709, 1710, 1711, 1736, 1737, 1738, 1739 ],
          "attributes": {
            "hdlname": "CPU writeBackData",
            "src": "SOC.v:14.14-24.5|cores/cpu/femtorv32_quark.v:225.16-225.29"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_D0": {
          "hide_name": 0,
          "bits": [ 1792 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1795 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1796 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_D1": {
          "hide_name": 0,
          "bits": [ 1793 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1797 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1798 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_SD": {
          "hide_name": 0,
          "bits": [ 1800, 1801, 1531, 1799, 759, 1794 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_SD_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1802 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_SD_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1803 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_SD_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 1805, 1806, 1807, 18, 1804 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_SD_PFUMX_Z_C0_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 20, 934, 1808 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_SD_PFUMX_Z_C0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1809 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_SD_PFUMX_Z_C0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1810 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_10_SD_PFUMX_Z_C0_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 23, 518, 1812, 1813, 1811 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_D0": {
          "hide_name": 0,
          "bits": [ 1814 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1817 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1818 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_D1": {
          "hide_name": 0,
          "bits": [ 1815 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1819 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1820 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_SD": {
          "hide_name": 0,
          "bits": [ 1800, 1821, 1531, 1799, 759, 1816 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_SD_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1822 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_SD_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1823 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_SD_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 1825, 1826, 1827, 18, 1824 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_SD_PFUMX_Z_C0_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 20, 938, 1828 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_SD_PFUMX_Z_C0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1829 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_SD_PFUMX_Z_C0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1830 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_11_SD_PFUMX_Z_C0_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 23, 538, 1832, 1833, 1831 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_12_D0": {
          "hide_name": 0,
          "bits": [ 1834 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_12_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1837 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_12_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1840 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_12_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1841 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_12_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1838 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_12_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1842 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_12_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1843 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_12_D1": {
          "hide_name": 0,
          "bits": [ 1835 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_12_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1844 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_12_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1846 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_12_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1847 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_12_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1845 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_12_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1849 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_12_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1850 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_D0": {
          "hide_name": 0,
          "bits": [ 1851 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1854 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1855 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_D1": {
          "hide_name": 0,
          "bits": [ 1852 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1857 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1858 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD": {
          "hide_name": 0,
          "bits": [ 759, 1859, 1799, 1860, 1856, 1853 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_1_A": {
          "hide_name": 0,
          "bits": [ 1862, 1863, 1864, 18 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_1_A_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 20, 945, 1865 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C": {
          "hide_name": 0,
          "bits": [ 1133, 17, 1866, 20 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1867 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1869 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1870 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1868 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1871 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1872 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1848, 1800, 1531, 1799, 759, 1839, 1836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_LUT4_C_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1873, 1874, 18 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_LUT4_C_Z_LUT4_Z_B_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1875 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_LUT4_C_Z_LUT4_Z_B_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1876 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_LUT4_C_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1877 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_LUT4_C_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1878 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_LUT4_Z_2_C_LUT4_C_Z_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 23, 558, 554, 24, 1879 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1880 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1881 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_13_SD_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 23, 578, 574, 24, 1882 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_14_D0": {
          "hide_name": 0,
          "bits": [ 1883 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_14_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1885 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_14_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1887 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_14_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1888 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_14_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1886 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_14_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1889 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_14_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1890 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_14_D1": {
          "hide_name": 0,
          "bits": [ 1884 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_14_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1891 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_14_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1893 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_14_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1894 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_14_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1892 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_14_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1895 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_14_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1896 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_15_D0": {
          "hide_name": 0,
          "bits": [ 1897 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_15_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1899 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_15_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1901 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_15_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1902 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_15_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1900 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_15_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1904 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_15_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1905 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_15_D1": {
          "hide_name": 0,
          "bits": [ 1898 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_15_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1906 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_15_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1908 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_15_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1909 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_15_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1907 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_15_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1910 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_15_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1911 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_1_D0": {
          "hide_name": 0,
          "bits": [ 1789 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1912 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1913 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_1_D1": {
          "hide_name": 0,
          "bits": [ 1790 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_1_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1915 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_1_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1916 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_1_SD": {
          "hide_name": 0,
          "bits": [ 1917, 759, 1800, 1799, 1914, 1791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_1_SD_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1918 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_1_SD_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1919 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_1_SD_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 1921, 1922, 1923, 18, 1920 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_1_SD_PFUMX_Z_C0_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 20, 962, 1924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_2_D0": {
          "hide_name": 0,
          "bits": [ 1925 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_2_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1928 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_2_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1929 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_2_D1": {
          "hide_name": 0,
          "bits": [ 1926 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_2_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1931 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_2_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1932 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_2_SD": {
          "hide_name": 0,
          "bits": [ 1933, 759, 1800, 1799, 1930, 1927 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_2_SD_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1934 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_2_SD_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1935 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_2_SD_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 1937, 1938, 1939, 18, 1936 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_2_SD_PFUMX_Z_C0_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 20, 1006, 1940 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_3_D0": {
          "hide_name": 0,
          "bits": [ 1941 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_3_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1944 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_3_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1945 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_3_D1": {
          "hide_name": 0,
          "bits": [ 1942 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_3_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1947 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_3_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1948 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_3_SD": {
          "hide_name": 0,
          "bits": [ 1949, 759, 1800, 1799, 1946, 1943 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_1_B": {
          "hide_name": 0,
          "bits": [ 1950, 1951, 18 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_1_B_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1952 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_1_B_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1953 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_4_D0": {
          "hide_name": 0,
          "bits": [ 1954 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_4_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1957 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_4_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1958 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_4_D1": {
          "hide_name": 0,
          "bits": [ 1955 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_4_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1960 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_4_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1961 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_4_SD": {
          "hide_name": 0,
          "bits": [ 1962, 759, 1800, 1799, 1959, 1956 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_4_SD_LUT4_Z_1_B": {
          "hide_name": 0,
          "bits": [ 1963, 1964, 18 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_4_SD_LUT4_Z_1_B_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1965 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_4_SD_LUT4_Z_1_B_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1966 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_5_D0": {
          "hide_name": 0,
          "bits": [ 1967 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_5_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1970 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_5_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1971 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_5_D1": {
          "hide_name": 0,
          "bits": [ 1968 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_5_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1973 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_5_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1974 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_5_SD": {
          "hide_name": 0,
          "bits": [ 1975, 759, 1800, 1799, 1972, 1969 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_5_SD_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1976, 1977, 18 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_5_SD_LUT4_Z_B_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1978 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_5_SD_LUT4_Z_B_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1979 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_5_SD_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1980 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_5_SD_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1981 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_6_D0": {
          "hide_name": 0,
          "bits": [ 1983 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_6_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1986 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_6_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1987 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_6_D1": {
          "hide_name": 0,
          "bits": [ 1984 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_6_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1989 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_6_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1990 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_6_SD": {
          "hide_name": 0,
          "bits": [ 1991, 759, 1800, 1799, 1988, 1985 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_6_SD_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1992, 1993, 18 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_6_SD_LUT4_Z_B_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1994 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_6_SD_LUT4_Z_B_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1995 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_6_SD_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1996 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_6_SD_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1997 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_6_SD_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 24, 435, 687, 1116, 1998 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_7_D0": {
          "hide_name": 0,
          "bits": [ 1999 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_7_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2002 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_7_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2003 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_7_D1": {
          "hide_name": 0,
          "bits": [ 2000 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_7_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2005 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_7_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2006 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_7_SD": {
          "hide_name": 0,
          "bits": [ 2007, 759, 1800, 1799, 2004, 2001 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_7_SD_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 2008, 2009, 18 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_7_SD_LUT4_Z_B_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2010 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_7_SD_LUT4_Z_B_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2011 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_7_SD_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2012 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_7_SD_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2013 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_7_SD_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 23, 459, 455, 24, 2014 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_8_D0": {
          "hide_name": 0,
          "bits": [ 2015 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_8_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2018 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_8_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2019 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_8_D1": {
          "hide_name": 0,
          "bits": [ 2016 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_8_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2021 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_8_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2022 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_8_SD": {
          "hide_name": 0,
          "bits": [ 2023, 759, 1800, 1799, 2020, 2017 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_8_SD_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 2024, 2025, 18 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_8_SD_LUT4_Z_B_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2026 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_8_SD_LUT4_Z_B_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2027 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_8_SD_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2028 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_8_SD_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2029 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_8_SD_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 24, 475, 687, 1121, 2030 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_9_D0": {
          "hide_name": 0,
          "bits": [ 2031 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_9_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2034 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_9_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2035 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_9_D1": {
          "hide_name": 0,
          "bits": [ 2032 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_9_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2037 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_9_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2038 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_9_SD": {
          "hide_name": 0,
          "bits": [ 2039, 759, 1800, 1799, 2036, 2033 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_9_SD_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 2040, 2041, 18 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_9_SD_LUT4_Z_B_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2042 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_9_SD_LUT4_Z_B_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2043 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_9_SD_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2044 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_9_SD_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2045 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_9_SD_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 24, 494, 687, 1060, 2046 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1786 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2047 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2048 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1787 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2050 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2051 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 2052, 759, 1800, 1799, 2049, 1788 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_SD_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2053 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2056 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2057 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_SD_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2054 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_SD_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2062 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_SD_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2063 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_SD_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 2058, 2059, 2060, 2061, 18, 2055 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_SD_L6MUX21_Z_SD_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 20, 921, 2064 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_L6MUX21_Z_SD_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 24, 355, 1861, 638, 1982 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_1_B": {
          "hide_name": 0,
          "bits": [ 759, 2067, 1799, 2068 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 2069, 2070, 18, 2071 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_A_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 2075 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_A_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 2076 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_A_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2072 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_A_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2073 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_A_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 23, 182, 178, 24, 2074 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_A_PFUMX_Z_C0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2077 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_A_PFUMX_Z_C0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2078 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2079 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2080 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_LUT4_Z_2_B": {
          "hide_name": 0,
          "bits": [ 759, 2081, 1799, 2082 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 2086 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 2087 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2083 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2084 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 2088, 2089, 2090, 18, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 20, 959, 2091 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2092 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2093 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 23, 222, 687, 1080, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_3_B": {
          "hide_name": 0,
          "bits": [ 759, 2095, 1799, 2096 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 2100 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 2101 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2097 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2098 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 2102, 2103, 2104, 18, 2099 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_C0_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 20, 970, 2105 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_C0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2106 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_C0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2107 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_C0_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 23, 262, 687, 1049, 2108 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_4_B": {
          "hide_name": 0,
          "bits": [ 759, 2109, 1799, 2110 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_4_B_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 2111, 2112, 18, 2113 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_4_B_LUT4_Z_A_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 2117 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_4_B_LUT4_Z_A_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 2118 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_LUT4_Z_4_B_LUT4_Z_A_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2114 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_4_B_LUT4_Z_A_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2115 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_LUT4_Z_4_B_LUT4_Z_A_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 23, 282, 687, 1048, 2116 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_4_B_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2119 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_4_B_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2120 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_LUT4_Z_5_A": {
          "hide_name": 0,
          "bits": [ 2121, 1799, 2122, 2123 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_5_A_LUT4_Z_1_B": {
          "hide_name": 0,
          "bits": [ 2125, 2126, 18 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_5_A_LUT4_Z_1_B_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2127 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_5_A_LUT4_Z_1_B_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2128 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_LUT4_Z_5_A_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 24, 318, 2124 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_5_A_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2129 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_5_A_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2130 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_LUT4_Z_6_A": {
          "hide_name": 0,
          "bits": [ 2131, 2132, 1799, 2133 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 1200, 1468, 1257, 1469, 723 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_D_PFUMX_C0_ALUT": {
          "hide_name": 0,
          "bits": [ 2135 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_D_PFUMX_C0_BLUT": {
          "hide_name": 0,
          "bits": [ 2136 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_D_PFUMX_C0_Z": {
          "hide_name": 0,
          "bits": [ 2138, 2139, 686, 2137 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_D_PFUMX_C0_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 2142, 2140, 1799, 2141, 2145 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_D_PFUMX_C0_Z_LUT4_A_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2143 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_D_PFUMX_C0_Z_LUT4_A_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2144 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_D_PFUMX_C0_Z_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1201, 2146, 1442 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 706, 711, 18, 2134 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_A_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2149 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_A_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2150 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A": {
          "hide_name": 0,
          "bits": [ 2151, 2152, 1799, 2153 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2154 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36"
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2157 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2158 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20"
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2155 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40"
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2160 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32"
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2161 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28"
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 17, 1131, 2159, 682, 1436, 2156 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_L6MUX21_Z_SD_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2162 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_L6MUX21_Z_SD_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2163 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 2166, 2167, 18, 2168 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_LUT4_Z_A_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 2172 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_LUT4_Z_A_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 2173 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_LUT4_Z_A_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2169 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_7_A_LUT4_Z_A_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2170 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 759, 2065, 1799, 2066 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2174 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2175 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 2177, 18, 158, 24, 2176 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2178 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2180 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2182 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2183 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2181 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2184 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2185 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2179 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2186 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2188 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2189 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2187 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2190 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2191 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 687, 1070, 2192 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 2196 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 2197 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0": {
          "hide_name": 0,
          "bits": [ 2199, 759, 1800, 1799, 2198 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 2200, 18, 2201 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_B_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2202 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2204 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2206 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2207 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2205 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2208 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2209 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_B_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2203 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2210 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2212 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2213 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2211 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2214 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2215 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_ALUT": {
          "hide_name": 0,
          "bits": [ 2216 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_BLUT": {
          "hide_name": 0,
          "bits": [ 2217 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0": {
          "hide_name": 0,
          "bits": [ 2219, 759, 1800, 1799, 2218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 2220, 18, 2221 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_B_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2222 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2224 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2226 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2227 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2225 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2228 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2229 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_B_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2223 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2230 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2232 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2233 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2231 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2234 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2235 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.writeBackData_PFUMX_Z_3_ALUT": {
          "hide_name": 0,
          "bits": [ 2236 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_3_BLUT": {
          "hide_name": 0,
          "bits": [ 2237 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_PFUMX_Z_3_C0": {
          "hide_name": 0,
          "bits": [ 759, 2239, 1799, 2240, 2238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 2241, 2242, 18 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2243 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2244 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_PFUMX_Z_3_C0_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 2248 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_3_C0_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 2249 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_PFUMX_Z_3_C0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2245 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_3_C0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2246 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_PFUMX_Z_3_C0_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 24, 198, 687, 1075, 2247 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_4_ALUT": {
          "hide_name": 0,
          "bits": [ 2250 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_4_BLUT": {
          "hide_name": 0,
          "bits": [ 2251 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_ALUT": {
          "hide_name": 0,
          "bits": [ 2252 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_BLUT": {
          "hide_name": 0,
          "bits": [ 2253 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0": {
          "hide_name": 0,
          "bits": [ 2255, 2256, 18, 2257, 2254 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2258 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2260 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2262 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2263 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2261 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2264 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2265 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2259 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2266 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2268 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2269 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 682, 17, 2270, 767, 2159, 765, 1799 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2271 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2273 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2275 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2276 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2274 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2277 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2278 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2272 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2279 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2281 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2282 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2280 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2283 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2284 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2285 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2286 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2267 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2287 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2288 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 24, 298, 2289 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_2_D": {
          "hide_name": 0,
          "bits": [ 20, 977, 2290 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_2_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 69, 864, 669, 2291 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_6_ALUT": {
          "hide_name": 0,
          "bits": [ 2292 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_6_BLUT": {
          "hide_name": 0,
          "bits": [ 2293 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_PFUMX_Z_6_C0": {
          "hide_name": 0,
          "bits": [ 2295, 2296, 1799, 2297, 2294 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_6_C0_LUT4_Z_1_B": {
          "hide_name": 0,
          "bits": [ 2299, 2300, 18 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_6_C0_LUT4_Z_1_B_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2301 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_6_C0_LUT4_Z_1_B_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2302 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_PFUMX_Z_6_C0_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 24, 338, 2298 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_7_ALUT": {
          "hide_name": 0,
          "bits": [ 2303 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_7_BLUT": {
          "hide_name": 0,
          "bits": [ 2304 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2193 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2194 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 2305, 759, 1800, 1799, 2195 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2306 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2307 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 2309, 2310, 2311, 18, 2308 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 20, 923, 2312 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 40, 39, 17, 687, 1076 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z_B_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 24, 146, 687, 1084, 2171 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2313 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2314 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "LEDS": {
          "hide_name": 0,
          "bits": [ 4, "x", "x", "x", "x" ],
          "attributes": {
            "src": "SOC.v:4.23-4.27"
          }
        },
        "RAM.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "RAM clk",
            "src": "SOC.v:29.11-36.5|cores/cpu/femtorv32_quark.v:394.22-394.25"
          }
        },
        "RAM.mem_addr": {
          "hide_name": 0,
          "bits": [ 2419, 2420, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2315, 2316, 2317, 2318, "x", "x", 3184, 3185, 3186, 3187, 3188, 3189, 3190, 3191, "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "RAM mem_addr",
            "src": "SOC.v:29.11-36.5|cores/cpu/femtorv32_quark.v:395.22-395.30",
            "unused_bits": "16 17 18 19 20 21 22 23"
          }
        },
        "RAM.mem_rdata": {
          "hide_name": 0,
          "bits": [ 2148, 2165, 1396, 1506, 1500, 1214, 1385, 1366, 1347, 1324, 1295, 1282, 1273, 1260, 1534, 1394, 1469, 1514, 1510, 1471, 1467, 1495, 1491, 1465, 1473, 1487, 1483, 1463, 1461, 1479, 1243, 1448 ],
          "attributes": {
            "hdlname": "RAM mem_rdata",
            "src": "SOC.v:29.11-36.5|cores/cpu/femtorv32_quark.v:396.22-396.31"
          }
        },
        "RAM.mem_rstrb": {
          "hide_name": 0,
          "bits": [ 2327 ],
          "attributes": {
            "hdlname": "RAM mem_rstrb",
            "src": "SOC.v:29.11-36.5|cores/cpu/femtorv32_quark.v:397.18-397.27"
          }
        },
        "RAM.mem_wdata": {
          "hide_name": 0,
          "bits": [ 700, 698, 709, 691, 731, 666, 738, 67, 2329, 2330, 2331, 2332, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2352, 2353, 2354, 2355 ],
          "attributes": {
            "hdlname": "RAM mem_wdata",
            "src": "SOC.v:29.11-36.5|cores/cpu/femtorv32_quark.v:398.22-398.31"
          }
        },
        "RAM.mem_wmask": {
          "hide_name": 0,
          "bits": [ 2328, 2333, 2342, 2351 ],
          "attributes": {
            "hdlname": "RAM mem_wmask",
            "src": "SOC.v:29.11-36.5|cores/cpu/femtorv32_quark.v:399.22-399.31"
          }
        },
        "RAM.mem_wmask_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 765, 766, 767, 682, 762, 123 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "RAM.mem_wmask_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 17, 682, 762, 2356 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "RAM.word_addr": {
          "hide_name": 0,
          "bits": [ 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2315, 2316, 2317, 2318, "x", "x", 3184, 3185, 3186, 3187, 3188, 3189, 3190, 3191, "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "RAM word_addr",
            "src": "SOC.v:29.11-36.5|cores/cpu/femtorv32_quark.v:408.16-408.25",
            "unused_bits": "14 15 16 17 18 19 20 21"
          }
        },
        "RAM_rdata": {
          "hide_name": 0,
          "bits": [ 2148, 2165, 1396, 1506, 1500, 1214, 1385, 1366, 1347, 1324, 1295, 1282, 1273, 1260, 1534, 1394, 1469, 1514, 1510, 1471, 1467, 1495, 1491, 1465, 1473, 1487, 1483, 1463, 1461, 1479, 1243, 1448 ],
          "attributes": {
            "src": "SOC.v:25.16-25.25"
          }
        },
        "RXD": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "SOC.v:5.17-5.20"
          }
        },
        "TXD": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "SOC.v:6.18-6.21"
          }
        },
        "bin2bcd_dout": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "SOC.v:41.16-41.28"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "SOC.v:2.17-2.20"
          }
        },
        "cs": {
          "hide_name": 0,
          "bits": [ 3195, 3196, 3197, 3198, 3199, 3200, 3201 ],
          "attributes": {
            "src": "SOC.v:88.12-88.14",
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "div_dout": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "SOC.v:40.16-40.24"
          }
        },
        "dpram_dout": {
          "hide_name": 0,
          "bits": [ 2146, 2164, 1228, 1438, 1499, 1202, 1375, 1355, 1335, 1314, 1297, 1286, 1277 ],
          "attributes": {
          }
        },
        "dpram_p0.addr": {
          "hide_name": 0,
          "bits": [ 2419, 2420, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2315, 2316, 2317, 2318, "x", "x" ],
          "attributes": {
            "hdlname": "dpram_p0 addr",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:6.15-6.19"
          }
        },
        "dpram_p0.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "dpram_p0 clk",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:2.9-2.12"
          }
        },
        "dpram_p0.counter": {
          "hide_name": 0,
          "bits": [ 2370, 2367, 2394, 2391, 2388, 2385, 2382, 2379, 2376, 2373, 2364, 2361, "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "dpram_p0 counter",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:13.13-13.20"
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_10_LSR": {
          "hide_name": 0,
          "bits": [ 2366 ],
          "attributes": {
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_11_LSR": {
          "hide_name": 0,
          "bits": [ 2369 ],
          "attributes": {
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_1_LSR": {
          "hide_name": 0,
          "bits": [ 2363 ],
          "attributes": {
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_2_LSR": {
          "hide_name": 0,
          "bits": [ 2372 ],
          "attributes": {
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_3_LSR": {
          "hide_name": 0,
          "bits": [ 2375 ],
          "attributes": {
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_4_LSR": {
          "hide_name": 0,
          "bits": [ 2378 ],
          "attributes": {
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_5_LSR": {
          "hide_name": 0,
          "bits": [ 2381 ],
          "attributes": {
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_6_LSR": {
          "hide_name": 0,
          "bits": [ 2384 ],
          "attributes": {
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_7_LSR": {
          "hide_name": 0,
          "bits": [ 2387 ],
          "attributes": {
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_8_LSR": {
          "hide_name": 0,
          "bits": [ 2390 ],
          "attributes": {
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_9_LSR": {
          "hide_name": 0,
          "bits": [ 2393 ],
          "attributes": {
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2368, 2365, 2392, 2389, 2386, 2383, 2380, 2377, 2374, 2371, 2362, 2359, 3202, 3203, 3204, 3205 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:38.17-38.27|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27",
            "unused_bits": "12 13 14 15"
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_DI_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "0", 2370, 2399, 3206, 2398, 3207, 2397, 3208, 2395, 3209, 2396, 3210, 2400, 3211, 3212, 3213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:38.17-38.27|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "3 5 7 9 11 12 13 14 15"
          }
        },
        "dpram_p0.counter_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2360 ],
          "attributes": {
          }
        },
        "dpram_p0.cs": {
          "hide_name": 0,
          "bits": [ 3201 ],
          "attributes": {
            "hdlname": "dpram_p0 cs",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:5.9-5.11",
            "unused_bits": "0 "
          }
        },
        "dpram_p0.d_in": {
          "hide_name": 0,
          "bits": [ 700, 698, 709, 691, 731, 666, 738, 67, 2329, 2330, 2331, 2332, 2334, 2335, 2336, 2337 ],
          "attributes": {
            "hdlname": "dpram_p0 d_in",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:4.15-4.19"
          }
        },
        "dpram_p0.d_out": {
          "hide_name": 0,
          "bits": [ 2146, 2164, 1228, 1438, 1499, 1202, 1375, 1355, 1335, 1314, 1297, 1286, 1277, 1262, 1515, 1459 ],
          "attributes": {
            "hdlname": "dpram_p0 d_out",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:9.16-9.21"
          }
        },
        "dpram_p0.dpram0.adr_a": {
          "hide_name": 0,
          "bits": [ 2419, 2420, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2315, 2316, 2317 ],
          "attributes": {
            "hdlname": "dpram_p0 dpram0 adr_a",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/dpram.v:13.30-13.35|cores/dpRAM/perip_dpram.v:18.8-30.2"
          }
        },
        "dpram_p0.dpram0.adr_b": {
          "hide_name": 0,
          "bits": [ 2417, 2418, 2412, 2413, 2409, 2410, 2406, 2407, 2403, 2404, 2415, 2416, "x" ],
          "attributes": {
            "hdlname": "dpram_p0 dpram0 adr_b",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/dpram.v:20.30-20.35|cores/dpRAM/perip_dpram.v:18.8-30.2"
          }
        },
        "dpram_p0.dpram0.adr_b_CCU2C_S0_4_COUT": {
          "hide_name": 0,
          "bits": [ 2370, 2411, 3214, 2408, 3215, 2405, 3216, 2401, 3217, 2402, 3218, 2414 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:28.10-28.21|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25",
            "unused_bits": "2 4 6 8 10 11"
          }
        },
        "dpram_p0.dpram0.adr_b_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "1", 2370, 2411, 3214, 2408, 3215, 2405, 3216, 2401, 3217, 2402, 3218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/perip_dpram.v:28.10-28.21|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "3 5 7 9 11"
          }
        },
        "dpram_p0.dpram0.clk_a": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "dpram_p0 dpram0 clk_a",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/dpram.v:11.30-11.35|cores/dpRAM/perip_dpram.v:18.8-30.2"
          }
        },
        "dpram_p0.dpram0.clk_b": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "dpram_p0 dpram0 clk_b",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/dpram.v:17.30-17.35|cores/dpRAM/perip_dpram.v:18.8-30.2"
          }
        },
        "dpram_p0.dpram0.dat_a": {
          "hide_name": 0,
          "bits": [ 700, 698, 709, 691, 731, 666, 738, 67, 2329, 2330, 2331, 2332, 2334, 2335, 2336, 2337 ],
          "attributes": {
            "hdlname": "dpram_p0 dpram0 dat_a",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/dpram.v:14.29-14.34|cores/dpRAM/perip_dpram.v:18.8-30.2"
          }
        },
        "dpram_p0.dpram0.dat_b": {
          "hide_name": 0,
          "bits": [ 2146, 2164, 1228, 1438, 1499, 1202, 1375, 1355, 1335, 1314, 1297, 1286, 1277, 1262, 1515, 1459 ],
          "attributes": {
            "hdlname": "dpram_p0 dpram0 dat_b",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/dpram.v:21.30-21.35|cores/dpRAM/perip_dpram.v:18.8-30.2"
          }
        },
        "dpram_p0.dpram0.en_a": {
          "hide_name": 0,
          "bits": [ 3201 ],
          "attributes": {
            "hdlname": "dpram_p0 dpram0 en_a",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/dpram.v:12.30-12.34|cores/dpRAM/perip_dpram.v:18.8-30.2",
            "unused_bits": "0 "
          }
        },
        "dpram_p0.dpram0.en_b": {
          "hide_name": 0,
          "bits": [ 3201 ],
          "attributes": {
            "hdlname": "dpram_p0 dpram0 en_b",
            "src": "SOC.v:73.21-82.4|cores/dpRAM/dpram.v:18.30-18.34|cores/dpRAM/perip_dpram.v:18.8-30.2",
            "unused_bits": "0 "
          }
        },
        "dpram_p0.dpram0.ram.0.0.0_CEB": {
          "hide_name": 0,
          "bits": [ 2421 ],
          "attributes": {
          }
        },
        "gpio_dout": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "SOC.v:38.16-38.25"
          }
        },
        "mem_addr": {
          "hide_name": 0,
          "bits": [ 2419, 2420, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2315, 2316, 2317, 2318, "x", "x", 3184, 3185, 3186, 3187, 3188, 3189, 3190, 3191 ],
          "attributes": {
            "unused_bits": "16 17 18 19 20 21 22 23"
          }
        },
        "mem_addr_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1417, 1413, 1219, 1414, 1188, 1410, 1242 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "mem_rdata": {
          "hide_name": 0,
          "bits": [ 3192, 3193, 1142, 1146, 1141, 1140, 1139, 765, 1138, 1137, 775, 680, 725, 1135, 1134, 1133, 1132, 1131, 1130, 1129, 722, 1128, 1145, 766, 1144, 1143, 774, 681, 726, 1136, 1127, 1126 ],
          "attributes": {
            "src": "SOC.v:9.16-9.25",
            "unused_bits": "0 1"
          }
        },
        "mem_wdata": {
          "hide_name": 0,
          "bits": [ 700, 698, 709, 691, 731, 666, 738, 67, 2329, 2330, 2331, 2332, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2352, 2353, 2354, 2355 ],
          "attributes": {
            "src": "SOC.v:11.16-11.25"
          }
        },
        "mult1.A": {
          "hide_name": 0,
          "bits": [ 2438, 2436, 2434, 2432, 2430, 2428, 2454, 2452, 2450, 2448, 2446, 2444, 2442, 2440, 2426, 2424 ],
          "attributes": {
            "hdlname": "mult1 A",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:14.12-14.13"
          }
        },
        "mult1.A_TRELLIS_FF_Q_10_LSR": {
          "hide_name": 0,
          "bits": [ 2427 ],
          "attributes": {
          }
        },
        "mult1.A_TRELLIS_FF_Q_11_LSR": {
          "hide_name": 0,
          "bits": [ 2429 ],
          "attributes": {
          }
        },
        "mult1.A_TRELLIS_FF_Q_12_LSR": {
          "hide_name": 0,
          "bits": [ 2431 ],
          "attributes": {
          }
        },
        "mult1.A_TRELLIS_FF_Q_13_LSR": {
          "hide_name": 0,
          "bits": [ 2433 ],
          "attributes": {
          }
        },
        "mult1.A_TRELLIS_FF_Q_14_LSR": {
          "hide_name": 0,
          "bits": [ 2435 ],
          "attributes": {
          }
        },
        "mult1.A_TRELLIS_FF_Q_15_LSR": {
          "hide_name": 0,
          "bits": [ 2437 ],
          "attributes": {
          }
        },
        "mult1.A_TRELLIS_FF_Q_1_LSR": {
          "hide_name": 0,
          "bits": [ 2425 ],
          "attributes": {
          }
        },
        "mult1.A_TRELLIS_FF_Q_2_LSR": {
          "hide_name": 0,
          "bits": [ 2439 ],
          "attributes": {
          }
        },
        "mult1.A_TRELLIS_FF_Q_3_LSR": {
          "hide_name": 0,
          "bits": [ 2441 ],
          "attributes": {
          }
        },
        "mult1.A_TRELLIS_FF_Q_4_LSR": {
          "hide_name": 0,
          "bits": [ 2443 ],
          "attributes": {
          }
        },
        "mult1.A_TRELLIS_FF_Q_5_LSR": {
          "hide_name": 0,
          "bits": [ 2445 ],
          "attributes": {
          }
        },
        "mult1.A_TRELLIS_FF_Q_6_LSR": {
          "hide_name": 0,
          "bits": [ 2447 ],
          "attributes": {
          }
        },
        "mult1.A_TRELLIS_FF_Q_7_LSR": {
          "hide_name": 0,
          "bits": [ 2449 ],
          "attributes": {
          }
        },
        "mult1.A_TRELLIS_FF_Q_8_LSR": {
          "hide_name": 0,
          "bits": [ 2451 ],
          "attributes": {
          }
        },
        "mult1.A_TRELLIS_FF_Q_9_LSR": {
          "hide_name": 0,
          "bits": [ 2453 ],
          "attributes": {
          }
        },
        "mult1.A_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2423 ],
          "attributes": {
          }
        },
        "mult1.B": {
          "hide_name": 0,
          "bits": [ 2471, 2469, 2467, 2465, 2463, 2461, 2487, 2485, 2483, 2481, 2479, 2477, 2475, 2473, 2459, 2457 ],
          "attributes": {
            "hdlname": "mult1 B",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:15.12-15.13"
          }
        },
        "mult1.B_TRELLIS_FF_Q_10_LSR": {
          "hide_name": 0,
          "bits": [ 2460 ],
          "attributes": {
          }
        },
        "mult1.B_TRELLIS_FF_Q_11_LSR": {
          "hide_name": 0,
          "bits": [ 2462 ],
          "attributes": {
          }
        },
        "mult1.B_TRELLIS_FF_Q_12_LSR": {
          "hide_name": 0,
          "bits": [ 2464 ],
          "attributes": {
          }
        },
        "mult1.B_TRELLIS_FF_Q_13_LSR": {
          "hide_name": 0,
          "bits": [ 2466 ],
          "attributes": {
          }
        },
        "mult1.B_TRELLIS_FF_Q_14_LSR": {
          "hide_name": 0,
          "bits": [ 2468 ],
          "attributes": {
          }
        },
        "mult1.B_TRELLIS_FF_Q_15_LSR": {
          "hide_name": 0,
          "bits": [ 2470 ],
          "attributes": {
          }
        },
        "mult1.B_TRELLIS_FF_Q_1_LSR": {
          "hide_name": 0,
          "bits": [ 2458 ],
          "attributes": {
          }
        },
        "mult1.B_TRELLIS_FF_Q_2_LSR": {
          "hide_name": 0,
          "bits": [ 2472 ],
          "attributes": {
          }
        },
        "mult1.B_TRELLIS_FF_Q_3_LSR": {
          "hide_name": 0,
          "bits": [ 2474 ],
          "attributes": {
          }
        },
        "mult1.B_TRELLIS_FF_Q_4_LSR": {
          "hide_name": 0,
          "bits": [ 2476 ],
          "attributes": {
          }
        },
        "mult1.B_TRELLIS_FF_Q_5_LSR": {
          "hide_name": 0,
          "bits": [ 2478 ],
          "attributes": {
          }
        },
        "mult1.B_TRELLIS_FF_Q_6_LSR": {
          "hide_name": 0,
          "bits": [ 2480 ],
          "attributes": {
          }
        },
        "mult1.B_TRELLIS_FF_Q_7_LSR": {
          "hide_name": 0,
          "bits": [ 2482 ],
          "attributes": {
          }
        },
        "mult1.B_TRELLIS_FF_Q_8_LSR": {
          "hide_name": 0,
          "bits": [ 2484 ],
          "attributes": {
          }
        },
        "mult1.B_TRELLIS_FF_Q_9_LSR": {
          "hide_name": 0,
          "bits": [ 2486 ],
          "attributes": {
          }
        },
        "mult1.B_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2456 ],
          "attributes": {
          }
        },
        "mult1.addr": {
          "hide_name": 0,
          "bits": [ 2419, 2420, 2319, 2320, 2321 ],
          "attributes": {
            "hdlname": "mult1 addr",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:7.16-7.20"
          }
        },
        "mult1.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "mult1 clk",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:3.9-3.12"
          }
        },
        "mult1.cs": {
          "hide_name": 0,
          "bits": [ 3198 ],
          "attributes": {
            "hdlname": "mult1 cs",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:6.9-6.11",
            "unused_bits": "0 "
          }
        },
        "mult1.d_in": {
          "hide_name": 0,
          "bits": [ 700, 698, 709, 691, 731, 666, 738, 67, 2329, 2330, 2331, 2332, 2334, 2335, 2336, 2337 ],
          "attributes": {
            "hdlname": "mult1 d_in",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:5.16-5.20"
          }
        },
        "mult1.d_out": {
          "hide_name": 0,
          "bits": [ 2147, 1435, 1229, 1437, 1502, 1203, 1376, 1357, 1338, 1315, 1296, 1285, 1276, 1261, 1537, 1404, 1468, 1513, 1509, 1470, 1466, 1494, 1490, 1464, 1472, 1486, 1482, 1462, 1460, 1478, 1250, 1447 ],
          "attributes": {
            "hdlname": "mult1 d_out",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:10.20-10.25"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_10_DI": {
          "hide_name": 0,
          "bits": [ 2493 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_10_LSR": {
          "hide_name": 0,
          "bits": [ 2494 ],
          "attributes": {
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_11_DI": {
          "hide_name": 0,
          "bits": [ 2497 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_11_LSR": {
          "hide_name": 0,
          "bits": [ 2498 ],
          "attributes": {
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_12_DI": {
          "hide_name": 0,
          "bits": [ 2500 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_12_LSR": {
          "hide_name": 0,
          "bits": [ 2501 ],
          "attributes": {
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_13_DI": {
          "hide_name": 0,
          "bits": [ 2503 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_13_LSR": {
          "hide_name": 0,
          "bits": [ 2504 ],
          "attributes": {
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_14_DI": {
          "hide_name": 0,
          "bits": [ 2506 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_14_LSR": {
          "hide_name": 0,
          "bits": [ 2507 ],
          "attributes": {
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_15_DI": {
          "hide_name": 0,
          "bits": [ 2509 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_15_LSR": {
          "hide_name": 0,
          "bits": [ 2510 ],
          "attributes": {
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_16_DI": {
          "hide_name": 0,
          "bits": [ 2512 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_16_LSR": {
          "hide_name": 0,
          "bits": [ 2513 ],
          "attributes": {
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_17_DI": {
          "hide_name": 0,
          "bits": [ 2515 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_17_LSR": {
          "hide_name": 0,
          "bits": [ 2516 ],
          "attributes": {
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_18_DI": {
          "hide_name": 0,
          "bits": [ 2518 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_18_LSR": {
          "hide_name": 0,
          "bits": [ 2519 ],
          "attributes": {
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_19_DI": {
          "hide_name": 0,
          "bits": [ 2521 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_19_LSR": {
          "hide_name": 0,
          "bits": [ 2522 ],
          "attributes": {
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 2491 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_1_LSR": {
          "hide_name": 0,
          "bits": [ 2492 ],
          "attributes": {
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_20_DI": {
          "hide_name": 0,
          "bits": [ 2527 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_20_LSR": {
          "hide_name": 0,
          "bits": [ 2528 ],
          "attributes": {
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_21_DI": {
          "hide_name": 0,
          "bits": [ 2530 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_21_LSR": {
          "hide_name": 0,
          "bits": [ 2531 ],
          "attributes": {
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_22_DI": {
          "hide_name": 0,
          "bits": [ 2533 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_22_LSR": {
          "hide_name": 0,
          "bits": [ 2534 ],
          "attributes": {
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_23_DI": {
          "hide_name": 0,
          "bits": [ 2536 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_23_LSR": {
          "hide_name": 0,
          "bits": [ 2537 ],
          "attributes": {
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_24_DI": {
          "hide_name": 0,
          "bits": [ 2539 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_24_LSR": {
          "hide_name": 0,
          "bits": [ 2540 ],
          "attributes": {
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_25_DI": {
          "hide_name": 0,
          "bits": [ 2542 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_25_LSR": {
          "hide_name": 0,
          "bits": [ 2543 ],
          "attributes": {
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_26_DI": {
          "hide_name": 0,
          "bits": [ 2545 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_26_LSR": {
          "hide_name": 0,
          "bits": [ 2546 ],
          "attributes": {
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_27_DI": {
          "hide_name": 0,
          "bits": [ 2548 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_27_LSR": {
          "hide_name": 0,
          "bits": [ 2549 ],
          "attributes": {
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_28_DI": {
          "hide_name": 0,
          "bits": [ 2551 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_28_LSR": {
          "hide_name": 0,
          "bits": [ 2552 ],
          "attributes": {
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_29_DI": {
          "hide_name": 0,
          "bits": [ 2554 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_29_LSR": {
          "hide_name": 0,
          "bits": [ 2555 ],
          "attributes": {
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 2525 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_2_LSR": {
          "hide_name": 0,
          "bits": [ 2526 ],
          "attributes": {
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_30_DI": {
          "hide_name": 0,
          "bits": [ 2560 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_30_LSR": {
          "hide_name": 0,
          "bits": [ 2561 ],
          "attributes": {
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_31_DI": {
          "hide_name": 0,
          "bits": [ 2563 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_31_LSR": {
          "hide_name": 0,
          "bits": [ 2564 ],
          "attributes": {
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 2558 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_3_LSR": {
          "hide_name": 0,
          "bits": [ 2559 ],
          "attributes": {
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 2566 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_4_LSR": {
          "hide_name": 0,
          "bits": [ 2567 ],
          "attributes": {
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_5_DI": {
          "hide_name": 0,
          "bits": [ 2569 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_5_LSR": {
          "hide_name": 0,
          "bits": [ 2570 ],
          "attributes": {
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_6_DI": {
          "hide_name": 0,
          "bits": [ 2572 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_6_LSR": {
          "hide_name": 0,
          "bits": [ 2573 ],
          "attributes": {
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_7_DI": {
          "hide_name": 0,
          "bits": [ 2575 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_7_LSR": {
          "hide_name": 0,
          "bits": [ 2576 ],
          "attributes": {
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_8_DI": {
          "hide_name": 0,
          "bits": [ 2578 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_8_LSR": {
          "hide_name": 0,
          "bits": [ 2579 ],
          "attributes": {
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_9_DI": {
          "hide_name": 0,
          "bits": [ 2581 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_9_LSR": {
          "hide_name": 0,
          "bits": [ 2582 ],
          "attributes": {
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2489 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:56.1-65.4"
          }
        },
        "mult1.d_out_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2490 ],
          "attributes": {
          }
        },
        "mult1.done": {
          "hide_name": 0,
          "bits": [ 2740 ],
          "attributes": {
            "hdlname": "mult1 done",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:18.6-18.10"
          }
        },
        "mult1.init": {
          "hide_name": 0,
          "bits": [ 2588 ],
          "attributes": {
            "hdlname": "mult1 init",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:16.5-16.9"
          }
        },
        "mult1.init_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2593, 2594, 2614, 2589 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "mult1.init_LUT4_D_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 2590, 2591, 2592 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "mult1.init_LUT4_D_Z_LUT4_Z_B_LUT4_Z_2_D": {
          "hide_name": 0,
          "bits": [ 2603, 2604, 2605, 2606 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "mult1.init_LUT4_D_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2611 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "mult1.init_LUT4_D_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2612 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "mult1.init_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2619 ],
          "attributes": {
          }
        },
        "mult1.init_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2621 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "mult1.init_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2622 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "mult1.init_TRELLIS_FF_Q_CE_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 2321, 2319, 2320, 2624, 2623 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "mult1.init_TRELLIS_FF_Q_CE_PFUMX_Z_C0_LUT4_C_1_Z": {
          "hide_name": 0,
          "bits": [ 19, 1799, 1388, 2626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "mult1.init_TRELLIS_FF_Q_CE_PFUMX_Z_C0_LUT4_C_1_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 2495, 2496 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "mult1.init_TRELLIS_FF_Q_CE_PFUMX_Z_C0_LUT4_C_1_Z_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2488 ],
          "attributes": {
          }
        },
        "mult1.init_TRELLIS_FF_Q_CE_PFUMX_Z_C0_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 2455 ],
          "attributes": {
          }
        },
        "mult1.init_TRELLIS_FF_Q_CE_PFUMX_Z_C0_LUT4_D_1_Z": {
          "hide_name": 0,
          "bits": [ 2625, 1336 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "mult1.init_TRELLIS_FF_Q_CE_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 2628, 2904 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "mult1.init_TRELLIS_FF_Q_CE_PFUMX_Z_C0_LUT4_D_2_Z": {
          "hide_name": 0,
          "bits": [ 2321, 2627, 2319, 2624 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "mult1.init_TRELLIS_FF_Q_CE_PFUMX_Z_C0_LUT4_D_2_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 2629, 2628 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "mult1.init_TRELLIS_FF_Q_CE_PFUMX_Z_C0_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2422 ],
          "attributes": {
          }
        },
        "mult1.init_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2620 ],
          "attributes": {
          }
        },
        "mult1.mult1.A": {
          "hide_name": 0,
          "bits": [ 2666, 2667, 2646, 2647, 2641, 2642, 2636, 2637, 2630, 2631, 2662, 2663, 2657, 2658, 2651, 2652 ],
          "attributes": {
            "hdlname": "mult1 mult1 A",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:21.12-21.13|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.A_CCU2C_A0_COUT": {
          "hide_name": 0,
          "bits": [ "0", 3219, 2648, 3220, 2643, 3221, 2638, 3222, 2632, 3223, 2633, 3224, 2659, 3225, 2653, 3226, 2654, 3227, 2690, 3228, 2687, 3229, 2684, 3230, 2681, 3231, 2678, 3232, 2675, 3233, 2671, 3234 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31"
          }
        },
        "mult1.mult1.A_CCU2C_A0_S0": {
          "hide_name": 0,
          "bits": [ 2669, 2670, 2649, 2650, 2644, 2645, 2639, 2640, 2634, 2635, 2664, 2665, 2660, 2661, 2655, 2656, 2693, 2694, 2691, 2692, 2688, 2689, 2685, 2686, 2682, 2683, 2679, 2680, 2676, 2677, 2673, 2674 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "mult1.mult1.A_CCU2C_A0_S0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3219, 2648, 3220, 2643, 3221, 2638, 3222, 2632, 3223, 2633, 3224, 2659, 3225, 2653, 3226, 2654, 3227, 2690, 3228, 2687, 3229, 2684, 3230, 2681, 3231, 2678, 3232, 2675, 3233, 2671, 3234, 2672 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25",
            "unused_bits": "0 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 31"
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_10_DI": {
          "hide_name": 0,
          "bits": [ 2698 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_11_DI": {
          "hide_name": 0,
          "bits": [ 2699 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_12_DI": {
          "hide_name": 0,
          "bits": [ 2700 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_13_DI": {
          "hide_name": 0,
          "bits": [ 2701 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_14_DI": {
          "hide_name": 0,
          "bits": [ 2702 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_15_DI": {
          "hide_name": 0,
          "bits": [ 2703 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 2697 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 2704 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 2705 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 2706 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_5_DI": {
          "hide_name": 0,
          "bits": [ 2707 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_6_DI": {
          "hide_name": 0,
          "bits": [ 2708 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_7_DI": {
          "hide_name": 0,
          "bits": [ 2709 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_8_DI": {
          "hide_name": 0,
          "bits": [ 2710 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.A_TRELLIS_FF_Q_9_DI": {
          "hide_name": 0,
          "bits": [ 2711 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.B": {
          "hide_name": 0,
          "bits": [ 2719, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2607, 2608, 2609, 2610, 2603, 2604, 2605 ],
          "attributes": {
            "hdlname": "mult1 mult1 B",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:22.12-22.13|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_10_DI": {
          "hide_name": 0,
          "bits": [ 2713 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_11_DI": {
          "hide_name": 0,
          "bits": [ 2714 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_12_DI": {
          "hide_name": 0,
          "bits": [ 2715 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_13_DI": {
          "hide_name": 0,
          "bits": [ 2716 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_14_DI": {
          "hide_name": 0,
          "bits": [ 2717 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_15_DI": {
          "hide_name": 0,
          "bits": [ 2718 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 2712 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 2720 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 2721 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 2722 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_5_DI": {
          "hide_name": 0,
          "bits": [ 2723 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_6_DI": {
          "hide_name": 0,
          "bits": [ 2724 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_7_DI": {
          "hide_name": 0,
          "bits": [ 2725 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_8_DI": {
          "hide_name": 0,
          "bits": [ 2726 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_9_DI": {
          "hide_name": 0,
          "bits": [ 2727 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2695 ],
          "attributes": {
          }
        },
        "mult1.mult1.B_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2696 ],
          "attributes": {
          }
        },
        "mult1.mult1.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "mult1 mult1 clk",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:3.21-3.24|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.count": {
          "hide_name": 0,
          "bits": [ 2735, 2733, 2732, 2731, 2730 ],
          "attributes": {
            "hdlname": "mult1 mult1 count",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:30.12-30.17|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.count_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 2734, 2618, 2615, 2616, 2617 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:83.13-83.22|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "0", 2735, 2736, 3235, 2737, 3236 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:83.13-83.22|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "3 5"
          }
        },
        "mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 2615, 2616, 2617, 2618, 2613 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2736, 3237, 2737, 3238, 2738, 3239 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:83.13-83.22|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25",
            "unused_bits": "1 3 4 5"
          }
        },
        "mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 2618, 3240, 2616, 3241, 2739, 3242 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:83.13-83.22|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29",
            "unused_bits": "1 3 4 5"
          }
        },
        "mult1.mult1.count_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2586, 2728 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "mult1.mult1.count_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2729 ],
          "attributes": {
          }
        },
        "mult1.mult1.done": {
          "hide_name": 0,
          "bits": [ 2740 ],
          "attributes": {
            "hdlname": "mult1 mult1 done",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:6.21-6.25|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.done_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2741 ],
          "attributes": {
          }
        },
        "mult1.mult1.done_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2742 ],
          "attributes": {
          }
        },
        "mult1.mult1.init": {
          "hide_name": 0,
          "bits": [ 2588 ],
          "attributes": {
            "hdlname": "mult1 mult1 init",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:5.21-5.25|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.op_A": {
          "hide_name": 0,
          "bits": [ 2438, 2436, 2434, 2432, 2430, 2428, 2454, 2452, 2450, 2448, 2446, 2444, 2442, 2440, 2426, 2424 ],
          "attributes": {
            "hdlname": "mult1 mult1 op_A",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:9.21-9.25|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.op_B": {
          "hide_name": 0,
          "bits": [ 2471, 2469, 2467, 2465, 2463, 2461, 2487, 2485, 2483, 2481, 2479, 2477, 2475, 2473, 2459, 2457 ],
          "attributes": {
            "hdlname": "mult1 mult1 op_B",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:10.21-10.25|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result": {
          "hide_name": 0,
          "bits": [ 2668, 2562, 2556, 2553, 2550, 2547, 2544, 2541, 2538, 2535, 2532, 2529, 2523, 2520, 2517, 2514, 2511, 2508, 2505, 2502, 2499, 2496, 2583, 2580, 2577, 2574, 2571, 2568, 2565, 2557, 2524, 2584 ],
          "attributes": {
            "hdlname": "mult1 mult1 result",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:8.21-8.27|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_10_DI": {
          "hide_name": 0,
          "bits": [ 2748 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_10_LSR": {
          "hide_name": 0,
          "bits": [ 2749 ],
          "attributes": {
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_11_DI": {
          "hide_name": 0,
          "bits": [ 2750 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_11_LSR": {
          "hide_name": 0,
          "bits": [ 2751 ],
          "attributes": {
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_12_DI": {
          "hide_name": 0,
          "bits": [ 2752 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_12_LSR": {
          "hide_name": 0,
          "bits": [ 2753 ],
          "attributes": {
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_13_DI": {
          "hide_name": 0,
          "bits": [ 2754 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_13_LSR": {
          "hide_name": 0,
          "bits": [ 2755 ],
          "attributes": {
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_14_DI": {
          "hide_name": 0,
          "bits": [ 2756 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_14_LSR": {
          "hide_name": 0,
          "bits": [ 2757 ],
          "attributes": {
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_15_DI": {
          "hide_name": 0,
          "bits": [ 2758 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_15_LSR": {
          "hide_name": 0,
          "bits": [ 2759 ],
          "attributes": {
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_16_DI": {
          "hide_name": 0,
          "bits": [ 2760 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_16_LSR": {
          "hide_name": 0,
          "bits": [ 2761 ],
          "attributes": {
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_17_DI": {
          "hide_name": 0,
          "bits": [ 2762 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_17_LSR": {
          "hide_name": 0,
          "bits": [ 2763 ],
          "attributes": {
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_18_DI": {
          "hide_name": 0,
          "bits": [ 2764 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_18_LSR": {
          "hide_name": 0,
          "bits": [ 2765 ],
          "attributes": {
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_19_DI": {
          "hide_name": 0,
          "bits": [ 2766 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_19_LSR": {
          "hide_name": 0,
          "bits": [ 2767 ],
          "attributes": {
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 2746 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_1_LSR": {
          "hide_name": 0,
          "bits": [ 2747 ],
          "attributes": {
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_20_DI": {
          "hide_name": 0,
          "bits": [ 2770 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_20_LSR": {
          "hide_name": 0,
          "bits": [ 2771 ],
          "attributes": {
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_21_DI": {
          "hide_name": 0,
          "bits": [ 2772 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_21_LSR": {
          "hide_name": 0,
          "bits": [ 2773 ],
          "attributes": {
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_22_DI": {
          "hide_name": 0,
          "bits": [ 2774 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_22_LSR": {
          "hide_name": 0,
          "bits": [ 2775 ],
          "attributes": {
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_23_DI": {
          "hide_name": 0,
          "bits": [ 2776 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_23_LSR": {
          "hide_name": 0,
          "bits": [ 2777 ],
          "attributes": {
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_24_DI": {
          "hide_name": 0,
          "bits": [ 2778 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_24_LSR": {
          "hide_name": 0,
          "bits": [ 2779 ],
          "attributes": {
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_25_DI": {
          "hide_name": 0,
          "bits": [ 2780 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_25_LSR": {
          "hide_name": 0,
          "bits": [ 2781 ],
          "attributes": {
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_26_DI": {
          "hide_name": 0,
          "bits": [ 2782 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_26_LSR": {
          "hide_name": 0,
          "bits": [ 2783 ],
          "attributes": {
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_27_DI": {
          "hide_name": 0,
          "bits": [ 2784 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_27_LSR": {
          "hide_name": 0,
          "bits": [ 2785 ],
          "attributes": {
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_28_DI": {
          "hide_name": 0,
          "bits": [ 2786 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_28_LSR": {
          "hide_name": 0,
          "bits": [ 2787 ],
          "attributes": {
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_29_DI": {
          "hide_name": 0,
          "bits": [ 2788 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_29_LSR": {
          "hide_name": 0,
          "bits": [ 2789 ],
          "attributes": {
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 2768 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_2_LSR": {
          "hide_name": 0,
          "bits": [ 2769 ],
          "attributes": {
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_30_DI": {
          "hide_name": 0,
          "bits": [ 2792 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_30_LSR": {
          "hide_name": 0,
          "bits": [ 2793 ],
          "attributes": {
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_31_DI": {
          "hide_name": 0,
          "bits": [ 2794 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_31_LSR": {
          "hide_name": 0,
          "bits": [ 2795 ],
          "attributes": {
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 2790 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_3_LSR": {
          "hide_name": 0,
          "bits": [ 2791 ],
          "attributes": {
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 2796 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_4_LSR": {
          "hide_name": 0,
          "bits": [ 2797 ],
          "attributes": {
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_5_DI": {
          "hide_name": 0,
          "bits": [ 2798 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_5_LSR": {
          "hide_name": 0,
          "bits": [ 2799 ],
          "attributes": {
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_6_DI": {
          "hide_name": 0,
          "bits": [ 2800 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_6_LSR": {
          "hide_name": 0,
          "bits": [ 2801 ],
          "attributes": {
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_7_DI": {
          "hide_name": 0,
          "bits": [ 2802 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_7_LSR": {
          "hide_name": 0,
          "bits": [ 2803 ],
          "attributes": {
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_8_DI": {
          "hide_name": 0,
          "bits": [ 2804 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_8_LSR": {
          "hide_name": 0,
          "bits": [ 2805 ],
          "attributes": {
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_9_DI": {
          "hide_name": 0,
          "bits": [ 2806 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_9_LSR": {
          "hide_name": 0,
          "bits": [ 2807 ],
          "attributes": {
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2743 ],
          "attributes": {
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2744 ],
          "attributes": {
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.result_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2745 ],
          "attributes": {
          }
        },
        "mult1.mult1.state": {
          "hide_name": 0,
          "bits": [ 2587, 2585, 2586 ],
          "attributes": {
            "hdlname": "mult1 mult1 state",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:20.12-20.17|cores/mult/perip_mult.v:70.6-78.3"
          }
        },
        "mult1.mult1.state_TRELLIS_FF_Q_1_LSR": {
          "hide_name": 0,
          "bits": [ 2811 ],
          "attributes": {
          }
        },
        "mult1.mult1.state_TRELLIS_FF_Q_2_LSR": {
          "hide_name": 0,
          "bits": [ 2813 ],
          "attributes": {
          }
        },
        "mult1.mult1.state_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2812, 2810, 2808 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:62.18-71.3|cores/mult/mult.v:0.0-0.0|cores/mult/mult.v:39.3-89.10|cores/mult/perip_mult.v:70.6-78.3|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "mult1.mult1.state_TRELLIS_FF_Q_DI_LUT4_Z_2_D": {
          "hide_name": 0,
          "bits": [ 2593, 2594, 2589, 2814 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "mult1.mult1.state_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2809 ],
          "attributes": {
          }
        },
        "mult1.result": {
          "hide_name": 0,
          "bits": [ 2668, 2562, 2556, 2553, 2550, 2547, 2544, 2541, 2538, 2535, 2532, 2529, 2523, 2520, 2517, 2514, 2511, 2508, 2505, 2502, 2499, 2496, 2583, 2580, 2577, 2574, 2571, 2568, 2565, 2557, 2524, 2584 ],
          "attributes": {
            "hdlname": "mult1 result",
            "src": "SOC.v:62.18-71.3|cores/mult/perip_mult.v:17.13-17.19"
          }
        },
        "mult_dout": {
          "hide_name": 0,
          "bits": [ 2147, 1435, 1229, 1437, 1502, 1203, 1376, 1357, 1338, 1315, 1296, 1285, 1276, 1261, 1537, 1404, 1468, 1513, 1509, 1470, 1466, 1494, 1490, 1464, 1472, 1486, 1482, 1462, 1460, 1478, 1250, 1447 ],
          "attributes": {
            "src": "SOC.v:39.16-39.25"
          }
        },
        "per_uart.addr": {
          "hide_name": 0,
          "bits": [ 2419, 2420, 2319, 2320, 2321 ],
          "attributes": {
            "hdlname": "per_uart addr",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:9.16-9.20"
          }
        },
        "per_uart.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "per_uart clk",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:5.11-5.14"
          }
        },
        "per_uart.cs": {
          "hide_name": 0,
          "bits": [ 3200 ],
          "attributes": {
            "hdlname": "per_uart cs",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:8.11-8.13",
            "unused_bits": "0 "
          }
        },
        "per_uart.d_in": {
          "hide_name": 0,
          "bits": [ 700, 698, 709, 691, 731, 666, 738, 67, 2329, 2330, 2331, 2332, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2352, 2353, 2354, 2355 ],
          "attributes": {
            "hdlname": "per_uart d_in",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:7.17-7.21"
          }
        },
        "per_uart.d_in_uart": {
          "hide_name": 0,
          "bits": [ 2823, 2822, 2821, 2820, 2819, 2818, 2817, 2816 ],
          "attributes": {
            "hdlname": "per_uart d_in_uart",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:20.11-20.20"
          }
        },
        "per_uart.d_in_uart_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2815 ],
          "attributes": {
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:39.15-39.24"
          }
        },
        "per_uart.d_out": {
          "hide_name": 0,
          "bits": [ 1441, 1434, 1399, 1505, 1501, 1217, 1426, 1356, 1337, 1327, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "per_uart d_out",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:12.22-12.27"
          }
        },
        "per_uart.d_out_TRELLIS_FF_Q_1_LSR": {
          "hide_name": 0,
          "bits": [ 2827 ],
          "attributes": {
          }
        },
        "per_uart.d_out_TRELLIS_FF_Q_2_LSR": {
          "hide_name": 0,
          "bits": [ 2829 ],
          "attributes": {
          }
        },
        "per_uart.d_out_TRELLIS_FF_Q_3_LSR": {
          "hide_name": 0,
          "bits": [ 2831 ],
          "attributes": {
          }
        },
        "per_uart.d_out_TRELLIS_FF_Q_4_LSR": {
          "hide_name": 0,
          "bits": [ 2833 ],
          "attributes": {
          }
        },
        "per_uart.d_out_TRELLIS_FF_Q_5_LSR": {
          "hide_name": 0,
          "bits": [ 2835 ],
          "attributes": {
          }
        },
        "per_uart.d_out_TRELLIS_FF_Q_6_LSR": {
          "hide_name": 0,
          "bits": [ 2837 ],
          "attributes": {
          }
        },
        "per_uart.d_out_TRELLIS_FF_Q_7_DI": {
          "hide_name": 0,
          "bits": [ 2824, 2826, 2828, 2830, 2832, 2834, 2836, 2838, 2840, 2842 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:46.2-50.9|cores/uart/perip_uart.v:0.0-0.0|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "per_uart.d_out_TRELLIS_FF_Q_7_LSR": {
          "hide_name": 0,
          "bits": [ 2839 ],
          "attributes": {
          }
        },
        "per_uart.d_out_TRELLIS_FF_Q_8_LSR": {
          "hide_name": 0,
          "bits": [ 2841 ],
          "attributes": {
          }
        },
        "per_uart.d_out_TRELLIS_FF_Q_9_LSR": {
          "hide_name": 0,
          "bits": [ 2843 ],
          "attributes": {
          }
        },
        "per_uart.d_out_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2825 ],
          "attributes": {
          }
        },
        "per_uart.ledout": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "hdlname": "per_uart ledout",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:15.16-15.22"
          }
        },
        "per_uart.ledout_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2844 ],
          "attributes": {
          }
        },
        "per_uart.ledout_TRELLIS_FF_Q_CE_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 2357, 1200 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "per_uart.ledout_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 2358 ],
          "attributes": {
          }
        },
        "per_uart.ledout_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1781, 19, 2845, 2846 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "per_uart.ledout_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 645, 2847 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "per_uart.ledout_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1567 ],
          "attributes": {
          }
        },
        "per_uart.ledout_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_C_Z_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1546 ],
          "attributes": {
          }
        },
        "per_uart.ledout_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2848 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "per_uart.ledout_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2849 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "per_uart.rx_avail": {
          "hide_name": 0,
          "bits": [ 2897 ],
          "attributes": {
            "hdlname": "per_uart rx_avail",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:25.6-25.14"
          }
        },
        "per_uart.rx_data": {
          "hide_name": 0,
          "bits": [ 2909, 2908, 2907, 2906, 2905, 2904, 2903, 2951 ],
          "attributes": {
            "hdlname": "per_uart rx_data",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:22.12-22.19"
          }
        },
        "per_uart.rx_error": {
          "hide_name": 0,
          "bits": [ 2893 ],
          "attributes": {
            "hdlname": "per_uart rx_error",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:24.6-24.14"
          }
        },
        "per_uart.tx_busy": {
          "hide_name": 0,
          "bits": [ 2902 ],
          "attributes": {
            "hdlname": "per_uart tx_busy",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:23.6-23.13"
          }
        },
        "per_uart.uart0.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "per_uart uart0 clk",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:10.21-10.24|cores/uart/perip_uart.v:56.2-68.2"
          }
        },
        "per_uart.uart0.enable16_counter": {
          "hide_name": 0,
          "bits": [ 2886, 2887, 2866, 2867, 2861, 2862, 2856, 2857, 2850, 2851, 2882, 2883, 2877, 2878, 2871, 2872 ],
          "attributes": {
            "hdlname": "per_uart uart0 enable16_counter",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:29.12-29.28|cores/uart/perip_uart.v:56.2-68.2"
          }
        },
        "per_uart.uart0.enable16_counter_CCU2C_A0_4_COUT": {
          "hide_name": 0,
          "bits": [ 2886, 2868, 3243, 2863, 3244, 2858, 3245, 2852, 3246, 2853, 3247, 2879, 3248, 2873, 3249, 2874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25",
            "unused_bits": "2 4 6 8 10 12 14 15"
          }
        },
        "per_uart.uart0.enable16_counter_CCU2C_A0_COUT": {
          "hide_name": 0,
          "bits": [ "1", 2886, 2868, 3243, 2863, 3244, 2858, 3245, 2852, 3246, 2853, 3247, 2879, 3248, 2873, 3249 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "3 5 7 9 11 13 15"
          }
        },
        "per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2888, 2889, 2869, 2870, 2864, 2865, 2859, 2860, 2854, 2855, 2884, 2885, 2880, 2881, 2875, 2876 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2890 ],
          "attributes": {
          }
        },
        "per_uart.uart0.rx_ack": {
          "hide_name": 0,
          "bits": [ 2892 ],
          "attributes": {
            "hdlname": "per_uart uart0 rx_ack",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:18.21-18.27|cores/uart/perip_uart.v:56.2-68.2"
          }
        },
        "per_uart.uart0.rx_ack_LUT4_C_A": {
          "hide_name": 0,
          "bits": [ 2892, 2893, 2894, 2895 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "per_uart.uart0.rx_ack_LUT4_C_A_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 2899 ],
          "attributes": {
          }
        },
        "per_uart.uart0.rx_avail": {
          "hide_name": 0,
          "bits": [ 2897 ],
          "attributes": {
            "hdlname": "per_uart uart0 rx_avail",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:16.21-16.29|cores/uart/perip_uart.v:56.2-68.2"
          }
        },
        "per_uart.uart0.rx_avail_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", 3250, 2840, 2842, 2824, 2826, 2828, 2830, 2832, 2834, 2836, 3251, "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:46.2-50.9|cores/uart/perip_uart.v:0.0-0.0|/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "7 17"
          }
        },
        "per_uart.uart0.rx_avail_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2898 ],
          "attributes": {
          }
        },
        "per_uart.uart0.rx_avail_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2910 ],
          "attributes": {
          }
        },
        "per_uart.uart0.rx_bitcount": {
          "hide_name": 0,
          "bits": [ 2919, 2918, 2917, 2914 ],
          "attributes": {
            "hdlname": "per_uart uart0 rx_bitcount",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:63.11-63.22|cores/uart/perip_uart.v:56.2-68.2"
          }
        },
        "per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 2915 ],
          "attributes": {
          }
        },
        "per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_1_LSR": {
          "hide_name": 0,
          "bits": [ 2916 ],
          "attributes": {
          }
        },
        "per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 2921 ],
          "attributes": {
          }
        },
        "per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_2_LSR": {
          "hide_name": 0,
          "bits": [ 2922 ],
          "attributes": {
          }
        },
        "per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 2923 ],
          "attributes": {
          }
        },
        "per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_3_LSR": {
          "hide_name": 0,
          "bits": [ 2924 ],
          "attributes": {
          }
        },
        "per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2912 ],
          "attributes": {
          }
        },
        "per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2925 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2926 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2913 ],
          "attributes": {
          }
        },
        "per_uart.uart0.rx_busy": {
          "hide_name": 0,
          "bits": [ 2920 ],
          "attributes": {
            "hdlname": "per_uart uart0 rx_busy",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:61.11-61.18|cores/uart/perip_uart.v:56.2-68.2"
          }
        },
        "per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2927 ],
          "attributes": {
          }
        },
        "per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 2929, 2920 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 2911 ],
          "attributes": {
          }
        },
        "per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 2891, 2900, 2901 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_C_Z_LUT4_B_C": {
          "hide_name": 0,
          "bits": [ 2891, 2900, 2932, 3 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 2929, 2930, 2894, 2920 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_LUT4_Z_B_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2938 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_LUT4_Z_B_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2939 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "per_uart.uart0.rx_busy_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2928 ],
          "attributes": {
          }
        },
        "per_uart.uart0.rx_count16": {
          "hide_name": 0,
          "bits": [ 2934, 2935, 2936, 2937 ],
          "attributes": {
            "hdlname": "per_uart uart0 rx_count16",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:62.11-62.21|cores/uart/perip_uart.v:56.2-68.2"
          }
        },
        "per_uart.uart0.rx_count16_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 2942 ],
          "attributes": {
          }
        },
        "per_uart.uart0.rx_count16_TRELLIS_FF_Q_1_LSR": {
          "hide_name": 0,
          "bits": [ 2943 ],
          "attributes": {
          }
        },
        "per_uart.uart0.rx_count16_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 2944 ],
          "attributes": {
          }
        },
        "per_uart.uart0.rx_count16_TRELLIS_FF_Q_2_LSR": {
          "hide_name": 0,
          "bits": [ 2945 ],
          "attributes": {
          }
        },
        "per_uart.uart0.rx_count16_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 2946 ],
          "attributes": {
          }
        },
        "per_uart.uart0.rx_count16_TRELLIS_FF_Q_3_LSR": {
          "hide_name": 0,
          "bits": [ 2947 ],
          "attributes": {
          }
        },
        "per_uart.uart0.rx_count16_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2929, 2920, 2931 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2940 ],
          "attributes": {
          }
        },
        "per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2948 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2949 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "per_uart.uart0.rx_count16_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2941 ],
          "attributes": {
          }
        },
        "per_uart.uart0.rx_data": {
          "hide_name": 0,
          "bits": [ 2909, 2908, 2907, 2906, 2905, 2904, 2903, 2951 ],
          "attributes": {
            "hdlname": "per_uart uart0 rx_data",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:15.21-15.28|cores/uart/perip_uart.v:56.2-68.2"
          }
        },
        "per_uart.uart0.rx_error": {
          "hide_name": 0,
          "bits": [ 2893 ],
          "attributes": {
            "hdlname": "per_uart uart0 rx_error",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:17.21-17.29|cores/uart/perip_uart.v:56.2-68.2"
          }
        },
        "per_uart.uart0.rx_error_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2896 ],
          "attributes": {
          }
        },
        "per_uart.uart0.rx_error_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2959 ],
          "attributes": {
          }
        },
        "per_uart.uart0.rxd_reg": {
          "hide_name": 0,
          "bits": [ 2958, 2957, 2956, 2955, 2954, 2953, 2952, 2950 ],
          "attributes": {
            "hdlname": "per_uart uart0 rxd_reg",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:64.11-64.18|cores/uart/perip_uart.v:56.2-68.2"
          }
        },
        "per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2933 ],
          "attributes": {
          }
        },
        "per_uart.uart0.tx_bitcount": {
          "hide_name": 0,
          "bits": [ 2968, 2967, 2963, 2961 ],
          "attributes": {
            "hdlname": "per_uart uart0 tx_bitcount",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:118.11-118.22|cores/uart/perip_uart.v:56.2-68.2"
          }
        },
        "per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 2962 ],
          "attributes": {
          }
        },
        "per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2964 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2965 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 2970 ],
          "attributes": {
          }
        },
        "per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 2973 ],
          "attributes": {
          }
        },
        "per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2960 ],
          "attributes": {
          }
        },
        "per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 2971, 2974, 2972, 2961 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "per_uart.uart0.tx_busy": {
          "hide_name": 0,
          "bits": [ 2902 ],
          "attributes": {
            "hdlname": "per_uart uart0 tx_busy",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:21.21-21.28|cores/uart/perip_uart.v:56.2-68.2"
          }
        },
        "per_uart.uart0.tx_busy_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2891, 2986, 2978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "per_uart.uart0.tx_busy_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2979 ],
          "attributes": {
          }
        },
        "per_uart.uart0.tx_busy_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2980 ],
          "attributes": {
          }
        },
        "per_uart.uart0.tx_count16": {
          "hide_name": 0,
          "bits": [ 2975, 2976, 2986, 2977 ],
          "attributes": {
            "hdlname": "per_uart uart0 tx_count16",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:119.11-119.21|cores/uart/perip_uart.v:56.2-68.2"
          }
        },
        "per_uart.uart0.tx_count16_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 2984 ],
          "attributes": {
          }
        },
        "per_uart.uart0.tx_count16_TRELLIS_FF_Q_1_LSR": {
          "hide_name": 0,
          "bits": [ 2985 ],
          "attributes": {
          }
        },
        "per_uart.uart0.tx_count16_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 2987 ],
          "attributes": {
          }
        },
        "per_uart.uart0.tx_count16_TRELLIS_FF_Q_2_LSR": {
          "hide_name": 0,
          "bits": [ 2988 ],
          "attributes": {
          }
        },
        "per_uart.uart0.tx_count16_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 2989 ],
          "attributes": {
          }
        },
        "per_uart.uart0.tx_count16_TRELLIS_FF_Q_3_LSR": {
          "hide_name": 0,
          "bits": [ 2990 ],
          "attributes": {
          }
        },
        "per_uart.uart0.tx_count16_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2981 ],
          "attributes": {
          }
        },
        "per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2982 ],
          "attributes": {
          }
        },
        "per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2991 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2992 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "per_uart.uart0.tx_count16_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2983 ],
          "attributes": {
          }
        },
        "per_uart.uart0.tx_data": {
          "hide_name": 0,
          "bits": [ 2823, 2822, 2821, 2820, 2819, 2818, 2817, 2816 ],
          "attributes": {
            "hdlname": "per_uart uart0 tx_data",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:19.21-19.28|cores/uart/perip_uart.v:56.2-68.2"
          }
        },
        "per_uart.uart0.tx_wr": {
          "hide_name": 0,
          "bits": [ 2994 ],
          "attributes": {
            "hdlname": "per_uart uart0 tx_wr",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:20.21-20.26|cores/uart/perip_uart.v:56.2-68.2"
          }
        },
        "per_uart.uart0.tx_wr_LUT4_D_1_Z": {
          "hide_name": 0,
          "bits": [ 2823, 3025, 3021, 2969, 2997 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "per_uart.uart0.tx_wr_LUT4_D_1_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2995 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "per_uart.uart0.tx_wr_LUT4_D_1_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2996 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "per_uart.uart0.tx_wr_LUT4_D_A": {
          "hide_name": 0,
          "bits": [ 2966, 2963, 2967, 2968, 2961 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "per_uart.uart0.tx_wr_LUT4_D_B": {
          "hide_name": 0,
          "bits": [ 2993, 2966 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "per_uart.uart0.tx_wr_LUT4_D_B_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 2972, 2971, 2968 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "per_uart.uart0.txd_reg": {
          "hide_name": 0,
          "bits": [ 3025, 3021, 3017, 3013, 3009, 3005, 3001, 2999 ],
          "attributes": {
            "hdlname": "per_uart uart0 txd_reg",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:120.11-120.18|cores/uart/perip_uart.v:56.2-68.2"
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 3000 ],
          "attributes": {
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3002 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3003 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 3004 ],
          "attributes": {
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3006 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3007 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 3008 ],
          "attributes": {
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3010 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3011 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 3012 ],
          "attributes": {
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3014 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3015 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI": {
          "hide_name": 0,
          "bits": [ 3016 ],
          "attributes": {
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3018 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3019 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI": {
          "hide_name": 0,
          "bits": [ 3020 ],
          "attributes": {
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3022 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3023 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI": {
          "hide_name": 0,
          "bits": [ 3024 ],
          "attributes": {
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3026 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3027 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "per_uart.uart0.txd_reg_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2998 ],
          "attributes": {
          }
        },
        "per_uart.uart0.uart_rxd": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "hdlname": "per_uart uart0 uart_rxd",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:12.21-12.29|cores/uart/perip_uart.v:56.2-68.2"
          }
        },
        "per_uart.uart0.uart_rxd1": {
          "hide_name": 0,
          "bits": [ 3028 ],
          "attributes": {
            "hdlname": "per_uart uart0 uart_rxd1",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:49.5-49.14|cores/uart/perip_uart.v:56.2-68.2"
          }
        },
        "per_uart.uart0.uart_rxd2": {
          "hide_name": 0,
          "bits": [ 2894 ],
          "attributes": {
            "hdlname": "per_uart uart0 uart_rxd2",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:50.5-50.14|cores/uart/perip_uart.v:56.2-68.2"
          }
        },
        "per_uart.uart0.uart_rxd2_LUT4_B_D": {
          "hide_name": 0,
          "bits": [ 2975, 2976, 2986, 2891, 2977 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 3029, 3030, 3031, 3032 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24"
          }
        },
        "per_uart.uart0.uart_txd": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "hdlname": "per_uart uart0 uart_txd",
            "src": "SOC.v:48.6-60.5|cores/uart/uart.v:13.21-13.29|cores/uart/perip_uart.v:56.2-68.2"
          }
        },
        "per_uart.uart0.uart_txd_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 3033 ],
          "attributes": {
          }
        },
        "per_uart.uart0.uart_txd_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3035 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24"
          }
        },
        "per_uart.uart0.uart_txd_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3036 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20"
          }
        },
        "per_uart.uart0.uart_txd_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 3034 ],
          "attributes": {
          }
        },
        "per_uart.uart_ctrl": {
          "hide_name": 0,
          "bits": [ 2994, 2892, 4, "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "per_uart uart_ctrl",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:21.11-21.20"
          }
        },
        "per_uart.uart_rx": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "hdlname": "per_uart uart_rx",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:14.12-14.19"
          }
        },
        "per_uart.uart_tx": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "hdlname": "per_uart uart_tx",
            "src": "SOC.v:48.6-60.5|cores/uart/perip_uart.v:13.12-13.19"
          }
        },
        "resetn": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "SOC.v:3.17-3.23"
          }
        },
        "uart_dout": {
          "hide_name": 0,
          "bits": [ 1441, 1434, 1399, 1505, 1501, 1217, 1426, 1356, 1337, 1327, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "SOC.v:37.16-37.25"
          }
        }
      }
    },
    "TRELLIS_DPR16X4": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:190.1-231.10"
      },
      "parameter_default_values": {
        "INITVAL": "0000000000000000000000000000000000000000000000000000000000000000",
        "WCKMUX": "WCK",
        "WREMUX": "WRE"
      },
      "ports": {
        "DI": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 16, 17, 18, 19 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DI": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:191.15-191.17"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:196.15-196.17"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:195.15-195.18"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:192.15-192.18"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:194.15-194.18"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:193.15-193.18"
          }
        }
      }
    },
    "TRELLIS_FF": {
      "attributes": {
        "abc9_flop": "1",
        "abc9_box": "0",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:311.1-389.10"
      },
      "parameter_default_values": {
        "CEMUX": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110001",
        "CLKMUX": "CLK",
        "GSR": "ENABLED",
        "LSRMODE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011000101001101010010",
        "LSRMUX": "LSR",
        "REGSET": "RESET",
        "SRMODE": "LSR_OVER_CE"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LSR": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "M": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:311.35-311.37"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:311.25-311.28"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:311.39-311.41"
          }
        },
        "LSR": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:311.30-311.33"
          }
        },
        "M": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:311.43-311.44"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "init": "0",
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:311.57-311.58"
          }
        }
      }
    },
    "TRELLIS_IO": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:393.1-418.10"
      },
      "parameter_default_values": {
        "DIR": "INPUT"
      },
      "ports": {
        "B": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:394.8-394.9"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:395.8-395.9"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:397.9-397.10"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:396.8-396.9"
          }
        }
      }
    },
    "TRELLIS_RAM16X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:138.1-175.10"
      },
      "parameter_default_values": {
        "INITVAL_0": "0000000000000000",
        "INITVAL_1": "0000000000000000",
        "WCKMUX": "WCK",
        "WREMUX": "WRE"
      },
      "ports": {
        "DI0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DI1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "WAD0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "WAD1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "WAD2": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "WAD3": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "RAD0": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "RAD1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "RAD2": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "RAD3": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DO0": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "DO1": {
          "direction": "output",
          "bits": [ 15 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DI0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:139.8-139.11"
          }
        },
        "DI1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:139.13-139.16"
          }
        },
        "DO0": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:143.9-143.12"
          }
        },
        "DO1": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:143.14-143.17"
          }
        },
        "RAD0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:142.8-142.12"
          }
        },
        "RAD1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:142.14-142.18"
          }
        },
        "RAD2": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:142.20-142.24"
          }
        },
        "RAD3": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:142.26-142.30"
          }
        },
        "WAD0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:140.8-140.12"
          }
        },
        "WAD1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:140.14-140.18"
          }
        },
        "WAD2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:140.20-140.24"
          }
        },
        "WAD3": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:140.26-140.30"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:141.13-141.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:141.8-141.11"
          }
        }
      }
    },
    "TRELLIS_SLICE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:428.1-599.10"
      },
      "parameter_default_values": {
        "A0MUX": "A0",
        "A1MUX": "A1",
        "B0MUX": "B0",
        "B1MUX": "B1",
        "C0MUX": "C0",
        "C1MUX": "C1",
        "CCU2_INJECT1_0": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100111001001111",
        "CCU2_INJECT1_1": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100111001001111",
        "CEMUX": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110001",
        "CLKMUX": "CLK",
        "D0MUX": "D0",
        "D1MUX": "D1",
        "GSR": "ENABLED",
        "LSRMUX": "LSR",
        "LUT0_INITVAL": "0000000000000000",
        "LUT1_INITVAL": "0000000000000000",
        "MODE": "LOGIC",
        "REG0_LSRMODE": "LSR",
        "REG0_REGSET": "RESET",
        "REG0_SD": "0 ",
        "REG1_LSRMODE": "LSR",
        "REG1_REGSET": "RESET",
        "REG1_SD": "0 ",
        "SRMODE": "LSR_OVER_CE",
        "WCKMUX": "WCK",
        "WREMUX": "WRE"
      },
      "ports": {
        "A0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "FCI": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "FXA": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "FXB": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LSR": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DI0": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "DI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "WD0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "WD1": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "WAD0": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "WAD1": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "WAD2": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "WAD3": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "F0": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "F1": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "FCO": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "OFX0": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "OFX1": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "WDO0": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "WDO1": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "WDO2": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "WDO3": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "WADO0": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "WADO1": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "WADO2": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "WADO3": {
          "direction": "output",
          "bits": [ 42 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:429.8-429.10"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:430.8-430.10"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:429.12-429.14"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:430.12-430.14"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:429.16-429.18"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:430.16-430.18"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:434.18-434.20"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:434.8-434.11"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:429.20-429.22"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:430.20-430.22"
          }
        },
        "DI0": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:435.8-435.11"
          }
        },
        "DI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:435.13-435.16"
          }
        },
        "F0": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:441.9-441.11"
          }
        },
        "F1": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:442.9-442.11"
          }
        },
        "FCI": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:432.8-432.11"
          }
        },
        "FCO": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:443.9-443.12"
          }
        },
        "FXA": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:432.13-432.16"
          }
        },
        "FXB": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:432.18-432.21"
          }
        },
        "LSR": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:434.13-434.16"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:431.8-431.10"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:431.12-431.14"
          }
        },
        "OFX0": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:443.14-443.18"
          }
        },
        "OFX1": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:443.20-443.24"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:441.13-441.15"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:442.13-442.15"
          }
        },
        "WAD0": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:438.8-438.12"
          }
        },
        "WAD1": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:438.14-438.18"
          }
        },
        "WAD2": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:438.20-438.24"
          }
        },
        "WAD3": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:438.26-438.30"
          }
        },
        "WADO0": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:446.9-446.14"
          }
        },
        "WADO1": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:446.16-446.21"
          }
        },
        "WADO2": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:446.23-446.28"
          }
        },
        "WADO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:446.30-446.35"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:439.13-439.16"
          }
        },
        "WD0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:437.8-437.11"
          }
        },
        "WD1": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:437.13-437.16"
          }
        },
        "WDO0": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:445.9-445.13"
          }
        },
        "WDO1": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:445.15-445.19"
          }
        },
        "WDO2": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:445.21-445.25"
          }
        },
        "WDO3": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:445.27-445.31"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:439.8-439.11"
          }
        }
      }
    },
    "TSHX2DQA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:298.1-304.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED",
        "REGSET": "SET"
      },
      "ports": {
        "T0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DQSW270": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DQSW270": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:299.28-299.35"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:299.22-299.26"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:300.9-300.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:299.37-299.40"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:299.16-299.20"
          }
        },
        "T0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:299.8-299.10"
          }
        },
        "T1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:299.12-299.14"
          }
        }
      }
    },
    "TSHX2DQSA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:307.1-313.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED",
        "REGSET": "SET"
      },
      "ports": {
        "T0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DQSW": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DQSW": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:308.28-308.32"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:308.22-308.26"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:309.9-309.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:308.34-308.37"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:308.16-308.20"
          }
        },
        "T0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:308.8-308.10"
          }
        },
        "T1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:308.12-308.14"
          }
        }
      }
    },
    "USRMCLK": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:182.1-186.10"
      },
      "ports": {
        "USRMCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "USRMCLKTS": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "USRMCLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "USRMCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:183.8-183.16"
          }
        },
        "USRMCLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:184.9-184.17"
          }
        },
        "USRMCLKTS": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v:183.18-183.27"
          }
        }
      }
    }
  }
}
