rc file Version 1.0

[Design]
COMPILE_PATH=/home/lorenzo9/Documents/ChipForge/verification/sim/sim
VCS_HOME=/software/Synopsys-2024_x86_64/vcs/W-2024.09
VERDI_HOME=/software/Synopsys-2024_x86_64/verdi/W-2024.09
SystemC=FALSE
UUM=FALSE
KDB=TRUE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=top_tb 
OPTION=-ssv -ssy 
ELAB_OPTION=-ssv -ssy 
ELAB=TRUE
COMMON_ELAB=TRUE
SIMV_WRAPPER=FALSE
[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a

[CompInfo]
FLOW_OPTS=-kdb=common_elab -ssv -ssy 
