Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-10-07 21:06:08	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.7	3222	230	7	false	0	0		0	
2019-10-07 21:06:12	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.7	3294	271	7	false	0	0		0	
2019-10-07 21:06:17	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/strandtest/strandtest.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.7	310	9	1	false	0	0		0	
2019-10-07 21:06:21	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/buttoncycler/buttoncycler.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.7	310	9	1	false	0	0		0	
2019-10-07 21:06:26	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/RGBWstrandtest/RGBWstrandtest.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.7	310	9	1	false	0	0		0	
2019-10-07 21:06:30	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/simple/simple.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.7	310	9	1	false	0	0		0	
2019-10-07 21:06:34	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.7	2330	48	0	false	0	0		0	
2019-10-07 21:06:39	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.7	2256	45	0	false	0	0		0	
2019-10-07 21:06:43	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.7	3514	145	0	false	0	0		0	
2019-10-07 21:06:48	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.7	2140	199	1	false	0	0		0	
2019-10-07 21:06:52	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.7	2032	90	1	false	0	0		0	
2019-10-07 21:06:56	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.7	744	9	1	false	0	0		0	
2019-10-07 21:07:01	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.7	630	12	1	false	0	0		0	
2019-10-07 21:07:05	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.7	522	9	3	false	0	0		0	
2019-10-07 21:07:09	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.7	678	12	1	false	0	0		0	
2019-10-07 21:07:14	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.7	1816	229	0	false	0	0		0	
2019-10-07 21:07:18	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.7	2004	92	0	false	0	0		0	
2019-10-07 21:07:23	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/strandtest/strandtest.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.7	310	9	1	false	0	0		0	
2019-10-07 21:07:27	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/buttoncycler/buttoncycler.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.7	310	9	1	false	0	0		0	
2019-10-07 21:07:31	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/simple/simple.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.7	310	9	1	false	0	0		0	
2019-10-07 21:07:36	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.7	6404	122	1	false	0	0		0	
2019-10-07 21:07:41	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.7	1278	14	0	false	0	0		0	
2019-10-07 21:07:45	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.7	3436	136	0	false	0	0		0	
2019-10-07 21:07:50	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.7	1724	65	0	false	0	0		0	
2019-10-07 21:07:55	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.7	1626	59	0	false	0	0		0	
2019-10-07 21:07:59	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.7	2678	132	1	false	0	0		0	
2019-10-07 21:08:04	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.7	2866	134	0	false	0	0		0	
2019-10-07 21:08:09	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.7	1386	65	0	false	0	0		0	
2019-10-07 21:08:13	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo_ATTinyCore/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.7	2330	48	0	false	0	0		0	
2019-10-07 21:08:18	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo_ATTinyCore/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.7	2256	45	0	false	0	0		0	
2019-10-07 21:08:25	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.9	3222	230	7	false	0	0		0	
2019-10-07 21:08:30	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.9	3294	271	7	false	0	0		0	
2019-10-07 21:08:35	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/strandtest/strandtest.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.9	310	9	1	false	0	0		0	
2019-10-07 21:08:40	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/buttoncycler/buttoncycler.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.9	310	9	1	false	0	0		0	
2019-10-07 21:08:45	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/RGBWstrandtest/RGBWstrandtest.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.9	310	9	1	false	0	0		0	
2019-10-07 21:08:49	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/simple/simple.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.9	310	9	1	false	0	0		0	
2019-10-07 21:08:54	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.9	2330	48	0	false	0	0		0	
2019-10-07 21:08:59	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.9	2256	45	0	false	0	0		0	
2019-10-07 21:09:04	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.9	3514	145	0	false	0	0		0	
2019-10-07 21:09:09	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.9	2140	199	1	false	0	0		0	
2019-10-07 21:09:13	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.9	2032	90	1	false	0	0		0	
2019-10-07 21:09:18	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.9	744	9	1	false	0	0		0	
2019-10-07 21:09:23	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.9	630	12	1	false	0	0		0	
2019-10-07 21:09:28	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.9	522	9	3	false	0	0		0	
2019-10-07 21:09:32	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.9	678	12	1	false	0	0		0	
2019-10-07 21:09:37	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.9	1816	229	0	false	0	0		0	
2019-10-07 21:09:42	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.9	2004	92	0	false	0	0		0	
2019-10-07 21:09:46	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/strandtest/strandtest.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.9	310	9	1	false	0	0		0	
2019-10-07 21:09:51	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/buttoncycler/buttoncycler.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.9	310	9	1	false	0	0		0	
2019-10-07 21:09:56	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/simple/simple.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.9	310	9	1	false	0	0		0	
2019-10-07 21:10:01	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.9	6404	122	1	false	0	0		0	
2019-10-07 21:10:06	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.9	1278	14	0	false	0	0		0	
2019-10-07 21:10:11	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.9	3436	136	0	false	0	0		0	
2019-10-07 21:10:16	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.9	1724	65	0	false	0	0		0	
2019-10-07 21:10:21	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.9	1626	59	0	false	0	0		0	
2019-10-07 21:10:26	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.9	2678	132	1	false	0	0		0	
2019-10-07 21:10:31	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.9	2866	134	0	false	0	0		0	
2019-10-07 21:10:36	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.9	1386	65	0	false	0	0		0	
2019-10-07 21:10:40	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo_ATTinyCore/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.9	2330	48	0	false	0	0		0	
2019-10-07 21:10:45	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo_ATTinyCore/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.9	2256	45	0	false	0	0		0	
2019-10-07 21:10:53	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.13	3182	230	7	false	0	0		0	
2019-10-07 21:10:58	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.13	3254	271	7	false	0	0		0	
2019-10-07 21:11:03	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/strandtest/strandtest.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.13	310	9	1	false	0	0		0	
2019-10-07 21:11:08	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/buttoncycler/buttoncycler.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.13	310	9	1	false	0	0		0	
2019-10-07 21:11:13	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/RGBWstrandtest/RGBWstrandtest.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.13	310	9	1	false	0	0		0	
2019-10-07 21:11:18	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/simple/simple.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.13	310	9	1	false	0	0		0	
2019-10-07 21:11:23	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.13	2300	48	0	false	0	0		0	
2019-10-07 21:11:27	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.13	2228	45	0	false	0	0		0	
2019-10-07 21:11:32	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.13	3444	145	0	false	0	0		0	
2019-10-07 21:11:37	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.13	2082	199	1	false	0	0		0	
2019-10-07 21:11:42	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.13	1980	90	1	false	0	0		0	
2019-10-07 21:11:47	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.13	760	9	1	false	0	0		0	
2019-10-07 21:11:52	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.13	634	12	1	false	0	0		0	
2019-10-07 21:11:57	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.13	522	9	3	false	0	0		0	
2019-10-07 21:12:02	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.13	682	12	1	false	0	0		0	
2019-10-07 21:12:06	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.13	1774	229	0	false	0	0		0	
2019-10-07 21:12:11	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.13	1952	92	0	false	0	0		0	
2019-10-07 21:12:16	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/strandtest/strandtest.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.13	310	9	1	false	0	0		0	
2019-10-07 21:12:21	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/buttoncycler/buttoncycler.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.13	310	9	1	false	0	0		0	
2019-10-07 21:12:26	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/simple/simple.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.13	310	9	1	false	0	0		0	
2019-10-07 21:12:31	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.13	6368	122	1	false	0	0		0	
2019-10-07 21:12:36	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.13	1298	14	0	false	0	0		0	
2019-10-07 21:12:41	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.13	3376	136	0	false	0	0		0	
2019-10-07 21:12:46	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.13	1716	65	0	false	0	0		0	
2019-10-07 21:12:51	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.13	1620	59	0	false	0	0		0	
2019-10-07 21:12:56	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.13	2630	132	1	false	0	0		0	
2019-10-07 21:13:01	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.13	2816	134	0	false	0	0		0	
2019-10-07 21:13:06	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.13	1378	65	0	false	0	0		0	
2019-10-07 21:13:11	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo_ATTinyCore/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.13	2300	48	0	false	0	0		0	
2019-10-07 21:13:16	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo_ATTinyCore/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.6.13	2228	45	0	false	0	0		0	
2019-10-07 21:13:22	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.6	3140	224	7	false	0	0		0	
2019-10-07 21:13:25	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.6	3212	265	7	false	0	0		0	
2019-10-07 21:13:28	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/strandtest/strandtest.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.6	310	9	1	false	0	0		0	
2019-10-07 21:13:31	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/buttoncycler/buttoncycler.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.6	310	9	1	false	0	0		0	
2019-10-07 21:13:34	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/RGBWstrandtest/RGBWstrandtest.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.6	310	9	1	false	0	0		0	
2019-10-07 21:13:37	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/simple/simple.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.6	310	9	1	false	0	0		0	
2019-10-07 21:13:40	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.6	2090	44	0	false	0	0		0	
2019-10-07 21:13:44	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.6	2018	41	0	false	0	0		0	
2019-10-07 21:13:47	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.6	3432	139	0	false	0	0		0	
2019-10-07 21:13:50	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.6	2060	193	1	false	0	0		0	
2019-10-07 21:13:53	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.6	1958	84	1	false	0	0		0	
2019-10-07 21:13:56	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.6	748	9	1	false	0	0		0	
2019-10-07 21:13:59	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.6	634	12	1	false	0	0		0	
2019-10-07 21:14:02	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.6	510	9	3	false	0	0		0	
2019-10-07 21:14:05	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.6	682	12	1	false	0	0		0	
2019-10-07 21:14:08	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.6	1728	223	0	false	0	0		0	
2019-10-07 21:14:11	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.6	1932	86	0	false	0	0		0	
2019-10-07 21:14:14	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/strandtest/strandtest.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.6	310	9	1	false	0	0		0	
2019-10-07 21:14:16	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/buttoncycler/buttoncycler.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.6	310	9	1	false	0	0		0	
2019-10-07 21:14:19	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/simple/simple.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.6	310	9	1	false	0	0		0	
2019-10-07 21:14:23	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.6	6292	122	1	false	0	0		0	
2019-10-07 21:14:26	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.6	1272	14	0	false	0	0		0	
2019-10-07 21:14:29	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.6	3356	130	0	false	0	0		0	
2019-10-07 21:14:32	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.6	1716	65	0	false	0	0		0	
2019-10-07 21:14:35	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.6	1620	59	0	false	0	0		0	
2019-10-07 21:14:39	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.6	2596	126	1	false	0	0		0	
2019-10-07 21:14:42	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.6	2794	128	0	false	0	0		0	
2019-10-07 21:14:45	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.6	1364	65	0	false	0	0		0	
2019-10-07 21:14:48	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo_ATTinyCore/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.6	2090	44	0	false	0	0		0	
2019-10-07 21:14:51	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo_ATTinyCore/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.6	2018	41	0	false	0	0		0	
2019-10-07 21:14:59	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.10	3136	224	4	false	0	0		0	
2019-10-07 21:15:02	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.10	3208	265	4	false	0	0		0	
2019-10-07 21:15:06	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/strandtest/strandtest.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.10	310	9	1	false	0	0		0	
2019-10-07 21:15:09	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/buttoncycler/buttoncycler.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.10	310	9	1	false	0	0		0	
2019-10-07 21:15:13	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/RGBWstrandtest/RGBWstrandtest.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.10	310	9	1	false	0	0		0	
2019-10-07 21:15:16	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/simple/simple.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.10	310	9	1	false	0	0		0	
2019-10-07 21:15:20	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.10	2072	44	0	false	0	0		0	
2019-10-07 21:15:23	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.10	2016	41	0	false	0	0		0	
2019-10-07 21:15:27	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.10	3392	139	0	false	0	0		0	
2019-10-07 21:15:30	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.10	2048	193	1	false	0	0		0	
2019-10-07 21:15:34	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.10	1942	84	1	false	0	0		0	
2019-10-07 21:15:38	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.10	742	9	1	false	0	0		0	
2019-10-07 21:15:41	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.10	618	12	1	false	0	0		0	
2019-10-07 21:15:45	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.10	510	9	3	false	0	0		0	
2019-10-07 21:15:48	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.10	666	12	1	false	0	0		0	
2019-10-07 21:15:52	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.10	1718	223	0	false	0	0		0	
2019-10-07 21:15:55	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.10	1900	86	0	false	0	0		0	
2019-10-07 21:15:59	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/strandtest/strandtest.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.10	310	9	1	false	0	0		0	
2019-10-07 21:16:02	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/buttoncycler/buttoncycler.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.10	310	9	1	false	0	0		0	
2019-10-07 21:16:06	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/simple/simple.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.10	310	9	1	false	0	0		0	
2019-10-07 21:16:10	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.10	6224	122	1	false	0	0		0	
2019-10-07 21:16:13	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.10	1260	14	0	false	0	0		0	
2019-10-07 21:16:17	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.10	3344	130	1	false	0	0		0	
2019-10-07 21:16:21	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.10	1724	65	1	false	0	0		0	
2019-10-07 21:16:25	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.10	1628	59	1	false	0	0		0	
2019-10-07 21:16:28	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.10	2582	126	2	false	0	0		0	
2019-10-07 21:16:32	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.10	2788	128	1	false	0	0		0	
2019-10-07 21:16:36	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.10	1370	65	1	false	0	0		0	
2019-10-07 21:16:39	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo_ATTinyCore/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.10	2072	44	0	false	0	0		0	
2019-10-07 21:16:43	227	227.32	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/594782767	push	false	false	master	6f1e48e736a094caa75b957a0680b712f8545a1c	53d1f5351ed8...6f1e48e736a0	Correct tests for tiny828 optiboot	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo_ATTinyCore/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=1internal,eesave=aenable,bod=1v8,millis=enabled	1.8.10	2016	41	0	false	0	0		0	
