static int F_1 ( T_1 V_1 , int V_2 , int V_3 , int V_4 )\r\n{\r\nswitch ( V_1 & F_2 ( 0 , ~ 0 , ~ 0 ) ) {\r\nF_3 ( 0 , 0 , 0 , V_2 ) ;\r\nF_3 ( 1 , 0 , V_2 , 0 ) ;\r\nF_3 ( V_5 , 0 , V_2 , V_2 ) ;\r\ndefault:\r\nreturn - V_6 ;\r\n}\r\n}\r\nstatic int F_4 ( T_1 V_1 )\r\n{\r\nswitch ( V_1 & F_2 ( 0 , ~ 0 , ~ 0 ) ) {\r\nF_3 ( 0 , 0 , 0 , V_7 ) ;\r\nF_3 ( 1 , 0 , V_7 , 0 ) ;\r\nF_3 ( V_5 , 0 , V_7 , V_7 ) ;\r\ndefault:\r\nreturn - V_6 ;\r\n}\r\n}\r\nstatic int F_5 ( T_1 V_1 )\r\n{\r\nswitch ( V_1 & F_2 ( 0 , ~ 0 , ~ 0 ) ) {\r\nF_3 ( 0 , 0 , 0 , V_8 ) ;\r\nF_3 ( 1 , 0 , V_8 , 0 ) ;\r\nF_3 ( V_5 , 0 , V_8 , V_8 ) ;\r\ndefault:\r\nreturn - V_6 ;\r\n}\r\n}\r\nstatic int F_6 ( T_1 V_1 )\r\n{\r\nswitch ( V_1 & F_2 ( 0 , ~ 0 , ~ 0 ) ) {\r\nF_3 ( 0 , 0 , 0 , V_7 ) ;\r\nF_3 ( 1 , 0 , V_7 , 0 ) ;\r\nF_3 ( V_5 , 0 , V_7 , V_7 ) ;\r\ndefault:\r\nreturn - V_6 ;\r\n}\r\n}\r\nstatic int F_7 ( T_1 V_1 )\r\n{\r\nswitch ( V_1 & F_2 ( 0 , ~ 0 , ~ 0 ) ) {\r\nF_3 ( 0 , 0 , 0 , V_7 ) ;\r\nF_3 ( 1 , 0 , V_7 , 0 ) ;\r\nF_3 ( V_5 , 0 , V_7 , V_7 ) ;\r\ndefault:\r\nreturn - V_6 ;\r\n}\r\n}\r\nstatic int F_8 ( T_1 V_1 , T_2 V_9 )\r\n{\r\nT_2 V_10 = V_9 & 0x3fFFFF ;\r\nif ( V_10 < ( 1 << 20 ) )\r\nreturn F_4 ( V_1 ) ;\r\nif ( V_10 < ( 2 << 20 ) )\r\nreturn F_5 ( V_1 ) ;\r\nif ( V_10 < ( 3 << 20 ) )\r\nreturn F_6 ( V_1 ) ;\r\nreturn F_7 ( V_1 ) ;\r\n}\r\nstatic int F_9 ( T_1 V_1 )\r\n{\r\nswitch ( V_1 & F_2 ( 0 , ~ 0 , ~ 0 ) ) {\r\nF_3 ( V_5 , 0 , V_7 , V_7 ) ;\r\nF_3 ( V_5 , 1 , V_7 , V_7 ) ;\r\nF_3 ( V_5 , 2 , V_7 , V_7 ) ;\r\nF_3 ( V_5 , 3 , V_7 , V_7 ) ;\r\nF_3 ( 0 , 0 , 0 , V_7 ) ;\r\nF_3 ( 0 , 1 , 0 , V_7 ) ;\r\nF_3 ( 0 , 2 , 0 , V_7 ) ;\r\nF_3 ( 0 , 3 , 0 , V_7 ) ;\r\nF_3 ( 1 , 0 , V_7 , 0 ) ;\r\nF_3 ( 1 , 1 , V_7 , 0 ) ;\r\nF_3 ( 1 , 2 , V_7 , 0 ) ;\r\nF_3 ( 1 , 3 , V_7 , 0 ) ;\r\nF_3 ( 3 , 0 , 0 , V_8 ) ;\r\nF_3 ( 3 , 2 , V_8 , 0 ) ;\r\nF_3 ( 4 , 0 , V_8 , 0 ) ;\r\nF_3 ( 4 , 2 , 0 , 0 ) ;\r\nF_3 ( 4 , 3 , 0 , V_8 ) ;\r\nF_3 ( 5 , 0 , V_8 , 0 ) ;\r\nF_3 ( 5 , 3 , 0 , V_8 ) ;\r\nF_3 ( 6 , 0 , V_8 , 0 ) ;\r\nF_3 ( 6 , 3 , 0 , V_8 ) ;\r\nF_3 ( 7 , 0 , V_8 , 0 ) ;\r\nF_3 ( 7 , 3 , 0 , V_8 ) ;\r\nF_3 ( 8 , 0 , V_8 , 0 ) ;\r\nF_3 ( 8 , 3 , 0 , V_8 ) ;\r\nF_3 ( 9 , 0 , V_8 , 0 ) ;\r\nF_3 ( 9 , 3 , 0 , V_8 ) ;\r\nF_3 ( 10 , 0 , V_8 , 0 ) ;\r\nF_3 ( 10 , 3 , 0 , V_8 ) ;\r\nF_3 ( 13 , 0 , 0 , V_8 ) ;\r\nF_3 ( 13 , 1 , 0 , V_8 ) ;\r\nF_3 ( 13 , 2 , V_8 , 0 ) ;\r\nF_3 ( 15 , 0 , V_8 , 0 ) ;\r\nF_3 ( 15 , 3 , 0 , V_8 ) ;\r\nF_3 ( 28 , 0 , 0 , V_8 ) ;\r\nF_3 ( 28 , 1 , 0 , V_8 ) ;\r\nF_3 ( 28 , 2 , 0 , V_8 ) ;\r\nF_3 ( 28 , 3 , 0 , V_8 ) ;\r\nF_3 ( 31 , 0 , V_8 , 0 ) ;\r\nF_3 ( 31 , 1 , V_8 , 0 ) ;\r\nF_3 ( 31 , 2 , V_8 , 0 ) ;\r\nF_3 ( 31 , 3 , V_8 , 0 ) ;\r\ndefault:\r\nreturn - V_6 ;\r\n}\r\n}\r\nstatic int F_10 ( T_1 V_1 )\r\n{\r\nswitch ( V_1 & F_2 ( 0 , ~ 0 , ~ 0 ) ) {\r\nF_3 ( 16 , 1 , 0 , V_8 ) ;\r\nF_3 ( 17 , 1 , 0 , V_8 ) ;\r\nF_3 ( 17 , 3 , 0 , V_7 ) ;\r\nF_3 ( 18 , 2 , 0 , V_7 ) ;\r\nF_3 ( 18 , 3 , 0 , V_7 ) ;\r\nF_3 ( 21 , 0 , 0 , V_7 ) ;\r\nF_3 ( 21 , 1 , 0 , V_7 ) ;\r\nF_3 ( 21 , 2 , 0 , V_7 ) ;\r\nF_3 ( 21 , 3 , 0 , V_7 ) ;\r\ndefault:\r\nreturn F_9 ( V_1 ) ;\r\n}\r\n}\r\nstatic int F_11 ( T_1 V_1 )\r\n{\r\nswitch ( V_1 & F_2 ( 0 , ~ 0 , ~ 0 ) ) {\r\nF_3 ( 18 , 0 , 0 , V_8 ) ;\r\nF_3 ( 18 , 1 , 0 , V_8 ) ;\r\nF_3 ( 18 , 2 , V_8 , 0 ) ;\r\nF_3 ( 18 , 3 , V_8 , 0 ) ;\r\nF_3 ( 20 , 2 , V_8 , 0 ) ;\r\nF_3 ( 21 , 0 , 0 , V_8 ) ;\r\nF_3 ( 21 , 1 , 0 , V_8 ) ;\r\nF_3 ( 21 , 2 , 0 , V_8 ) ;\r\nF_3 ( 22 , 0 , 0 , V_8 ) ;\r\nF_3 ( 22 , 1 , 0 , V_8 ) ;\r\nF_3 ( 22 , 2 , 0 , V_8 ) ;\r\ndefault:\r\nreturn F_9 ( V_1 ) ;\r\n}\r\n}\r\nstatic int F_12 ( T_1 V_1 )\r\n{\r\nreturn F_9 ( V_1 ) ;\r\n}\r\nstatic int F_13 ( T_1 V_1 , T_2 V_9 )\r\n{\r\nint V_2 ;\r\nif ( V_9 < 0x2000000000ULL )\r\nV_2 = F_10 ( V_1 ) ;\r\nelse if ( V_9 < 0x8000000000ULL )\r\nV_2 = F_11 ( V_1 ) ;\r\nelse if ( V_9 < 0x9800000000ULL )\r\nV_2 = F_10 ( V_1 ) ;\r\nelse if ( V_9 < 0x9C00000000ULL )\r\nV_2 = F_11 ( V_1 ) ;\r\nelse if ( V_9 < 0xA000000000ULL )\r\nV_2 = F_12 ( V_1 ) ;\r\nelse\r\nV_2 = F_10 ( V_1 ) ;\r\nreturn V_2 ;\r\n}\r\nstatic int F_14 ( T_1 V_1 )\r\n{\r\nswitch ( V_1 & F_2 ( 0 , ~ 0 , ~ 0 ) ) {\r\nF_3 ( 0 , 1 , 0 , V_8 ) ;\r\nF_3 ( 2 , 0 , 0 , V_8 ) ;\r\nF_3 ( 3 , 0 , V_8 , 0 ) ;\r\ndefault:\r\nreturn F_1 ( V_1 , V_8 , 48 , 4 ) ;\r\n}\r\n}\r\nstatic int F_15 ( T_1 V_1 )\r\n{\r\nswitch ( V_1 & F_2 ( 0 , ~ 0 , ~ 0 ) ) {\r\nF_3 ( 2 , 0 , 0 , V_8 ) ;\r\nF_3 ( 3 , 0 , V_8 , 0 ) ;\r\ndefault:\r\nreturn F_1 ( V_1 , V_8 , 4 , 4 ) ;\r\n}\r\n}\r\nstatic int F_16 ( T_1 V_1 )\r\n{\r\nswitch ( V_1 & F_2 ( 0 , ~ 0 , ~ 0 ) ) {\r\nF_3 ( 2 , 0 , V_7 , 0 ) ;\r\ndefault:\r\nreturn F_1 ( V_1 , V_7 , 12 , 4 ) ;\r\n}\r\n}\r\nstatic int F_17 ( T_1 V_1 )\r\n{\r\nswitch ( V_1 & F_2 ( 0 , ~ 0 , ~ 0 ) ) {\r\nF_3 ( 0 , 1 , 0 , V_8 ) ;\r\nF_3 ( 0 , 2 , V_8 , 0 ) ;\r\nF_3 ( 1 , 1 , V_8 , 0 ) ;\r\nF_3 ( 1 , 2 , V_8 , 0 ) ;\r\nF_3 ( 2 , 0 , 0 , V_8 ) ;\r\nF_3 ( 2 , 1 , 0 , V_8 ) ;\r\nF_3 ( 2 , 2 , 0 , V_8 ) ;\r\nF_3 ( 2 , 3 , 0 , V_8 ) ;\r\nF_3 ( 3 , 0 , V_8 , 0 ) ;\r\nF_3 ( 3 , 1 , V_8 , 0 ) ;\r\nF_3 ( 3 , 2 , V_8 , 0 ) ;\r\nF_3 ( 3 , 3 , V_8 , 0 ) ;\r\nF_3 ( V_5 , 1 , V_8 , V_8 ) ;\r\ndefault:\r\nreturn F_1 ( V_1 , V_8 , 1 , 63 ) ;\r\n}\r\n}\r\nstatic int F_18 ( T_1 V_1 )\r\n{\r\nswitch ( V_1 & F_2 ( 0 , ~ 0 , ~ 0 ) ) {\r\nF_3 ( 0 , 3 , V_8 , 0 ) ;\r\nF_3 ( 2 , 0 , V_8 , 0 ) ;\r\nF_3 ( 2 , 1 , V_8 , 0 ) ;\r\nF_3 ( 4 , 0 , V_8 , 0 ) ;\r\nF_3 ( 4 , 1 , V_8 , 0 ) ;\r\nF_3 ( 6 , 0 , V_8 , 0 ) ;\r\nF_3 ( 6 , 1 , V_8 , 0 ) ;\r\nF_3 ( 6 , 2 , V_8 , 0 ) ;\r\nF_3 ( 8 , 2 , V_8 , 0 ) ;\r\nF_3 ( 8 , 3 , V_8 , 0 ) ;\r\nF_3 ( 9 , 0 , 0 , V_8 ) ;\r\nF_3 ( 9 , 1 , 0 , V_8 ) ;\r\nF_3 ( 9 , 2 , 0 , V_8 ) ;\r\nF_3 ( 9 , 3 , 0 , V_8 ) ;\r\nF_3 ( 10 , 0 , V_8 , 0 ) ;\r\nF_3 ( 10 , 2 , V_8 , 0 ) ;\r\nF_3 ( 14 , 0 , V_8 , 0 ) ;\r\nF_3 ( 15 , 1 , 0 , V_8 ) ;\r\nF_3 ( 17 , 2 , V_8 , 0 ) ;\r\nF_3 ( 24 , 0 , 0 , V_8 ) ;\r\nF_3 ( 24 , 1 , V_8 , 0 ) ;\r\nF_3 ( 25 , 0 , 0 , V_8 ) ;\r\nF_3 ( 25 , 1 , V_8 , 0 ) ;\r\ndefault:\r\nreturn F_1 ( V_1 , V_8 , 0 , 64 ) ;\r\n}\r\n}\r\nint F_19 ( T_1 V_1 , T_2 V_9 )\r\n{\r\nswitch ( F_20 ( V_1 ) ) {\r\ncase V_11 :\r\nreturn F_8 ( V_1 , V_9 ) ;\r\ncase V_12 :\r\nreturn F_1 ( V_1 , V_8 , 24 , 4 ) ;\r\ncase V_13 :\r\nreturn F_14 ( V_1 ) ;\r\ncase V_14 :\r\nreturn F_13 ( V_1 , V_9 ) ;\r\ncase V_15 :\r\nreturn F_15 ( V_1 ) ;\r\ncase V_16 :\r\nif ( V_9 < 0x10000 )\r\nreturn F_1 ( V_1 , V_7 , 1 , 1 ) ;\r\nelse\r\nreturn F_1 ( V_1 , V_8 , 1 , 1 ) ;\r\ncase V_17 :\r\nreturn F_16 ( V_1 ) ;\r\ncase V_18 :\r\nreturn F_17 ( V_1 ) ;\r\ncase V_19 :\r\nreturn F_18 ( V_1 ) ;\r\ncase 0 :\r\nreturn F_1 ( V_1 , V_8 , 4 , 4 ) ;\r\ndefault:\r\nreturn - V_6 ;\r\n}\r\n}\r\nstatic int F_21 ( T_2 V_20 , int * V_21 , int V_22 ,\r\nint V_23 , bool V_24 , int V_25 , int V_26 )\r\n{\r\nint V_27 , V_28 ;\r\nif ( V_22 == V_14 || V_22 == V_18 )\r\nreturn - V_6 ;\r\nswitch ( V_23 ) {\r\ncase 0 :\r\nV_27 = V_24 ? 34 : 26 ;\r\n* V_21 = ( V_20 >> V_27 ) & 0x3F ;\r\nreturn 0 ;\r\ncase 1 :\r\nV_28 = V_24 ? 39 : 31 ;\r\nif ( V_20 & F_22 ( V_28 ) )\r\n* V_21 = V_25 ;\r\nelse\r\n* V_21 = V_26 ;\r\nreturn 0 ;\r\ncase 2 :\r\nV_26 &= ~ 1 ;\r\nV_25 &= ~ 1 ;\r\nV_28 = V_24 ? 39 : 31 ;\r\nV_27 = V_28 - 1 ;\r\nif ( V_20 & F_22 ( V_28 ) )\r\n* V_21 = V_25 | ( int ) ( ( V_20 >> V_27 ) & 1 ) ;\r\nelse\r\n* V_21 = V_26 | ( int ) ( ( V_20 >> V_27 ) & 1 ) ;\r\nreturn 0 ;\r\ncase 3 :\r\nV_26 &= ~ 3 ;\r\nV_25 &= ~ 3 ;\r\nV_28 = V_24 ? 39 : 31 ;\r\nV_27 = V_28 - 2 ;\r\nif ( V_20 & F_22 ( V_28 ) )\r\n* V_21 = V_25 | ( int ) ( ( V_20 >> V_27 ) & 3 ) ;\r\nelse\r\n* V_21 = V_26 | ( int ) ( ( V_20 >> V_27 ) & 3 ) ;\r\nreturn 0 ;\r\ndefault:\r\nreturn - V_6 ;\r\n}\r\n}\r\nstatic int F_23 ( T_2 V_20 , int V_21 , int V_22 ,\r\nint V_23 , bool V_24 , int V_25 , int V_26 )\r\n{\r\nint V_29 , V_30 ;\r\nV_30 = F_21 ( V_20 , & V_29 , V_22 , V_23 , V_24 , V_25 , V_26 ) ;\r\nif ( V_30 )\r\nreturn V_30 ;\r\nif ( V_21 != - 1 && V_21 != V_29 )\r\nreturn - V_6 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_24 ( T_2 * V_20 , int V_21 , int * V_31 ,\r\nint V_27 , int V_28 , int V_32 )\r\n{\r\nint V_33 , V_29 ;\r\nfor ( V_33 = 0 ; V_33 < 2 ; V_33 ++ )\r\nfor ( V_29 = 0 ; V_29 < V_32 ; V_29 ++ ) {\r\nif ( V_21 != ( V_31 [ V_33 ] | V_29 ) )\r\ncontinue;\r\n* V_20 &= ~ F_25 ( V_28 , V_27 ) ;\r\n* V_20 |= ( ( T_2 ) V_33 << V_28 ) ;\r\n* V_20 |= ( ( T_2 ) V_29 << V_27 ) ;\r\nreturn 0 ;\r\n}\r\nreturn - V_34 ;\r\n}\r\nstatic int F_26 ( T_2 * V_20 , int V_21 , int V_22 ,\r\nint V_23 , bool V_24 , int V_25 , int V_26 )\r\n{\r\nint V_27 , V_28 ;\r\nint V_31 [ 2 ] ;\r\nT_2 V_35 ;\r\nV_31 [ 0 ] = V_26 ;\r\nV_31 [ 1 ] = V_25 ;\r\nif ( V_22 == V_14 || V_22 == V_18 )\r\nreturn - V_6 ;\r\nswitch ( V_23 ) {\r\ncase 0 :\r\nif ( V_22 == V_12 && ! V_24 )\r\nreturn F_23 ( * V_20 , V_22 , V_21 ,\r\nV_23 , V_24 , V_25 , V_26 ) ;\r\nV_27 = V_24 ? 34 : 26 ;\r\nV_35 = F_25 ( V_27 + 5 , V_27 ) ;\r\n* V_20 &= ~ V_35 ;\r\n* V_20 |= ( ( T_2 ) V_21 << V_27 ) & V_35 ;\r\nreturn 0 ;\r\ncase 1 :\r\nif ( V_22 == V_12 && ! V_24 )\r\nreturn F_23 ( * V_20 , V_22 , V_21 ,\r\nV_23 , V_24 , V_25 , V_26 ) ;\r\nV_28 = V_24 ? 39 : 31 ;\r\nif ( V_21 == V_26 ) {\r\n* V_20 &= ~ F_22 ( V_28 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_21 == V_25 ) {\r\n* V_20 |= F_22 ( V_28 ) ;\r\nreturn 0 ;\r\n}\r\nreturn - V_34 ;\r\ncase 2 :\r\nif ( V_22 == V_12 && ! V_24 )\r\nreturn F_23 ( * V_20 , V_22 , V_21 ,\r\nV_23 , V_24 , V_25 , V_26 ) ;\r\nV_31 [ 0 ] &= ~ 1 ;\r\nV_31 [ 1 ] &= ~ 1 ;\r\nV_28 = V_24 ? 39 : 31 ;\r\nV_27 = V_28 - 1 ;\r\nreturn F_24 ( V_20 , V_21 , V_31 ,\r\nV_27 , V_28 , 2 ) ;\r\ncase 3 :\r\nif ( V_22 == V_12 && ! V_24 )\r\nreturn F_23 ( * V_20 , V_22 , V_21 ,\r\nV_23 , V_24 , V_25 , V_26 ) ;\r\nV_31 [ 0 ] &= ~ 3 ;\r\nV_31 [ 1 ] &= ~ 3 ;\r\nV_28 = V_24 ? 39 : 31 ;\r\nV_27 = V_28 - 2 ;\r\nreturn F_24 ( V_20 , V_21 , V_31 ,\r\nV_27 , V_28 , 4 ) ;\r\ndefault:\r\nreturn - V_6 ;\r\n}\r\n}\r\nstatic int F_27 ( T_2 * V_20 , int V_21 , int V_23 ,\r\nbool V_24 , int V_25 , int V_26 )\r\n{\r\nint V_27 , V_28 , V_36 ;\r\nint V_31 [ 2 ] ;\r\nT_2 V_35 ;\r\nint V_37 ;\r\nV_31 [ 0 ] = V_26 ;\r\nV_31 [ 1 ] = V_25 ;\r\nV_36 = F_28 ( V_23 , V_24 ) ;\r\nif ( ( ( * V_20 >> V_36 ) & 3 ) == V_38 )\r\nV_37 = 1 ;\r\nelse\r\nV_37 = 0 ;\r\nswitch ( V_23 ) {\r\ncase 0 :\r\nV_27 = V_24 ? 32 : 24 ;\r\nV_35 = F_25 ( V_27 + 5 , V_27 ) ;\r\n* V_20 &= ~ V_35 ;\r\n* V_20 |= ( ( ( T_2 ) V_21 ) << V_27 ) & V_35 ;\r\nreturn 0 ;\r\ncase 1 :\r\nif ( V_37 ) {\r\nV_27 = V_24 ? 32 : 24 ;\r\nV_35 = F_25 ( V_27 + 5 , V_27 ) ;\r\n* V_20 &= ~ V_35 ;\r\n* V_20 |= ( ( ( T_2 ) V_21 ) << V_27 ) & V_35 ;\r\nreturn 0 ;\r\n}\r\nV_28 = V_24 ? 37 : 29 ;\r\nif ( V_21 == V_26 ) {\r\n* V_20 &= ~ F_22 ( V_28 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_21 == V_25 ) {\r\n* V_20 |= F_22 ( V_28 ) ;\r\nreturn 0 ;\r\n}\r\nreturn - V_34 ;\r\ncase 2 :\r\nif ( V_37 ) {\r\nV_27 = V_24 ? 32 : 24 ;\r\nV_35 = F_25 ( V_27 + 5 , V_27 ) ;\r\n* V_20 &= ~ V_35 ;\r\n* V_20 |= ( ( ( T_2 ) V_21 ) << V_27 ) & V_35 ;\r\nreturn 0 ;\r\n}\r\nV_31 [ 0 ] &= ~ 1 ;\r\nV_31 [ 1 ] &= ~ 1 ;\r\nV_28 = V_24 ? 37 : 29 ;\r\nV_27 = V_28 - 1 ;\r\nreturn F_24 ( V_20 , V_21 , V_31 ,\r\nV_27 , V_28 , 2 ) ;\r\ncase 3 :\r\nif ( V_21 > 0 && ( V_21 < 24 || V_21 > 26 ) ) {\r\n* V_20 |= ( ( T_2 ) V_38 )\r\n<< V_36 ;\r\nV_37 = 1 ;\r\n}\r\nif ( V_37 ) {\r\nV_27 = V_24 ? 32 : 24 ;\r\nV_35 = F_25 ( V_27 + 5 , V_27 ) ;\r\n* V_20 &= ~ V_35 ;\r\n* V_20 |= ( ( ( T_2 ) V_21 ) << V_27 ) & V_35 ;\r\nreturn 0 ;\r\n}\r\nV_31 [ 0 ] &= ~ 3 ;\r\nV_31 [ 1 ] &= ~ 3 ;\r\nV_28 = V_24 ? 37 : 29 ;\r\nV_27 = V_28 - 2 ;\r\nreturn F_24 ( V_20 , V_21 , V_31 ,\r\nV_27 , V_28 , 4 ) ;\r\ndefault:\r\nreturn - V_6 ;\r\n}\r\n}\r\nstatic int F_29 ( T_2 * V_20 , int V_21 , int V_22 ,\r\nint V_23 , bool V_24 , int V_25 , int V_26 )\r\n{\r\nswitch ( V_22 ) {\r\ncase V_11 :\r\ncase V_12 :\r\ncase V_13 :\r\ncase V_15 :\r\ncase V_16 :\r\ncase V_17 :\r\ncase V_19 :\r\nreturn F_26 ( V_20 , V_21 , V_22 , V_23 ,\r\nV_24 , V_25 , V_26 ) ;\r\ncase V_14 :\r\nreturn F_27 ( V_20 , V_21 , V_23 ,\r\nV_24 , V_25 , V_26 ) ;\r\ncase V_18 :\r\nif ( V_23 != 1 || V_24 )\r\nreturn - V_6 ;\r\n* V_20 &= ~ F_25 ( 29 , 24 ) ;\r\n* V_20 |= ( ( T_2 ) V_21 << 24 ) & F_25 ( 29 , 24 ) ;\r\nreturn 0 ;\r\ndefault:\r\nreturn - V_6 ;\r\n}\r\n}\r\nint F_30 ( T_1 V_39 , T_2 V_40 ,\r\nT_1 * V_41 , T_2 * V_42 ,\r\nconst T_1 * V_43 )\r\n{\r\nconst int V_44 = F_31 ( V_39 ) ;\r\nconst int V_45 = F_20 ( V_39 ) ;\r\nT_1 V_46 ;\r\nint V_47 ;\r\nif ( V_45 < 0 || V_45 >= 16 )\r\nreturn - V_6 ;\r\nif ( V_44 == 0 ) {\r\n* V_41 = V_39 ;\r\n* V_42 = V_40 ;\r\nreturn 0 ;\r\n}\r\nif ( ! V_43 )\r\nreturn - V_6 ;\r\nV_46 = V_43 [ V_45 ] ;\r\n* V_42 = V_40 ;\r\nV_47 = F_29 ( V_42 , V_44 , V_45 ,\r\n( ( V_46 >> 13 ) & 7 ) , ( ( V_46 >> 12 ) & 1 ) ,\r\n( ( V_46 >> 6 ) & 0x3f ) , ( ( V_46 >> 0 ) & 0x3f ) ) ;\r\nif ( V_47 )\r\nreturn V_47 ;\r\n* V_41 = F_2 ( V_45 ,\r\nF_32 ( V_39 ) ,\r\nF_33 ( V_39 ) ) ;\r\nreturn 0 ;\r\n}
