==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Skipped source file 'cpp_FIR.inc'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'HlsTest18/cpp_FIR.cpp' ... 
WARNING: [HLS 200-40] In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:11:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\tuple:34:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/c++0x_warning.h:31:2: error: This file requires compiler and library support for the upcoming ISO C++ standard, C++0x. This support is currently experimental, and must be enabled with the -std=c++0x or -std=gnu++0x compiler options.
#error This file requires compiler and library support for the upcoming \
 ^
1 error generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Skipped source file 'cpp_FIR.inc'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'HlsTest18/cpp_FIR.cpp' ... 
WARNING: [HLS 200-40] In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:11:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\tuple:34:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/c++0x_warning.h:31:2: error: This file requires compiler and library support for the upcoming ISO C++ standard, C++0x. This support is currently experimental, and must be enabled with the -std=c++0x or -std=gnu++0x compiler options.
#error This file requires compiler and library support for the upcoming \
 ^
1 error generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Skipped source file 'cpp_FIR.inc'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'HlsTest18/cpp_FIR.cpp' ... 
WARNING: [HLS 200-40] In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception_ptr.h:132:13: error: unknown type name 'type_info'
      const type_info*
            ^
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:62:5: error: the parameter for this explicitly-defaulted copy constructor is const, but a member or base requires it to be non-const
    nested_exception(const nested_exception&) = default;
    ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:64:23: error: the parameter for this explicitly-defaulted copy assignment operator is const, but a member or base requires it to be non-const
    nested_exception& operator=(const nested_exception&) = default;
                      ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:77:28: error: exception specification in declaration does not match previous declaration
  inline nested_exception::~nested_exception() = default;
                           ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:66:20: note: previous declaration is here
    inline virtual ~nested_exception();
                   ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:122:61: error: redefinition of default argument
    __throw_with_nested(_Ex&& __ex, const nested_exception* = 0)
                                                            ^ ~
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:110:56: note: previous definition is here
    __throw_with_nested(_Ex&&, const nested_exception* = 0)
                                                       ^ ~
5 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception_ptr.h:132:13: error: unknown type name 'type_info'
      const type_info*
            ^
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:62:5: error: the parameter for this explicitly-defaulted copy constructor is const, but a member or base requires it to be non-const
    nested_exception(const nested_exception&) = default;
    ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:64:23: error: the parameter for this explicitly-defaulted copy assignment operator is const, but a member or base requires it to be non-const
    nested_exception& operator=(const nested_exception&) = default;
                      ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:77:28: error: exception specification in declaration does not match previous declaration
  inline nested_exception::~nested_exception() = default;
                           ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:66:20: note: previous declaration is here
    inline virtual ~nested_exception();
                   ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:122:61: error: redefinition of default argument
    __throw_with_nested(_Ex&& __ex, const nested_exception* = 0)
                                                            ^ ~
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:110:56: note: previous definition is here
    __throw_with_nested(_Ex&&, const nested_exception* = 0)
                                                       ^ ~
5 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Skipped source file 'cpp_FIR.inc'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'HlsTest18/cpp_FIR.cpp' ... 
WARNING: [HLS 200-40] In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:11:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\tuple:34:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/c++0x_warning.h:31:2: error: This file requires compiler and library support for the upcoming ISO C++ standard, C++0x. This support is currently experimental, and must be enabled with the -std=c++0x or -std=gnu++0x compiler options.
#error This file requires compiler and library support for the upcoming \
 ^
1 error generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Skipped source file 'cpp_FIR.inc'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'HlsTest18/cpp_FIR.cpp' ... 
WARNING: [HLS 200-40] In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception_ptr.h:132:13: error: unknown type name 'type_info'
      const type_info*
            ^
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:62:5: error: the parameter for this explicitly-defaulted copy constructor is const, but a member or base requires it to be non-const
    nested_exception(const nested_exception&) = default;
    ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:64:23: error: the parameter for this explicitly-defaulted copy assignment operator is const, but a member or base requires it to be non-const
    nested_exception& operator=(const nested_exception&) = default;
                      ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:77:28: error: exception specification in declaration does not match previous declaration
  inline nested_exception::~nested_exception() = default;
                           ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:66:20: note: previous declaration is here
    inline virtual ~nested_exception();
                   ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:122:61: error: redefinition of default argument
    __throw_with_nested(_Ex&& __ex, const nested_exception* = 0)
                                                            ^ ~
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:110:56: note: previous definition is here
    __throw_with_nested(_Ex&&, const nested_exception* = 0)
                                                       ^ ~
5 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception_ptr.h:132:13: error: unknown type name 'type_info'
      const type_info*
            ^
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:62:5: error: the parameter for this explicitly-defaulted copy constructor is const, but a member or base requires it to be non-const
    nested_exception(const nested_exception&) = default;
    ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:64:23: error: the parameter for this explicitly-defaulted copy assignment operator is const, but a member or base requires it to be non-const
    nested_exception& operator=(const nested_exception&) = default;
                      ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:77:28: error: exception specification in declaration does not match previous declaration
  inline nested_exception::~nested_exception() = default;
                           ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:66:20: note: previous declaration is here
    inline virtual ~nested_exception();
                   ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:122:61: error: redefinition of default argument
    __throw_with_nested(_Ex&& __ex, const nested_exception* = 0)
                                                            ^ ~
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:110:56: note: previous definition is here
    __throw_with_nested(_Ex&&, const nested_exception* = 0)
                                                       ^ ~
5 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'cpp_FIR.inc'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'HlsTest18/cpp_FIR.cpp' ... 
WARNING: [HLS 200-40] In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception_ptr.h:132:13: error: unknown type name 'type_info'
      const type_info*
            ^
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:62:5: error: the parameter for this explicitly-defaulted copy constructor is const, but a member or base requires it to be non-const
    nested_exception(const nested_exception&) = default;
    ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:64:23: error: the parameter for this explicitly-defaulted copy assignment operator is const, but a member or base requires it to be non-const
    nested_exception& operator=(const nested_exception&) = default;
                      ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:77:28: error: exception specification in declaration does not match previous declaration
  inline nested_exception::~nested_exception() = default;
                           ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:66:20: note: previous declaration is here
    inline virtual ~nested_exception();
                   ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:122:61: error: redefinition of default argument
    __throw_with_nested(_Ex&& __ex, const nested_exception* = 0)
                                                            ^ ~
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:110:56: note: previous definition is here
    __throw_with_nested(_Ex&&, const nested_exception* = 0)
                                                       ^ ~
5 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception_ptr.h:132:13: error: unknown type name 'type_info'
      const type_info*
            ^
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:62:5: error: the parameter for this explicitly-defaulted copy constructor is const, but a member or base requires it to be non-const
    nested_exception(const nested_exception&) = default;
    ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:64:23: error: the parameter for this explicitly-defaulted copy assignment operator is const, but a member or base requires it to be non-const
    nested_exception& operator=(const nested_exception&) = default;
                      ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:77:28: error: exception specification in declaration does not match previous declaration
  inline nested_exception::~nested_exception() = default;
                           ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:66:20: note: previous declaration is here
    inline virtual ~nested_exception();
                   ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:122:61: error: redefinition of default argument
    __throw_with_nested(_Ex&& __ex, const nested_exception* = 0)
                                                            ^ ~
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:110:56: note: previous definition is here
    __throw_with_nested(_Ex&&, const nested_exception* = 0)
                                                       ^ ~
5 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Skipped source file 'cpp_FIR.inc'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'HlsTest18/cpp_FIR.cpp' ... 
WARNING: [HLS 200-40] In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception_ptr.h:132:13: error: unknown type name 'type_info'
      const type_info*
            ^
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:62:5: error: the parameter for this explicitly-defaulted copy constructor is const, but a member or base requires it to be non-const
    nested_exception(const nested_exception&) = default;
    ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:64:23: error: the parameter for this explicitly-defaulted copy assignment operator is const, but a member or base requires it to be non-const
    nested_exception& operator=(const nested_exception&) = default;
                      ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:77:28: error: exception specification in declaration does not match previous declaration
  inline nested_exception::~nested_exception() = default;
                           ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:66:20: note: previous declaration is here
    inline virtual ~nested_exception();
                   ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:122:61: error: redefinition of default argument
    __throw_with_nested(_Ex&& __ex, const nested_exception* = 0)
                                                            ^ ~
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:110:56: note: previous definition is here
    __throw_with_nested(_Ex&&, const nested_exception* = 0)
                                                       ^ ~
5 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception_ptr.h:132:13: error: unknown type name 'type_info'
      const type_info*
            ^
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:62:5: error: the parameter for this explicitly-defaulted copy constructor is const, but a member or base requires it to be non-const
    nested_exception(const nested_exception&) = default;
    ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:64:23: error: the parameter for this explicitly-defaulted copy assignment operator is const, but a member or base requires it to be non-const
    nested_exception& operator=(const nested_exception&) = default;
                      ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:77:28: error: exception specification in declaration does not match previous declaration
  inline nested_exception::~nested_exception() = default;
                           ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:66:20: note: previous declaration is here
    inline virtual ~nested_exception();
                   ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:122:61: error: redefinition of default argument
    __throw_with_nested(_Ex&& __ex, const nested_exception* = 0)
                                                            ^ ~
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:110:56: note: previous definition is here
    __throw_with_nested(_Ex&&, const nested_exception* = 0)
                                                       ^ ~
5 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Skipped source file 'cpp_FIR.inc'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'HlsTest18/cpp_FIR.cpp' ... 
WARNING: [HLS 200-40] In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception_ptr.h:132:13: error: unknown type name 'type_info'
      const type_info*
            ^
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:62:5: error: the parameter for this explicitly-defaulted copy constructor is const, but a member or base requires it to be non-const
    nested_exception(const nested_exception&) = default;
    ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:64:23: error: the parameter for this explicitly-defaulted copy assignment operator is const, but a member or base requires it to be non-const
    nested_exception& operator=(const nested_exception&) = default;
                      ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:77:28: error: exception specification in declaration does not match previous declaration
  inline nested_exception::~nested_exception() = default;
                           ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:66:20: note: previous declaration is here
    inline virtual ~nested_exception();
                   ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:122:61: error: redefinition of default argument
    __throw_with_nested(_Ex&& __ex, const nested_exception* = 0)
                                                            ^ ~
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:110:56: note: previous definition is here
    __throw_with_nested(_Ex&&, const nested_exception* = 0)
                                                       ^ ~
5 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception_ptr.h:132:13: error: unknown type name 'type_info'
      const type_info*
            ^
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:62:5: error: the parameter for this explicitly-defaulted copy constructor is const, but a member or base requires it to be non-const
    nested_exception(const nested_exception&) = default;
    ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:64:23: error: the parameter for this explicitly-defaulted copy assignment operator is const, but a member or base requires it to be non-const
    nested_exception& operator=(const nested_exception&) = default;
                      ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:77:28: error: exception specification in declaration does not match previous declaration
  inline nested_exception::~nested_exception() = default;
                           ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:66:20: note: previous declaration is here
    inline virtual ~nested_exception();
                   ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:122:61: error: redefinition of default argument
    __throw_with_nested(_Ex&& __ex, const nested_exception* = 0)
                                                            ^ ~
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:110:56: note: previous definition is here
    __throw_with_nested(_Ex&&, const nested_exception* = 0)
                                                       ^ ~
5 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'cpp_FIR.inc'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'HlsTest18/cpp_FIR.cpp' ... 
WARNING: [HLS 200-40] In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception_ptr.h:132:13: error: unknown type name 'type_info'
      const type_info*
            ^
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:62:5: error: the parameter for this explicitly-defaulted copy constructor is const, but a member or base requires it to be non-const
    nested_exception(const nested_exception&) = default;
    ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:64:23: error: the parameter for this explicitly-defaulted copy assignment operator is const, but a member or base requires it to be non-const
    nested_exception& operator=(const nested_exception&) = default;
                      ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:77:28: error: exception specification in declaration does not match previous declaration
  inline nested_exception::~nested_exception() = default;
                           ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:66:20: note: previous declaration is here
    inline virtual ~nested_exception();
                   ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:122:61: error: redefinition of default argument
    __throw_with_nested(_Ex&& __ex, const nested_exception* = 0)
                                                            ^ ~
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:110:56: note: previous definition is here
    __throw_with_nested(_Ex&&, const nested_exception* = 0)
                                                       ^ ~
5 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception_ptr.h:132:13: error: unknown type name 'type_info'
      const type_info*
            ^
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:62:5: error: the parameter for this explicitly-defaulted copy constructor is const, but a member or base requires it to be non-const
    nested_exception(const nested_exception&) = default;
    ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:64:23: error: the parameter for this explicitly-defaulted copy assignment operator is const, but a member or base requires it to be non-const
    nested_exception& operator=(const nested_exception&) = default;
                      ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:77:28: error: exception specification in declaration does not match previous declaration
  inline nested_exception::~nested_exception() = default;
                           ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:66:20: note: previous declaration is here
    inline virtual ~nested_exception();
                   ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:122:61: error: redefinition of default argument
    __throw_with_nested(_Ex&& __ex, const nested_exception* = 0)
                                                            ^ ~
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:110:56: note: previous definition is here
    __throw_with_nested(_Ex&&, const nested_exception* = 0)
                                                       ^ ~
5 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'cpp_FIR.inc'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'HlsTest18/cpp_FIR.cpp' ... 
WARNING: [HLS 200-40] In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception_ptr.h:132:13: error: unknown type name 'type_info'
      const type_info*
            ^
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:62:5: error: the parameter for this explicitly-defaulted copy constructor is const, but a member or base requires it to be non-const
    nested_exception(const nested_exception&) = default;
    ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:64:23: error: the parameter for this explicitly-defaulted copy assignment operator is const, but a member or base requires it to be non-const
    nested_exception& operator=(const nested_exception&) = default;
                      ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:77:28: error: exception specification in declaration does not match previous declaration
  inline nested_exception::~nested_exception() = default;
                           ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:66:20: note: previous declaration is here
    inline virtual ~nested_exception();
                   ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:122:61: error: redefinition of default argument
    __throw_with_nested(_Ex&& __ex, const nested_exception* = 0)
                                                            ^ ~
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:110:56: note: previous definition is here
    __throw_with_nested(_Ex&&, const nested_exception* = 0)
                                                       ^ ~
5 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception_ptr.h:132:13: error: unknown type name 'type_info'
      const type_info*
            ^
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:62:5: error: the parameter for this explicitly-defaulted copy constructor is const, but a member or base requires it to be non-const
    nested_exception(const nested_exception&) = default;
    ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:64:23: error: the parameter for this explicitly-defaulted copy assignment operator is const, but a member or base requires it to be non-const
    nested_exception& operator=(const nested_exception&) = default;
                      ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:77:28: error: exception specification in declaration does not match previous declaration
  inline nested_exception::~nested_exception() = default;
                           ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:66:20: note: previous declaration is here
    inline virtual ~nested_exception();
                   ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:122:61: error: redefinition of default argument
    __throw_with_nested(_Ex&& __ex, const nested_exception* = 0)
                                                            ^ ~
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:110:56: note: previous definition is here
    __throw_with_nested(_Ex&&, const nested_exception* = 0)
                                                       ^ ~
5 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'cpp_FIR.inc'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'HlsTest18/cpp_FIR.cpp' ... 
WARNING: [HLS 200-40] In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception_ptr.h:132:13: error: unknown type name 'type_info'
      const type_info*
            ^
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:62:5: error: the parameter for this explicitly-defaulted copy constructor is const, but a member or base requires it to be non-const
    nested_exception(const nested_exception&) = default;
    ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:64:23: error: the parameter for this explicitly-defaulted copy assignment operator is const, but a member or base requires it to be non-const
    nested_exception& operator=(const nested_exception&) = default;
                      ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:77:28: error: exception specification in declaration does not match previous declaration
  inline nested_exception::~nested_exception() = default;
                           ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:66:20: note: previous declaration is here
    inline virtual ~nested_exception();
                   ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:122:61: error: redefinition of default argument
    __throw_with_nested(_Ex&& __ex, const nested_exception* = 0)
                                                            ^ ~
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:110:56: note: previous definition is here
    __throw_with_nested(_Ex&&, const nested_exception* = 0)
                                                       ^ ~
5 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception_ptr.h:132:13: error: unknown type name 'type_info'
      const type_info*
            ^
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:62:5: error: the parameter for this explicitly-defaulted copy constructor is const, but a member or base requires it to be non-const
    nested_exception(const nested_exception&) = default;
    ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:64:23: error: the parameter for this explicitly-defaulted copy assignment operator is const, but a member or base requires it to be non-const
    nested_exception& operator=(const nested_exception&) = default;
                      ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:77:28: error: exception specification in declaration does not match previous declaration
  inline nested_exception::~nested_exception() = default;
                           ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:66:20: note: previous declaration is here
    inline virtual ~nested_exception();
                   ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:122:61: error: redefinition of default argument
    __throw_with_nested(_Ex&& __ex, const nested_exception* = 0)
                                                            ^ ~
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:110:56: note: previous definition is here
    __throw_with_nested(_Ex&&, const nested_exception* = 0)
                                                       ^ ~
5 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'cpp_FIR.inc'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'HlsTest18/cpp_FIR.cpp' ... 
WARNING: [HLS 200-40] In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception_ptr.h:132:13: error: unknown type name 'type_info'
      const type_info*
            ^
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:62:5: error: the parameter for this explicitly-defaulted copy constructor is const, but a member or base requires it to be non-const
    nested_exception(const nested_exception&) = default;
    ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:64:23: error: the parameter for this explicitly-defaulted copy assignment operator is const, but a member or base requires it to be non-const
    nested_exception& operator=(const nested_exception&) = default;
                      ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:77:28: error: exception specification in declaration does not match previous declaration
  inline nested_exception::~nested_exception() = default;
                           ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:66:20: note: previous declaration is here
    inline virtual ~nested_exception();
                   ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:122:61: error: redefinition of default argument
    __throw_with_nested(_Ex&& __ex, const nested_exception* = 0)
                                                            ^ ~
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:110:56: note: previous definition is here
    __throw_with_nested(_Ex&&, const nested_exception* = 0)
                                                       ^ ~
5 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception_ptr.h:132:13: error: unknown type name 'type_info'
      const type_info*
            ^
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:4:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\istream:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:62:5: error: the parameter for this explicitly-defaulted copy constructor is const, but a member or base requires it to be non-const
    nested_exception(const nested_exception&) = default;
    ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:64:23: error: the parameter for this explicitly-defaulted copy assignment operator is const, but a member or base requires it to be non-const
    nested_exception& operator=(const nested_exception&) = default;
                      ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:77:28: error: exception specification in declaration does not match previous declaration
  inline nested_exception::~nested_exception() = default;
                           ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:66:20: note: previous declaration is here
    inline virtual ~nested_exception();
                   ^
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:122:61: error: redefinition of default argument
    __throw_with_nested(_Ex&& __ex, const nested_exception* = 0)
                                                            ^ ~
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:110:56: note: previous definition is here
    __throw_with_nested(_Ex&&, const nested_exception* = 0)
                                                       ^ ~
5 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'cpp_FIR.inc'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'HlsTest18/cpp_FIR.cpp' ... 
WARNING: [HLS 200-40] In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:11:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\tuple:34:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/c++0x_warning.h:31:2: error: This file requires compiler and library support for the upcoming ISO C++ standard, C++0x. This support is currently experimental, and must be enabled with the -std=c++0x or -std=gnu++0x compiler options.
#error This file requires compiler and library support for the upcoming \
 ^
1 error generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'cpp_FIR.inc'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'HlsTest18/cpp_FIR.cpp' ... 
WARNING: [HLS 200-40] In file included from HlsTest18/cpp_FIR.cpp:1:
In file included from HlsTest18/cpp_FIR.h:11:
In file included from E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\tuple:34:
E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/c++0x_warning.h:31:2: error: This file requires compiler and library support for the upcoming ISO C++ standard, C++0x. This support is currently experimental, and must be enabled with the -std=c++0x or -std=gnu++0x compiler options.
#error This file requires compiler and library support for the upcoming \
 ^
1 error generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'cpp_FIR.inc'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'HlsTest18/cpp_FIR.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:49 . Memory (MB): peak = 103.672 ; gain = 46.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 103.672 ; gain = 46.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:01:16 . Memory (MB): peak = 129.316 ; gain = 71.855
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:01:17 . Memory (MB): peak = 129.316 ; gain = 71.855
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'CFir<ap_fixed<18, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<48, 19, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' (HlsTest18/cpp_FIR.h:68:3).
INFO: [XFORM 203-501] Unrolling loop 'L1' (HlsTest18/cpp_FIR.h:81) in function 'CFir<ap_fixed<18, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<48, 19, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' completely.
INFO: [XFORM 203-102] Partitioning array 'fir1.shift_reg1.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'fir1.shift_reg0.V' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:33 . Memory (MB): peak = 157.848 ; gain = 100.387
WARNING: [XFORM 203-631] Renaming function 'CFir<ap_fixed<18, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<48, 19, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' to 'operator()' (HlsTest18/cpp_FIR.h:68:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:01:35 . Memory (MB): peak = 162.074 ; gain = 104.613
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cpp_FIR' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HlsTest18/cpp_FIR.h:92) of variable 'op.V' on array 'fir1_shift_reg0_V_0' and 'load' operation ('fir1_shift_reg0_V_0_1', HlsTest18/cpp_FIR.h:84) on array 'fir1_shift_reg0_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('p_Val2_7_1', HlsTest18/cpp_FIR.h:85) (3.36 ns)
	'add' operation ('p_Val2_8_1', HlsTest18/cpp_FIR.h:85) (3.02 ns)
	'add' operation ('p_Val2_8_2', HlsTest18/cpp_FIR.h:85) (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 100.196 seconds; current allocated memory: 118.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.261 seconds; current allocated memory: 119.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cpp_FIR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.762 seconds; current allocated memory: 119.877 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.545 seconds; current allocated memory: 120.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fir1_count' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_24' to 'operator_s_fir1_sbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_23' to 'operator_s_fir1_scud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_22' to 'operator_s_fir1_sdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_22' to 'operator_s_fir1_seOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_23' to 'operator_s_fir1_sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_21' to 'operator_s_fir1_sg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_21' to 'operator_s_fir1_shbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_20' to 'operator_s_fir1_sibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_20' to 'operator_s_fir1_sjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_19' to 'operator_s_fir1_skbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_19' to 'operator_s_fir1_slbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_18' to 'operator_s_fir1_smb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_18' to 'operator_s_fir1_sncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_17' to 'operator_s_fir1_socq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_17' to 'operator_s_fir1_spcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_16' to 'operator_s_fir1_sqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_16' to 'operator_s_fir1_srcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_15' to 'operator_s_fir1_ssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_15' to 'operator_s_fir1_stde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_14' to 'operator_s_fir1_sudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_14' to 'operator_s_fir1_svdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_13' to 'operator_s_fir1_swdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_13' to 'operator_s_fir1_sxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_12' to 'operator_s_fir1_syd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_12' to 'operator_s_fir1_szec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_11' to 'operator_s_fir1_sAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_11' to 'operator_s_fir1_sBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_10' to 'operator_s_fir1_sCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_10' to 'operator_s_fir1_sDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_9' to 'operator_s_fir1_sEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_9' to 'operator_s_fir1_sFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_8' to 'operator_s_fir1_sGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_8' to 'operator_s_fir1_sHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_7' to 'operator_s_fir1_sIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_7' to 'operator_s_fir1_sJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_6' to 'operator_s_fir1_sKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_6' to 'operator_s_fir1_sLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_5' to 'operator_s_fir1_sMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_5' to 'operator_s_fir1_sNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_4' to 'operator_s_fir1_sOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_4' to 'operator_s_fir1_sPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_3' to 'operator_s_fir1_sQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_3' to 'operator_s_fir1_sRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_2' to 'operator_s_fir1_sShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_2' to 'operator_s_fir1_sThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_1' to 'operator_s_fir1_sUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_1' to 'operator_s_fir1_sVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_0' to 'operator_s_fir1_sWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_0' to 'operator_s_fir1_sXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cpp_FIR_mul_mul_24s_10s_35_1_1' to 'cpp_FIR_mul_mul_2Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cpp_FIR_mac_muladd_24s_10s_35s_43_1_1' to 'cpp_FIR_mac_muladZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cpp_FIR_mac_muladd_24s_10s_43s_44_1_1' to 'cpp_FIR_mac_mulad0iy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cpp_FIR_mac_mulad0iy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cpp_FIR_mac_muladZio': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cpp_FIR_mul_mul_2Yie': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111]  Elapsed time: 1.874 seconds; current allocated memory: 123.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cpp_FIR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cpp_FIR/x_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cpp_FIR/y_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cpp_FIR' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cpp_FIR'.
INFO: [HLS 200-111]  Elapsed time: 2.764 seconds; current allocated memory: 125.109 MB.
INFO: [RTMG 210-278] Implementing memory 'operator_s_fir1_sbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'operator_s_CFir_c_V_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'operator_s_fir1_sfYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:01:56 . Memory (MB): peak = 185.293 ; gain = 127.832
INFO: [SYSC 207-301] Generating SystemC RTL for cpp_FIR.
INFO: [VHDL 208-304] Generating VHDL RTL for cpp_FIR.
INFO: [VLOG 209-307] Generating Verilog RTL for cpp_FIR.
INFO: [HLS 200-112] Total elapsed time: 116.487 seconds; peak allocated memory: 125.109 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'cpp_FIR.inc'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'HlsTest18/cpp_FIR.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:18 . Memory (MB): peak = 103.504 ; gain = 46.340
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:18 . Memory (MB): peak = 103.504 ; gain = 46.340
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:01:26 . Memory (MB): peak = 128.594 ; gain = 71.430
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:01:27 . Memory (MB): peak = 128.738 ; gain = 71.574
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'CFir<ap_fixed<18, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<48, 19, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' (HlsTest18/cpp_FIR.h:68:3).
INFO: [XFORM 203-501] Unrolling loop 'L1' (HlsTest18/cpp_FIR.h:81) in function 'CFir<ap_fixed<18, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<48, 19, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' completely.
INFO: [XFORM 203-102] Partitioning array 'fir1.shift_reg1.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'fir1.shift_reg0.V' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:28 . Memory (MB): peak = 157.660 ; gain = 100.496
WARNING: [XFORM 203-631] Renaming function 'CFir<ap_fixed<18, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<48, 19, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' to 'operator()' (HlsTest18/cpp_FIR.h:68:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:01:31 . Memory (MB): peak = 161.711 ; gain = 104.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cpp_FIR' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HlsTest18/cpp_FIR.h:92) of variable 'op.V' on array 'fir1_shift_reg0_V_0' and 'load' operation ('fir1_shift_reg0_V_0_1', HlsTest18/cpp_FIR.h:84) on array 'fir1_shift_reg0_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('p_Val2_7_1', HlsTest18/cpp_FIR.h:85) (3.36 ns)
	'add' operation ('p_Val2_8_1', HlsTest18/cpp_FIR.h:85) (3.02 ns)
	'add' operation ('p_Val2_8_2', HlsTest18/cpp_FIR.h:85) (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 93.776 seconds; current allocated memory: 118.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.113 seconds; current allocated memory: 119.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cpp_FIR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.663 seconds; current allocated memory: 119.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 120.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fir1_count' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_24' to 'operator_s_fir1_sbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_23' to 'operator_s_fir1_scud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_22' to 'operator_s_fir1_sdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_22' to 'operator_s_fir1_seOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_23' to 'operator_s_fir1_sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_21' to 'operator_s_fir1_sg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_21' to 'operator_s_fir1_shbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_20' to 'operator_s_fir1_sibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_20' to 'operator_s_fir1_sjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_19' to 'operator_s_fir1_skbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_19' to 'operator_s_fir1_slbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_18' to 'operator_s_fir1_smb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_18' to 'operator_s_fir1_sncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_17' to 'operator_s_fir1_socq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_17' to 'operator_s_fir1_spcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_16' to 'operator_s_fir1_sqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_16' to 'operator_s_fir1_srcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_15' to 'operator_s_fir1_ssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_15' to 'operator_s_fir1_stde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_14' to 'operator_s_fir1_sudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_14' to 'operator_s_fir1_svdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_13' to 'operator_s_fir1_swdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_13' to 'operator_s_fir1_sxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_12' to 'operator_s_fir1_syd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_12' to 'operator_s_fir1_szec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_11' to 'operator_s_fir1_sAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_11' to 'operator_s_fir1_sBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_10' to 'operator_s_fir1_sCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_10' to 'operator_s_fir1_sDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_9' to 'operator_s_fir1_sEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_9' to 'operator_s_fir1_sFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_8' to 'operator_s_fir1_sGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_8' to 'operator_s_fir1_sHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_7' to 'operator_s_fir1_sIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_7' to 'operator_s_fir1_sJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_6' to 'operator_s_fir1_sKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_6' to 'operator_s_fir1_sLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_5' to 'operator_s_fir1_sMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_5' to 'operator_s_fir1_sNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_4' to 'operator_s_fir1_sOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_4' to 'operator_s_fir1_sPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_3' to 'operator_s_fir1_sQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_3' to 'operator_s_fir1_sRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_2' to 'operator_s_fir1_sShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_2' to 'operator_s_fir1_sThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_1' to 'operator_s_fir1_sUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_1' to 'operator_s_fir1_sVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_0' to 'operator_s_fir1_sWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_0' to 'operator_s_fir1_sXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cpp_FIR_mul_mul_24s_10s_35_1_1' to 'cpp_FIR_mul_mul_2Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cpp_FIR_mac_muladd_24s_10s_35s_43_1_1' to 'cpp_FIR_mac_muladZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cpp_FIR_mac_muladd_24s_10s_43s_44_1_1' to 'cpp_FIR_mac_mulad0iy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cpp_FIR_mac_mulad0iy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cpp_FIR_mac_muladZio': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cpp_FIR_mul_mul_2Yie': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111]  Elapsed time: 1.939 seconds; current allocated memory: 123.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cpp_FIR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cpp_FIR/x_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cpp_FIR/y_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cpp_FIR' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cpp_FIR'.
INFO: [HLS 200-111]  Elapsed time: 3.123 seconds; current allocated memory: 125.109 MB.
INFO: [RTMG 210-278] Implementing memory 'operator_s_fir1_sbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'operator_s_CFir_c_V_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'operator_s_fir1_sfYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:01:46 . Memory (MB): peak = 185.043 ; gain = 127.879
INFO: [SYSC 207-301] Generating SystemC RTL for cpp_FIR.
INFO: [VHDL 208-304] Generating VHDL RTL for cpp_FIR.
INFO: [VLOG 209-307] Generating Verilog RTL for cpp_FIR.
INFO: [HLS 200-112] Total elapsed time: 106.028 seconds; peak allocated memory: 125.109 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'cpp_FIR.inc'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'HlsTest18/cpp_FIR.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:52 . Memory (MB): peak = 103.234 ; gain = 46.105
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:52 . Memory (MB): peak = 103.234 ; gain = 46.105
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:58 . Memory (MB): peak = 108.008 ; gain = 50.879
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:01:00 . Memory (MB): peak = 111.059 ; gain = 53.930
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'CFir<float, float, float>::operator()' (HlsTest18/cpp_FIR.h:42).
INFO: [XFORM 203-501] Unrolling loop 'L1' (HlsTest18/cpp_FIR.h:81) in function 'CFir<float, float, float>::operator()' completely.
INFO: [XFORM 203-102] Partitioning array 'fir1.shift_reg1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'fir1.shift_reg0' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:01:03 . Memory (MB): peak = 135.684 ; gain = 78.555
WARNING: [XFORM 203-631] Renaming function 'CFir<float, float, float>::operator()' to 'operator()' (HlsTest18/cpp_FIR.h:42)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:01:07 . Memory (MB): peak = 137.230 ; gain = 80.102
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cpp_FIR' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HlsTest18/cpp_FIR.h:92) of variable 'x' on array 'fir1_shift_reg0_0' and 'load' operation ('fir1_shift_reg0_0_lo', HlsTest18/cpp_FIR.h:84) on array 'fir1_shift_reg0_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 69.77 seconds; current allocated memory: 96.752 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.74 seconds; current allocated memory: 98.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cpp_FIR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.696 seconds; current allocated memory: 98.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.66 seconds; current allocated memory: 101.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fir1_count' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_24' to 'operator_s_fir1_sbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_23' to 'operator_s_fir1_scud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_22' to 'operator_s_fir1_sdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_22' to 'operator_s_fir1_seOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_23' to 'operator_s_fir1_sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_21' to 'operator_s_fir1_sg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_21' to 'operator_s_fir1_shbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_20' to 'operator_s_fir1_sibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_20' to 'operator_s_fir1_sjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_19' to 'operator_s_fir1_skbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_19' to 'operator_s_fir1_slbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_18' to 'operator_s_fir1_smb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_18' to 'operator_s_fir1_sncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_17' to 'operator_s_fir1_socq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_17' to 'operator_s_fir1_spcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_16' to 'operator_s_fir1_sqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_16' to 'operator_s_fir1_srcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_15' to 'operator_s_fir1_ssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_15' to 'operator_s_fir1_stde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_14' to 'operator_s_fir1_sudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_14' to 'operator_s_fir1_svdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_13' to 'operator_s_fir1_swdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_13' to 'operator_s_fir1_sxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_12' to 'operator_s_fir1_syd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_12' to 'operator_s_fir1_szec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_11' to 'operator_s_fir1_sAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_11' to 'operator_s_fir1_sBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_10' to 'operator_s_fir1_sCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_10' to 'operator_s_fir1_sDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_9' to 'operator_s_fir1_sEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_9' to 'operator_s_fir1_sFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_8' to 'operator_s_fir1_sGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_8' to 'operator_s_fir1_sHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_7' to 'operator_s_fir1_sIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_7' to 'operator_s_fir1_sJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_6' to 'operator_s_fir1_sKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_6' to 'operator_s_fir1_sLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_5' to 'operator_s_fir1_sMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_5' to 'operator_s_fir1_sNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_4' to 'operator_s_fir1_sOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_4' to 'operator_s_fir1_sPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_3' to 'operator_s_fir1_sQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_3' to 'operator_s_fir1_sRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_2' to 'operator_s_fir1_sShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_2' to 'operator_s_fir1_sThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_1' to 'operator_s_fir1_sUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_1' to 'operator_s_fir1_sVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_0' to 'operator_s_fir1_sWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_0' to 'operator_s_fir1_sXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cpp_FIR_fadd_32ns_32ns_32_5_full_dsp_1' to 'cpp_FIR_fadd_32nsYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cpp_FIR_fmul_32ns_32ns_32_4_max_dsp_1' to 'cpp_FIR_fmul_32nsZio' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'operator_s' is 19869 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'cpp_FIR_fadd_32nsYie': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cpp_FIR_fmul_32nsZio': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111]  Elapsed time: 2.398 seconds; current allocated memory: 105.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cpp_FIR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cpp_FIR/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cpp_FIR/y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cpp_FIR' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cpp_FIR'.
INFO: [HLS 200-111]  Elapsed time: 2.965 seconds; current allocated memory: 108.000 MB.
INFO: [RTMG 210-278] Implementing memory 'operator_s_fir1_sbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'operator_s_c_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'operator_s_fir1_sfYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:01:28 . Memory (MB): peak = 171.598 ; gain = 114.469
INFO: [SYSC 207-301] Generating SystemC RTL for cpp_FIR.
INFO: [VHDL 208-304] Generating VHDL RTL for cpp_FIR.
INFO: [VLOG 209-307] Generating Verilog RTL for cpp_FIR.
INFO: [HLS 200-112] Total elapsed time: 88.454 seconds; peak allocated memory: 108.000 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'cpp_FIR.inc'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'HlsTest18/cpp_FIR.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:02:38 . Memory (MB): peak = 103.523 ; gain = 46.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:02:39 . Memory (MB): peak = 103.523 ; gain = 46.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:03:16 . Memory (MB): peak = 128.430 ; gain = 71.230
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:03:19 . Memory (MB): peak = 128.957 ; gain = 71.758
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'CFir<ap_fixed<18, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<48, 19, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' (HlsTest18/cpp_FIR.h:68:3).
INFO: [XFORM 203-501] Unrolling loop 'L1' (HlsTest18/cpp_FIR.h:81) in function 'CFir<ap_fixed<18, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<48, 19, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' completely.
INFO: [XFORM 203-102] Partitioning array 'fir1.shift_reg1.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'fir1.shift_reg0.V' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:03:22 . Memory (MB): peak = 157.754 ; gain = 100.555
WARNING: [XFORM 203-631] Renaming function 'CFir<ap_fixed<18, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<48, 19, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' to 'operator()' (HlsTest18/cpp_FIR.h:68:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:03:23 . Memory (MB): peak = 161.789 ; gain = 104.590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cpp_FIR' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HlsTest18/cpp_FIR.h:92) of variable 'op.V' on array 'fir1_shift_reg0_V_0' and 'load' operation ('fir1_shift_reg0_V_0_1', HlsTest18/cpp_FIR.h:84) on array 'fir1_shift_reg0_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('p_Val2_7_1', HlsTest18/cpp_FIR.h:85) (3.36 ns)
	'add' operation ('p_Val2_8_1', HlsTest18/cpp_FIR.h:85) (3.02 ns)
	'add' operation ('p_Val2_8_2', HlsTest18/cpp_FIR.h:85) (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 210.553 seconds; current allocated memory: 118.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.593 seconds; current allocated memory: 119.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cpp_FIR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.988 seconds; current allocated memory: 119.909 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.948 seconds; current allocated memory: 120.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fir1_count' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_24' to 'operator_s_fir1_sbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_23' to 'operator_s_fir1_scud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_22' to 'operator_s_fir1_sdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_22' to 'operator_s_fir1_seOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_23' to 'operator_s_fir1_sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_21' to 'operator_s_fir1_sg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_21' to 'operator_s_fir1_shbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_20' to 'operator_s_fir1_sibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_20' to 'operator_s_fir1_sjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_19' to 'operator_s_fir1_skbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_19' to 'operator_s_fir1_slbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_18' to 'operator_s_fir1_smb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_18' to 'operator_s_fir1_sncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_17' to 'operator_s_fir1_socq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_17' to 'operator_s_fir1_spcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_16' to 'operator_s_fir1_sqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_16' to 'operator_s_fir1_srcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_15' to 'operator_s_fir1_ssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_15' to 'operator_s_fir1_stde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_14' to 'operator_s_fir1_sudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_14' to 'operator_s_fir1_svdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_13' to 'operator_s_fir1_swdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_13' to 'operator_s_fir1_sxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_12' to 'operator_s_fir1_syd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_12' to 'operator_s_fir1_szec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_11' to 'operator_s_fir1_sAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_11' to 'operator_s_fir1_sBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_10' to 'operator_s_fir1_sCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_10' to 'operator_s_fir1_sDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_9' to 'operator_s_fir1_sEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_9' to 'operator_s_fir1_sFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_8' to 'operator_s_fir1_sGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_8' to 'operator_s_fir1_sHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_7' to 'operator_s_fir1_sIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_7' to 'operator_s_fir1_sJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_6' to 'operator_s_fir1_sKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_6' to 'operator_s_fir1_sLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_5' to 'operator_s_fir1_sMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_5' to 'operator_s_fir1_sNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_4' to 'operator_s_fir1_sOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_4' to 'operator_s_fir1_sPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_3' to 'operator_s_fir1_sQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_3' to 'operator_s_fir1_sRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_2' to 'operator_s_fir1_sShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_2' to 'operator_s_fir1_sThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_1' to 'operator_s_fir1_sUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_1' to 'operator_s_fir1_sVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_0' to 'operator_s_fir1_sWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_0' to 'operator_s_fir1_sXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cpp_FIR_mul_mul_24s_10s_35_1_1' to 'cpp_FIR_mul_mul_2Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cpp_FIR_mac_muladd_24s_10s_35s_43_1_1' to 'cpp_FIR_mac_muladZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cpp_FIR_mac_muladd_24s_10s_43s_44_1_1' to 'cpp_FIR_mac_mulad0iy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cpp_FIR_mac_mulad0iy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cpp_FIR_mac_muladZio': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cpp_FIR_mul_mul_2Yie': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111]  Elapsed time: 3.308 seconds; current allocated memory: 123.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cpp_FIR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cpp_FIR/x_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cpp_FIR/y_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cpp_FIR' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cpp_FIR'.
INFO: [HLS 200-111]  Elapsed time: 3.11 seconds; current allocated memory: 125.109 MB.
INFO: [RTMG 210-278] Implementing memory 'operator_s_fir1_sbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'operator_s_CFir_c_V_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'operator_s_fir1_sfYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:03:50 . Memory (MB): peak = 185.184 ; gain = 127.984
INFO: [SYSC 207-301] Generating SystemC RTL for cpp_FIR.
INFO: [VHDL 208-304] Generating VHDL RTL for cpp_FIR.
INFO: [VLOG 209-307] Generating Verilog RTL for cpp_FIR.
INFO: [HLS 200-112] Total elapsed time: 230.066 seconds; peak allocated memory: 125.109 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'cpp_FIR.inc'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'HlsTest18/cpp_FIR.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:36 . Memory (MB): peak = 103.254 ; gain = 46.027
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:36 . Memory (MB): peak = 103.254 ; gain = 46.027
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:01:43 . Memory (MB): peak = 129.055 ; gain = 71.828
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:01:43 . Memory (MB): peak = 129.605 ; gain = 72.379
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'CFir<ap_fixed<23, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<42, 19, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' (HlsTest18/cpp_FIR.h:68:3).
INFO: [XFORM 203-501] Unrolling loop 'L1' (HlsTest18/cpp_FIR.h:81) in function 'CFir<ap_fixed<23, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<42, 19, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' completely.
INFO: [XFORM 203-102] Partitioning array 'fir1.shift_reg1.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'fir1.shift_reg0.V' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:44 . Memory (MB): peak = 158.582 ; gain = 101.355
WARNING: [XFORM 203-631] Renaming function 'CFir<ap_fixed<23, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<42, 19, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' to 'operator()' (HlsTest18/cpp_FIR.h:68:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:01:45 . Memory (MB): peak = 164.207 ; gain = 106.980
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cpp_FIR' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HlsTest18/cpp_FIR.h:92) of variable 'op.V' on array 'fir1_shift_reg0_V_0' and 'load' operation ('fir1_shift_reg0_V_0_1', HlsTest18/cpp_FIR.h:84) on array 'fir1_shift_reg0_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('p_Val2_7_1', HlsTest18/cpp_FIR.h:85) (3.36 ns)
	'add' operation ('p_Val2_8_1', HlsTest18/cpp_FIR.h:85) (3.02 ns)
	'add' operation ('p_Val2_8_2', HlsTest18/cpp_FIR.h:85) (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 107.896 seconds; current allocated memory: 120.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.579 seconds; current allocated memory: 121.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cpp_FIR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 121.811 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.545 seconds; current allocated memory: 122.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fir1_count' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_24' to 'operator_s_fir1_sbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_23' to 'operator_s_fir1_scud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_22' to 'operator_s_fir1_sdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_22' to 'operator_s_fir1_seOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_23' to 'operator_s_fir1_sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_21' to 'operator_s_fir1_sg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_21' to 'operator_s_fir1_shbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_20' to 'operator_s_fir1_sibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_20' to 'operator_s_fir1_sjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_19' to 'operator_s_fir1_skbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_19' to 'operator_s_fir1_slbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_18' to 'operator_s_fir1_smb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_18' to 'operator_s_fir1_sncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_17' to 'operator_s_fir1_socq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_17' to 'operator_s_fir1_spcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_16' to 'operator_s_fir1_sqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_16' to 'operator_s_fir1_srcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_15' to 'operator_s_fir1_ssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_15' to 'operator_s_fir1_stde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_14' to 'operator_s_fir1_sudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_14' to 'operator_s_fir1_svdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_13' to 'operator_s_fir1_swdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_13' to 'operator_s_fir1_sxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_12' to 'operator_s_fir1_syd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_12' to 'operator_s_fir1_szec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_11' to 'operator_s_fir1_sAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_11' to 'operator_s_fir1_sBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_10' to 'operator_s_fir1_sCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_10' to 'operator_s_fir1_sDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_9' to 'operator_s_fir1_sEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_9' to 'operator_s_fir1_sFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_8' to 'operator_s_fir1_sGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_8' to 'operator_s_fir1_sHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_7' to 'operator_s_fir1_sIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_7' to 'operator_s_fir1_sJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_6' to 'operator_s_fir1_sKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_6' to 'operator_s_fir1_sLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_5' to 'operator_s_fir1_sMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_5' to 'operator_s_fir1_sNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_4' to 'operator_s_fir1_sOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_4' to 'operator_s_fir1_sPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_3' to 'operator_s_fir1_sQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_3' to 'operator_s_fir1_sRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_2' to 'operator_s_fir1_sShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_2' to 'operator_s_fir1_sThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_1' to 'operator_s_fir1_sUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_1' to 'operator_s_fir1_sVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_0' to 'operator_s_fir1_sWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_0' to 'operator_s_fir1_sXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cpp_FIR_mul_mul_15s_20s_36_1_1' to 'cpp_FIR_mul_mul_1Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cpp_FIR_mac_muladd_15s_20s_36s_44_1_1' to 'cpp_FIR_mac_muladZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cpp_FIR_mac_muladd_15s_20s_44s_45_1_1' to 'cpp_FIR_mac_mulad0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cpp_FIR_mac_muladd_15s_20s_45ns_45_1_1' to 'cpp_FIR_mac_mulad1iI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cpp_FIR_mac_mulad0iy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cpp_FIR_mac_mulad1iI': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cpp_FIR_mac_muladZio': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cpp_FIR_mul_mul_1Yie': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111]  Elapsed time: 2.028 seconds; current allocated memory: 125.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cpp_FIR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cpp_FIR/x_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cpp_FIR/y_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cpp_FIR' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cpp_FIR'.
INFO: [HLS 200-111]  Elapsed time: 2.433 seconds; current allocated memory: 126.762 MB.
INFO: [RTMG 210-278] Implementing memory 'operator_s_fir1_sbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'operator_s_CFir_c_V_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'operator_s_fir1_sfYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:02:01 . Memory (MB): peak = 188.660 ; gain = 131.434
INFO: [SYSC 207-301] Generating SystemC RTL for cpp_FIR.
INFO: [VHDL 208-304] Generating VHDL RTL for cpp_FIR.
INFO: [VLOG 209-307] Generating Verilog RTL for cpp_FIR.
INFO: [HLS 200-112] Total elapsed time: 121.321 seconds; peak allocated memory: 126.762 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'cpp_FIR.inc'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'HlsTest18/cpp_FIR.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:49 . Memory (MB): peak = 103.254 ; gain = 45.422
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:49 . Memory (MB): peak = 103.254 ; gain = 45.422
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 129.285 ; gain = 71.453
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 130.301 ; gain = 72.469
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'CFir<ap_fixed<48, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<48, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<48, 19, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' (HlsTest18/cpp_FIR.h:68:3).
INFO: [XFORM 203-501] Unrolling loop 'L1' (HlsTest18/cpp_FIR.h:81) in function 'CFir<ap_fixed<48, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<48, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<48, 19, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' completely.
INFO: [XFORM 203-102] Partitioning array 'fir1.shift_reg1.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'fir1.shift_reg0.V' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 159.988 ; gain = 102.156
WARNING: [XFORM 203-631] Renaming function 'CFir<ap_fixed<48, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<48, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<48, 19, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' to 'operator()' (HlsTest18/cpp_FIR.h:68:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:57 . Memory (MB): peak = 164.262 ; gain = 106.430
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cpp_FIR' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HlsTest18/cpp_FIR.h:92) of variable 'op.V' on array 'fir1_shift_reg0_V_0' and 'load' operation ('fir1_shift_reg0_V_0_1', HlsTest18/cpp_FIR.h:84) on array 'fir1_shift_reg0_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 28.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.638 seconds; current allocated memory: 121.017 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.625 seconds; current allocated memory: 122.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cpp_FIR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 122.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.885 seconds; current allocated memory: 123.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fir1_count' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_24' to 'operator_s_fir1_sbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_23' to 'operator_s_fir1_scud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_22' to 'operator_s_fir1_sdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_22' to 'operator_s_fir1_seOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_23' to 'operator_s_fir1_sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_21' to 'operator_s_fir1_sg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_21' to 'operator_s_fir1_shbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_20' to 'operator_s_fir1_sibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_20' to 'operator_s_fir1_sjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_19' to 'operator_s_fir1_skbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_19' to 'operator_s_fir1_slbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_18' to 'operator_s_fir1_smb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_18' to 'operator_s_fir1_sncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_17' to 'operator_s_fir1_socq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_17' to 'operator_s_fir1_spcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_16' to 'operator_s_fir1_sqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_16' to 'operator_s_fir1_srcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_15' to 'operator_s_fir1_ssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_15' to 'operator_s_fir1_stde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_14' to 'operator_s_fir1_sudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_14' to 'operator_s_fir1_svdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_13' to 'operator_s_fir1_swdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_13' to 'operator_s_fir1_sxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_12' to 'operator_s_fir1_syd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_12' to 'operator_s_fir1_szec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_11' to 'operator_s_fir1_sAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_11' to 'operator_s_fir1_sBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_10' to 'operator_s_fir1_sCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_10' to 'operator_s_fir1_sDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_9' to 'operator_s_fir1_sEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_9' to 'operator_s_fir1_sFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_8' to 'operator_s_fir1_sGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_8' to 'operator_s_fir1_sHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_7' to 'operator_s_fir1_sIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_7' to 'operator_s_fir1_sJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_6' to 'operator_s_fir1_sKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_6' to 'operator_s_fir1_sLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_5' to 'operator_s_fir1_sMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_5' to 'operator_s_fir1_sNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_4' to 'operator_s_fir1_sOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_4' to 'operator_s_fir1_sPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_3' to 'operator_s_fir1_sQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_3' to 'operator_s_fir1_sRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_2' to 'operator_s_fir1_sShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_2' to 'operator_s_fir1_sThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_1' to 'operator_s_fir1_sUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_1' to 'operator_s_fir1_sVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_0' to 'operator_s_fir1_sWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_0' to 'operator_s_fir1_sXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cpp_FIR_mul_48s_40s_87_2_1' to 'cpp_FIR_mul_48s_4Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cpp_FIR_mul_40s_48s_87_2_1' to 'cpp_FIR_mul_40s_4Zio' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'operator_s' is 10907 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'cpp_FIR_mul_40s_4Zio': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cpp_FIR_mul_48s_4Yie': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111]  Elapsed time: 2.131 seconds; current allocated memory: 126.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cpp_FIR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cpp_FIR/x_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cpp_FIR/y_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cpp_FIR' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cpp_FIR'.
INFO: [HLS 200-111]  Elapsed time: 2.835 seconds; current allocated memory: 128.585 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'cpp_FIR_mul_48s_4Yie_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'cpp_FIR_mul_40s_4Zio_MulnS_1'
INFO: [RTMG 210-278] Implementing memory 'operator_s_fir1_sbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'operator_s_CFir_c_V_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'operator_s_fir1_sfYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:01:14 . Memory (MB): peak = 197.324 ; gain = 139.492
INFO: [SYSC 207-301] Generating SystemC RTL for cpp_FIR.
INFO: [VHDL 208-304] Generating VHDL RTL for cpp_FIR.
INFO: [VLOG 209-307] Generating Verilog RTL for cpp_FIR.
INFO: [HLS 200-112] Total elapsed time: 74.33 seconds; peak allocated memory: 128.585 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'cpp_FIR.inc'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'HlsTest18/cpp_FIR.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:37 . Memory (MB): peak = 103.555 ; gain = 46.078
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:37 . Memory (MB): peak = 103.555 ; gain = 46.078
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:01:47 . Memory (MB): peak = 129.328 ; gain = 71.852
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:01:47 . Memory (MB): peak = 131.148 ; gain = 73.672
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'CFir<ap_fixed<23, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<42, 19, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' (HlsTest18/cpp_FIR.h:68:3).
INFO: [XFORM 203-501] Unrolling loop 'L1' (HlsTest18/cpp_FIR.h:81) in function 'CFir<ap_fixed<23, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<42, 19, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' completely.
INFO: [XFORM 203-102] Partitioning array 'fir1.shift_reg1.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'fir1.shift_reg0.V' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:48 . Memory (MB): peak = 159.750 ; gain = 102.273
WARNING: [XFORM 203-631] Renaming function 'CFir<ap_fixed<23, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<42, 19, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' to 'operator()' (HlsTest18/cpp_FIR.h:68:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:01:49 . Memory (MB): peak = 164.523 ; gain = 107.047
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cpp_FIR' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HlsTest18/cpp_FIR.h:92) of variable 'op.V' on array 'fir1_shift_reg0_V_0' and 'load' operation ('fir1_shift_reg0_V_0_1', HlsTest18/cpp_FIR.h:84) on array 'fir1_shift_reg0_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('p_Val2_7_1', HlsTest18/cpp_FIR.h:85) (3.36 ns)
	'add' operation ('p_Val2_8_1', HlsTest18/cpp_FIR.h:85) (3.02 ns)
	'add' operation ('p_Val2_8_2', HlsTest18/cpp_FIR.h:85) (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 111.634 seconds; current allocated memory: 120.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.223 seconds; current allocated memory: 121.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cpp_FIR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.674 seconds; current allocated memory: 121.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 122.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fir1_count' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_24' to 'operator_s_fir1_sbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_23' to 'operator_s_fir1_scud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_22' to 'operator_s_fir1_sdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_22' to 'operator_s_fir1_seOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_23' to 'operator_s_fir1_sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_21' to 'operator_s_fir1_sg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_21' to 'operator_s_fir1_shbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_20' to 'operator_s_fir1_sibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_20' to 'operator_s_fir1_sjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_19' to 'operator_s_fir1_skbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_19' to 'operator_s_fir1_slbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_18' to 'operator_s_fir1_smb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_18' to 'operator_s_fir1_sncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_17' to 'operator_s_fir1_socq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_17' to 'operator_s_fir1_spcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_16' to 'operator_s_fir1_sqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_16' to 'operator_s_fir1_srcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_15' to 'operator_s_fir1_ssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_15' to 'operator_s_fir1_stde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_14' to 'operator_s_fir1_sudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_14' to 'operator_s_fir1_svdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_13' to 'operator_s_fir1_swdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_13' to 'operator_s_fir1_sxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_12' to 'operator_s_fir1_syd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_12' to 'operator_s_fir1_szec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_11' to 'operator_s_fir1_sAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_11' to 'operator_s_fir1_sBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_10' to 'operator_s_fir1_sCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_10' to 'operator_s_fir1_sDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_9' to 'operator_s_fir1_sEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_9' to 'operator_s_fir1_sFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_8' to 'operator_s_fir1_sGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_8' to 'operator_s_fir1_sHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_7' to 'operator_s_fir1_sIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_7' to 'operator_s_fir1_sJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_6' to 'operator_s_fir1_sKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_6' to 'operator_s_fir1_sLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_5' to 'operator_s_fir1_sMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_5' to 'operator_s_fir1_sNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_4' to 'operator_s_fir1_sOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_4' to 'operator_s_fir1_sPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_3' to 'operator_s_fir1_sQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_3' to 'operator_s_fir1_sRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_2' to 'operator_s_fir1_sShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_2' to 'operator_s_fir1_sThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_1' to 'operator_s_fir1_sUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_1' to 'operator_s_fir1_sVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_0' to 'operator_s_fir1_sWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_0' to 'operator_s_fir1_sXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cpp_FIR_mul_mul_15s_20s_36_1_1' to 'cpp_FIR_mul_mul_1Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cpp_FIR_mac_muladd_15s_20s_36s_44_1_1' to 'cpp_FIR_mac_muladZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cpp_FIR_mac_muladd_15s_20s_44s_45_1_1' to 'cpp_FIR_mac_mulad0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cpp_FIR_mac_muladd_15s_20s_45ns_45_1_1' to 'cpp_FIR_mac_mulad1iI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cpp_FIR_mac_mulad0iy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cpp_FIR_mac_mulad1iI': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cpp_FIR_mac_muladZio': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cpp_FIR_mul_mul_1Yie': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111]  Elapsed time: 1.757 seconds; current allocated memory: 125.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cpp_FIR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cpp_FIR/x_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cpp_FIR/y_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cpp_FIR' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cpp_FIR'.
INFO: [HLS 200-111]  Elapsed time: 2.646 seconds; current allocated memory: 126.762 MB.
INFO: [RTMG 210-278] Implementing memory 'operator_s_fir1_sbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'operator_s_CFir_c_V_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'operator_s_fir1_sfYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:02:03 . Memory (MB): peak = 189.484 ; gain = 132.008
INFO: [SYSC 207-301] Generating SystemC RTL for cpp_FIR.
INFO: [VHDL 208-304] Generating VHDL RTL for cpp_FIR.
INFO: [VLOG 209-307] Generating Verilog RTL for cpp_FIR.
INFO: [HLS 200-112] Total elapsed time: 123.608 seconds; peak allocated memory: 126.762 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'cpp_FIR.inc'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'HlsTest18/cpp_FIR.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:02:36 . Memory (MB): peak = 103.469 ; gain = 45.633
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:02:36 . Memory (MB): peak = 103.469 ; gain = 45.633
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:02:45 . Memory (MB): peak = 129.039 ; gain = 71.203
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:02:47 . Memory (MB): peak = 131.273 ; gain = 73.438
WARNING: [XFORM 203-104] Completely partitioning array 'fir1.shift_reg0.V'  accessed through non-constant indices on dimension 1 (HlsTest18/cpp_FIR.h:92:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'fir1.shift_reg0.V'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'fir1.shift_reg1.V'  accessed through non-constant indices on dimension 1 (HlsTest18/cpp_FIR.h:93:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'fir1.shift_reg1.V'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:02:51 . Memory (MB): peak = 164.828 ; gain = 106.992
WARNING: [XFORM 203-631] Renaming function 'CFir<ap_fixed<23, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<42, 19, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' to 'operator()' (HlsTest18/cpp_FIR.h:59:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:02:56 . Memory (MB): peak = 187.813 ; gain = 129.977
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cpp_FIR' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 184.23 seconds; current allocated memory: 145.421 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.75 seconds; current allocated memory: 150.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cpp_FIR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.767 seconds; current allocated memory: 150.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.803 seconds; current allocated memory: 150.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fir1_count' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_0' to 'operator_s_fir1_sbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_1' to 'operator_s_fir1_scud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_2' to 'operator_s_fir1_sdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_3' to 'operator_s_fir1_seOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_4' to 'operator_s_fir1_sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_5' to 'operator_s_fir1_sg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_6' to 'operator_s_fir1_shbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_7' to 'operator_s_fir1_sibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_8' to 'operator_s_fir1_sjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_9' to 'operator_s_fir1_skbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_10' to 'operator_s_fir1_slbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_11' to 'operator_s_fir1_smb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_12' to 'operator_s_fir1_sncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_13' to 'operator_s_fir1_socq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_14' to 'operator_s_fir1_spcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_15' to 'operator_s_fir1_sqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_16' to 'operator_s_fir1_srcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_17' to 'operator_s_fir1_ssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_18' to 'operator_s_fir1_stde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_19' to 'operator_s_fir1_sudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_20' to 'operator_s_fir1_svdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_21' to 'operator_s_fir1_swdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_22' to 'operator_s_fir1_sxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_23' to 'operator_s_fir1_syd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_24' to 'operator_s_fir1_szec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_25' to 'operator_s_fir1_sAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_26' to 'operator_s_fir1_sBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_27' to 'operator_s_fir1_sCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_28' to 'operator_s_fir1_sDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_29' to 'operator_s_fir1_sEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_30' to 'operator_s_fir1_sFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_31' to 'operator_s_fir1_sGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_32' to 'operator_s_fir1_sHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_33' to 'operator_s_fir1_sIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_34' to 'operator_s_fir1_sJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_35' to 'operator_s_fir1_sKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_36' to 'operator_s_fir1_sLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_37' to 'operator_s_fir1_sMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_38' to 'operator_s_fir1_sNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_39' to 'operator_s_fir1_sOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_40' to 'operator_s_fir1_sPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_41' to 'operator_s_fir1_sQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_42' to 'operator_s_fir1_sRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_43' to 'operator_s_fir1_sShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_44' to 'operator_s_fir1_sThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_45' to 'operator_s_fir1_sUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_46' to 'operator_s_fir1_sVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_47' to 'operator_s_fir1_sWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_48' to 'operator_s_fir1_sXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_49' to 'operator_s_fir1_sYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_50' to 'operator_s_fir1_sZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_51' to 'operator_s_fir1_s0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_52' to 'operator_s_fir1_s1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_53' to 'operator_s_fir1_s2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_54' to 'operator_s_fir1_s3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_55' to 'operator_s_fir1_s4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_56' to 'operator_s_fir1_s5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_57' to 'operator_s_fir1_s6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_58' to 'operator_s_fir1_s7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_59' to 'operator_s_fir1_s8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_60' to 'operator_s_fir1_s9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_61' to 'operator_s_fir1_sbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_62' to 'operator_s_fir1_sbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_63' to 'operator_s_fir1_sbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_64' to 'operator_s_fir1_sbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_65' to 'operator_s_fir1_sbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_66' to 'operator_s_fir1_sbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_67' to 'operator_s_fir1_sbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_68' to 'operator_s_fir1_sbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_69' to 'operator_s_fir1_sbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_70' to 'operator_s_fir1_sbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_71' to 'operator_s_fir1_sbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_72' to 'operator_s_fir1_sbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_73' to 'operator_s_fir1_sbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_74' to 'operator_s_fir1_sbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_75' to 'operator_s_fir1_sbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_76' to 'operator_s_fir1_sbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_77' to 'operator_s_fir1_sbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_78' to 'operator_s_fir1_sbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_79' to 'operator_s_fir1_sbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_80' to 'operator_s_fir1_sbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_81' to 'operator_s_fir1_sbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_82' to 'operator_s_fir1_sbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_83' to 'operator_s_fir1_sbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_84' to 'operator_s_fir1_sbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_85' to 'operator_s_fir1_sbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_86' to 'operator_s_fir1_sbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_87' to 'operator_s_fir1_sbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_88' to 'operator_s_fir1_sbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_89' to 'operator_s_fir1_sbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_90' to 'operator_s_fir1_sbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_91' to 'operator_s_fir1_sbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_92' to 'operator_s_fir1_sbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_93' to 'operator_s_fir1_sbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_94' to 'operator_s_fir1_sbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_95' to 'operator_s_fir1_sbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_96' to 'operator_s_fir1_sbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_97' to 'operator_s_fir1_sbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_98' to 'operator_s_fir1_sbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_99' to 'operator_s_fir1_sbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_100' to 'operator_s_fir1_sbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_101' to 'operator_s_fir1_sbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_102' to 'operator_s_fir1_sbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_103' to 'operator_s_fir1_sbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_104' to 'operator_s_fir1_sbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_105' to 'operator_s_fir1_sbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_106' to 'operator_s_fir1_sbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_107' to 'operator_s_fir1_sbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_108' to 'operator_s_fir1_sbVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_109' to 'operator_s_fir1_sbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_110' to 'operator_s_fir1_sbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_111' to 'operator_s_fir1_sbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_112' to 'operator_s_fir1_sbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_113' to 'operator_s_fir1_sb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_114' to 'operator_s_fir1_sb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_115' to 'operator_s_fir1_sb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_116' to 'operator_s_fir1_sb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_117' to 'operator_s_fir1_sb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_118' to 'operator_s_fir1_sb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_119' to 'operator_s_fir1_sb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_120' to 'operator_s_fir1_sb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_121' to 'operator_s_fir1_sb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_122' to 'operator_s_fir1_sb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_123' to 'operator_s_fir1_scau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_124' to 'operator_s_fir1_scbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_125' to 'operator_s_fir1_sccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_126' to 'operator_s_fir1_scdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V_127' to 'operator_s_fir1_sceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_0' to 'operator_s_fir1_scfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_1' to 'operator_s_fir1_scgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_2' to 'operator_s_fir1_schv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_3' to 'operator_s_fir1_sciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_4' to 'operator_s_fir1_scjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_5' to 'operator_s_fir1_sckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_6' to 'operator_s_fir1_sclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_7' to 'operator_s_fir1_scmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_8' to 'operator_s_fir1_scnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_9' to 'operator_s_fir1_scow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_10' to 'operator_s_fir1_scpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_11' to 'operator_s_fir1_scqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_12' to 'operator_s_fir1_scrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_13' to 'operator_s_fir1_scsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_14' to 'operator_s_fir1_sctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_15' to 'operator_s_fir1_scux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_16' to 'operator_s_fir1_scvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_17' to 'operator_s_fir1_scwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_18' to 'operator_s_fir1_scxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_19' to 'operator_s_fir1_scyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_20' to 'operator_s_fir1_sczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_21' to 'operator_s_fir1_scAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_22' to 'operator_s_fir1_scBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_23' to 'operator_s_fir1_scCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_24' to 'operator_s_fir1_scDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_25' to 'operator_s_fir1_scEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_26' to 'operator_s_fir1_scFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_27' to 'operator_s_fir1_scGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_28' to 'operator_s_fir1_scHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_29' to 'operator_s_fir1_scIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_30' to 'operator_s_fir1_scJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_31' to 'operator_s_fir1_scKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_32' to 'operator_s_fir1_scLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_33' to 'operator_s_fir1_scMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_34' to 'operator_s_fir1_scNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_35' to 'operator_s_fir1_scOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_36' to 'operator_s_fir1_scPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_37' to 'operator_s_fir1_scQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_38' to 'operator_s_fir1_scRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_39' to 'operator_s_fir1_scSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_40' to 'operator_s_fir1_scTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_41' to 'operator_s_fir1_scUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_42' to 'operator_s_fir1_scVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_43' to 'operator_s_fir1_scWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_44' to 'operator_s_fir1_scXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_45' to 'operator_s_fir1_scYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_46' to 'operator_s_fir1_scZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_47' to 'operator_s_fir1_sc0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_48' to 'operator_s_fir1_sc1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_49' to 'operator_s_fir1_sc2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_50' to 'operator_s_fir1_sc3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_51' to 'operator_s_fir1_sc4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_52' to 'operator_s_fir1_sc5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_53' to 'operator_s_fir1_sc6D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_54' to 'operator_s_fir1_sc7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_55' to 'operator_s_fir1_sc8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_56' to 'operator_s_fir1_sc9D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_57' to 'operator_s_fir1_sdaE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_58' to 'operator_s_fir1_sdbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_59' to 'operator_s_fir1_sdcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_60' to 'operator_s_fir1_sddE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_61' to 'operator_s_fir1_sdeE' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'operator_s_fir1_sdeE' is changed to 'operator_s_fir1_sdeE_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_62' to 'operator_s_fir1_sdfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_63' to 'operator_s_fir1_sdgE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_64' to 'operator_s_fir1_sdhF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_65' to 'operator_s_fir1_sdiF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_66' to 'operator_s_fir1_sdjF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_67' to 'operator_s_fir1_sdkF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_68' to 'operator_s_fir1_sdlF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_69' to 'operator_s_fir1_sdmF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_70' to 'operator_s_fir1_sdnG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_71' to 'operator_s_fir1_sdoG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_72' to 'operator_s_fir1_sdpG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_73' to 'operator_s_fir1_sdqG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_74' to 'operator_s_fir1_sdrG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_75' to 'operator_s_fir1_sdsG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_76' to 'operator_s_fir1_sdtH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_77' to 'operator_s_fir1_sduH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_78' to 'operator_s_fir1_sdvH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_79' to 'operator_s_fir1_sdwH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_80' to 'operator_s_fir1_sdxH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_81' to 'operator_s_fir1_sdyH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_82' to 'operator_s_fir1_sdzI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_83' to 'operator_s_fir1_sdAI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_84' to 'operator_s_fir1_sdBI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_85' to 'operator_s_fir1_sdCI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_86' to 'operator_s_fir1_sdDI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_87' to 'operator_s_fir1_sdEI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_88' to 'operator_s_fir1_sdFJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_89' to 'operator_s_fir1_sdGJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_90' to 'operator_s_fir1_sdHJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_91' to 'operator_s_fir1_sdIJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_92' to 'operator_s_fir1_sdJJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_93' to 'operator_s_fir1_sdKJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_94' to 'operator_s_fir1_sdLJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_95' to 'operator_s_fir1_sdMK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_96' to 'operator_s_fir1_sdNK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_97' to 'operator_s_fir1_sdOK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_98' to 'operator_s_fir1_sdPK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_99' to 'operator_s_fir1_sdQK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_100' to 'operator_s_fir1_sdRK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_101' to 'operator_s_fir1_sdSL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_102' to 'operator_s_fir1_sdTL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_103' to 'operator_s_fir1_sdUL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_104' to 'operator_s_fir1_sdVL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_105' to 'operator_s_fir1_sdWL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_106' to 'operator_s_fir1_sdXL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_107' to 'operator_s_fir1_sdYM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_108' to 'operator_s_fir1_sdZM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_109' to 'operator_s_fir1_sd0M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_110' to 'operator_s_fir1_sd1M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_111' to 'operator_s_fir1_sd2M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_112' to 'operator_s_fir1_sd3M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_113' to 'operator_s_fir1_sd4N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_114' to 'operator_s_fir1_sd5N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_115' to 'operator_s_fir1_sd6N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_116' to 'operator_s_fir1_sd7N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_117' to 'operator_s_fir1_sd8N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_118' to 'operator_s_fir1_sd9N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_119' to 'operator_s_fir1_seaO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_120' to 'operator_s_fir1_sebO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_121' to 'operator_s_fir1_secO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_122' to 'operator_s_fir1_sedO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_123' to 'operator_s_fir1_seeO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_124' to 'operator_s_fir1_sefO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_125' to 'operator_s_fir1_segO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_126' to 'operator_s_fir1_sehP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V_127' to 'operator_s_fir1_seiP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cpp_FIR_mux_1287_20_1_1' to 'cpp_FIR_mux_1287_ejP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cpp_FIR_mac_muladd_15s_20s_45ns_45_1_1' to 'cpp_FIR_mac_muladekP' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'operator_s' is 7954 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'cpp_FIR_mac_muladekP': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cpp_FIR_mux_1287_ejP': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111]  Elapsed time: 8.451 seconds; current allocated memory: 160.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cpp_FIR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cpp_FIR/x_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cpp_FIR/y_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cpp_FIR' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cpp_FIR'.
INFO: [HLS 200-111]  Elapsed time: 7.263 seconds; current allocated memory: 167.410 MB.
INFO: [RTMG 210-278] Implementing memory 'operator_s_fir1_sbkb_ram (RAM_2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'operator_s_CFir_c_V_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'operator_s_fir1_scfu_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:03:34 . Memory (MB): peak = 273.082 ; gain = 215.246
INFO: [SYSC 207-301] Generating SystemC RTL for cpp_FIR.
INFO: [VHDL 208-304] Generating VHDL RTL for cpp_FIR.
INFO: [VLOG 209-307] Generating Verilog RTL for cpp_FIR.
INFO: [HLS 200-112] Total elapsed time: 213.795 seconds; peak allocated memory: 167.410 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Skipped source file 'cpp_FIR.inc'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'HlsTest18/cpp_FIR.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:47 . Memory (MB): peak = 103.496 ; gain = 46.215
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:47 . Memory (MB): peak = 103.496 ; gain = 46.215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:59 . Memory (MB): peak = 129.176 ; gain = 71.895
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:01:02 . Memory (MB): peak = 130.785 ; gain = 73.504
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:07 . Memory (MB): peak = 158.984 ; gain = 101.703
WARNING: [XFORM 203-631] Renaming function 'CFir<ap_fixed<23, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<42, 19, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' to 'operator()' (HlsTest18/cpp_FIR.h:59:35)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:08 . Memory (MB): peak = 162.133 ; gain = 104.852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cpp_FIR' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 71.382 seconds; current allocated memory: 117.822 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.168 seconds; current allocated memory: 118.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cpp_FIR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 118.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 118.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fir1_count' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg0_V' to 'operator_s_fir1_sbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_fir1_shift_reg1_V' to 'operator_s_fir1_scud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cpp_FIR_mul_mul_6ns_13s_13_1_1' to 'cpp_FIR_mul_mul_6dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cpp_FIR_mac_muladd_15s_20s_45ns_45_1_1' to 'cpp_FIR_mac_muladeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cpp_FIR_mac_muladeOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cpp_FIR_mul_mul_6dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111]  Elapsed time: 0.975 seconds; current allocated memory: 118.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cpp_FIR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cpp_FIR/x_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cpp_FIR/y_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cpp_FIR' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cpp_FIR'.
INFO: [HLS 200-111]  Elapsed time: 0.713 seconds; current allocated memory: 118.847 MB.
INFO: [RTMG 210-278] Implementing memory 'operator_s_fir1_sbkb_ram (RAM_2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'operator_s_CFir_c_V_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'operator_s_fir1_scud_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:01:20 . Memory (MB): peak = 172.523 ; gain = 115.242
INFO: [SYSC 207-301] Generating SystemC RTL for cpp_FIR.
INFO: [VHDL 208-304] Generating VHDL RTL for cpp_FIR.
INFO: [VLOG 209-307] Generating Verilog RTL for cpp_FIR.
INFO: [HLS 200-112] Total elapsed time: 79.834 seconds; peak allocated memory: 118.847 MB.
