// Seed: 3240150259
module module_0 (
    input  wand id_0,
    input  wand id_1,
    input  tri0 id_2,
    output tri  id_3
    , id_7,
    output wand id_4,
    output wand id_5
);
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    output tri  id_0,
    input  wire id_1
    , id_4,
    input  tri0 id_2
);
  parameter id_5 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_0,
      id_0,
      id_0
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd37
) (
    output supply1 id_0,
    input tri0 _id_1,
    input wand id_2
);
  wire [id_1 : 1  ||  1  ||  -1 'b0] id_4;
  assign id_4 = id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_0,
      id_0,
      id_0
  );
  wire [(  1 'h0 ) : id_1  -  1] id_5;
  wire id_6;
  wire id_7;
  assign id_5 = -1;
  logic [1 : ""] id_8;
  ;
endmodule
