<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p383" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_383{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_383{left:827px;bottom:68px;letter-spacing:0.1px;}
#t3_383{left:712px;bottom:1076px;letter-spacing:0.26px;word-spacing:0.56px;}
#t4_383{left:433px;bottom:1051px;letter-spacing:0.24px;word-spacing:0.6px;}
#t5_383{left:69px;bottom:978px;letter-spacing:0.16px;}
#t6_383{left:150px;bottom:978px;letter-spacing:0.23px;}
#t7_383{left:69px;bottom:958px;letter-spacing:-0.12px;word-spacing:1.23px;}
#t8_383{left:69px;bottom:941px;letter-spacing:-0.13px;word-spacing:1.23px;}
#t9_383{left:69px;bottom:924px;letter-spacing:-0.14px;word-spacing:0.19px;}
#ta_383{left:69px;bottom:907px;letter-spacing:-0.14px;word-spacing:0.02px;}
#tb_383{left:69px;bottom:881px;}
#tc_383{left:95px;bottom:885px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_383{left:95px;bottom:868px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#te_383{left:759px;bottom:874px;}
#tf_383{left:774px;bottom:868px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tg_383{left:95px;bottom:851px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#th_383{left:614px;bottom:858px;}
#ti_383{left:628px;bottom:851px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tj_383{left:95px;bottom:834px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#tk_383{left:69px;bottom:808px;}
#tl_383{left:95px;bottom:811px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tm_383{left:95px;bottom:794px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#tn_383{left:69px;bottom:768px;}
#to_383{left:95px;bottom:771px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_383{left:95px;bottom:755px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_383{left:95px;bottom:738px;letter-spacing:-0.2px;word-spacing:-0.47px;}
#tr_383{left:69px;bottom:711px;}
#ts_383{left:95px;bottom:715px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_383{left:95px;bottom:698px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tu_383{left:95px;bottom:681px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tv_383{left:121px;bottom:655px;}
#tw_383{left:147px;bottom:657px;letter-spacing:-0.16px;}
#tx_383{left:121px;bottom:630px;}
#ty_383{left:147px;bottom:632px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#tz_383{left:121px;bottom:606px;}
#t10_383{left:147px;bottom:608px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t11_383{left:121px;bottom:581px;}
#t12_383{left:147px;bottom:584px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t13_383{left:69px;bottom:525px;letter-spacing:0.14px;}
#t14_383{left:151px;bottom:525px;letter-spacing:0.16px;}
#t15_383{left:69px;bottom:503px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_383{left:69px;bottom:486px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t17_383{left:69px;bottom:469px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_383{left:69px;bottom:410px;letter-spacing:0.13px;}
#t19_383{left:151px;bottom:410px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1a_383{left:69px;bottom:388px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1b_383{left:69px;bottom:371px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1c_383{left:69px;bottom:313px;letter-spacing:0.13px;}
#t1d_383{left:151px;bottom:313px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1e_383{left:69px;bottom:290px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1f_383{left:69px;bottom:273px;letter-spacing:-0.13px;word-spacing:-0.95px;}
#t1g_383{left:69px;bottom:257px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1h_383{left:69px;bottom:240px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1i_383{left:69px;bottom:223px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1j_383{left:69px;bottom:206px;letter-spacing:-0.15px;word-spacing:-0.47px;}

.s1_383{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_383{font-size:24px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s3_383{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_383{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_383{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_383{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_383{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_383{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts383" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg383Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg383" style="-webkit-user-select: none;"><object width="935" height="1210" data="383/383.svg" type="image/svg+xml" id="pdf383" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_383" class="t s1_383">Vol. 1 </span><span id="t2_383" class="t s1_383">15-1 </span>
<span id="t3_383" class="t s2_383">CHAPTER 15 </span>
<span id="t4_383" class="t s2_383">PROGRAMMING WITH INTEL® AVX-512 </span>
<span id="t5_383" class="t s3_383">15.1 </span><span id="t6_383" class="t s3_383">OVERVIEW </span>
<span id="t7_383" class="t s4_383">The Intel AVX-512 family comprises a collection of instruction set extensions, including AVX-512 Foundation, </span>
<span id="t8_383" class="t s4_383">AVX-512 Exponential and Reciprocal instructions, AVX-512 Conflict, AVX-512 Prefetch, and additional 512-bit </span>
<span id="t9_383" class="t s4_383">SIMD instruction extensions, including AVX512-FP16. Intel AVX-512 instructions are natural extensions to Intel </span>
<span id="ta_383" class="t s4_383">AVX and Intel AVX2. Intel AVX-512 introduces the following architectural enhancements: </span>
<span id="tb_383" class="t s5_383">• </span><span id="tc_383" class="t s4_383">Support for 512-bit wide vectors and SIMD register set. 512-bit register state is managed by the operating </span>
<span id="td_383" class="t s4_383">system using XSAVE/XRSTOR instructions introduced in 45 nm Intel 64 processors (see the Intel </span>
<span id="te_383" class="t s6_383">® </span>
<span id="tf_383" class="t s4_383">64 and </span>
<span id="tg_383" class="t s4_383">IA-32 Architectures Software Developer’s Manual, Volume 2B, and the Intel </span>
<span id="th_383" class="t s6_383">® </span>
<span id="ti_383" class="t s4_383">64 and IA-32 Architectures </span>
<span id="tj_383" class="t s4_383">Software Developer’s Manual, Volume 3A). </span>
<span id="tk_383" class="t s5_383">• </span><span id="tl_383" class="t s4_383">Support for 16 new, 512-bit SIMD registers (for a total of 32 SIMD registers, ZMM0 through ZMM31) in 64-bit </span>
<span id="tm_383" class="t s4_383">mode. The extra 16 registers state is managed by the operating system using XSAVE/XRSTOR/XSAVEOPT. </span>
<span id="tn_383" class="t s5_383">• </span><span id="to_383" class="t s4_383">Support for 8 new opmask registers (k0 through k7) used for conditional execution and efficient merging of </span>
<span id="tp_383" class="t s4_383">destination operands. The opmask register state is managed by the operating system using the </span>
<span id="tq_383" class="t s4_383">XSAVE/XRSTOR/XSAVEOPT instructions. </span>
<span id="tr_383" class="t s5_383">• </span><span id="ts_383" class="t s4_383">A new encoding prefix (referred to as EVEX) to support additional vector length encoding up to 512 bits. The </span>
<span id="tt_383" class="t s4_383">EVEX prefix builds upon the foundations of the VEX prefix to provide compact, efficient encoding for function- </span>
<span id="tu_383" class="t s4_383">ality available to VEX encoding plus the following enhanced vector capabilities: </span>
<span id="tv_383" class="t s7_383">• </span><span id="tw_383" class="t s4_383">Opmasks. </span>
<span id="tx_383" class="t s7_383">• </span><span id="ty_383" class="t s4_383">Embedded broadcast. </span>
<span id="tz_383" class="t s7_383">• </span><span id="t10_383" class="t s4_383">Instruction prefix-embedded rounding control. </span>
<span id="t11_383" class="t s7_383">• </span><span id="t12_383" class="t s4_383">Compressed address displacements. </span>
<span id="t13_383" class="t s8_383">15.1.1 </span><span id="t14_383" class="t s8_383">512-Bit Wide SIMD Register Support </span>
<span id="t15_383" class="t s4_383">Intel AVX-512 instructions support 512-bit wide SIMD registers (ZMM0-ZMM31). The lower 256-bits of the ZMM </span>
<span id="t16_383" class="t s4_383">registers are aliased to the respective 256-bit YMM registers and the lower 128-bit are aliased to the respective </span>
<span id="t17_383" class="t s4_383">128-bit XMM registers. </span>
<span id="t18_383" class="t s8_383">15.1.2 </span><span id="t19_383" class="t s8_383">32 SIMD Register Support </span>
<span id="t1a_383" class="t s4_383">Intel AVX-512 instructions also support 32 SIMD registers in 64-bit mode (XMM0-XMM31, YMM0-YMM31 and </span>
<span id="t1b_383" class="t s4_383">ZMM0-ZMM31). The number of available vector registers in 32-bit mode is still 8. </span>
<span id="t1c_383" class="t s8_383">15.1.3 </span><span id="t1d_383" class="t s8_383">Eight Opmask Register Support </span>
<span id="t1e_383" class="t s4_383">Intel AVX-512 instructions support 8 opmask registers (k0-k7). The width of each opmask register is architectur- </span>
<span id="t1f_383" class="t s4_383">ally defined as size MAX_KL (64 bits). Seven of the eight opmask registers (k1-k7) can be used in conjunction with </span>
<span id="t1g_383" class="t s4_383">EVEX-encoded AVX-512 Foundation instructions to provide conditional execution and efficient merging of data </span>
<span id="t1h_383" class="t s4_383">elements in the destination operand. The encoding of opmask register k0 is typically used when all data elements </span>
<span id="t1i_383" class="t s4_383">(unconditional processing) are desired. Additionally, the opmask registers are also used as vector flags/element- </span>
<span id="t1j_383" class="t s4_383">level vector sources to introduce novel SIMD functionality as seen in new instructions such as VCOMPRESSPS. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
