Notice 0: Reading LEF file:  Nangate45/Nangate45.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  Nangate45/Nangate45.lef
Notice 0: 
Reading DEF file: write_verilog5.def
Notice 0: Design: top
Notice 0:     Created 4 pins.
Notice 0:     Created 1 components and 4 component-terminals.
Notice 0:     Created 2 special nets and 2 connections.
Notice 0:     Created 2 nets and 2 connections.
Notice 0: Finished DEF file: write_verilog5.def
module top (in1,
    out1,
    VDD,
    VSS);
 input in1;
 output out1;
 input VDD;
 input VSS;

 BUF_X1 u1 (.A(in1),
    .Z(out1),
    .VDD(VDD),
    .VSS(VSS));
endmodule
