Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,53
design__inferred_latch__count,0
design__instance__count,9496
design__instance__area,66721.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,27
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.012919886037707329
power__switching__total,0.0181600172072649
power__leakage__total,7.137087720821E-8
power__total,0.0310799740254879
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.31385825382563437
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.32043027471692365
timing__hold__ws__corner:nom_tt_025C_1v80,0.32151837657855675
timing__setup__ws__corner:nom_tt_025C_1v80,9.902510203227441
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.321518
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,9.902511
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,97
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,27
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.3489734988646304
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.35530743242155527
timing__hold__ws__corner:nom_ss_100C_1v60,0.9094224519742486
timing__setup__ws__corner:nom_ss_100C_1v60,-0.24881608588863197
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-1.8470985264120399
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-0.24881608588863197
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.909422
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,11
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-0.248816
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,11
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,27
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.29658756845496587
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.30204004041656013
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11342249682726006
timing__setup__ws__corner:nom_ff_n40C_1v95,13.114000034861004
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.113422
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,13.791768
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,136
design__max_fanout_violation__count,27
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2920773428010195
clock__skew__worst_setup,0.2970828944714111
timing__hold__ws,0.11173856600703504
timing__setup__ws,-0.43215388046827874
timing__hold__tns,0.0
timing__setup__tns,-4.51661121287539
timing__hold__wns,0
timing__setup__wns,-0.43215388046827874
timing__hold_vio__count,0
timing__hold_r2r__ws,0.111739
timing__hold_r2r_vio__count,0
timing__setup_vio__count,33
timing__setup_r2r__ws,-0.432154
timing__setup_r2r_vio__count,33
design__die__bbox,0.0 0.0 682.64 225.76
design__core__bbox,2.76 2.72 679.88 223.04
design__io,45
design__die__area,154113
design__core__area,149183
design__instance__count__stdcell,9496
design__instance__area__stdcell,66721.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.447246
design__instance__utilization__stdcell,0.447246
design__instance__count__class:buffer,655
design__instance__count__class:inverter,183
design__instance__count__class:sequential_cell,439
design__instance__count__class:multi_input_combinational_cell,5682
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,10906
design__instance__count__class:tap_cell,2158
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,195311
design__violations,0
design__instance__count__class:timing_repair_buffer,288
design__instance__count__class:clock_buffer,31
design__instance__count__class:clock_inverter,19
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,121
antenna__violating__nets,6
antenna__violating__pins,6
route__antenna_violation__count,6
antenna_diodes_count,41
design__instance__count__class:antenna_cell,41
route__net,7295
route__net__special,2
route__drc_errors__iter:1,4780
route__wirelength__iter:1,227421
route__drc_errors__iter:2,2573
route__wirelength__iter:2,225434
route__drc_errors__iter:3,2221
route__wirelength__iter:3,224891
route__drc_errors__iter:4,180
route__wirelength__iter:4,224369
route__drc_errors__iter:5,5
route__wirelength__iter:5,224274
route__drc_errors__iter:6,0
route__wirelength__iter:6,224269
route__drc_errors,0
route__wirelength,224269
route__vias,56455
route__vias__singlecut,56455
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,627.72
timing__unannotated_net__count__corner:nom_tt_025C_1v80,38
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,38
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,38
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,27
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.3064963092299837
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.31242440074877886
timing__hold__ws__corner:min_tt_025C_1v80,0.3194082866382768
timing__setup__ws__corner:min_tt_025C_1v80,10.076794794919042
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.319408
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,10.076795
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,38
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,42
design__max_fanout_violation__count__corner:min_ss_100C_1v60,27
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.33725476144137595
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.34258039041881944
timing__hold__ws__corner:min_ss_100C_1v60,0.9034894199628541
timing__setup__ws__corner:min_ss_100C_1v60,-0.029098502209177347
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-0.07418066371132691
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-0.029098502209177347
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.903489
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,5
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-0.029099
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,5
timing__unannotated_net__count__corner:min_ss_100C_1v60,38
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,27
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2920773428010195
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2970828944714111
timing__hold__ws__corner:min_ff_n40C_1v95,0.11173856600703504
timing__setup__ws__corner:min_ff_n40C_1v95,13.213590595700174
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.111739
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,13.901235
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,38
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,27
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.32183426279357213
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.3286569720509117
timing__hold__ws__corner:max_tt_025C_1v80,0.3246886185150345
timing__setup__ws__corner:max_tt_025C_1v80,9.770305729894499
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.324689
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,9.770306
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,38
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,136
design__max_fanout_violation__count__corner:max_ss_100C_1v60,27
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.3610390699705869
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.36758760964424125
timing__hold__ws__corner:max_ss_100C_1v60,0.9162990625609582
timing__setup__ws__corner:max_ss_100C_1v60,-0.43215388046827874
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-4.51661121287539
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.43215388046827874
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.916299
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,17
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-0.432154
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,17
timing__unannotated_net__count__corner:max_ss_100C_1v60,38
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,27
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.302032268855168
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.3075953745442951
timing__hold__ws__corner:max_ff_n40C_1v95,0.11573148322802683
timing__setup__ws__corner:max_ff_n40C_1v95,13.018550161931584
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.115731
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,13.697266
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,38
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,38
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79948
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79994
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00051874
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000476133
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000598364
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000476133
design_powergrid__voltage__worst,0.000476133
design_powergrid__voltage__worst__net:VPWR,1.79948
design_powergrid__drop__worst,0.00051874
design_powergrid__drop__worst__net:VPWR,0.00051874
design_powergrid__voltage__worst__net:VGND,0.000476133
design_powergrid__drop__worst__net:VGND,0.000476133
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000587999999999999994567713434978628583849058486521244049072265625
ir__drop__worst,0.000519000000000000038559433424012468094588257372379302978515625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
