// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
// Date        : Thu Apr  9 15:34:11 2020
// Host        : ubuntu-svg-xilinx.acs-lab.eonerc.rwth-aachen.de running 64-bit Ubuntu 16.04.6 LTS
// Command     : write_verilog -force -mode synth_stub
//               /home/svg-hka/VILLASfpga-hardware/vc707/vc707_villas/bd/top/ip/top_xbar_4/top_xbar_4_stub.v
// Design      : top_xbar_4
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7vx485tffg1761-2
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "axis_switch_v1_1_18_axis_switch,Vivado 2018.3" *)
module top_xbar_4(aclk, aresetn, s_axis_tvalid, s_axis_tready, 
  s_axis_tdata, s_axis_tkeep, s_axis_tlast, s_axis_tdest, m_axis_tvalid, m_axis_tready, 
  m_axis_tdata, m_axis_tkeep, m_axis_tlast, m_axis_tdest, s_axi_ctrl_aclk, 
  s_axi_ctrl_aresetn, s_axi_ctrl_awvalid, s_axi_ctrl_awready, s_axi_ctrl_awaddr, 
  s_axi_ctrl_wvalid, s_axi_ctrl_wready, s_axi_ctrl_wdata, s_axi_ctrl_bvalid, 
  s_axi_ctrl_bready, s_axi_ctrl_bresp, s_axi_ctrl_arvalid, s_axi_ctrl_arready, 
  s_axi_ctrl_araddr, s_axi_ctrl_rvalid, s_axi_ctrl_rready, s_axi_ctrl_rdata, 
  s_axi_ctrl_rresp)
/* synthesis syn_black_box black_box_pad_pin="aclk,aresetn,s_axis_tvalid[4:0],s_axis_tready[4:0],s_axis_tdata[159:0],s_axis_tkeep[19:0],s_axis_tlast[4:0],s_axis_tdest[14:0],m_axis_tvalid[4:0],m_axis_tready[4:0],m_axis_tdata[159:0],m_axis_tkeep[19:0],m_axis_tlast[4:0],m_axis_tdest[14:0],s_axi_ctrl_aclk,s_axi_ctrl_aresetn,s_axi_ctrl_awvalid,s_axi_ctrl_awready,s_axi_ctrl_awaddr[6:0],s_axi_ctrl_wvalid,s_axi_ctrl_wready,s_axi_ctrl_wdata[31:0],s_axi_ctrl_bvalid,s_axi_ctrl_bready,s_axi_ctrl_bresp[1:0],s_axi_ctrl_arvalid,s_axi_ctrl_arready,s_axi_ctrl_araddr[6:0],s_axi_ctrl_rvalid,s_axi_ctrl_rready,s_axi_ctrl_rdata[31:0],s_axi_ctrl_rresp[1:0]" */;
  input aclk;
  input aresetn;
  input [4:0]s_axis_tvalid;
  output [4:0]s_axis_tready;
  input [159:0]s_axis_tdata;
  input [19:0]s_axis_tkeep;
  input [4:0]s_axis_tlast;
  input [14:0]s_axis_tdest;
  output [4:0]m_axis_tvalid;
  input [4:0]m_axis_tready;
  output [159:0]m_axis_tdata;
  output [19:0]m_axis_tkeep;
  output [4:0]m_axis_tlast;
  output [14:0]m_axis_tdest;
  input s_axi_ctrl_aclk;
  input s_axi_ctrl_aresetn;
  input s_axi_ctrl_awvalid;
  output s_axi_ctrl_awready;
  input [6:0]s_axi_ctrl_awaddr;
  input s_axi_ctrl_wvalid;
  output s_axi_ctrl_wready;
  input [31:0]s_axi_ctrl_wdata;
  output s_axi_ctrl_bvalid;
  input s_axi_ctrl_bready;
  output [1:0]s_axi_ctrl_bresp;
  input s_axi_ctrl_arvalid;
  output s_axi_ctrl_arready;
  input [6:0]s_axi_ctrl_araddr;
  output s_axi_ctrl_rvalid;
  input s_axi_ctrl_rready;
  output [31:0]s_axi_ctrl_rdata;
  output [1:0]s_axi_ctrl_rresp;
endmodule
