vhdtdtfi -lib work Clk_div_2.vhd -prj EDA_Miniprojekt -o Clk_div_2.spl -module Clk_div_2 -template C:/Xilinx/12.3/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3e Clk_div_2.spl C:/Work/_Uni/Sem_04/EDA/Xilinx/EDA_Miniprojekt/Clk_div_2.sym 
