// Seed: 518842585
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout uwire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_16;
  assign id_4 = 1;
  logic id_17;
  ;
  wire id_18;
endmodule
macromodule module_1 (
    input supply0 id_0,
    output wor id_1,
    output uwire id_2,
    input supply1 id_3,
    output supply1 id_4,
    output wand id_5,
    input wor id_6,
    output tri id_7,
    input uwire id_8,
    output wire id_9,
    output uwire id_10,
    input tri0 id_11,
    input tri0 id_12,
    output supply0 id_13,
    input supply0 id_14,
    input supply0 id_15
);
  wire id_17, id_18, id_19, id_20, id_21;
  logic id_22;
  ;
  module_0 modCall_1 (
      id_20,
      id_17,
      id_20,
      id_19,
      id_18,
      id_21,
      id_22,
      id_17,
      id_18,
      id_20,
      id_17,
      id_21,
      id_22,
      id_22,
      id_17
  );
  parameter id_23 = -1;
endmodule
