{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1537928354543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1537928354551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 25 21:19:14 2018 " "Processing started: Tue Sep 25 21:19:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1537928354551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537928354551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mult_rep_add_nbit_fsmd -c mult_rep_add_nbit_fsmd " "Command: quartus_map --read_settings_files=on --write_settings_files=off mult_rep_add_nbit_fsmd -c mult_rep_add_nbit_fsmd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537928354551 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1537928355456 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1537928355456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_rep_add_nbit_fsm.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mult_rep_add_nbit_fsm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult_rep_add_nbit_fsm-behavioral " "Found design unit 1: mult_rep_add_nbit_fsm-behavioral" {  } { { "mult_rep_add_nbit_fsm.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 3/Question 1/mult_rep_add_nbit_fsm.vhdl" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537928367260 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult_rep_add_nbit_fsm " "Found entity 1: mult_rep_add_nbit_fsm" {  } { { "mult_rep_add_nbit_fsm.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 3/Question 1/mult_rep_add_nbit_fsm.vhdl" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537928367260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537928367260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_rep_add_nbit_fsmd.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mult_rep_add_nbit_fsmd.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult_rep_add_nbit_fsmd-behavioral " "Found design unit 1: mult_rep_add_nbit_fsmd-behavioral" {  } { { "mult_rep_add_nbit_fsmd.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 3/Question 1/mult_rep_add_nbit_fsmd.vhdl" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537928367267 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult_rep_add_nbit_fsmd " "Found entity 1: mult_rep_add_nbit_fsmd" {  } { { "mult_rep_add_nbit_fsmd.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 3/Question 1/mult_rep_add_nbit_fsmd.vhdl" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537928367267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537928367267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_rep_add_nbit_datapath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mult_rep_add_nbit_datapath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult_rep_add_nbit_datapath-behavioral " "Found design unit 1: mult_rep_add_nbit_datapath-behavioral" {  } { { "mult_rep_add_nbit_datapath.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 3/Question 1/mult_rep_add_nbit_datapath.vhdl" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537928367273 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult_rep_add_nbit_datapath " "Found entity 1: mult_rep_add_nbit_datapath" {  } { { "mult_rep_add_nbit_datapath.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 3/Question 1/mult_rep_add_nbit_datapath.vhdl" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537928367273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537928367273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"wait\";  expecting \";\" mult_rep_add_nbit_tb.vhdl(50) " "VHDL syntax error at mult_rep_add_nbit_tb.vhdl(50) near text \"wait\";  expecting \";\"" {  } { { "mult_rep_add_nbit_tb.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 3/Question 1/mult_rep_add_nbit_tb.vhdl" 50 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537928367279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_rep_add_nbit_tb.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file mult_rep_add_nbit_tb.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537928367280 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537928367403 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 25 21:19:27 2018 " "Processing ended: Tue Sep 25 21:19:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537928367403 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537928367403 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537928367403 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1537928367403 ""}
