-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity nn_inference_hwmm_layer1_Pipeline_prod20_layer1_weights_17 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of nn_inference_hwmm_layer1_Pipeline_prod20_layer1_weights_17 is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "10111110100100111110000111101110", 
    1 => "00111111101101000101110110111010", 
    2 => "00111110101010111011111100000010", 
    3 => "00111111110001101011000111001111", 
    4 => "00111111100111011011110101100101", 
    5 => "00111111001100111111111011011101", 
    6 => "10111110101011101000101011111101", 
    7 => "10111110001101111010011111101111", 
    8 => "00111111000001111011111001000001", 
    9 => "00111111001011111010000001100000", 
    10 => "10111111000001110110101010110101", 
    11 => "10111110110001001110000111010001", 
    12 => "00111110001101000111100110011000", 
    13 => "00111111001101001100110011111010", 
    14 => "00111111000000101110011001000001", 
    15 => "00111101001100011101011110100110", 
    16 => "00111110011101111001000000001011", 
    17 => "00111110111111000110101011010101", 
    18 => "00111101100110110010100001101110", 
    19 => "00111111100010011101000100000100", 
    20 => "00111110100111111110000000100110", 
    21 => "00111110110111100110001001110110", 
    22 => "00111011110100010101001001100000", 
    23 => "00111110110100111110000010011110", 
    24 => "00111111001110011100010111000001", 
    25 => "00111110011110001110101001010100", 
    26 => "10111100110000011101111010110101", 
    27 => "00111111000110001110100101101110", 
    28 => "00111110111110111100110010000001", 
    29 => "00111110101010001011011000110001", 
    30 => "00111111000100010000010101011010", 
    31 => "10111101100110010110111010110111", 
    32 => "10111110111110001100100011100000", 
    33 => "10111110011000100000011111001110", 
    34 => "00111110011100110101111001101110", 
    35 => "00111101100000101100100000011101", 
    36 => "00111110010001001011111000011100", 
    37 => "10111110101000111010011011001010", 
    38 => "10111110011101011101000000010010", 
    39 => "10111110011001100100011000110010", 
    40 => "10111111001000000110101011000100", 
    41 => "10111110101010101010000110110101", 
    42 => "10111110111100011101010100101011", 
    43 => "10111110011100010111010010100100", 
    44 => "00111111001001111010010101000101", 
    45 => "10111110110100110001000011011001", 
    46 => "10111110101010111101111101000100", 
    47 => "10111110011001110101011000110000", 
    48 => "00111110110100100010110011101110", 
    49 => "00111111100010001011010001101010", 
    50 => "00111111001111110110010100100110", 
    51 => "10111110001000111101101001110100", 
    52 => "00111110000111110101000011100010", 
    53 => "00111111000111010111101001000110", 
    54 => "00111111010010010000011100100101", 
    55 => "10111110101001110001101100010111", 
    56 => "00111110001010101100001011100010", 
    57 => "10111101010011111111110000011010", 
    58 => "00111111010000111001010001101100", 
    59 => "00111111110110001011101101111010", 
    60 => "10111111110001101101010000001110", 
    61 => "00111111010001011000010101101001", 
    62 => "00111110011011111000101000100001", 
    63 => "00111111001001101110000100011111", 
    64 => "00111110101101111001101001011100", 
    65 => "10111101110001010110110010100000", 
    66 => "10111101100001011111100111011010", 
    67 => "00111101110001101011010111111101", 
    68 => "00111110101001101000010111100000", 
    69 => "00111111001110101111011001000101", 
    70 => "00111110000011101001110000010111", 
    71 => "00111111010011111111010000111011", 
    72 => "00111110101000011011110000100111", 
    73 => "00111110100111101001100010100001", 
    74 => "00111111000010111011100100000011", 
    75 => "00111110100110100111001010011010", 
    76 => "10111110001101011010000001111101", 
    77 => "00111110100101001101100100110000", 
    78 => "10111110101001101110010001000010", 
    79 => "00111111001010001011110010010000", 
    80 => "10111111110000010101101001101000", 
    81 => "00111110101010011110111110011001", 
    82 => "00111110100010000111011111000101", 
    83 => "00111111000010111100100010010100", 
    84 => "00111111000010100010101010010110", 
    85 => "00111111000000101100110010000100", 
    86 => "00111110111101101011110100101000", 
    87 => "10111110110010110101101000011010", 
    88 => "10111101100110111110111101110000", 
    89 => "00111100110010000011011100111011", 
    90 => "10111111110010001111110010001110", 
    91 => "10111111101111111010111001011010", 
    92 => "10111110110110100110011100001101", 
    93 => "10111111011111011001111011000100", 
    94 => "10111111000001011010010011000110", 
    95 => "00111110101011000000100010101100", 
    96 => "10111110000110110011000101000101", 
    97 => "00111110110101110110111101000011", 
    98 => "00111110101111011101011100000000", 
    99 => "10111111010010111111101100000110" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

