# Our LHS:

port_src:RAM_Source
port_snk:RAM_Sink
port_conn:RAM_connection (port_src -> port_snk)

# Create a Petri Net transition, and link it to our port-connection:

pn_transition:RAM_PNTransition {
  name = `f"pn_{get_name(matched("port_conn"))}"`;
}
trans2conn:RAM_generic_link (pn_transition -> port_conn)

# Note that we are not yet creating any incoming/outgoing petri net arcs! This will be done in another rule.