\hypertarget{struct_rtc_mode0}{}\doxysection{Rtc\+Mode0 Struct Reference}
\label{struct_rtc_mode0}\index{RtcMode0@{RtcMode0}}


RTC\+\_\+\+MODE0 hardware registers.  




{\ttfamily \#include $<$rtc.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_rtc_mode0_abf2e826bd443e3ce777f2d464de1582b}\label{struct_rtc_mode0_abf2e826bd443e3ce777f2d464de1582b}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e0___c_t_r_l___type}{RTC\+\_\+\+MODE0\+\_\+\+CTRL\+\_\+\+Type}} {\bfseries CTRL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x00 (R/W 16) MODE0 Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode0_af1d9614fc3a6c76da4e3c0882f339cf1}\label{struct_rtc_mode0_af1d9614fc3a6c76da4e3c0882f339cf1}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___r_e_a_d_r_e_q___type}{RTC\+\_\+\+READREQ\+\_\+\+Type}} {\bfseries READREQ}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x02 (R/W 16) Read Request. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode0_ad08fa0cc747abff0a65325169d3a4d81}\label{struct_rtc_mode0_ad08fa0cc747abff0a65325169d3a4d81}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e0___e_v_c_t_r_l___type}{RTC\+\_\+\+MODE0\+\_\+\+EVCTRL\+\_\+\+Type}} {\bfseries EVCTRL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x04 (R/W 16) MODE0 Event Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode0_af0a2243d03b6daa3bd210fef30a8499a}\label{struct_rtc_mode0_af0a2243d03b6daa3bd210fef30a8499a}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e0___i_n_t_e_n_c_l_r___type}{RTC\+\_\+\+MODE0\+\_\+\+INTENCLR\+\_\+\+Type}} {\bfseries INTENCLR}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x06 (R/W 8) MODE0 Interrupt Enable Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode0_ab858e1172e090c17a4b15cafc3ad2c6a}\label{struct_rtc_mode0_ab858e1172e090c17a4b15cafc3ad2c6a}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e0___i_n_t_e_n_s_e_t___type}{RTC\+\_\+\+MODE0\+\_\+\+INTENSET\+\_\+\+Type}} {\bfseries INTENSET}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x07 (R/W 8) MODE0 Interrupt Enable Set. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode0_a0e10a211f31df9bfb568e05be191f1d5}\label{struct_rtc_mode0_a0e10a211f31df9bfb568e05be191f1d5}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e0___i_n_t_f_l_a_g___type}{RTC\+\_\+\+MODE0\+\_\+\+INTFLAG\+\_\+\+Type}} {\bfseries INTFLAG}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x08 (R/W 8) MODE0 Interrupt Flag Status and Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode0_ad034c2661816182f24a9c1c7b7717b3e}\label{struct_rtc_mode0_ad034c2661816182f24a9c1c7b7717b3e}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved1} \mbox{[}0x1\mbox{]}
\item 
\mbox{\Hypertarget{struct_rtc_mode0_ab1a7fe7b04a9a29c5162c1e1e3364a98}\label{struct_rtc_mode0_ab1a7fe7b04a9a29c5162c1e1e3364a98}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___s_t_a_t_u_s___type}{RTC\+\_\+\+STATUS\+\_\+\+Type}} {\bfseries STATUS}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0A (R/W 8) Status. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode0_adddd396d5a0fdbc319e11aea1695545d}\label{struct_rtc_mode0_adddd396d5a0fdbc319e11aea1695545d}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___d_b_g_c_t_r_l___type}{RTC\+\_\+\+DBGCTRL\+\_\+\+Type}} {\bfseries DBGCTRL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0B (R/W 8) Debug Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode0_a27061dd9313f1cc792464185c137975b}\label{struct_rtc_mode0_a27061dd9313f1cc792464185c137975b}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___f_r_e_q_c_o_r_r___type}{RTC\+\_\+\+FREQCORR\+\_\+\+Type}} {\bfseries FREQCORR}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0C (R/W 8) Frequency Correction. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode0_aabe1ca35568b49b759a006bca4a19b39}\label{struct_rtc_mode0_aabe1ca35568b49b759a006bca4a19b39}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved2} \mbox{[}0x3\mbox{]}
\item 
\mbox{\Hypertarget{struct_rtc_mode0_a1925fbea34cbf2e2c580607b15cb88c0}\label{struct_rtc_mode0_a1925fbea34cbf2e2c580607b15cb88c0}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e0___c_o_u_n_t___type}{RTC\+\_\+\+MODE0\+\_\+\+COUNT\+\_\+\+Type}} {\bfseries COUNT}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x10 (R/W 32) MODE0 Counter Value. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode0_a44386b4f6aba680f9775cac7ec4be763}\label{struct_rtc_mode0_a44386b4f6aba680f9775cac7ec4be763}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved3} \mbox{[}0x4\mbox{]}
\item 
\mbox{\Hypertarget{struct_rtc_mode0_a14f20ad22c9eee64538b2c49ea70e918}\label{struct_rtc_mode0_a14f20ad22c9eee64538b2c49ea70e918}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e0___c_o_m_p___type}{RTC\+\_\+\+MODE0\+\_\+\+COMP\+\_\+\+Type}} {\bfseries COMP} \mbox{[}1\mbox{]}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x18 (R/W 32) MODE0 Compare n Value. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
RTC\+\_\+\+MODE0 hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{component_2rtc_8h}{rtc.\+h}}\end{DoxyCompactItemize}
