52fbb5aabb5c ("bus: ti-sysc: remove unneeded semicolon")
4bba9bf08ff4 ("bus: ti-sysc: Ignore timer12 on secure omap3")
7324a7a0d5e2 ("bus: ti-sysc: Implement display subsystem reset quirk")
77dfece2e6d8 ("bus: ti-sysc: Detect display subsystem related devices")
e8639e1c986a ("bus: ti-sysc: Handle module unlock quirk needed for some RTC")
feaa8baee82a ("bus: ti-sysc: Implement SoC revision handling")
590e15c76f12 ("bus: ti-sysc: Consider non-existing registers too when matching quirks")
94f6345712b3 ("bus: ti-sysc: Implement quirk handling for CLKDM_NOAUTO")
93c60483b5fe ("bus: ti-sysc: Fix missing force mstandby quirk handling")
020003f763e2 ("bus: ti-sysc: Add module enable quirk for audio AESS")
1819ef2e2d12 ("bus: ti-sysc: Use swsup quirks also for am335x musb")
03856e928b0e ("bus: ti-sysc: Handle mstandby quirk and use it for musb")
c7d8669f46ba ("bus: ti-sysc: Fix watchdog quirk handling")
7edd00f71f4b ("bus: ti-sysc: Detect d2d when debug is enabled")
d7f563db7794 ("bus: ti-sysc: Add module enable quirk for SGX on omap36xx")
89bbc6f1eb90 ("ARM: dts: Fix incorrect dcan register mapping for am3, am4 and dra7")
4e23be473e30 ("bus: ti-sysc: Add support for module specific reset quirks")
eec26555ae9b ("bus: ti-sysc: Enable interconnect target module autoidle bit on enable")
e0db94fe87da ("bus: ti-sysc: Make OCP reset work for sysstatus and sysconfig reset bits")
2b2f7def058a ("bus: ti-sysc: Add support for missing clockdomain handling")
e4f50c8d1047 ("bus: ti-sysc: Handle devices with no control registers")
d59b60564cbf ("bus: ti-sysc: Add generic enable/disable functions")
13aad51935df ("bus: ti-sysc: Detect DMIC for debugging")
b4a9a7a38917 ("bus: ti-sysc: Handle swsup idle mode quirks")
10645e81b967 ("bus: ti-sysc: Pass clockactivity quirk to platform functions")
a54275f4ab20 ("bus: ti-sysc: Add quirk handling for external optional functional clock")
42b9c5c99bfc ("bus: ti-sysc: Add support for early quirks based on register address")
b11c1ea1f636 ("bus: ti-sysc: Move rstctrl reset to happen later")
93de83a21e76 ("bus: ti-sysc: Manage clocks for the interconnect target module in all cases")
a3e92e7b32f2 ("bus: ti-sysc: Allocate mdata as needed and do platform data based init later")
