-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity spfph_mu2trk_drvals is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mu_0_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    mu_1_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    mu_0_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    mu_1_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    mu_0_hwEta_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    mu_1_hwEta_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    mu_0_hwPhi_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    mu_1_hwPhi_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    track_0_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_1_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_2_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_3_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_4_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_5_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_6_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_0_hwEta_V_rea : IN STD_LOGIC_VECTOR (8 downto 0);
    track_1_hwEta_V_rea : IN STD_LOGIC_VECTOR (8 downto 0);
    track_2_hwEta_V_rea : IN STD_LOGIC_VECTOR (8 downto 0);
    track_3_hwEta_V_rea : IN STD_LOGIC_VECTOR (8 downto 0);
    track_4_hwEta_V_rea : IN STD_LOGIC_VECTOR (8 downto 0);
    track_5_hwEta_V_rea : IN STD_LOGIC_VECTOR (8 downto 0);
    track_6_hwEta_V_rea : IN STD_LOGIC_VECTOR (8 downto 0);
    track_0_hwPhi_V_rea : IN STD_LOGIC_VECTOR (8 downto 0);
    track_1_hwPhi_V_rea : IN STD_LOGIC_VECTOR (8 downto 0);
    track_2_hwPhi_V_rea : IN STD_LOGIC_VECTOR (8 downto 0);
    track_3_hwPhi_V_rea : IN STD_LOGIC_VECTOR (8 downto 0);
    track_4_hwPhi_V_rea : IN STD_LOGIC_VECTOR (8 downto 0);
    track_5_hwPhi_V_rea : IN STD_LOGIC_VECTOR (8 downto 0);
    track_6_hwPhi_V_rea : IN STD_LOGIC_VECTOR (8 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (11 downto 0) );
end;


architecture behav of spfph_mu2trk_drvals is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv12_835 : STD_LOGIC_VECTOR (11 downto 0) := "100000110101";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal tkPtMin_V_fu_488_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tkPtMin_V_reg_660 : STD_LOGIC_VECTOR (15 downto 0);
    signal tkPtMin_V_1_fu_500_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tkPtMin_V_1_reg_671 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_6_hwPhi_V_rea_4_reg_682 : STD_LOGIC_VECTOR (8 downto 0);
    signal track_5_hwPhi_V_rea_4_reg_687 : STD_LOGIC_VECTOR (8 downto 0);
    signal track_4_hwPhi_V_rea_4_reg_692 : STD_LOGIC_VECTOR (8 downto 0);
    signal track_3_hwPhi_V_rea_4_reg_697 : STD_LOGIC_VECTOR (8 downto 0);
    signal track_2_hwPhi_V_rea_4_reg_702 : STD_LOGIC_VECTOR (8 downto 0);
    signal track_1_hwPhi_V_rea_4_reg_707 : STD_LOGIC_VECTOR (8 downto 0);
    signal track_0_hwPhi_V_rea_4_reg_712 : STD_LOGIC_VECTOR (8 downto 0);
    signal track_6_hwEta_V_rea_4_reg_717 : STD_LOGIC_VECTOR (8 downto 0);
    signal track_5_hwEta_V_rea_4_reg_722 : STD_LOGIC_VECTOR (8 downto 0);
    signal track_4_hwEta_V_rea_4_reg_727 : STD_LOGIC_VECTOR (8 downto 0);
    signal track_3_hwEta_V_rea_4_reg_732 : STD_LOGIC_VECTOR (8 downto 0);
    signal track_2_hwEta_V_rea_4_reg_737 : STD_LOGIC_VECTOR (8 downto 0);
    signal track_1_hwEta_V_rea_4_reg_742 : STD_LOGIC_VECTOR (8 downto 0);
    signal track_0_hwEta_V_rea_4_reg_747 : STD_LOGIC_VECTOR (8 downto 0);
    signal mu_1_hwPhi_V_read_1_reg_752 : STD_LOGIC_VECTOR (8 downto 0);
    signal mu_1_hwEta_V_read_1_reg_763 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_12_fu_506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_774 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_12_reg_774 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_12_reg_774 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_12_reg_774 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_0_1_fu_511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_0_1_reg_778 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_27_0_1_reg_778 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_27_0_1_reg_778 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_27_0_1_reg_778 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_0_2_fu_516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_0_2_reg_782 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_27_0_2_reg_782 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_27_0_2_reg_782 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_27_0_2_reg_782 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_0_3_fu_521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_0_3_reg_786 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_27_0_3_reg_786 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_27_0_3_reg_786 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_27_0_3_reg_786 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_0_4_fu_526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_0_4_reg_790 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_27_0_4_reg_790 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_27_0_4_reg_790 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_27_0_4_reg_790 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_0_5_fu_531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_0_5_reg_794 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_27_0_5_reg_794 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_27_0_5_reg_794 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_27_0_5_reg_794 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_0_6_fu_536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_0_6_reg_798 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_27_0_6_reg_798 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_27_0_6_reg_798 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_27_0_6_reg_798 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_1_fu_541_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_1_reg_802 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_27_1_reg_802 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_27_1_reg_802 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_27_1_reg_802 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_1_1_fu_546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_1_1_reg_806 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_27_1_1_reg_806 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_27_1_1_reg_806 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_27_1_1_reg_806 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_1_2_fu_551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_1_2_reg_810 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_27_1_2_reg_810 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_27_1_2_reg_810 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_27_1_2_reg_810 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_1_3_fu_556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_1_3_reg_814 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_27_1_3_reg_814 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_27_1_3_reg_814 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_27_1_3_reg_814 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_1_4_fu_561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_1_4_reg_818 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_27_1_4_reg_818 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_27_1_4_reg_818 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_27_1_4_reg_818 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_1_5_fu_566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_1_5_reg_822 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_27_1_5_reg_822 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_27_1_5_reg_822 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_27_1_5_reg_822 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_1_6_fu_571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_1_6_reg_826 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_27_1_6_reg_826 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_27_1_6_reg_826 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_27_1_6_reg_826 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dr2_int_cap_12_s_fu_398_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_reg_830 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_int_cap_12_s_fu_410_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_0_1_reg_835 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_int_cap_12_s_fu_422_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_0_2_reg_840 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_int_cap_12_s_fu_434_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_0_3_reg_845 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_int_cap_12_s_fu_446_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_0_4_reg_850 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_int_cap_12_s_fu_458_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_0_5_reg_855 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_int_cap_12_s_fu_470_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_0_6_reg_860 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_1_reg_865 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_1_1_reg_870 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_1_2_reg_875 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_1_3_reg_880 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_1_4_reg_885 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_1_5_reg_890 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_1_6_reg_895 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_enable_reg_pp0_iter0_preg : STD_LOGIC := '0';
    signal ap_port_reg_mu_0_hwEta_V_read : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_mu_1_hwEta_V_read : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_mu_0_hwPhi_V_read : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_mu_1_hwPhi_V_read : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_0_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_1_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_2_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_3_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_4_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_5_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_6_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_0_hwEta_V_rea : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_1_hwEta_V_rea : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_2_hwEta_V_rea : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_3_hwEta_V_rea : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_4_hwEta_V_rea : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_5_hwEta_V_rea : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_6_hwEta_V_rea : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_0_hwPhi_V_rea : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_1_hwPhi_V_rea : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_2_hwPhi_V_rea : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_3_hwPhi_V_rea : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_4_hwPhi_V_rea : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_5_hwPhi_V_rea : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_6_hwPhi_V_rea : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_12_s_fu_398_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_12_s_fu_398_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_12_s_fu_398_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_12_s_fu_398_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_12_s_fu_398_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_410_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_12_s_fu_410_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_12_s_fu_410_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_12_s_fu_410_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_12_s_fu_410_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_422_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_12_s_fu_422_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_12_s_fu_422_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_12_s_fu_422_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_12_s_fu_422_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_434_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_12_s_fu_434_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_12_s_fu_434_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_12_s_fu_434_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_12_s_fu_434_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_446_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_12_s_fu_446_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_12_s_fu_446_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_12_s_fu_446_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_12_s_fu_446_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_458_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_12_s_fu_458_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_12_s_fu_458_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_12_s_fu_458_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_12_s_fu_458_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_470_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_12_s_fu_470_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_12_s_fu_470_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_12_s_fu_470_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_12_s_fu_470_ap_ce : STD_LOGIC;
    signal ap_phi_precharge_reg_pp0_iter3_mu_track_drval_0_0_reg_244 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_0_reg_244 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_mu_track_drval_0_0_reg_244 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_0_reg_244 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_mu_track_drval_0_0_reg_244 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_mu_track_drval_0_1_reg_255 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_1_reg_255 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_mu_track_drval_0_1_reg_255 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_1_reg_255 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_mu_track_drval_0_1_reg_255 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_mu_track_drval_0_2_reg_266 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_2_reg_266 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_mu_track_drval_0_2_reg_266 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_2_reg_266 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_mu_track_drval_0_2_reg_266 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_mu_track_drval_0_3_reg_277 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_3_reg_277 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_mu_track_drval_0_3_reg_277 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_3_reg_277 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_mu_track_drval_0_3_reg_277 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_mu_track_drval_0_4_reg_288 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_4_reg_288 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_mu_track_drval_0_4_reg_288 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_4_reg_288 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_mu_track_drval_0_4_reg_288 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_mu_track_drval_0_5_reg_299 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_5_reg_299 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_mu_track_drval_0_5_reg_299 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_5_reg_299 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_mu_track_drval_0_5_reg_299 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_mu_track_drval_0_6_reg_310 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_6_reg_310 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_mu_track_drval_0_6_reg_310 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_6_reg_310 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_mu_track_drval_0_6_reg_310 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_mu_track_drval_1_0_reg_321 : STD_LOGIC_VECTOR (11 downto 0);
    signal mu_track_drval_1_0_phi_fu_325_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_mu_track_drval_1_0_reg_321 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_0_reg_321 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_mu_track_drval_1_0_reg_321 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_mu_track_drval_1_0_reg_321 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_mu_track_drval_1_1_reg_332 : STD_LOGIC_VECTOR (11 downto 0);
    signal mu_track_drval_1_1_phi_fu_336_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_mu_track_drval_1_1_reg_332 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_1_reg_332 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_mu_track_drval_1_1_reg_332 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_mu_track_drval_1_1_reg_332 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_mu_track_drval_1_2_reg_343 : STD_LOGIC_VECTOR (11 downto 0);
    signal mu_track_drval_1_2_phi_fu_347_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_mu_track_drval_1_2_reg_343 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_2_reg_343 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_mu_track_drval_1_2_reg_343 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_mu_track_drval_1_2_reg_343 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_mu_track_drval_1_3_reg_354 : STD_LOGIC_VECTOR (11 downto 0);
    signal mu_track_drval_1_3_phi_fu_358_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_mu_track_drval_1_3_reg_354 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_3_reg_354 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_mu_track_drval_1_3_reg_354 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_mu_track_drval_1_3_reg_354 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_mu_track_drval_1_4_reg_365 : STD_LOGIC_VECTOR (11 downto 0);
    signal mu_track_drval_1_4_phi_fu_369_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_mu_track_drval_1_4_reg_365 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_4_reg_365 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_mu_track_drval_1_4_reg_365 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_mu_track_drval_1_4_reg_365 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_mu_track_drval_1_5_reg_376 : STD_LOGIC_VECTOR (11 downto 0);
    signal mu_track_drval_1_5_phi_fu_380_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_mu_track_drval_1_5_reg_376 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_5_reg_376 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_mu_track_drval_1_5_reg_376 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_mu_track_drval_1_5_reg_376 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_mu_track_drval_1_6_reg_387 : STD_LOGIC_VECTOR (11 downto 0);
    signal mu_track_drval_1_6_phi_fu_391_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_mu_track_drval_1_6_reg_387 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_6_reg_387 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_mu_track_drval_1_6_reg_387 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_mu_track_drval_1_6_reg_387 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_fu_482_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_147_fu_494_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_pipeline_idle_pp0 : STD_LOGIC;

    component dr2_int_cap_12_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        eta1_V : IN STD_LOGIC_VECTOR (8 downto 0);
        phi1_V : IN STD_LOGIC_VECTOR (8 downto 0);
        eta2_V : IN STD_LOGIC_VECTOR (8 downto 0);
        phi2_V : IN STD_LOGIC_VECTOR (8 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;



begin
    grp_dr2_int_cap_12_s_fu_398 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_398_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_398_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_398_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_398_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_398_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_398_ap_ce);

    grp_dr2_int_cap_12_s_fu_410 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_410_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_410_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_410_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_410_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_410_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_410_ap_ce);

    grp_dr2_int_cap_12_s_fu_422 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_422_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_422_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_422_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_422_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_422_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_422_ap_ce);

    grp_dr2_int_cap_12_s_fu_434 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_434_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_434_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_434_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_434_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_434_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_434_ap_ce);

    grp_dr2_int_cap_12_s_fu_446 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_446_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_446_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_446_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_446_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_446_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_446_ap_ce);

    grp_dr2_int_cap_12_s_fu_458 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_458_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_458_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_458_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_458_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_458_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_458_ap_ce);

    grp_dr2_int_cap_12_s_fu_470 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_470_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_470_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_470_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_470_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_470_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_470_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_preg <= ap_const_logic_0;
            else
                if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter0_preg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_0_reg_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                if ((tmp_12_fu_506_p2 = ap_const_lv1_0)) then 
                    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_0_reg_244 <= ap_const_lv12_835;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_0_reg_244 <= ap_phi_precharge_reg_pp0_iter0_mu_track_drval_0_0_reg_244;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_1_reg_255_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                if ((tmp_27_0_1_fu_511_p2 = ap_const_lv1_0)) then 
                    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_1_reg_255 <= ap_const_lv12_835;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_1_reg_255 <= ap_phi_precharge_reg_pp0_iter0_mu_track_drval_0_1_reg_255;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_2_reg_266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                if ((tmp_27_0_2_fu_516_p2 = ap_const_lv1_0)) then 
                    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_2_reg_266 <= ap_const_lv12_835;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_2_reg_266 <= ap_phi_precharge_reg_pp0_iter0_mu_track_drval_0_2_reg_266;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_3_reg_277_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                if ((tmp_27_0_3_fu_521_p2 = ap_const_lv1_0)) then 
                    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_3_reg_277 <= ap_const_lv12_835;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_3_reg_277 <= ap_phi_precharge_reg_pp0_iter0_mu_track_drval_0_3_reg_277;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_4_reg_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                if ((tmp_27_0_4_fu_526_p2 = ap_const_lv1_0)) then 
                    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_4_reg_288 <= ap_const_lv12_835;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_4_reg_288 <= ap_phi_precharge_reg_pp0_iter0_mu_track_drval_0_4_reg_288;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_5_reg_299_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                if ((tmp_27_0_5_fu_531_p2 = ap_const_lv1_0)) then 
                    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_5_reg_299 <= ap_const_lv12_835;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_5_reg_299 <= ap_phi_precharge_reg_pp0_iter0_mu_track_drval_0_5_reg_299;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_6_reg_310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                if ((tmp_27_0_6_fu_536_p2 = ap_const_lv1_0)) then 
                    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_6_reg_310 <= ap_const_lv12_835;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_6_reg_310 <= ap_phi_precharge_reg_pp0_iter0_mu_track_drval_0_6_reg_310;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_0_reg_321_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                if ((tmp_27_1_fu_541_p2 = ap_const_lv1_0)) then 
                    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_0_reg_321 <= ap_const_lv12_835;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_0_reg_321 <= ap_phi_precharge_reg_pp0_iter0_mu_track_drval_1_0_reg_321;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_1_reg_332_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                if ((tmp_27_1_1_fu_546_p2 = ap_const_lv1_0)) then 
                    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_1_reg_332 <= ap_const_lv12_835;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_1_reg_332 <= ap_phi_precharge_reg_pp0_iter0_mu_track_drval_1_1_reg_332;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_2_reg_343_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                if ((tmp_27_1_2_fu_551_p2 = ap_const_lv1_0)) then 
                    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_2_reg_343 <= ap_const_lv12_835;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_2_reg_343 <= ap_phi_precharge_reg_pp0_iter0_mu_track_drval_1_2_reg_343;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_3_reg_354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                if ((tmp_27_1_3_fu_556_p2 = ap_const_lv1_0)) then 
                    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_3_reg_354 <= ap_const_lv12_835;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_3_reg_354 <= ap_phi_precharge_reg_pp0_iter0_mu_track_drval_1_3_reg_354;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_4_reg_365_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                if ((tmp_27_1_4_fu_561_p2 = ap_const_lv1_0)) then 
                    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_4_reg_365 <= ap_const_lv12_835;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_4_reg_365 <= ap_phi_precharge_reg_pp0_iter0_mu_track_drval_1_4_reg_365;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_5_reg_376_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                if ((tmp_27_1_5_fu_566_p2 = ap_const_lv1_0)) then 
                    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_5_reg_376 <= ap_const_lv12_835;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_5_reg_376 <= ap_phi_precharge_reg_pp0_iter0_mu_track_drval_1_5_reg_376;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_6_reg_387_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                if ((tmp_27_1_6_fu_571_p2 = ap_const_lv1_0)) then 
                    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_6_reg_387 <= ap_const_lv12_835;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_6_reg_387 <= ap_phi_precharge_reg_pp0_iter0_mu_track_drval_1_6_reg_387;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_0_reg_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_pipeline_reg_pp0_iter3_tmp_12_reg_774 = ap_const_lv1_0)))) then 
                ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_0_reg_244 <= op2_V_assign_reg_830;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_0_reg_244 <= ap_phi_precharge_reg_pp0_iter3_mu_track_drval_0_0_reg_244;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_1_reg_255_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_pipeline_reg_pp0_iter3_tmp_27_0_1_reg_778 = ap_const_lv1_0)))) then 
                ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_1_reg_255 <= op2_V_assign_0_0_1_reg_835;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_1_reg_255 <= ap_phi_precharge_reg_pp0_iter3_mu_track_drval_0_1_reg_255;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_2_reg_266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_pipeline_reg_pp0_iter3_tmp_27_0_2_reg_782 = ap_const_lv1_0)))) then 
                ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_2_reg_266 <= op2_V_assign_0_0_2_reg_840;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_2_reg_266 <= ap_phi_precharge_reg_pp0_iter3_mu_track_drval_0_2_reg_266;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_3_reg_277_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_pipeline_reg_pp0_iter3_tmp_27_0_3_reg_786 = ap_const_lv1_0)))) then 
                ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_3_reg_277 <= op2_V_assign_0_0_3_reg_845;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_3_reg_277 <= ap_phi_precharge_reg_pp0_iter3_mu_track_drval_0_3_reg_277;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_4_reg_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_pipeline_reg_pp0_iter3_tmp_27_0_4_reg_790 = ap_const_lv1_0)))) then 
                ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_4_reg_288 <= op2_V_assign_0_0_4_reg_850;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_4_reg_288 <= ap_phi_precharge_reg_pp0_iter3_mu_track_drval_0_4_reg_288;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_5_reg_299_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_pipeline_reg_pp0_iter3_tmp_27_0_5_reg_794 = ap_const_lv1_0)))) then 
                ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_5_reg_299 <= op2_V_assign_0_0_5_reg_855;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_5_reg_299 <= ap_phi_precharge_reg_pp0_iter3_mu_track_drval_0_5_reg_299;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_6_reg_310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_pipeline_reg_pp0_iter3_tmp_27_0_6_reg_798 = ap_const_lv1_0)))) then 
                ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_6_reg_310 <= op2_V_assign_0_0_6_reg_860;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_6_reg_310 <= ap_phi_precharge_reg_pp0_iter3_mu_track_drval_0_6_reg_310;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then
                ap_phi_precharge_reg_pp0_iter2_mu_track_drval_0_0_reg_244 <= ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_0_reg_244;
                ap_phi_precharge_reg_pp0_iter2_mu_track_drval_0_1_reg_255 <= ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_1_reg_255;
                ap_phi_precharge_reg_pp0_iter2_mu_track_drval_0_2_reg_266 <= ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_2_reg_266;
                ap_phi_precharge_reg_pp0_iter2_mu_track_drval_0_3_reg_277 <= ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_3_reg_277;
                ap_phi_precharge_reg_pp0_iter2_mu_track_drval_0_4_reg_288 <= ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_4_reg_288;
                ap_phi_precharge_reg_pp0_iter2_mu_track_drval_0_5_reg_299 <= ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_5_reg_299;
                ap_phi_precharge_reg_pp0_iter2_mu_track_drval_0_6_reg_310 <= ap_phi_precharge_reg_pp0_iter1_mu_track_drval_0_6_reg_310;
                ap_phi_precharge_reg_pp0_iter2_mu_track_drval_1_0_reg_321 <= ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_0_reg_321;
                ap_phi_precharge_reg_pp0_iter2_mu_track_drval_1_1_reg_332 <= ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_1_reg_332;
                ap_phi_precharge_reg_pp0_iter2_mu_track_drval_1_2_reg_343 <= ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_2_reg_343;
                ap_phi_precharge_reg_pp0_iter2_mu_track_drval_1_3_reg_354 <= ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_3_reg_354;
                ap_phi_precharge_reg_pp0_iter2_mu_track_drval_1_4_reg_365 <= ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_4_reg_365;
                ap_phi_precharge_reg_pp0_iter2_mu_track_drval_1_5_reg_376 <= ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_5_reg_376;
                ap_phi_precharge_reg_pp0_iter2_mu_track_drval_1_6_reg_387 <= ap_phi_precharge_reg_pp0_iter1_mu_track_drval_1_6_reg_387;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then
                ap_phi_precharge_reg_pp0_iter3_mu_track_drval_0_0_reg_244 <= ap_phi_precharge_reg_pp0_iter2_mu_track_drval_0_0_reg_244;
                ap_phi_precharge_reg_pp0_iter3_mu_track_drval_0_1_reg_255 <= ap_phi_precharge_reg_pp0_iter2_mu_track_drval_0_1_reg_255;
                ap_phi_precharge_reg_pp0_iter3_mu_track_drval_0_2_reg_266 <= ap_phi_precharge_reg_pp0_iter2_mu_track_drval_0_2_reg_266;
                ap_phi_precharge_reg_pp0_iter3_mu_track_drval_0_3_reg_277 <= ap_phi_precharge_reg_pp0_iter2_mu_track_drval_0_3_reg_277;
                ap_phi_precharge_reg_pp0_iter3_mu_track_drval_0_4_reg_288 <= ap_phi_precharge_reg_pp0_iter2_mu_track_drval_0_4_reg_288;
                ap_phi_precharge_reg_pp0_iter3_mu_track_drval_0_5_reg_299 <= ap_phi_precharge_reg_pp0_iter2_mu_track_drval_0_5_reg_299;
                ap_phi_precharge_reg_pp0_iter3_mu_track_drval_0_6_reg_310 <= ap_phi_precharge_reg_pp0_iter2_mu_track_drval_0_6_reg_310;
                ap_phi_precharge_reg_pp0_iter3_mu_track_drval_1_0_reg_321 <= ap_phi_precharge_reg_pp0_iter2_mu_track_drval_1_0_reg_321;
                ap_phi_precharge_reg_pp0_iter3_mu_track_drval_1_1_reg_332 <= ap_phi_precharge_reg_pp0_iter2_mu_track_drval_1_1_reg_332;
                ap_phi_precharge_reg_pp0_iter3_mu_track_drval_1_2_reg_343 <= ap_phi_precharge_reg_pp0_iter2_mu_track_drval_1_2_reg_343;
                ap_phi_precharge_reg_pp0_iter3_mu_track_drval_1_3_reg_354 <= ap_phi_precharge_reg_pp0_iter2_mu_track_drval_1_3_reg_354;
                ap_phi_precharge_reg_pp0_iter3_mu_track_drval_1_4_reg_365 <= ap_phi_precharge_reg_pp0_iter2_mu_track_drval_1_4_reg_365;
                ap_phi_precharge_reg_pp0_iter3_mu_track_drval_1_5_reg_376 <= ap_phi_precharge_reg_pp0_iter2_mu_track_drval_1_5_reg_376;
                ap_phi_precharge_reg_pp0_iter3_mu_track_drval_1_6_reg_387 <= ap_phi_precharge_reg_pp0_iter2_mu_track_drval_1_6_reg_387;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                ap_phi_precharge_reg_pp0_iter4_mu_track_drval_1_0_reg_321 <= ap_phi_precharge_reg_pp0_iter3_mu_track_drval_1_0_reg_321;
                ap_phi_precharge_reg_pp0_iter4_mu_track_drval_1_1_reg_332 <= ap_phi_precharge_reg_pp0_iter3_mu_track_drval_1_1_reg_332;
                ap_phi_precharge_reg_pp0_iter4_mu_track_drval_1_2_reg_343 <= ap_phi_precharge_reg_pp0_iter3_mu_track_drval_1_2_reg_343;
                ap_phi_precharge_reg_pp0_iter4_mu_track_drval_1_3_reg_354 <= ap_phi_precharge_reg_pp0_iter3_mu_track_drval_1_3_reg_354;
                ap_phi_precharge_reg_pp0_iter4_mu_track_drval_1_4_reg_365 <= ap_phi_precharge_reg_pp0_iter3_mu_track_drval_1_4_reg_365;
                ap_phi_precharge_reg_pp0_iter4_mu_track_drval_1_5_reg_376 <= ap_phi_precharge_reg_pp0_iter3_mu_track_drval_1_5_reg_376;
                ap_phi_precharge_reg_pp0_iter4_mu_track_drval_1_6_reg_387 <= ap_phi_precharge_reg_pp0_iter3_mu_track_drval_1_6_reg_387;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                ap_pipeline_reg_pp0_iter1_tmp_12_reg_774 <= tmp_12_reg_774;
                ap_pipeline_reg_pp0_iter1_tmp_27_0_1_reg_778 <= tmp_27_0_1_reg_778;
                ap_pipeline_reg_pp0_iter1_tmp_27_0_2_reg_782 <= tmp_27_0_2_reg_782;
                ap_pipeline_reg_pp0_iter1_tmp_27_0_3_reg_786 <= tmp_27_0_3_reg_786;
                ap_pipeline_reg_pp0_iter1_tmp_27_0_4_reg_790 <= tmp_27_0_4_reg_790;
                ap_pipeline_reg_pp0_iter1_tmp_27_0_5_reg_794 <= tmp_27_0_5_reg_794;
                ap_pipeline_reg_pp0_iter1_tmp_27_0_6_reg_798 <= tmp_27_0_6_reg_798;
                ap_pipeline_reg_pp0_iter1_tmp_27_1_1_reg_806 <= tmp_27_1_1_reg_806;
                ap_pipeline_reg_pp0_iter1_tmp_27_1_2_reg_810 <= tmp_27_1_2_reg_810;
                ap_pipeline_reg_pp0_iter1_tmp_27_1_3_reg_814 <= tmp_27_1_3_reg_814;
                ap_pipeline_reg_pp0_iter1_tmp_27_1_4_reg_818 <= tmp_27_1_4_reg_818;
                ap_pipeline_reg_pp0_iter1_tmp_27_1_5_reg_822 <= tmp_27_1_5_reg_822;
                ap_pipeline_reg_pp0_iter1_tmp_27_1_6_reg_826 <= tmp_27_1_6_reg_826;
                ap_pipeline_reg_pp0_iter1_tmp_27_1_reg_802 <= tmp_27_1_reg_802;
                ap_pipeline_reg_pp0_iter2_tmp_12_reg_774 <= ap_pipeline_reg_pp0_iter1_tmp_12_reg_774;
                ap_pipeline_reg_pp0_iter2_tmp_27_0_1_reg_778 <= ap_pipeline_reg_pp0_iter1_tmp_27_0_1_reg_778;
                ap_pipeline_reg_pp0_iter2_tmp_27_0_2_reg_782 <= ap_pipeline_reg_pp0_iter1_tmp_27_0_2_reg_782;
                ap_pipeline_reg_pp0_iter2_tmp_27_0_3_reg_786 <= ap_pipeline_reg_pp0_iter1_tmp_27_0_3_reg_786;
                ap_pipeline_reg_pp0_iter2_tmp_27_0_4_reg_790 <= ap_pipeline_reg_pp0_iter1_tmp_27_0_4_reg_790;
                ap_pipeline_reg_pp0_iter2_tmp_27_0_5_reg_794 <= ap_pipeline_reg_pp0_iter1_tmp_27_0_5_reg_794;
                ap_pipeline_reg_pp0_iter2_tmp_27_0_6_reg_798 <= ap_pipeline_reg_pp0_iter1_tmp_27_0_6_reg_798;
                ap_pipeline_reg_pp0_iter2_tmp_27_1_1_reg_806 <= ap_pipeline_reg_pp0_iter1_tmp_27_1_1_reg_806;
                ap_pipeline_reg_pp0_iter2_tmp_27_1_2_reg_810 <= ap_pipeline_reg_pp0_iter1_tmp_27_1_2_reg_810;
                ap_pipeline_reg_pp0_iter2_tmp_27_1_3_reg_814 <= ap_pipeline_reg_pp0_iter1_tmp_27_1_3_reg_814;
                ap_pipeline_reg_pp0_iter2_tmp_27_1_4_reg_818 <= ap_pipeline_reg_pp0_iter1_tmp_27_1_4_reg_818;
                ap_pipeline_reg_pp0_iter2_tmp_27_1_5_reg_822 <= ap_pipeline_reg_pp0_iter1_tmp_27_1_5_reg_822;
                ap_pipeline_reg_pp0_iter2_tmp_27_1_6_reg_826 <= ap_pipeline_reg_pp0_iter1_tmp_27_1_6_reg_826;
                ap_pipeline_reg_pp0_iter2_tmp_27_1_reg_802 <= ap_pipeline_reg_pp0_iter1_tmp_27_1_reg_802;
                ap_pipeline_reg_pp0_iter3_tmp_12_reg_774 <= ap_pipeline_reg_pp0_iter2_tmp_12_reg_774;
                ap_pipeline_reg_pp0_iter3_tmp_27_0_1_reg_778 <= ap_pipeline_reg_pp0_iter2_tmp_27_0_1_reg_778;
                ap_pipeline_reg_pp0_iter3_tmp_27_0_2_reg_782 <= ap_pipeline_reg_pp0_iter2_tmp_27_0_2_reg_782;
                ap_pipeline_reg_pp0_iter3_tmp_27_0_3_reg_786 <= ap_pipeline_reg_pp0_iter2_tmp_27_0_3_reg_786;
                ap_pipeline_reg_pp0_iter3_tmp_27_0_4_reg_790 <= ap_pipeline_reg_pp0_iter2_tmp_27_0_4_reg_790;
                ap_pipeline_reg_pp0_iter3_tmp_27_0_5_reg_794 <= ap_pipeline_reg_pp0_iter2_tmp_27_0_5_reg_794;
                ap_pipeline_reg_pp0_iter3_tmp_27_0_6_reg_798 <= ap_pipeline_reg_pp0_iter2_tmp_27_0_6_reg_798;
                ap_pipeline_reg_pp0_iter3_tmp_27_1_1_reg_806 <= ap_pipeline_reg_pp0_iter2_tmp_27_1_1_reg_806;
                ap_pipeline_reg_pp0_iter3_tmp_27_1_2_reg_810 <= ap_pipeline_reg_pp0_iter2_tmp_27_1_2_reg_810;
                ap_pipeline_reg_pp0_iter3_tmp_27_1_3_reg_814 <= ap_pipeline_reg_pp0_iter2_tmp_27_1_3_reg_814;
                ap_pipeline_reg_pp0_iter3_tmp_27_1_4_reg_818 <= ap_pipeline_reg_pp0_iter2_tmp_27_1_4_reg_818;
                ap_pipeline_reg_pp0_iter3_tmp_27_1_5_reg_822 <= ap_pipeline_reg_pp0_iter2_tmp_27_1_5_reg_822;
                ap_pipeline_reg_pp0_iter3_tmp_27_1_6_reg_826 <= ap_pipeline_reg_pp0_iter2_tmp_27_1_6_reg_826;
                ap_pipeline_reg_pp0_iter3_tmp_27_1_reg_802 <= ap_pipeline_reg_pp0_iter2_tmp_27_1_reg_802;
                mu_1_hwEta_V_read_1_reg_763 <= ap_port_reg_mu_1_hwEta_V_read;
                mu_1_hwPhi_V_read_1_reg_752 <= ap_port_reg_mu_1_hwPhi_V_read;
                tmp_12_reg_774 <= tmp_12_fu_506_p2;
                tmp_27_0_1_reg_778 <= tmp_27_0_1_fu_511_p2;
                tmp_27_0_2_reg_782 <= tmp_27_0_2_fu_516_p2;
                tmp_27_0_3_reg_786 <= tmp_27_0_3_fu_521_p2;
                tmp_27_0_4_reg_790 <= tmp_27_0_4_fu_526_p2;
                tmp_27_0_5_reg_794 <= tmp_27_0_5_fu_531_p2;
                tmp_27_0_6_reg_798 <= tmp_27_0_6_fu_536_p2;
                tmp_27_1_1_reg_806 <= tmp_27_1_1_fu_546_p2;
                tmp_27_1_2_reg_810 <= tmp_27_1_2_fu_551_p2;
                tmp_27_1_3_reg_814 <= tmp_27_1_3_fu_556_p2;
                tmp_27_1_4_reg_818 <= tmp_27_1_4_fu_561_p2;
                tmp_27_1_5_reg_822 <= tmp_27_1_5_fu_566_p2;
                tmp_27_1_6_reg_826 <= tmp_27_1_6_fu_571_p2;
                tmp_27_1_reg_802 <= tmp_27_1_fu_541_p2;
                track_0_hwEta_V_rea_4_reg_747 <= ap_port_reg_track_0_hwEta_V_rea;
                track_0_hwPhi_V_rea_4_reg_712 <= ap_port_reg_track_0_hwPhi_V_rea;
                track_1_hwEta_V_rea_4_reg_742 <= ap_port_reg_track_1_hwEta_V_rea;
                track_1_hwPhi_V_rea_4_reg_707 <= ap_port_reg_track_1_hwPhi_V_rea;
                track_2_hwEta_V_rea_4_reg_737 <= ap_port_reg_track_2_hwEta_V_rea;
                track_2_hwPhi_V_rea_4_reg_702 <= ap_port_reg_track_2_hwPhi_V_rea;
                track_3_hwEta_V_rea_4_reg_732 <= ap_port_reg_track_3_hwEta_V_rea;
                track_3_hwPhi_V_rea_4_reg_697 <= ap_port_reg_track_3_hwPhi_V_rea;
                track_4_hwEta_V_rea_4_reg_727 <= ap_port_reg_track_4_hwEta_V_rea;
                track_4_hwPhi_V_rea_4_reg_692 <= ap_port_reg_track_4_hwPhi_V_rea;
                track_5_hwEta_V_rea_4_reg_722 <= ap_port_reg_track_5_hwEta_V_rea;
                track_5_hwPhi_V_rea_4_reg_687 <= ap_port_reg_track_5_hwPhi_V_rea;
                track_6_hwEta_V_rea_4_reg_717 <= ap_port_reg_track_6_hwEta_V_rea;
                track_6_hwPhi_V_rea_4_reg_682 <= ap_port_reg_track_6_hwPhi_V_rea;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then
                ap_port_reg_mu_0_hwEta_V_read <= mu_0_hwEta_V_read;
                ap_port_reg_mu_0_hwPhi_V_read <= mu_0_hwPhi_V_read;
                ap_port_reg_mu_1_hwEta_V_read <= mu_1_hwEta_V_read;
                ap_port_reg_mu_1_hwPhi_V_read <= mu_1_hwPhi_V_read;
                ap_port_reg_track_0_hwEta_V_rea <= track_0_hwEta_V_rea;
                ap_port_reg_track_0_hwPhi_V_rea <= track_0_hwPhi_V_rea;
                ap_port_reg_track_0_hwPt_V_read <= track_0_hwPt_V_read;
                ap_port_reg_track_1_hwEta_V_rea <= track_1_hwEta_V_rea;
                ap_port_reg_track_1_hwPhi_V_rea <= track_1_hwPhi_V_rea;
                ap_port_reg_track_1_hwPt_V_read <= track_1_hwPt_V_read;
                ap_port_reg_track_2_hwEta_V_rea <= track_2_hwEta_V_rea;
                ap_port_reg_track_2_hwPhi_V_rea <= track_2_hwPhi_V_rea;
                ap_port_reg_track_2_hwPt_V_read <= track_2_hwPt_V_read;
                ap_port_reg_track_3_hwEta_V_rea <= track_3_hwEta_V_rea;
                ap_port_reg_track_3_hwPhi_V_rea <= track_3_hwPhi_V_rea;
                ap_port_reg_track_3_hwPt_V_read <= track_3_hwPt_V_read;
                ap_port_reg_track_4_hwEta_V_rea <= track_4_hwEta_V_rea;
                ap_port_reg_track_4_hwPhi_V_rea <= track_4_hwPhi_V_rea;
                ap_port_reg_track_4_hwPt_V_read <= track_4_hwPt_V_read;
                ap_port_reg_track_5_hwEta_V_rea <= track_5_hwEta_V_rea;
                ap_port_reg_track_5_hwPhi_V_rea <= track_5_hwPhi_V_rea;
                ap_port_reg_track_5_hwPt_V_read <= track_5_hwPt_V_read;
                ap_port_reg_track_6_hwEta_V_rea <= track_6_hwEta_V_rea;
                ap_port_reg_track_6_hwPhi_V_rea <= track_6_hwPhi_V_rea;
                ap_port_reg_track_6_hwPt_V_read <= track_6_hwPt_V_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_pipeline_reg_pp0_iter2_tmp_27_0_1_reg_778 = ap_const_lv1_0)))) then
                op2_V_assign_0_0_1_reg_835 <= grp_dr2_int_cap_12_s_fu_410_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_pipeline_reg_pp0_iter2_tmp_27_0_2_reg_782 = ap_const_lv1_0)))) then
                op2_V_assign_0_0_2_reg_840 <= grp_dr2_int_cap_12_s_fu_422_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_pipeline_reg_pp0_iter2_tmp_27_0_3_reg_786 = ap_const_lv1_0)))) then
                op2_V_assign_0_0_3_reg_845 <= grp_dr2_int_cap_12_s_fu_434_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_pipeline_reg_pp0_iter2_tmp_27_0_4_reg_790 = ap_const_lv1_0)))) then
                op2_V_assign_0_0_4_reg_850 <= grp_dr2_int_cap_12_s_fu_446_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_pipeline_reg_pp0_iter2_tmp_27_0_5_reg_794 = ap_const_lv1_0)))) then
                op2_V_assign_0_0_5_reg_855 <= grp_dr2_int_cap_12_s_fu_458_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_pipeline_reg_pp0_iter2_tmp_27_0_6_reg_798 = ap_const_lv1_0)))) then
                op2_V_assign_0_0_6_reg_860 <= grp_dr2_int_cap_12_s_fu_470_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_pipeline_reg_pp0_iter3_tmp_27_1_1_reg_806 = ap_const_lv1_0)))) then
                op2_V_assign_0_1_1_reg_870 <= grp_dr2_int_cap_12_s_fu_410_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_pipeline_reg_pp0_iter3_tmp_27_1_2_reg_810 = ap_const_lv1_0)))) then
                op2_V_assign_0_1_2_reg_875 <= grp_dr2_int_cap_12_s_fu_422_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_pipeline_reg_pp0_iter3_tmp_27_1_3_reg_814 = ap_const_lv1_0)))) then
                op2_V_assign_0_1_3_reg_880 <= grp_dr2_int_cap_12_s_fu_434_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_pipeline_reg_pp0_iter3_tmp_27_1_4_reg_818 = ap_const_lv1_0)))) then
                op2_V_assign_0_1_4_reg_885 <= grp_dr2_int_cap_12_s_fu_446_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_pipeline_reg_pp0_iter3_tmp_27_1_5_reg_822 = ap_const_lv1_0)))) then
                op2_V_assign_0_1_5_reg_890 <= grp_dr2_int_cap_12_s_fu_458_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_pipeline_reg_pp0_iter3_tmp_27_1_6_reg_826 = ap_const_lv1_0)))) then
                op2_V_assign_0_1_6_reg_895 <= grp_dr2_int_cap_12_s_fu_470_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_pipeline_reg_pp0_iter3_tmp_27_1_reg_802 = ap_const_lv1_0)))) then
                op2_V_assign_0_1_reg_865 <= grp_dr2_int_cap_12_s_fu_398_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_pipeline_reg_pp0_iter2_tmp_12_reg_774 = ap_const_lv1_0)))) then
                op2_V_assign_reg_830 <= grp_dr2_int_cap_12_s_fu_398_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then
                tkPtMin_V_1_reg_671 <= tkPtMin_V_1_fu_500_p2;
                tkPtMin_V_reg_660 <= tkPtMin_V_fu_488_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_pipeline_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and not(((ap_const_logic_0 = ap_start) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2) and (ap_const_logic_0 = ap_enable_reg_pp0_iter3) and (ap_const_logic_0 = ap_enable_reg_pp0_iter4))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1 downto 1);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_preg)
    begin
        if ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_preg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2) and (ap_const_logic_0 = ap_enable_reg_pp0_iter3) and (ap_const_logic_0 = ap_enable_reg_pp0_iter4))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_precharge_reg_pp0_iter0_mu_track_drval_0_0_reg_244 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_mu_track_drval_0_1_reg_255 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_mu_track_drval_0_2_reg_266 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_mu_track_drval_0_3_reg_277 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_mu_track_drval_0_4_reg_288 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_mu_track_drval_0_5_reg_299 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_mu_track_drval_0_6_reg_310 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_mu_track_drval_1_0_reg_321 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_mu_track_drval_1_1_reg_332 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_mu_track_drval_1_2_reg_343 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_mu_track_drval_1_3_reg_354 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_mu_track_drval_1_4_reg_365 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_mu_track_drval_1_5_reg_376 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_mu_track_drval_1_6_reg_387 <= "XXXXXXXXXXXX";

    ap_pipeline_idle_pp0_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2) and (ap_const_logic_0 = ap_enable_reg_pp0_iter3))) then 
            ap_pipeline_idle_pp0 <= ap_const_logic_1;
        else 
            ap_pipeline_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_0_reg_244;
    ap_return_1 <= ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_1_reg_255;
    ap_return_10 <= mu_track_drval_1_3_phi_fu_358_p4;
    ap_return_11 <= mu_track_drval_1_4_phi_fu_369_p4;
    ap_return_12 <= mu_track_drval_1_5_phi_fu_380_p4;
    ap_return_13 <= mu_track_drval_1_6_phi_fu_391_p4;
    ap_return_2 <= ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_2_reg_266;
    ap_return_3 <= ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_3_reg_277;
    ap_return_4 <= ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_4_reg_288;
    ap_return_5 <= ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_5_reg_299;
    ap_return_6 <= ap_phi_precharge_reg_pp0_iter4_mu_track_drval_0_6_reg_310;
    ap_return_7 <= mu_track_drval_1_0_phi_fu_325_p4;
    ap_return_8 <= mu_track_drval_1_1_phi_fu_336_p4;
    ap_return_9 <= mu_track_drval_1_2_phi_fu_347_p4;

    grp_dr2_int_cap_12_s_fu_398_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_12_s_fu_398_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_398_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_398_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, mu_1_hwEta_V_read_1_reg_763, tmp_12_fu_506_p2, tmp_27_1_reg_802, ap_port_reg_mu_0_hwEta_V_read)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_27_1_reg_802 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_dr2_int_cap_12_s_fu_398_eta1_V <= mu_1_hwEta_V_read_1_reg_763;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_12_fu_506_p2 = ap_const_lv1_0)))) then 
            grp_dr2_int_cap_12_s_fu_398_eta1_V <= ap_port_reg_mu_0_hwEta_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_398_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_398_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_0_hwEta_V_rea_4_reg_747, tmp_12_fu_506_p2, tmp_27_1_reg_802, ap_port_reg_track_0_hwEta_V_rea)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_27_1_reg_802 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_dr2_int_cap_12_s_fu_398_eta2_V <= track_0_hwEta_V_rea_4_reg_747;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_12_fu_506_p2 = ap_const_lv1_0)))) then 
            grp_dr2_int_cap_12_s_fu_398_eta2_V <= ap_port_reg_track_0_hwEta_V_rea;
        else 
            grp_dr2_int_cap_12_s_fu_398_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_398_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, mu_1_hwPhi_V_read_1_reg_752, tmp_12_fu_506_p2, tmp_27_1_reg_802, ap_port_reg_mu_0_hwPhi_V_read)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_27_1_reg_802 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_dr2_int_cap_12_s_fu_398_phi1_V <= mu_1_hwPhi_V_read_1_reg_752;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_12_fu_506_p2 = ap_const_lv1_0)))) then 
            grp_dr2_int_cap_12_s_fu_398_phi1_V <= ap_port_reg_mu_0_hwPhi_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_398_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_398_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_0_hwPhi_V_rea_4_reg_712, tmp_12_fu_506_p2, tmp_27_1_reg_802, ap_port_reg_track_0_hwPhi_V_rea)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_27_1_reg_802 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_dr2_int_cap_12_s_fu_398_phi2_V <= track_0_hwPhi_V_rea_4_reg_712;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_12_fu_506_p2 = ap_const_lv1_0)))) then 
            grp_dr2_int_cap_12_s_fu_398_phi2_V <= ap_port_reg_track_0_hwPhi_V_rea;
        else 
            grp_dr2_int_cap_12_s_fu_398_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_410_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_12_s_fu_410_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_410_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_410_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, mu_1_hwEta_V_read_1_reg_763, tmp_27_0_1_fu_511_p2, tmp_27_1_1_reg_806, ap_port_reg_mu_0_hwEta_V_read)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_27_1_1_reg_806 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_dr2_int_cap_12_s_fu_410_eta1_V <= mu_1_hwEta_V_read_1_reg_763;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_27_0_1_fu_511_p2 = ap_const_lv1_0)))) then 
            grp_dr2_int_cap_12_s_fu_410_eta1_V <= ap_port_reg_mu_0_hwEta_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_410_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_410_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_1_hwEta_V_rea_4_reg_742, tmp_27_0_1_fu_511_p2, tmp_27_1_1_reg_806, ap_port_reg_track_1_hwEta_V_rea)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_27_1_1_reg_806 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_dr2_int_cap_12_s_fu_410_eta2_V <= track_1_hwEta_V_rea_4_reg_742;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_27_0_1_fu_511_p2 = ap_const_lv1_0)))) then 
            grp_dr2_int_cap_12_s_fu_410_eta2_V <= ap_port_reg_track_1_hwEta_V_rea;
        else 
            grp_dr2_int_cap_12_s_fu_410_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_410_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, mu_1_hwPhi_V_read_1_reg_752, tmp_27_0_1_fu_511_p2, tmp_27_1_1_reg_806, ap_port_reg_mu_0_hwPhi_V_read)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_27_1_1_reg_806 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_dr2_int_cap_12_s_fu_410_phi1_V <= mu_1_hwPhi_V_read_1_reg_752;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_27_0_1_fu_511_p2 = ap_const_lv1_0)))) then 
            grp_dr2_int_cap_12_s_fu_410_phi1_V <= ap_port_reg_mu_0_hwPhi_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_410_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_410_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_1_hwPhi_V_rea_4_reg_707, tmp_27_0_1_fu_511_p2, tmp_27_1_1_reg_806, ap_port_reg_track_1_hwPhi_V_rea)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_27_1_1_reg_806 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_dr2_int_cap_12_s_fu_410_phi2_V <= track_1_hwPhi_V_rea_4_reg_707;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_27_0_1_fu_511_p2 = ap_const_lv1_0)))) then 
            grp_dr2_int_cap_12_s_fu_410_phi2_V <= ap_port_reg_track_1_hwPhi_V_rea;
        else 
            grp_dr2_int_cap_12_s_fu_410_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_422_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_12_s_fu_422_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_422_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_422_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, mu_1_hwEta_V_read_1_reg_763, tmp_27_0_2_fu_516_p2, tmp_27_1_2_reg_810, ap_port_reg_mu_0_hwEta_V_read)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_27_1_2_reg_810 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_dr2_int_cap_12_s_fu_422_eta1_V <= mu_1_hwEta_V_read_1_reg_763;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_27_0_2_fu_516_p2 = ap_const_lv1_0)))) then 
            grp_dr2_int_cap_12_s_fu_422_eta1_V <= ap_port_reg_mu_0_hwEta_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_422_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_422_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_2_hwEta_V_rea_4_reg_737, tmp_27_0_2_fu_516_p2, tmp_27_1_2_reg_810, ap_port_reg_track_2_hwEta_V_rea)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_27_1_2_reg_810 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_dr2_int_cap_12_s_fu_422_eta2_V <= track_2_hwEta_V_rea_4_reg_737;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_27_0_2_fu_516_p2 = ap_const_lv1_0)))) then 
            grp_dr2_int_cap_12_s_fu_422_eta2_V <= ap_port_reg_track_2_hwEta_V_rea;
        else 
            grp_dr2_int_cap_12_s_fu_422_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_422_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, mu_1_hwPhi_V_read_1_reg_752, tmp_27_0_2_fu_516_p2, tmp_27_1_2_reg_810, ap_port_reg_mu_0_hwPhi_V_read)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_27_1_2_reg_810 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_dr2_int_cap_12_s_fu_422_phi1_V <= mu_1_hwPhi_V_read_1_reg_752;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_27_0_2_fu_516_p2 = ap_const_lv1_0)))) then 
            grp_dr2_int_cap_12_s_fu_422_phi1_V <= ap_port_reg_mu_0_hwPhi_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_422_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_422_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_2_hwPhi_V_rea_4_reg_702, tmp_27_0_2_fu_516_p2, tmp_27_1_2_reg_810, ap_port_reg_track_2_hwPhi_V_rea)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_27_1_2_reg_810 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_dr2_int_cap_12_s_fu_422_phi2_V <= track_2_hwPhi_V_rea_4_reg_702;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_27_0_2_fu_516_p2 = ap_const_lv1_0)))) then 
            grp_dr2_int_cap_12_s_fu_422_phi2_V <= ap_port_reg_track_2_hwPhi_V_rea;
        else 
            grp_dr2_int_cap_12_s_fu_422_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_434_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_12_s_fu_434_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_434_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_434_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, mu_1_hwEta_V_read_1_reg_763, tmp_27_0_3_fu_521_p2, tmp_27_1_3_reg_814, ap_port_reg_mu_0_hwEta_V_read)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_27_1_3_reg_814 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_dr2_int_cap_12_s_fu_434_eta1_V <= mu_1_hwEta_V_read_1_reg_763;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_27_0_3_fu_521_p2 = ap_const_lv1_0)))) then 
            grp_dr2_int_cap_12_s_fu_434_eta1_V <= ap_port_reg_mu_0_hwEta_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_434_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_434_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_3_hwEta_V_rea_4_reg_732, tmp_27_0_3_fu_521_p2, tmp_27_1_3_reg_814, ap_port_reg_track_3_hwEta_V_rea)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_27_1_3_reg_814 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_dr2_int_cap_12_s_fu_434_eta2_V <= track_3_hwEta_V_rea_4_reg_732;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_27_0_3_fu_521_p2 = ap_const_lv1_0)))) then 
            grp_dr2_int_cap_12_s_fu_434_eta2_V <= ap_port_reg_track_3_hwEta_V_rea;
        else 
            grp_dr2_int_cap_12_s_fu_434_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_434_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, mu_1_hwPhi_V_read_1_reg_752, tmp_27_0_3_fu_521_p2, tmp_27_1_3_reg_814, ap_port_reg_mu_0_hwPhi_V_read)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_27_1_3_reg_814 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_dr2_int_cap_12_s_fu_434_phi1_V <= mu_1_hwPhi_V_read_1_reg_752;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_27_0_3_fu_521_p2 = ap_const_lv1_0)))) then 
            grp_dr2_int_cap_12_s_fu_434_phi1_V <= ap_port_reg_mu_0_hwPhi_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_434_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_434_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_3_hwPhi_V_rea_4_reg_697, tmp_27_0_3_fu_521_p2, tmp_27_1_3_reg_814, ap_port_reg_track_3_hwPhi_V_rea)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_27_1_3_reg_814 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_dr2_int_cap_12_s_fu_434_phi2_V <= track_3_hwPhi_V_rea_4_reg_697;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_27_0_3_fu_521_p2 = ap_const_lv1_0)))) then 
            grp_dr2_int_cap_12_s_fu_434_phi2_V <= ap_port_reg_track_3_hwPhi_V_rea;
        else 
            grp_dr2_int_cap_12_s_fu_434_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_446_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_12_s_fu_446_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_446_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_446_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, mu_1_hwEta_V_read_1_reg_763, tmp_27_0_4_fu_526_p2, tmp_27_1_4_reg_818, ap_port_reg_mu_0_hwEta_V_read)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_27_1_4_reg_818 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_dr2_int_cap_12_s_fu_446_eta1_V <= mu_1_hwEta_V_read_1_reg_763;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_27_0_4_fu_526_p2 = ap_const_lv1_0)))) then 
            grp_dr2_int_cap_12_s_fu_446_eta1_V <= ap_port_reg_mu_0_hwEta_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_446_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_446_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_4_hwEta_V_rea_4_reg_727, tmp_27_0_4_fu_526_p2, tmp_27_1_4_reg_818, ap_port_reg_track_4_hwEta_V_rea)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_27_1_4_reg_818 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_dr2_int_cap_12_s_fu_446_eta2_V <= track_4_hwEta_V_rea_4_reg_727;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_27_0_4_fu_526_p2 = ap_const_lv1_0)))) then 
            grp_dr2_int_cap_12_s_fu_446_eta2_V <= ap_port_reg_track_4_hwEta_V_rea;
        else 
            grp_dr2_int_cap_12_s_fu_446_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_446_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, mu_1_hwPhi_V_read_1_reg_752, tmp_27_0_4_fu_526_p2, tmp_27_1_4_reg_818, ap_port_reg_mu_0_hwPhi_V_read)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_27_1_4_reg_818 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_dr2_int_cap_12_s_fu_446_phi1_V <= mu_1_hwPhi_V_read_1_reg_752;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_27_0_4_fu_526_p2 = ap_const_lv1_0)))) then 
            grp_dr2_int_cap_12_s_fu_446_phi1_V <= ap_port_reg_mu_0_hwPhi_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_446_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_446_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_4_hwPhi_V_rea_4_reg_692, tmp_27_0_4_fu_526_p2, tmp_27_1_4_reg_818, ap_port_reg_track_4_hwPhi_V_rea)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_27_1_4_reg_818 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_dr2_int_cap_12_s_fu_446_phi2_V <= track_4_hwPhi_V_rea_4_reg_692;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_27_0_4_fu_526_p2 = ap_const_lv1_0)))) then 
            grp_dr2_int_cap_12_s_fu_446_phi2_V <= ap_port_reg_track_4_hwPhi_V_rea;
        else 
            grp_dr2_int_cap_12_s_fu_446_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_458_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_12_s_fu_458_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_458_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_458_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, mu_1_hwEta_V_read_1_reg_763, tmp_27_0_5_fu_531_p2, tmp_27_1_5_reg_822, ap_port_reg_mu_0_hwEta_V_read)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_27_1_5_reg_822 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_dr2_int_cap_12_s_fu_458_eta1_V <= mu_1_hwEta_V_read_1_reg_763;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_27_0_5_fu_531_p2 = ap_const_lv1_0)))) then 
            grp_dr2_int_cap_12_s_fu_458_eta1_V <= ap_port_reg_mu_0_hwEta_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_458_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_458_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_5_hwEta_V_rea_4_reg_722, tmp_27_0_5_fu_531_p2, tmp_27_1_5_reg_822, ap_port_reg_track_5_hwEta_V_rea)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_27_1_5_reg_822 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_dr2_int_cap_12_s_fu_458_eta2_V <= track_5_hwEta_V_rea_4_reg_722;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_27_0_5_fu_531_p2 = ap_const_lv1_0)))) then 
            grp_dr2_int_cap_12_s_fu_458_eta2_V <= ap_port_reg_track_5_hwEta_V_rea;
        else 
            grp_dr2_int_cap_12_s_fu_458_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_458_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, mu_1_hwPhi_V_read_1_reg_752, tmp_27_0_5_fu_531_p2, tmp_27_1_5_reg_822, ap_port_reg_mu_0_hwPhi_V_read)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_27_1_5_reg_822 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_dr2_int_cap_12_s_fu_458_phi1_V <= mu_1_hwPhi_V_read_1_reg_752;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_27_0_5_fu_531_p2 = ap_const_lv1_0)))) then 
            grp_dr2_int_cap_12_s_fu_458_phi1_V <= ap_port_reg_mu_0_hwPhi_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_458_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_458_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_5_hwPhi_V_rea_4_reg_687, tmp_27_0_5_fu_531_p2, tmp_27_1_5_reg_822, ap_port_reg_track_5_hwPhi_V_rea)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_27_1_5_reg_822 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_dr2_int_cap_12_s_fu_458_phi2_V <= track_5_hwPhi_V_rea_4_reg_687;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_27_0_5_fu_531_p2 = ap_const_lv1_0)))) then 
            grp_dr2_int_cap_12_s_fu_458_phi2_V <= ap_port_reg_track_5_hwPhi_V_rea;
        else 
            grp_dr2_int_cap_12_s_fu_458_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_470_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_12_s_fu_470_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_470_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_470_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, mu_1_hwEta_V_read_1_reg_763, tmp_27_0_6_fu_536_p2, tmp_27_1_6_reg_826, ap_port_reg_mu_0_hwEta_V_read)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_27_1_6_reg_826 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_dr2_int_cap_12_s_fu_470_eta1_V <= mu_1_hwEta_V_read_1_reg_763;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_27_0_6_fu_536_p2 = ap_const_lv1_0)))) then 
            grp_dr2_int_cap_12_s_fu_470_eta1_V <= ap_port_reg_mu_0_hwEta_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_470_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_470_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_6_hwEta_V_rea_4_reg_717, tmp_27_0_6_fu_536_p2, tmp_27_1_6_reg_826, ap_port_reg_track_6_hwEta_V_rea)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_27_1_6_reg_826 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_dr2_int_cap_12_s_fu_470_eta2_V <= track_6_hwEta_V_rea_4_reg_717;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_27_0_6_fu_536_p2 = ap_const_lv1_0)))) then 
            grp_dr2_int_cap_12_s_fu_470_eta2_V <= ap_port_reg_track_6_hwEta_V_rea;
        else 
            grp_dr2_int_cap_12_s_fu_470_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_470_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, mu_1_hwPhi_V_read_1_reg_752, tmp_27_0_6_fu_536_p2, tmp_27_1_6_reg_826, ap_port_reg_mu_0_hwPhi_V_read)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_27_1_6_reg_826 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_dr2_int_cap_12_s_fu_470_phi1_V <= mu_1_hwPhi_V_read_1_reg_752;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_27_0_6_fu_536_p2 = ap_const_lv1_0)))) then 
            grp_dr2_int_cap_12_s_fu_470_phi1_V <= ap_port_reg_mu_0_hwPhi_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_470_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_470_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_6_hwPhi_V_rea_4_reg_682, tmp_27_0_6_fu_536_p2, tmp_27_1_6_reg_826, ap_port_reg_track_6_hwPhi_V_rea)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_27_1_6_reg_826 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_dr2_int_cap_12_s_fu_470_phi2_V <= track_6_hwPhi_V_rea_4_reg_682;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_27_0_6_fu_536_p2 = ap_const_lv1_0)))) then 
            grp_dr2_int_cap_12_s_fu_470_phi2_V <= ap_port_reg_track_6_hwPhi_V_rea;
        else 
            grp_dr2_int_cap_12_s_fu_470_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    mu_track_drval_1_0_phi_fu_325_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter3_tmp_27_1_reg_802, op2_V_assign_0_1_reg_865, ap_phi_precharge_reg_pp0_iter4_mu_track_drval_1_0_reg_321)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_pipeline_reg_pp0_iter3_tmp_27_1_reg_802 = ap_const_lv1_0)))) then 
            mu_track_drval_1_0_phi_fu_325_p4 <= op2_V_assign_0_1_reg_865;
        else 
            mu_track_drval_1_0_phi_fu_325_p4 <= ap_phi_precharge_reg_pp0_iter4_mu_track_drval_1_0_reg_321;
        end if; 
    end process;


    mu_track_drval_1_1_phi_fu_336_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter3_tmp_27_1_1_reg_806, op2_V_assign_0_1_1_reg_870, ap_phi_precharge_reg_pp0_iter4_mu_track_drval_1_1_reg_332)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_pipeline_reg_pp0_iter3_tmp_27_1_1_reg_806 = ap_const_lv1_0)))) then 
            mu_track_drval_1_1_phi_fu_336_p4 <= op2_V_assign_0_1_1_reg_870;
        else 
            mu_track_drval_1_1_phi_fu_336_p4 <= ap_phi_precharge_reg_pp0_iter4_mu_track_drval_1_1_reg_332;
        end if; 
    end process;


    mu_track_drval_1_2_phi_fu_347_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter3_tmp_27_1_2_reg_810, op2_V_assign_0_1_2_reg_875, ap_phi_precharge_reg_pp0_iter4_mu_track_drval_1_2_reg_343)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_pipeline_reg_pp0_iter3_tmp_27_1_2_reg_810 = ap_const_lv1_0)))) then 
            mu_track_drval_1_2_phi_fu_347_p4 <= op2_V_assign_0_1_2_reg_875;
        else 
            mu_track_drval_1_2_phi_fu_347_p4 <= ap_phi_precharge_reg_pp0_iter4_mu_track_drval_1_2_reg_343;
        end if; 
    end process;


    mu_track_drval_1_3_phi_fu_358_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter3_tmp_27_1_3_reg_814, op2_V_assign_0_1_3_reg_880, ap_phi_precharge_reg_pp0_iter4_mu_track_drval_1_3_reg_354)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_pipeline_reg_pp0_iter3_tmp_27_1_3_reg_814 = ap_const_lv1_0)))) then 
            mu_track_drval_1_3_phi_fu_358_p4 <= op2_V_assign_0_1_3_reg_880;
        else 
            mu_track_drval_1_3_phi_fu_358_p4 <= ap_phi_precharge_reg_pp0_iter4_mu_track_drval_1_3_reg_354;
        end if; 
    end process;


    mu_track_drval_1_4_phi_fu_369_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter3_tmp_27_1_4_reg_818, op2_V_assign_0_1_4_reg_885, ap_phi_precharge_reg_pp0_iter4_mu_track_drval_1_4_reg_365)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_pipeline_reg_pp0_iter3_tmp_27_1_4_reg_818 = ap_const_lv1_0)))) then 
            mu_track_drval_1_4_phi_fu_369_p4 <= op2_V_assign_0_1_4_reg_885;
        else 
            mu_track_drval_1_4_phi_fu_369_p4 <= ap_phi_precharge_reg_pp0_iter4_mu_track_drval_1_4_reg_365;
        end if; 
    end process;


    mu_track_drval_1_5_phi_fu_380_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter3_tmp_27_1_5_reg_822, op2_V_assign_0_1_5_reg_890, ap_phi_precharge_reg_pp0_iter4_mu_track_drval_1_5_reg_376)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_pipeline_reg_pp0_iter3_tmp_27_1_5_reg_822 = ap_const_lv1_0)))) then 
            mu_track_drval_1_5_phi_fu_380_p4 <= op2_V_assign_0_1_5_reg_890;
        else 
            mu_track_drval_1_5_phi_fu_380_p4 <= ap_phi_precharge_reg_pp0_iter4_mu_track_drval_1_5_reg_376;
        end if; 
    end process;


    mu_track_drval_1_6_phi_fu_391_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter3_tmp_27_1_6_reg_826, op2_V_assign_0_1_6_reg_895, ap_phi_precharge_reg_pp0_iter4_mu_track_drval_1_6_reg_387)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_pipeline_reg_pp0_iter3_tmp_27_1_6_reg_826 = ap_const_lv1_0)))) then 
            mu_track_drval_1_6_phi_fu_391_p4 <= op2_V_assign_0_1_6_reg_895;
        else 
            mu_track_drval_1_6_phi_fu_391_p4 <= ap_phi_precharge_reg_pp0_iter4_mu_track_drval_1_6_reg_387;
        end if; 
    end process;

    tkPtMin_V_1_fu_500_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read) - unsigned(tmp_147_fu_494_p2));
    tkPtMin_V_fu_488_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read) - unsigned(tmp_fu_482_p2));
    tmp_12_fu_506_p2 <= "1" when (signed(tkPtMin_V_reg_660) < signed(ap_port_reg_track_0_hwPt_V_read)) else "0";
    tmp_147_fu_494_p2 <= std_logic_vector(shift_left(unsigned(mu_1_hwPtErr_V_read),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_27_0_1_fu_511_p2 <= "1" when (signed(tkPtMin_V_reg_660) < signed(ap_port_reg_track_1_hwPt_V_read)) else "0";
    tmp_27_0_2_fu_516_p2 <= "1" when (signed(tkPtMin_V_reg_660) < signed(ap_port_reg_track_2_hwPt_V_read)) else "0";
    tmp_27_0_3_fu_521_p2 <= "1" when (signed(tkPtMin_V_reg_660) < signed(ap_port_reg_track_3_hwPt_V_read)) else "0";
    tmp_27_0_4_fu_526_p2 <= "1" when (signed(tkPtMin_V_reg_660) < signed(ap_port_reg_track_4_hwPt_V_read)) else "0";
    tmp_27_0_5_fu_531_p2 <= "1" when (signed(tkPtMin_V_reg_660) < signed(ap_port_reg_track_5_hwPt_V_read)) else "0";
    tmp_27_0_6_fu_536_p2 <= "1" when (signed(tkPtMin_V_reg_660) < signed(ap_port_reg_track_6_hwPt_V_read)) else "0";
    tmp_27_1_1_fu_546_p2 <= "1" when (signed(tkPtMin_V_1_reg_671) < signed(ap_port_reg_track_1_hwPt_V_read)) else "0";
    tmp_27_1_2_fu_551_p2 <= "1" when (signed(tkPtMin_V_1_reg_671) < signed(ap_port_reg_track_2_hwPt_V_read)) else "0";
    tmp_27_1_3_fu_556_p2 <= "1" when (signed(tkPtMin_V_1_reg_671) < signed(ap_port_reg_track_3_hwPt_V_read)) else "0";
    tmp_27_1_4_fu_561_p2 <= "1" when (signed(tkPtMin_V_1_reg_671) < signed(ap_port_reg_track_4_hwPt_V_read)) else "0";
    tmp_27_1_5_fu_566_p2 <= "1" when (signed(tkPtMin_V_1_reg_671) < signed(ap_port_reg_track_5_hwPt_V_read)) else "0";
    tmp_27_1_6_fu_571_p2 <= "1" when (signed(tkPtMin_V_1_reg_671) < signed(ap_port_reg_track_6_hwPt_V_read)) else "0";
    tmp_27_1_fu_541_p2 <= "1" when (signed(tkPtMin_V_1_reg_671) < signed(ap_port_reg_track_0_hwPt_V_read)) else "0";
    tmp_fu_482_p2 <= std_logic_vector(shift_left(unsigned(mu_0_hwPtErr_V_read),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
end behav;
