{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 09:07:30 2012 " "Info: Processing started: Fri Nov 23 09:07:30 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FiberOptics_TX -c FiberOptics_TX --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FiberOptics_TX -c FiberOptics_TX --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 35 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register bitSend\[3\] register serial~reg0 213.17 MHz 4.691 ns Internal " "Info: Clock \"clk\" has Internal fmax of 213.17 MHz between source register \"bitSend\[3\]\" and destination register \"serial~reg0\" (period= 4.691 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.452 ns + Longest register register " "Info: + Longest register to register delay is 4.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bitSend\[3\] 1 REG LCFF_X26_Y17_N13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y17_N13; Fanout = 4; REG Node = 'bitSend\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { bitSend[3] } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.545 ns) 0.933 ns Equal0~35 2 COMB LCCOMB_X26_Y17_N30 1 " "Info: 2: + IC(0.388 ns) + CELL(0.545 ns) = 0.933 ns; Loc. = LCCOMB_X26_Y17_N30; Fanout = 1; COMB Node = 'Equal0~35'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.933 ns" { bitSend[3] Equal0~35 } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 1.401 ns Equal0~36 3 COMB LCCOMB_X26_Y17_N22 8 " "Info: 3: + IC(0.290 ns) + CELL(0.178 ns) = 1.401 ns; Loc. = LCCOMB_X26_Y17_N22; Fanout = 8; COMB Node = 'Equal0~36'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.468 ns" { Equal0~35 Equal0~36 } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.178 ns) 1.908 ns outBuffer~639 4 COMB LCCOMB_X26_Y17_N4 2 " "Info: 4: + IC(0.329 ns) + CELL(0.178 ns) = 1.908 ns; Loc. = LCCOMB_X26_Y17_N4; Fanout = 2; COMB Node = 'outBuffer~639'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.507 ns" { Equal0~36 outBuffer~639 } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.322 ns) 2.534 ns Mux0~542 5 COMB LCCOMB_X26_Y17_N24 1 " "Info: 5: + IC(0.304 ns) + CELL(0.322 ns) = 2.534 ns; Loc. = LCCOMB_X26_Y17_N24; Fanout = 1; COMB Node = 'Mux0~542'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.626 ns" { outBuffer~639 Mux0~542 } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.545 ns) 3.398 ns Mux0~543 6 COMB LCCOMB_X26_Y17_N2 1 " "Info: 6: + IC(0.319 ns) + CELL(0.545 ns) = 3.398 ns; Loc. = LCCOMB_X26_Y17_N2; Fanout = 1; COMB Node = 'Mux0~543'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.864 ns" { Mux0~542 Mux0~543 } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.178 ns) 3.882 ns Mux0~544 7 COMB LCCOMB_X26_Y17_N6 1 " "Info: 7: + IC(0.306 ns) + CELL(0.178 ns) = 3.882 ns; Loc. = LCCOMB_X26_Y17_N6; Fanout = 1; COMB Node = 'Mux0~544'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.484 ns" { Mux0~543 Mux0~544 } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 4.356 ns Mux0~545 8 COMB LCCOMB_X26_Y17_N28 1 " "Info: 8: + IC(0.296 ns) + CELL(0.178 ns) = 4.356 ns; Loc. = LCCOMB_X26_Y17_N28; Fanout = 1; COMB Node = 'Mux0~545'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.474 ns" { Mux0~544 Mux0~545 } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.452 ns serial~reg0 9 REG LCFF_X26_Y17_N29 1 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 4.452 ns; Loc. = LCFF_X26_Y17_N29; Fanout = 1; REG Node = 'serial~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.096 ns" { Mux0~545 serial~reg0 } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.220 ns ( 49.87 % ) " "Info: Total cell delay = 2.220 ns ( 49.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.232 ns ( 50.13 % ) " "Info: Total interconnect delay = 2.232 ns ( 50.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.452 ns" { bitSend[3] Equal0~35 Equal0~36 outBuffer~639 Mux0~542 Mux0~543 Mux0~544 Mux0~545 serial~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.452 ns" { bitSend[3] Equal0~35 Equal0~36 outBuffer~639 Mux0~542 Mux0~543 Mux0~544 Mux0~545 serial~reg0 } { 0.000ns 0.388ns 0.290ns 0.329ns 0.304ns 0.319ns 0.306ns 0.296ns 0.000ns } { 0.000ns 0.545ns 0.178ns 0.178ns 0.322ns 0.545ns 0.178ns 0.178ns 0.096ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.193 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns clk 1 CLK PIN_B13 15 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_B13; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.728 ns) + CELL(0.602 ns) 7.193 ns serial~reg0 2 REG LCFF_X26_Y17_N29 1 " "Info: 2: + IC(5.728 ns) + CELL(0.602 ns) = 7.193 ns; Loc. = LCFF_X26_Y17_N29; Fanout = 1; REG Node = 'serial~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.330 ns" { clk serial~reg0 } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.465 ns ( 20.37 % ) " "Info: Total cell delay = 1.465 ns ( 20.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.728 ns ( 79.63 % ) " "Info: Total interconnect delay = 5.728 ns ( 79.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.193 ns" { clk serial~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.193 ns" { clk clk~combout serial~reg0 } { 0.000ns 0.000ns 5.728ns } { 0.000ns 0.863ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.193 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns clk 1 CLK PIN_B13 15 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_B13; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.728 ns) + CELL(0.602 ns) 7.193 ns bitSend\[3\] 2 REG LCFF_X26_Y17_N13 4 " "Info: 2: + IC(5.728 ns) + CELL(0.602 ns) = 7.193 ns; Loc. = LCFF_X26_Y17_N13; Fanout = 4; REG Node = 'bitSend\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.330 ns" { clk bitSend[3] } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.465 ns ( 20.37 % ) " "Info: Total cell delay = 1.465 ns ( 20.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.728 ns ( 79.63 % ) " "Info: Total interconnect delay = 5.728 ns ( 79.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.193 ns" { clk bitSend[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.193 ns" { clk clk~combout bitSend[3] } { 0.000ns 0.000ns 5.728ns } { 0.000ns 0.863ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.193 ns" { clk serial~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.193 ns" { clk clk~combout serial~reg0 } { 0.000ns 0.000ns 5.728ns } { 0.000ns 0.863ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.193 ns" { clk bitSend[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.193 ns" { clk clk~combout bitSend[3] } { 0.000ns 0.000ns 5.728ns } { 0.000ns 0.863ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.452 ns" { bitSend[3] Equal0~35 Equal0~36 outBuffer~639 Mux0~542 Mux0~543 Mux0~544 Mux0~545 serial~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.452 ns" { bitSend[3] Equal0~35 Equal0~36 outBuffer~639 Mux0~542 Mux0~543 Mux0~544 Mux0~545 serial~reg0 } { 0.000ns 0.388ns 0.290ns 0.329ns 0.304ns 0.319ns 0.306ns 0.296ns 0.000ns } { 0.000ns 0.545ns 0.178ns 0.178ns 0.322ns 0.545ns 0.178ns 0.178ns 0.096ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.193 ns" { clk serial~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.193 ns" { clk clk~combout serial~reg0 } { 0.000ns 0.000ns 5.728ns } { 0.000ns 0.863ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.193 ns" { clk bitSend[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.193 ns" { clk clk~combout bitSend[3] } { 0.000ns 0.000ns 5.728ns } { 0.000ns 0.863ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "serial~reg0 TX clk -0.250 ns register " "Info: tsu for register \"serial~reg0\" (data pin = \"TX\", clock pin = \"clk\") is -0.250 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.981 ns + Longest pin register " "Info: + Longest pin to register delay is 6.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns TX 1 PIN PIN_M1 20 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 20; PIN Node = 'TX'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { TX } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.920 ns) + CELL(0.516 ns) 3.462 ns Equal0~35 2 COMB LCCOMB_X26_Y17_N30 1 " "Info: 2: + IC(1.920 ns) + CELL(0.516 ns) = 3.462 ns; Loc. = LCCOMB_X26_Y17_N30; Fanout = 1; COMB Node = 'Equal0~35'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.436 ns" { TX Equal0~35 } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 3.930 ns Equal0~36 3 COMB LCCOMB_X26_Y17_N22 8 " "Info: 3: + IC(0.290 ns) + CELL(0.178 ns) = 3.930 ns; Loc. = LCCOMB_X26_Y17_N22; Fanout = 8; COMB Node = 'Equal0~36'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.468 ns" { Equal0~35 Equal0~36 } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.178 ns) 4.437 ns outBuffer~639 4 COMB LCCOMB_X26_Y17_N4 2 " "Info: 4: + IC(0.329 ns) + CELL(0.178 ns) = 4.437 ns; Loc. = LCCOMB_X26_Y17_N4; Fanout = 2; COMB Node = 'outBuffer~639'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.507 ns" { Equal0~36 outBuffer~639 } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.322 ns) 5.063 ns Mux0~542 5 COMB LCCOMB_X26_Y17_N24 1 " "Info: 5: + IC(0.304 ns) + CELL(0.322 ns) = 5.063 ns; Loc. = LCCOMB_X26_Y17_N24; Fanout = 1; COMB Node = 'Mux0~542'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.626 ns" { outBuffer~639 Mux0~542 } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.545 ns) 5.927 ns Mux0~543 6 COMB LCCOMB_X26_Y17_N2 1 " "Info: 6: + IC(0.319 ns) + CELL(0.545 ns) = 5.927 ns; Loc. = LCCOMB_X26_Y17_N2; Fanout = 1; COMB Node = 'Mux0~543'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.864 ns" { Mux0~542 Mux0~543 } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.178 ns) 6.411 ns Mux0~544 7 COMB LCCOMB_X26_Y17_N6 1 " "Info: 7: + IC(0.306 ns) + CELL(0.178 ns) = 6.411 ns; Loc. = LCCOMB_X26_Y17_N6; Fanout = 1; COMB Node = 'Mux0~544'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.484 ns" { Mux0~543 Mux0~544 } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 6.885 ns Mux0~545 8 COMB LCCOMB_X26_Y17_N28 1 " "Info: 8: + IC(0.296 ns) + CELL(0.178 ns) = 6.885 ns; Loc. = LCCOMB_X26_Y17_N28; Fanout = 1; COMB Node = 'Mux0~545'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.474 ns" { Mux0~544 Mux0~545 } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.981 ns serial~reg0 9 REG LCFF_X26_Y17_N29 1 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 6.981 ns; Loc. = LCFF_X26_Y17_N29; Fanout = 1; REG Node = 'serial~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.096 ns" { Mux0~545 serial~reg0 } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.217 ns ( 46.08 % ) " "Info: Total cell delay = 3.217 ns ( 46.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.764 ns ( 53.92 % ) " "Info: Total interconnect delay = 3.764 ns ( 53.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.981 ns" { TX Equal0~35 Equal0~36 outBuffer~639 Mux0~542 Mux0~543 Mux0~544 Mux0~545 serial~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.981 ns" { TX TX~combout Equal0~35 Equal0~36 outBuffer~639 Mux0~542 Mux0~543 Mux0~544 Mux0~545 serial~reg0 } { 0.000ns 0.000ns 1.920ns 0.290ns 0.329ns 0.304ns 0.319ns 0.306ns 0.296ns 0.000ns } { 0.000ns 1.026ns 0.516ns 0.178ns 0.178ns 0.322ns 0.545ns 0.178ns 0.178ns 0.096ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.193 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns clk 1 CLK PIN_B13 15 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_B13; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.728 ns) + CELL(0.602 ns) 7.193 ns serial~reg0 2 REG LCFF_X26_Y17_N29 1 " "Info: 2: + IC(5.728 ns) + CELL(0.602 ns) = 7.193 ns; Loc. = LCFF_X26_Y17_N29; Fanout = 1; REG Node = 'serial~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.330 ns" { clk serial~reg0 } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.465 ns ( 20.37 % ) " "Info: Total cell delay = 1.465 ns ( 20.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.728 ns ( 79.63 % ) " "Info: Total interconnect delay = 5.728 ns ( 79.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.193 ns" { clk serial~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.193 ns" { clk clk~combout serial~reg0 } { 0.000ns 0.000ns 5.728ns } { 0.000ns 0.863ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.981 ns" { TX Equal0~35 Equal0~36 outBuffer~639 Mux0~542 Mux0~543 Mux0~544 Mux0~545 serial~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.981 ns" { TX TX~combout Equal0~35 Equal0~36 outBuffer~639 Mux0~542 Mux0~543 Mux0~544 Mux0~545 serial~reg0 } { 0.000ns 0.000ns 1.920ns 0.290ns 0.329ns 0.304ns 0.319ns 0.306ns 0.296ns 0.000ns } { 0.000ns 1.026ns 0.516ns 0.178ns 0.178ns 0.322ns 0.545ns 0.178ns 0.178ns 0.096ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.193 ns" { clk serial~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.193 ns" { clk clk~combout serial~reg0 } { 0.000ns 0.000ns 5.728ns } { 0.000ns 0.863ns 0.602ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk serial serial~reg0 11.980 ns register " "Info: tco from clock \"clk\" to destination pin \"serial\" through register \"serial~reg0\" is 11.980 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.193 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns clk 1 CLK PIN_B13 15 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_B13; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.728 ns) + CELL(0.602 ns) 7.193 ns serial~reg0 2 REG LCFF_X26_Y17_N29 1 " "Info: 2: + IC(5.728 ns) + CELL(0.602 ns) = 7.193 ns; Loc. = LCFF_X26_Y17_N29; Fanout = 1; REG Node = 'serial~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.330 ns" { clk serial~reg0 } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.465 ns ( 20.37 % ) " "Info: Total cell delay = 1.465 ns ( 20.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.728 ns ( 79.63 % ) " "Info: Total interconnect delay = 5.728 ns ( 79.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.193 ns" { clk serial~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.193 ns" { clk clk~combout serial~reg0 } { 0.000ns 0.000ns 5.728ns } { 0.000ns 0.863ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.510 ns + Longest register pin " "Info: + Longest register to pin delay is 4.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns serial~reg0 1 REG LCFF_X26_Y17_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y17_N29; Fanout = 1; REG Node = 'serial~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { serial~reg0 } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.504 ns) + CELL(3.006 ns) 4.510 ns serial 2 PIN PIN_A13 0 " "Info: 2: + IC(1.504 ns) + CELL(3.006 ns) = 4.510 ns; Loc. = PIN_A13; Fanout = 0; PIN Node = 'serial'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.510 ns" { serial~reg0 serial } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.006 ns ( 66.65 % ) " "Info: Total cell delay = 3.006 ns ( 66.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.504 ns ( 33.35 % ) " "Info: Total interconnect delay = 1.504 ns ( 33.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.510 ns" { serial~reg0 serial } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.510 ns" { serial~reg0 serial } { 0.000ns 1.504ns } { 0.000ns 3.006ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.193 ns" { clk serial~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.193 ns" { clk clk~combout serial~reg0 } { 0.000ns 0.000ns 5.728ns } { 0.000ns 0.863ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.510 ns" { serial~reg0 serial } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.510 ns" { serial~reg0 serial } { 0.000ns 1.504ns } { 0.000ns 3.006ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk clockOut 11.652 ns Longest " "Info: Longest tpd from source pin \"clk\" to destination pin \"clockOut\" is 11.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns clk 1 CLK PIN_B13 15 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_B13; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.766 ns) + CELL(0.322 ns) 6.951 ns clockOut~11 2 COMB LCCOMB_X27_Y17_N4 1 " "Info: 2: + IC(5.766 ns) + CELL(0.322 ns) = 6.951 ns; Loc. = LCCOMB_X27_Y17_N4; Fanout = 1; COMB Node = 'clockOut~11'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.088 ns" { clk clockOut~11 } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.695 ns) + CELL(3.006 ns) 11.652 ns clockOut 3 PIN PIN_A14 0 " "Info: 3: + IC(1.695 ns) + CELL(3.006 ns) = 11.652 ns; Loc. = PIN_A14; Fanout = 0; PIN Node = 'clockOut'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.701 ns" { clockOut~11 clockOut } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.191 ns ( 35.97 % ) " "Info: Total cell delay = 4.191 ns ( 35.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.461 ns ( 64.03 % ) " "Info: Total interconnect delay = 7.461 ns ( 64.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.652 ns" { clk clockOut~11 clockOut } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.652 ns" { clk clk~combout clockOut~11 clockOut } { 0.000ns 0.000ns 5.766ns 1.695ns } { 0.000ns 0.863ns 0.322ns 3.006ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "comb~12 Sensor1\[4\] clk 4.491 ns register " "Info: th for register \"comb~12\" (data pin = \"Sensor1\[4\]\", clock pin = \"clk\") is 4.491 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.194 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns clk 1 CLK PIN_B13 15 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_B13; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.729 ns) + CELL(0.602 ns) 7.194 ns comb~12 2 REG LCFF_X27_Y17_N15 1 " "Info: 2: + IC(5.729 ns) + CELL(0.602 ns) = 7.194 ns; Loc. = LCFF_X27_Y17_N15; Fanout = 1; REG Node = 'comb~12'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.331 ns" { clk comb~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.465 ns ( 20.36 % ) " "Info: Total cell delay = 1.465 ns ( 20.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.729 ns ( 79.64 % ) " "Info: Total interconnect delay = 5.729 ns ( 79.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.194 ns" { clk comb~12 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.194 ns" { clk clk~combout comb~12 } { 0.000ns 0.000ns 5.729ns } { 0.000ns 0.863ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } {  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.989 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns Sensor1\[4\] 1 PIN PIN_W12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_W12; Fanout = 1; PIN Node = 'Sensor1\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Sensor1[4] } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.545 ns) 2.893 ns outBuffer~633 2 COMB LCCOMB_X27_Y17_N14 2 " "Info: 2: + IC(1.342 ns) + CELL(0.545 ns) = 2.893 ns; Loc. = LCCOMB_X27_Y17_N14; Fanout = 2; COMB Node = 'outBuffer~633'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.887 ns" { Sensor1[4] outBuffer~633 } "NODE_NAME" } } { "FiberOptics_TX.vhd" "" { Text "G:/2nd Year/VDHL/Project 3- Fiber Optic System/FiberOptics_TX.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.989 ns comb~12 3 REG LCFF_X27_Y17_N15 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.989 ns; Loc. = LCFF_X27_Y17_N15; Fanout = 1; REG Node = 'comb~12'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.096 ns" { outBuffer~633 comb~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.647 ns ( 55.10 % ) " "Info: Total cell delay = 1.647 ns ( 55.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.342 ns ( 44.90 % ) " "Info: Total interconnect delay = 1.342 ns ( 44.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.989 ns" { Sensor1[4] outBuffer~633 comb~12 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.989 ns" { Sensor1[4] Sensor1[4]~combout outBuffer~633 comb~12 } { 0.000ns 0.000ns 1.342ns 0.000ns } { 0.000ns 1.006ns 0.545ns 0.096ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.194 ns" { clk comb~12 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.194 ns" { clk clk~combout comb~12 } { 0.000ns 0.000ns 5.729ns } { 0.000ns 0.863ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.989 ns" { Sensor1[4] outBuffer~633 comb~12 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.989 ns" { Sensor1[4] Sensor1[4]~combout outBuffer~633 comb~12 } { 0.000ns 0.000ns 1.342ns 0.000ns } { 0.000ns 1.006ns 0.545ns 0.096ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 09:07:31 2012 " "Info: Processing ended: Fri Nov 23 09:07:31 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
