#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun May  9 23:49:17 2021
# Process ID: 20164
# Current directory: F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.runs/OLED_test_oledCtrl_test_0_0_synth_1
# Command line: vivado.exe -log OLED_test_oledCtrl_test_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source OLED_test_oledCtrl_test_0_0.tcl
# Log file: F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.runs/OLED_test_oledCtrl_test_0_0_synth_1/OLED_test_oledCtrl_test_0_0.vds
# Journal file: F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.runs/OLED_test_oledCtrl_test_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source OLED_test_oledCtrl_test_0_0.tcl -notrace
Command: synth_design -top OLED_test_oledCtrl_test_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'OLED_test_oledCtrl_test_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11700
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1126.684 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'OLED_test_oledCtrl_test_0_0' [f:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.gen/sources_1/bd/OLED_test/ip/OLED_test_oledCtrl_test_0_0/synth/OLED_test_oledCtrl_test_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'oledCtrl_test' [F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.srcs/sources_1/new/oledCtrl_test.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.srcs/sources_1/new/debouncer.sv:23]
	Parameter MAX_DELAY bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (1#1) [F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.srcs/sources_1/new/debouncer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'oledCtrl' [F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.srcs/sources_1/new/oledCtrl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'SPI_ctrl' [F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.srcs/sources_1/new/SPI_ctrl.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'SPI_ctrl' (2#1) [F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.srcs/sources_1/new/SPI_ctrl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'delay100ms' [F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.srcs/sources_1/new/delay100ms.sv:24]
	Parameter DELAY_CNT bound to: 10000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay100ms' (3#1) [F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.srcs/sources_1/new/delay100ms.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.srcs/sources_1/new/oledCtrl.sv:104]
INFO: [Synth 8-6155] done synthesizing module 'oledCtrl' (4#1) [F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.srcs/sources_1/new/oledCtrl.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'oledCtrl_test' (5#1) [F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.srcs/sources_1/new/oledCtrl_test.v:23]
INFO: [Synth 8-6155] done synthesizing module 'OLED_test_oledCtrl_test_0_0' (6#1) [f:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.gen/sources_1/bd/OLED_test/ip/OLED_test_oledCtrl_test_0_0/synth/OLED_test_oledCtrl_test_0_0.v:58]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1126.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1126.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1126.684 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debouncer'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SPI_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'oledCtrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    RISE |                               01 |                               01
                    FALL |                               10 |                               11
                    HOLD |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'debouncer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   FRONT |                               01 |                               01
                   SHIFT |                               10 |                               10
                    BACK |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'SPI_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                  PWRON2 |                             0001 |                             0001
                  VBATON |                             0010 |                             0100
              PWRONDELAY |                             0011 |                             0101
               DISPLAYON |                             0100 |                             0110
                 SETFULL |                             0101 |                             0111
                 RUNNING |                             0110 |                             1000
              DISPLAYOFF |                             0111 |                             1001
             PWROFFDELAY |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'oledCtrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1126.684 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1150.504 ; gain = 23.820
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1154.895 ; gain = 28.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1164.055 ; gain = 37.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1164.055 ; gain = 37.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1164.055 ; gain = 37.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1164.055 ; gain = 37.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1164.055 ; gain = 37.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1164.055 ; gain = 37.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1164.055 ; gain = 37.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     6|
|2     |LUT1   |     2|
|3     |LUT2   |     7|
|4     |LUT3   |     9|
|5     |LUT4   |    18|
|6     |LUT5   |     9|
|7     |LUT6   |    33|
|8     |FDCE   |    32|
|9     |FDRE   |    18|
|10    |FDSE   |     3|
+------+-------+------+

Report Instance Areas: 
+------+--------------+--------------+------+
|      |Instance      |Module        |Cells |
+------+--------------+--------------+------+
|1     |top           |              |   137|
|2     |  inst        |oledCtrl_test |   137|
|3     |    DEB       |debouncer     |    14|
|4     |    DUT       |oledCtrl      |   123|
|5     |      DELAY   |delay100ms    |    63|
|6     |      OLED_SC |SPI_ctrl      |    48|
+------+--------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1164.055 ; gain = 37.371
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1164.055 ; gain = 37.371
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1164.055 ; gain = 37.371
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1167.062 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1272.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1272.664 ; gain = 145.980
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.runs/OLED_test_oledCtrl_test_0_0_synth_1/OLED_test_oledCtrl_test_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1679.566 ; gain = 406.902
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.runs/OLED_test_oledCtrl_test_0_0_synth_1/OLED_test_oledCtrl_test_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file OLED_test_oledCtrl_test_0_0_utilization_synth.rpt -pb OLED_test_oledCtrl_test_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May  9 23:49:57 2021...
