

Implementation tool: Xilinx Vivado v.2024.1
Project:             my_adder_ip
Solution:            hls
Device target:       xc7z020-clg400-1
Report date:         Sun Aug 11 22:39:09 +0800 2024

#=== Post-Implementation Resource usage ===
SLICE:           40
LUT:            128
FF:             148
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      NA
CP achieved post-implementation: NA
No Sequential Path
