INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadolearning/project10/project10.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadolearning/project10/project10.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadolearning/project10/project10.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadolearning/project10/project10.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadolearning/project10/project10.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadolearning/project10/project10.srcs/sources_1/new/mux_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadolearning/project10/project10.srcs/sources_1/new/mux_32b_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32b_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadolearning/project10/project10.srcs/sources_1/new/mux_5b_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_5b_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadolearning/project10/project10.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadolearning/project10/project10.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadolearning/project10/project10.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadolearning/project10/project10.srcs/sources_1/new/slt_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadolearning/project10/project10.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadolearning/project10/project10.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
