ARM GAS  /tmp/ccN9UjRp.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.cpp"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text._ZL12MX_GPIO_Initv,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	_ZL12MX_GPIO_Initv:
  26              		.fnstart
  27              	.LFB1999:
  28              		.file 1 "Core/Src/main.cpp"
   1:Core/Src/main.cpp **** /* USER CODE BEGIN Header */
   2:Core/Src/main.cpp **** /**
   3:Core/Src/main.cpp ****   ******************************************************************************
   4:Core/Src/main.cpp ****   * @file           : main.c
   5:Core/Src/main.cpp ****   * @brief          : Main program body
   6:Core/Src/main.cpp ****   ******************************************************************************
   7:Core/Src/main.cpp ****   * @attention
   8:Core/Src/main.cpp ****   *
   9:Core/Src/main.cpp ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.cpp ****   * All rights reserved.</center></h2>
  11:Core/Src/main.cpp ****   *
  12:Core/Src/main.cpp ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.cpp ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.cpp ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.cpp ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.cpp ****   *
  17:Core/Src/main.cpp ****   ******************************************************************************
  18:Core/Src/main.cpp ****   */
  19:Core/Src/main.cpp **** /* USER CODE END Header */
  20:Core/Src/main.cpp **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.cpp **** #include "main.h"
  22:Core/Src/main.cpp **** 
  23:Core/Src/main.cpp **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.cpp **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.cpp **** #include "oled.h"
  26:Core/Src/main.cpp **** #include "menu.hpp"
  27:Core/Src/main.cpp **** #include "adc.hpp"
  28:Core/Src/main.cpp **** #include "stm32f4xx_hal_conf.h"
  29:Core/Src/main.cpp **** #include "pin.hpp"
  30:Core/Src/main.cpp **** #include "sa818.h"
ARM GAS  /tmp/ccN9UjRp.s 			page 2


  31:Core/Src/main.cpp **** #include "uart.hpp"
  32:Core/Src/main.cpp **** #include "trigger.hpp"
  33:Core/Src/main.cpp **** #include "fatfs.h"
  34:Core/Src/main.cpp **** #include "wav_player.hpp"
  35:Core/Src/main.cpp **** /* USER CODE END Includes */
  36:Core/Src/main.cpp **** 
  37:Core/Src/main.cpp **** /* Private typedef -----------------------------------------------------------*/
  38:Core/Src/main.cpp **** /* USER CODE BEGIN PTD */
  39:Core/Src/main.cpp **** 
  40:Core/Src/main.cpp **** /* USER CODE END PTD */
  41:Core/Src/main.cpp **** 
  42:Core/Src/main.cpp **** /* Private define ------------------------------------------------------------*/
  43:Core/Src/main.cpp **** /* USER CODE BEGIN PD */
  44:Core/Src/main.cpp **** /* USER CODE END PD */
  45:Core/Src/main.cpp **** 
  46:Core/Src/main.cpp **** /* Private macro -------------------------------------------------------------*/
  47:Core/Src/main.cpp **** /* USER CODE BEGIN PM */
  48:Core/Src/main.cpp **** 
  49:Core/Src/main.cpp **** /* USER CODE END PM */
  50:Core/Src/main.cpp **** 
  51:Core/Src/main.cpp **** /* Private variables ---------------------------------------------------------*/
  52:Core/Src/main.cpp **** ADC_HandleTypeDef hadc1;
  53:Core/Src/main.cpp **** 
  54:Core/Src/main.cpp **** I2C_HandleTypeDef hi2c1;
  55:Core/Src/main.cpp **** I2C_HandleTypeDef hi2c3;
  56:Core/Src/main.cpp **** 
  57:Core/Src/main.cpp **** I2S_HandleTypeDef hi2s2;
  58:Core/Src/main.cpp **** I2S_HandleTypeDef hi2s3;
  59:Core/Src/main.cpp **** I2S_HandleTypeDef hi2s4;
  60:Core/Src/main.cpp **** 
  61:Core/Src/main.cpp **** SD_HandleTypeDef hsd;
  62:Core/Src/main.cpp **** 
  63:Core/Src/main.cpp **** SPI_HandleTypeDef hspi1;
  64:Core/Src/main.cpp **** SPI_HandleTypeDef hspi5;
  65:Core/Src/main.cpp **** 
  66:Core/Src/main.cpp **** TIM_HandleTypeDef htim5;
  67:Core/Src/main.cpp **** TIM_HandleTypeDef htim9;
  68:Core/Src/main.cpp **** TIM_HandleTypeDef htim10;
  69:Core/Src/main.cpp **** 
  70:Core/Src/main.cpp **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  71:Core/Src/main.cpp **** 
  72:Core/Src/main.cpp **** /* USER CODE BEGIN PV */
  73:Core/Src/main.cpp **** DMA_HandleTypeDef hdma_usart2_rx;
  74:Core/Src/main.cpp **** DMA_HandleTypeDef hdma_usart2_tx;
  75:Core/Src/main.cpp **** /* USER CODE END PV */
  76:Core/Src/main.cpp **** 
  77:Core/Src/main.cpp **** /* Private function prototypes -----------------------------------------------*/
  78:Core/Src/main.cpp **** void SystemClock_Config(void);
  79:Core/Src/main.cpp **** static void MX_GPIO_Init(void);
  80:Core/Src/main.cpp **** static void MX_I2C1_Init(void);
  81:Core/Src/main.cpp **** static void MX_I2C3_Init(void);
  82:Core/Src/main.cpp **** static void MX_I2S2_Init(void);
  83:Core/Src/main.cpp **** static void MX_I2S3_Init(void);
  84:Core/Src/main.cpp **** static void MX_I2S4_Init(void);
  85:Core/Src/main.cpp **** static void MX_SDIO_SD_Init(void);
  86:Core/Src/main.cpp **** static void MX_SPI1_Init(void);
  87:Core/Src/main.cpp **** static void MX_SPI5_Init(void);
ARM GAS  /tmp/ccN9UjRp.s 			page 3


  88:Core/Src/main.cpp **** static void MX_USB_OTG_FS_PCD_Init(void);
  89:Core/Src/main.cpp **** static void MX_ADC1_Init(void);
  90:Core/Src/main.cpp **** static void MX_TIM10_Init(void);
  91:Core/Src/main.cpp **** static void MX_TIM5_Init(void);
  92:Core/Src/main.cpp **** static void MX_TIM9_Init(void);
  93:Core/Src/main.cpp **** /* USER CODE BEGIN PFP */
  94:Core/Src/main.cpp **** 
  95:Core/Src/main.cpp **** /* USER CODE END PFP */
  96:Core/Src/main.cpp **** 
  97:Core/Src/main.cpp **** /* Private user code ---------------------------------------------------------*/
  98:Core/Src/main.cpp **** /* USER CODE BEGIN 0 */
  99:Core/Src/main.cpp **** oled oled1(&hi2c3,0x78,&htim10);
 100:Core/Src/main.cpp **** menu menu1(&oled1);
 101:Core/Src/main.cpp **** adc adc_bat(&hadc1);
 102:Core/Src/main.cpp **** pin radio_ptt(GPIOE,pin::PIN1,pin::out, pin::PullDown, pin::SPEED_LOW);
 103:Core/Src/main.cpp **** pin radio_pd(GPIOE,pin::PIN3,pin::out, pin::PullDown, pin::SPEED_LOW);
 104:Core/Src/main.cpp **** uart uart_sa818(uart::uart2,9600);
 105:Core/Src/main.cpp **** uart uart_pc(uart::uart1,115200);
 106:Core/Src/main.cpp **** sa818 sa8181(&uart_sa818, &radio_pd, &radio_ptt);
 107:Core/Src/main.cpp **** trigger triggerPB2(GPIOE,trigger::PIN2,trigger::NoPull);
 108:Core/Src/main.cpp **** wav_player wav_player1(i2s::I2S2); //codec to module is hoked up here
 109:Core/Src/main.cpp **** trigger button(GPIOD, trigger::PIN3, trigger::PullDown);
 110:Core/Src/main.cpp **** /* USER CODE END 0 */
 111:Core/Src/main.cpp **** 
 112:Core/Src/main.cpp **** /**
 113:Core/Src/main.cpp ****   * @brief  The application entry point.
 114:Core/Src/main.cpp ****   * @retval int
 115:Core/Src/main.cpp ****   */
 116:Core/Src/main.cpp **** int main(void)
 117:Core/Src/main.cpp **** {
 118:Core/Src/main.cpp ****   /* USER CODE BEGIN 1 */
 119:Core/Src/main.cpp **** 
 120:Core/Src/main.cpp ****   /* USER CODE END 1 */
 121:Core/Src/main.cpp **** 
 122:Core/Src/main.cpp ****   /* MCU Configuration--------------------------------------------------------*/
 123:Core/Src/main.cpp **** 
 124:Core/Src/main.cpp ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 125:Core/Src/main.cpp ****   HAL_Init();
 126:Core/Src/main.cpp **** 
 127:Core/Src/main.cpp ****   /* USER CODE BEGIN Init */
 128:Core/Src/main.cpp **** 
 129:Core/Src/main.cpp ****   /* USER CODE END Init */
 130:Core/Src/main.cpp **** 
 131:Core/Src/main.cpp ****   /* Configure the system clock */
 132:Core/Src/main.cpp ****   SystemClock_Config();
 133:Core/Src/main.cpp **** 
 134:Core/Src/main.cpp ****   /* USER CODE BEGIN SysInit */
 135:Core/Src/main.cpp **** 
 136:Core/Src/main.cpp ****   /* USER CODE END SysInit */
 137:Core/Src/main.cpp **** 
 138:Core/Src/main.cpp ****   /* Initialize all configured peripherals */
 139:Core/Src/main.cpp ****   MX_GPIO_Init();
 140:Core/Src/main.cpp ****   MX_I2C1_Init();
 141:Core/Src/main.cpp ****   MX_I2C3_Init();
 142:Core/Src/main.cpp ****   MX_I2S2_Init();
 143:Core/Src/main.cpp ****   MX_I2S3_Init();
 144:Core/Src/main.cpp ****   MX_I2S4_Init();
ARM GAS  /tmp/ccN9UjRp.s 			page 4


 145:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 146:Core/Src/main.cpp ****   MX_SPI1_Init();
 147:Core/Src/main.cpp ****   MX_SPI5_Init();
 148:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
 149:Core/Src/main.cpp ****   MX_ADC1_Init();
 150:Core/Src/main.cpp ****   MX_TIM10_Init();
 151:Core/Src/main.cpp ****   MX_TIM5_Init();
 152:Core/Src/main.cpp ****   MX_TIM9_Init();
 153:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 154:Core/Src/main.cpp ****   adc_bat.adc_setEquation(3.3*2/4096,0);
 155:Core/Src/main.cpp ****   oled1.init();
 156:Core/Src/main.cpp ****   radio_pd.init();
 157:Core/Src/main.cpp ****   radio_ptt.init();
 158:Core/Src/main.cpp ****   
 159:Core/Src/main.cpp ****   /* USER CODE END 2 */
 160:Core/Src/main.cpp **** 
 161:Core/Src/main.cpp ****   /* Infinite loop */
 162:Core/Src/main.cpp ****   /* USER CODE BEGIN WHILE */
 163:Core/Src/main.cpp ****   while (1)
 164:Core/Src/main.cpp ****   {
 165:Core/Src/main.cpp ****     /* USER CODE END WHILE */
 166:Core/Src/main.cpp **** 
 167:Core/Src/main.cpp ****     
 168:Core/Src/main.cpp **** 
 169:Core/Src/main.cpp ****     /* USER CODE BEGIN 3 */
 170:Core/Src/main.cpp ****   }
 171:Core/Src/main.cpp ****   /* USER CODE END 3 */
 172:Core/Src/main.cpp **** }
 173:Core/Src/main.cpp **** 
 174:Core/Src/main.cpp **** /**x
 175:Core/Src/main.cpp ****   * @brief System Clock Configuration
 176:Core/Src/main.cpp ****   * @retval None
 177:Core/Src/main.cpp ****   */
 178:Core/Src/main.cpp **** void SystemClock_Config(void)
 179:Core/Src/main.cpp **** {
 180:Core/Src/main.cpp ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 181:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 182:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 183:Core/Src/main.cpp **** 
 184:Core/Src/main.cpp ****   /** Configure the main internal regulator output voltage
 185:Core/Src/main.cpp ****   */
 186:Core/Src/main.cpp ****   __HAL_RCC_PWR_CLK_ENABLE();
 187:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 188:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 189:Core/Src/main.cpp ****   * in the RCC_OscInitTypeDef structure.
 190:Core/Src/main.cpp ****   */
 191:Core/Src/main.cpp ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 192:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 193:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 194:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 195:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
 196:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 197:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 198:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 199:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 200:Core/Src/main.cpp ****   {
 201:Core/Src/main.cpp ****     Error_Handler();
ARM GAS  /tmp/ccN9UjRp.s 			page 5


 202:Core/Src/main.cpp ****   }
 203:Core/Src/main.cpp ****   /** Initializes the CPU, AHB and APB buses clocks
 204:Core/Src/main.cpp ****   */
 205:Core/Src/main.cpp ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 206:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 207:Core/Src/main.cpp ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 208:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 209:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 210:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 211:Core/Src/main.cpp **** 
 212:Core/Src/main.cpp ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 213:Core/Src/main.cpp ****   {
 214:Core/Src/main.cpp ****     Error_Handler();
 215:Core/Src/main.cpp ****   }
 216:Core/Src/main.cpp ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 217:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 218:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 219:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 220:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 221:Core/Src/main.cpp ****   {
 222:Core/Src/main.cpp ****     Error_Handler();
 223:Core/Src/main.cpp ****   }
 224:Core/Src/main.cpp **** }
 225:Core/Src/main.cpp **** 
 226:Core/Src/main.cpp **** /**
 227:Core/Src/main.cpp ****   * @brief ADC1 Initialization Function
 228:Core/Src/main.cpp ****   * @param None
 229:Core/Src/main.cpp ****   * @retval None
 230:Core/Src/main.cpp ****   */
 231:Core/Src/main.cpp **** static void MX_ADC1_Init(void)
 232:Core/Src/main.cpp **** {
 233:Core/Src/main.cpp **** 
 234:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 0 */
 235:Core/Src/main.cpp **** 
 236:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 0 */
 237:Core/Src/main.cpp **** 
 238:Core/Src/main.cpp ****   ADC_ChannelConfTypeDef sConfig = {0};
 239:Core/Src/main.cpp **** 
 240:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 1 */
 241:Core/Src/main.cpp **** 
 242:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 1 */
 243:Core/Src/main.cpp ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 244:Core/Src/main.cpp ****   */
 245:Core/Src/main.cpp ****   hadc1.Instance = ADC1;
 246:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 247:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 248:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 249:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 250:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 251:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 252:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 253:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 254:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
 255:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 256:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 257:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 258:Core/Src/main.cpp ****   {
ARM GAS  /tmp/ccN9UjRp.s 			page 6


 259:Core/Src/main.cpp ****     Error_Handler();
 260:Core/Src/main.cpp ****   }
 261:Core/Src/main.cpp ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 262:Core/Src/main.cpp ****   */
 263:Core/Src/main.cpp ****   sConfig.Channel = ADC_CHANNEL_10;
 264:Core/Src/main.cpp ****   sConfig.Rank = 1;
 265:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 266:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 267:Core/Src/main.cpp ****   {
 268:Core/Src/main.cpp ****     Error_Handler();
 269:Core/Src/main.cpp ****   }
 270:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 2 */
 271:Core/Src/main.cpp **** 
 272:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 2 */
 273:Core/Src/main.cpp **** 
 274:Core/Src/main.cpp **** }
 275:Core/Src/main.cpp **** 
 276:Core/Src/main.cpp **** /**
 277:Core/Src/main.cpp ****   * @brief I2C1 Initialization Function
 278:Core/Src/main.cpp ****   * @param None
 279:Core/Src/main.cpp ****   * @retval None
 280:Core/Src/main.cpp ****   */
 281:Core/Src/main.cpp **** static void MX_I2C1_Init(void)
 282:Core/Src/main.cpp **** {
 283:Core/Src/main.cpp **** 
 284:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 0 */
 285:Core/Src/main.cpp **** 
 286:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 0 */
 287:Core/Src/main.cpp **** 
 288:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 1 */
 289:Core/Src/main.cpp **** 
 290:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 1 */
 291:Core/Src/main.cpp ****   hi2c1.Instance = I2C1;
 292:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
 293:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 294:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 295:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 296:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 297:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 298:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 299:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 300:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 301:Core/Src/main.cpp ****   {
 302:Core/Src/main.cpp ****     Error_Handler();
 303:Core/Src/main.cpp ****   }
 304:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 2 */
 305:Core/Src/main.cpp **** 
 306:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 2 */
 307:Core/Src/main.cpp **** 
 308:Core/Src/main.cpp **** }
 309:Core/Src/main.cpp **** 
 310:Core/Src/main.cpp **** /**
 311:Core/Src/main.cpp ****   * @brief I2C3 Initialization Function
 312:Core/Src/main.cpp ****   * @param None
 313:Core/Src/main.cpp ****   * @retval None
 314:Core/Src/main.cpp ****   */
 315:Core/Src/main.cpp **** static void MX_I2C3_Init(void)
ARM GAS  /tmp/ccN9UjRp.s 			page 7


 316:Core/Src/main.cpp **** {
 317:Core/Src/main.cpp **** 
 318:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 0 */
 319:Core/Src/main.cpp **** 
 320:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 0 */
 321:Core/Src/main.cpp **** 
 322:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 1 */
 323:Core/Src/main.cpp **** 
 324:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 1 */
 325:Core/Src/main.cpp ****   hi2c3.Instance = I2C3;
 326:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 327:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 328:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 329:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 330:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 331:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
 332:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 333:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 334:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 335:Core/Src/main.cpp ****   {
 336:Core/Src/main.cpp ****     Error_Handler();
 337:Core/Src/main.cpp ****   }
 338:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 2 */
 339:Core/Src/main.cpp **** 
 340:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 2 */
 341:Core/Src/main.cpp **** 
 342:Core/Src/main.cpp **** }
 343:Core/Src/main.cpp **** 
 344:Core/Src/main.cpp **** /**
 345:Core/Src/main.cpp ****   * @brief I2S2 Initialization Function
 346:Core/Src/main.cpp ****   * @param None
 347:Core/Src/main.cpp ****   * @retval None
 348:Core/Src/main.cpp ****   */
 349:Core/Src/main.cpp **** static void MX_I2S2_Init(void)
 350:Core/Src/main.cpp **** {
 351:Core/Src/main.cpp **** 
 352:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 0 */
 353:Core/Src/main.cpp **** 
 354:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 0 */
 355:Core/Src/main.cpp **** 
 356:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 1 */
 357:Core/Src/main.cpp **** 
 358:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 1 */
 359:Core/Src/main.cpp ****   hi2s2.Instance = SPI2;
 360:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 361:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 362:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 363:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 364:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 365:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 366:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 367:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 368:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 369:Core/Src/main.cpp ****   {
 370:Core/Src/main.cpp ****     Error_Handler();
 371:Core/Src/main.cpp ****   }
 372:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 2 */
ARM GAS  /tmp/ccN9UjRp.s 			page 8


 373:Core/Src/main.cpp **** 
 374:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 2 */
 375:Core/Src/main.cpp **** 
 376:Core/Src/main.cpp **** }
 377:Core/Src/main.cpp **** 
 378:Core/Src/main.cpp **** /**
 379:Core/Src/main.cpp ****   * @brief I2S3 Initialization Function
 380:Core/Src/main.cpp ****   * @param None
 381:Core/Src/main.cpp ****   * @retval None
 382:Core/Src/main.cpp ****   */
 383:Core/Src/main.cpp **** static void MX_I2S3_Init(void)
 384:Core/Src/main.cpp **** {
 385:Core/Src/main.cpp **** 
 386:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 0 */
 387:Core/Src/main.cpp **** 
 388:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 0 */
 389:Core/Src/main.cpp **** 
 390:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 1 */
 391:Core/Src/main.cpp **** 
 392:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 1 */
 393:Core/Src/main.cpp ****   hi2s3.Instance = SPI3;
 394:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 395:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 396:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 397:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 398:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 399:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 400:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 401:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 402:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 403:Core/Src/main.cpp ****   {
 404:Core/Src/main.cpp ****     Error_Handler();
 405:Core/Src/main.cpp ****   }
 406:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 2 */
 407:Core/Src/main.cpp **** 
 408:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 2 */
 409:Core/Src/main.cpp **** 
 410:Core/Src/main.cpp **** }
 411:Core/Src/main.cpp **** 
 412:Core/Src/main.cpp **** /**
 413:Core/Src/main.cpp ****   * @brief I2S4 Initialization Function
 414:Core/Src/main.cpp ****   * @param None
 415:Core/Src/main.cpp ****   * @retval None
 416:Core/Src/main.cpp ****   */
 417:Core/Src/main.cpp **** static void MX_I2S4_Init(void)
 418:Core/Src/main.cpp **** {
 419:Core/Src/main.cpp **** 
 420:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 0 */
 421:Core/Src/main.cpp **** 
 422:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 0 */
 423:Core/Src/main.cpp **** 
 424:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 1 */
 425:Core/Src/main.cpp **** 
 426:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 1 */
 427:Core/Src/main.cpp ****   hi2s4.Instance = SPI4;
 428:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
 429:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
ARM GAS  /tmp/ccN9UjRp.s 			page 9


 430:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
 431:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 432:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 433:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 434:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
 435:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 436:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 437:Core/Src/main.cpp ****   {
 438:Core/Src/main.cpp ****     Error_Handler();
 439:Core/Src/main.cpp ****   }
 440:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 2 */
 441:Core/Src/main.cpp **** 
 442:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 2 */
 443:Core/Src/main.cpp **** 
 444:Core/Src/main.cpp **** }
 445:Core/Src/main.cpp **** 
 446:Core/Src/main.cpp **** /**
 447:Core/Src/main.cpp ****   * @brief SDIO Initialization Function
 448:Core/Src/main.cpp ****   * @param None
 449:Core/Src/main.cpp ****   * @retval None
 450:Core/Src/main.cpp ****   */
 451:Core/Src/main.cpp **** static void MX_SDIO_SD_Init(void)
 452:Core/Src/main.cpp **** {
 453:Core/Src/main.cpp **** 
 454:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 0 */
 455:Core/Src/main.cpp **** 
 456:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 0 */
 457:Core/Src/main.cpp **** 
 458:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 1 */
 459:Core/Src/main.cpp **** 
 460:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 1 */
 461:Core/Src/main.cpp ****   hsd.Instance = SDIO;
 462:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 463:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 464:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 465:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 466:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 467:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 468:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
 469:Core/Src/main.cpp ****   {
 470:Core/Src/main.cpp ****     Error_Handler();
 471:Core/Src/main.cpp ****   }
 472:Core/Src/main.cpp ****   if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 473:Core/Src/main.cpp ****   {
 474:Core/Src/main.cpp ****     Error_Handler();
 475:Core/Src/main.cpp ****   }
 476:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 2 */
 477:Core/Src/main.cpp **** 
 478:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 2 */
 479:Core/Src/main.cpp **** 
 480:Core/Src/main.cpp **** }
 481:Core/Src/main.cpp **** 
 482:Core/Src/main.cpp **** /**
 483:Core/Src/main.cpp ****   * @brief SPI1 Initialization Function
 484:Core/Src/main.cpp ****   * @param None
 485:Core/Src/main.cpp ****   * @retval None
 486:Core/Src/main.cpp ****   */
ARM GAS  /tmp/ccN9UjRp.s 			page 10


 487:Core/Src/main.cpp **** static void MX_SPI1_Init(void)
 488:Core/Src/main.cpp **** {
 489:Core/Src/main.cpp **** 
 490:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 0 */
 491:Core/Src/main.cpp **** 
 492:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 0 */
 493:Core/Src/main.cpp **** 
 494:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 1 */
 495:Core/Src/main.cpp **** 
 496:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 1 */
 497:Core/Src/main.cpp ****   /* SPI1 parameter configuration*/
 498:Core/Src/main.cpp ****   hspi1.Instance = SPI1;
 499:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 500:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 501:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 502:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 503:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 504:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 505:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 506:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 507:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 508:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 509:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 510:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 511:Core/Src/main.cpp ****   {
 512:Core/Src/main.cpp ****     Error_Handler();
 513:Core/Src/main.cpp ****   }
 514:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 2 */
 515:Core/Src/main.cpp **** 
 516:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 2 */
 517:Core/Src/main.cpp **** 
 518:Core/Src/main.cpp **** }
 519:Core/Src/main.cpp **** 
 520:Core/Src/main.cpp **** /**
 521:Core/Src/main.cpp ****   * @brief SPI5 Initialization Function
 522:Core/Src/main.cpp ****   * @param None
 523:Core/Src/main.cpp ****   * @retval None
 524:Core/Src/main.cpp ****   */
 525:Core/Src/main.cpp **** static void MX_SPI5_Init(void)
 526:Core/Src/main.cpp **** {
 527:Core/Src/main.cpp **** 
 528:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 0 */
 529:Core/Src/main.cpp **** 
 530:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 0 */
 531:Core/Src/main.cpp **** 
 532:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 1 */
 533:Core/Src/main.cpp **** 
 534:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 1 */
 535:Core/Src/main.cpp ****   /* SPI5 parameter configuration*/
 536:Core/Src/main.cpp ****   hspi5.Instance = SPI5;
 537:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 538:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 539:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 540:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 541:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 542:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 543:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
ARM GAS  /tmp/ccN9UjRp.s 			page 11


 544:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 545:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 546:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 547:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
 548:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 549:Core/Src/main.cpp ****   {
 550:Core/Src/main.cpp ****     Error_Handler();
 551:Core/Src/main.cpp ****   }
 552:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 2 */
 553:Core/Src/main.cpp **** 
 554:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 2 */
 555:Core/Src/main.cpp **** 
 556:Core/Src/main.cpp **** }
 557:Core/Src/main.cpp **** 
 558:Core/Src/main.cpp **** /**
 559:Core/Src/main.cpp ****   * @brief TIM5 Initialization Function
 560:Core/Src/main.cpp ****   * @param None
 561:Core/Src/main.cpp ****   * @retval None
 562:Core/Src/main.cpp ****   */
 563:Core/Src/main.cpp **** static void MX_TIM5_Init(void)
 564:Core/Src/main.cpp **** {
 565:Core/Src/main.cpp **** 
 566:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 0 */
 567:Core/Src/main.cpp **** 
 568:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 0 */
 569:Core/Src/main.cpp **** 
 570:Core/Src/main.cpp ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 571:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 572:Core/Src/main.cpp **** 
 573:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 1 */
 574:Core/Src/main.cpp **** 
 575:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 1 */
 576:Core/Src/main.cpp ****   htim5.Instance = TIM5;
 577:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 578:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 579:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
 580:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 581:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 582:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 583:Core/Src/main.cpp ****   {
 584:Core/Src/main.cpp ****     Error_Handler();
 585:Core/Src/main.cpp ****   }
 586:Core/Src/main.cpp ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 587:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 588:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 589:Core/Src/main.cpp ****   {
 590:Core/Src/main.cpp ****     Error_Handler();
 591:Core/Src/main.cpp ****   }
 592:Core/Src/main.cpp ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 593:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 594:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 595:Core/Src/main.cpp ****   {
 596:Core/Src/main.cpp ****     Error_Handler();
 597:Core/Src/main.cpp ****   }
 598:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 2 */
 599:Core/Src/main.cpp **** 
 600:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 2 */
ARM GAS  /tmp/ccN9UjRp.s 			page 12


 601:Core/Src/main.cpp **** 
 602:Core/Src/main.cpp **** }
 603:Core/Src/main.cpp **** 
 604:Core/Src/main.cpp **** /**
 605:Core/Src/main.cpp ****   * @brief TIM9 Initialization Function
 606:Core/Src/main.cpp ****   * @param None
 607:Core/Src/main.cpp ****   * @retval None
 608:Core/Src/main.cpp ****   */
 609:Core/Src/main.cpp **** static void MX_TIM9_Init(void)
 610:Core/Src/main.cpp **** {
 611:Core/Src/main.cpp **** 
 612:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 0 */
 613:Core/Src/main.cpp **** 
 614:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 0 */
 615:Core/Src/main.cpp **** 
 616:Core/Src/main.cpp ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 617:Core/Src/main.cpp **** 
 618:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 1 */
 619:Core/Src/main.cpp **** 
 620:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 1 */
 621:Core/Src/main.cpp ****   htim9.Instance = TIM9;
 622:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
 623:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 624:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
 625:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 626:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 627:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 628:Core/Src/main.cpp ****   {
 629:Core/Src/main.cpp ****     Error_Handler();
 630:Core/Src/main.cpp ****   }
 631:Core/Src/main.cpp ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 632:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 633:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 634:Core/Src/main.cpp ****   {
 635:Core/Src/main.cpp ****     Error_Handler();
 636:Core/Src/main.cpp ****   }
 637:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 2 */
 638:Core/Src/main.cpp **** 
 639:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 2 */
 640:Core/Src/main.cpp **** 
 641:Core/Src/main.cpp **** }
 642:Core/Src/main.cpp **** 
 643:Core/Src/main.cpp **** /**
 644:Core/Src/main.cpp ****   * @brief TIM10 Initialization Function
 645:Core/Src/main.cpp ****   * @param None
 646:Core/Src/main.cpp ****   * @retval None
 647:Core/Src/main.cpp ****   */
 648:Core/Src/main.cpp **** static void MX_TIM10_Init(void)
 649:Core/Src/main.cpp **** {
 650:Core/Src/main.cpp **** 
 651:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 0 */
 652:Core/Src/main.cpp **** 
 653:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 0 */
 654:Core/Src/main.cpp **** 
 655:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 1 */
 656:Core/Src/main.cpp **** 
 657:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 1 */
ARM GAS  /tmp/ccN9UjRp.s 			page 13


 658:Core/Src/main.cpp ****   htim10.Instance = TIM10;
 659:Core/Src/main.cpp ****   htim10.Init.Prescaler = 35;
 660:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 661:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 662:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 663:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 664:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 665:Core/Src/main.cpp ****   {
 666:Core/Src/main.cpp ****     Error_Handler();
 667:Core/Src/main.cpp ****   }
 668:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 2 */
 669:Core/Src/main.cpp **** 
 670:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 2 */
 671:Core/Src/main.cpp **** 
 672:Core/Src/main.cpp **** }
 673:Core/Src/main.cpp **** 
 674:Core/Src/main.cpp **** /**
 675:Core/Src/main.cpp ****   * @brief USB_OTG_FS Initialization Function
 676:Core/Src/main.cpp ****   * @param None
 677:Core/Src/main.cpp ****   * @retval None
 678:Core/Src/main.cpp ****   */
 679:Core/Src/main.cpp **** static void MX_USB_OTG_FS_PCD_Init(void)
 680:Core/Src/main.cpp **** {
 681:Core/Src/main.cpp **** 
 682:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 683:Core/Src/main.cpp **** 
 684:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 0 */
 685:Core/Src/main.cpp **** 
 686:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 687:Core/Src/main.cpp **** 
 688:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 1 */
 689:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 690:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 691:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 692:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 693:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 694:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 695:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 696:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 697:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 698:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 699:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 700:Core/Src/main.cpp ****   {
 701:Core/Src/main.cpp ****     Error_Handler();
 702:Core/Src/main.cpp ****   }
 703:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 704:Core/Src/main.cpp **** 
 705:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 2 */
 706:Core/Src/main.cpp **** 
 707:Core/Src/main.cpp **** }
 708:Core/Src/main.cpp **** 
 709:Core/Src/main.cpp **** /**
 710:Core/Src/main.cpp ****   * @brief GPIO Initialization Function
 711:Core/Src/main.cpp ****   * @param None
 712:Core/Src/main.cpp ****   * @retval None
 713:Core/Src/main.cpp ****   */
 714:Core/Src/main.cpp **** static void MX_GPIO_Init(void)
ARM GAS  /tmp/ccN9UjRp.s 			page 14


 715:Core/Src/main.cpp **** {
  29              		.loc 1 715 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  34              		.save {r4, r5, r6, r7, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 20
  37              		.cfi_offset 4, -20
  38              		.cfi_offset 5, -16
  39              		.cfi_offset 6, -12
  40              		.cfi_offset 7, -8
  41              		.cfi_offset 14, -4
  42              		.pad #52
  43 0002 8DB0     		sub	sp, sp, #52
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 72
 716:Core/Src/main.cpp ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  46              		.loc 1 716 3 view .LVU1
  47              		.loc 1 716 20 is_stmt 0 view .LVU2
  48 0004 0024     		movs	r4, #0
  49 0006 0794     		str	r4, [sp, #28]
  50 0008 0894     		str	r4, [sp, #32]
  51 000a 0994     		str	r4, [sp, #36]
  52 000c 0A94     		str	r4, [sp, #40]
  53 000e 0B94     		str	r4, [sp, #44]
 717:Core/Src/main.cpp **** 
 718:Core/Src/main.cpp ****   /* GPIO Ports Clock Enable */
 719:Core/Src/main.cpp ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  54              		.loc 1 719 3 is_stmt 1 view .LVU3
  55              	.LBB4:
  56              		.loc 1 719 3 view .LVU4
  57 0010 0194     		str	r4, [sp, #4]
  58              		.loc 1 719 3 view .LVU5
  59 0012 3A4B     		ldr	r3, .L3
  60 0014 1A6B     		ldr	r2, [r3, #48]
  61 0016 42F01002 		orr	r2, r2, #16
  62 001a 1A63     		str	r2, [r3, #48]
  63              		.loc 1 719 3 view .LVU6
  64 001c 1A6B     		ldr	r2, [r3, #48]
  65 001e 02F01002 		and	r2, r2, #16
  66 0022 0192     		str	r2, [sp, #4]
  67              		.loc 1 719 3 view .LVU7
  68 0024 019A     		ldr	r2, [sp, #4]
  69              	.LBE4:
 720:Core/Src/main.cpp ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  70              		.loc 1 720 3 view .LVU8
  71              	.LBB5:
  72              		.loc 1 720 3 view .LVU9
  73 0026 0294     		str	r4, [sp, #8]
  74              		.loc 1 720 3 view .LVU10
  75 0028 1A6B     		ldr	r2, [r3, #48]
  76 002a 42F00402 		orr	r2, r2, #4
  77 002e 1A63     		str	r2, [r3, #48]
  78              		.loc 1 720 3 view .LVU11
  79 0030 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /tmp/ccN9UjRp.s 			page 15


  80 0032 02F00402 		and	r2, r2, #4
  81 0036 0292     		str	r2, [sp, #8]
  82              		.loc 1 720 3 view .LVU12
  83 0038 029A     		ldr	r2, [sp, #8]
  84              	.LBE5:
 721:Core/Src/main.cpp ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  85              		.loc 1 721 3 view .LVU13
  86              	.LBB6:
  87              		.loc 1 721 3 view .LVU14
  88 003a 0394     		str	r4, [sp, #12]
  89              		.loc 1 721 3 view .LVU15
  90 003c 1A6B     		ldr	r2, [r3, #48]
  91 003e 42F08002 		orr	r2, r2, #128
  92 0042 1A63     		str	r2, [r3, #48]
  93              		.loc 1 721 3 view .LVU16
  94 0044 1A6B     		ldr	r2, [r3, #48]
  95 0046 02F08002 		and	r2, r2, #128
  96 004a 0392     		str	r2, [sp, #12]
  97              		.loc 1 721 3 view .LVU17
  98 004c 039A     		ldr	r2, [sp, #12]
  99              	.LBE6:
 722:Core/Src/main.cpp ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 100              		.loc 1 722 3 view .LVU18
 101              	.LBB7:
 102              		.loc 1 722 3 view .LVU19
 103 004e 0494     		str	r4, [sp, #16]
 104              		.loc 1 722 3 view .LVU20
 105 0050 1A6B     		ldr	r2, [r3, #48]
 106 0052 42F00102 		orr	r2, r2, #1
 107 0056 1A63     		str	r2, [r3, #48]
 108              		.loc 1 722 3 view .LVU21
 109 0058 1A6B     		ldr	r2, [r3, #48]
 110 005a 02F00102 		and	r2, r2, #1
 111 005e 0492     		str	r2, [sp, #16]
 112              		.loc 1 722 3 view .LVU22
 113 0060 049A     		ldr	r2, [sp, #16]
 114              	.LBE7:
 723:Core/Src/main.cpp ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 115              		.loc 1 723 3 view .LVU23
 116              	.LBB8:
 117              		.loc 1 723 3 view .LVU24
 118 0062 0594     		str	r4, [sp, #20]
 119              		.loc 1 723 3 view .LVU25
 120 0064 1A6B     		ldr	r2, [r3, #48]
 121 0066 42F00202 		orr	r2, r2, #2
 122 006a 1A63     		str	r2, [r3, #48]
 123              		.loc 1 723 3 view .LVU26
 124 006c 1A6B     		ldr	r2, [r3, #48]
 125 006e 02F00202 		and	r2, r2, #2
 126 0072 0592     		str	r2, [sp, #20]
 127              		.loc 1 723 3 view .LVU27
 128 0074 059A     		ldr	r2, [sp, #20]
 129              	.LBE8:
 724:Core/Src/main.cpp ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 130              		.loc 1 724 3 view .LVU28
 131              	.LBB9:
 132              		.loc 1 724 3 view .LVU29
ARM GAS  /tmp/ccN9UjRp.s 			page 16


 133 0076 0694     		str	r4, [sp, #24]
 134              		.loc 1 724 3 view .LVU30
 135 0078 1A6B     		ldr	r2, [r3, #48]
 136 007a 42F00802 		orr	r2, r2, #8
 137 007e 1A63     		str	r2, [r3, #48]
 138              		.loc 1 724 3 view .LVU31
 139 0080 1B6B     		ldr	r3, [r3, #48]
 140 0082 03F00803 		and	r3, r3, #8
 141 0086 0693     		str	r3, [sp, #24]
 142              		.loc 1 724 3 view .LVU32
 143 0088 069B     		ldr	r3, [sp, #24]
 144              	.LBE9:
 725:Core/Src/main.cpp **** 
 726:Core/Src/main.cpp ****   /*Configure GPIO pin Output Level */
 727:Core/Src/main.cpp ****   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8
 145              		.loc 1 727 3 view .LVU33
 146              		.loc 1 727 20 is_stmt 0 view .LVU34
 147 008a 1D4F     		ldr	r7, .L3+4
 148 008c 2246     		mov	r2, r4
 149 008e 4FF4F561 		mov	r1, #1960
 150 0092 3846     		mov	r0, r7
 151 0094 FFF7FEFF 		bl	HAL_GPIO_WritePin
 152              	.LVL0:
 728:Core/Src/main.cpp ****                           |GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 729:Core/Src/main.cpp **** 
 730:Core/Src/main.cpp ****   /*Configure GPIO pin Output Level */
 731:Core/Src/main.cpp ****   HAL_GPIO_WritePin(GPIOD, key_1_Pin|key_2_Pin|key_3_Pin|key_4_Pin
 153              		.loc 1 731 3 is_stmt 1 view .LVU35
 154              		.loc 1 731 20 is_stmt 0 view .LVU36
 155 0098 1A4D     		ldr	r5, .L3+8
 156 009a 2246     		mov	r2, r4
 157 009c 47F61101 		movw	r1, #30737
 158 00a0 2846     		mov	r0, r5
 159 00a2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 160              	.LVL1:
 732:Core/Src/main.cpp ****                           |GPIO_PIN_0|GPIO_PIN_4, GPIO_PIN_RESET);
 733:Core/Src/main.cpp **** 
 734:Core/Src/main.cpp ****   /*Configure GPIO pins : PE3 PE5 PE7 PE8
 735:Core/Src/main.cpp ****                            PE9 PE10 */
 736:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8
 161              		.loc 1 736 3 is_stmt 1 view .LVU37
 162              		.loc 1 736 23 is_stmt 0 view .LVU38
 163 00a6 4FF4F563 		mov	r3, #1960
 164 00aa 0793     		str	r3, [sp, #28]
 737:Core/Src/main.cpp ****                           |GPIO_PIN_9|GPIO_PIN_10;
 738:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 165              		.loc 1 738 3 is_stmt 1 view .LVU39
 166              		.loc 1 738 24 is_stmt 0 view .LVU40
 167 00ac 0126     		movs	r6, #1
 168 00ae 0896     		str	r6, [sp, #32]
 739:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 169              		.loc 1 739 3 is_stmt 1 view .LVU41
 170              		.loc 1 739 24 is_stmt 0 view .LVU42
 171 00b0 0994     		str	r4, [sp, #36]
 740:Core/Src/main.cpp ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 172              		.loc 1 740 3 is_stmt 1 view .LVU43
 173              		.loc 1 740 25 is_stmt 0 view .LVU44
ARM GAS  /tmp/ccN9UjRp.s 			page 17


 174 00b2 0A94     		str	r4, [sp, #40]
 741:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 175              		.loc 1 741 3 is_stmt 1 view .LVU45
 176              		.loc 1 741 16 is_stmt 0 view .LVU46
 177 00b4 07A9     		add	r1, sp, #28
 178 00b6 3846     		mov	r0, r7
 179 00b8 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL2:
 742:Core/Src/main.cpp **** 
 743:Core/Src/main.cpp ****   /*Configure GPIO pin : key_ok_Pin */
 744:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = key_ok_Pin;
 181              		.loc 1 744 3 is_stmt 1 view .LVU47
 182              		.loc 1 744 23 is_stmt 0 view .LVU48
 183 00bc 4FF40043 		mov	r3, #32768
 184 00c0 0793     		str	r3, [sp, #28]
 745:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 185              		.loc 1 745 3 is_stmt 1 view .LVU49
 186              		.loc 1 745 24 is_stmt 0 view .LVU50
 187 00c2 0894     		str	r4, [sp, #32]
 746:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 188              		.loc 1 746 3 is_stmt 1 view .LVU51
 189              		.loc 1 746 24 is_stmt 0 view .LVU52
 190 00c4 0223     		movs	r3, #2
 191 00c6 0993     		str	r3, [sp, #36]
 747:Core/Src/main.cpp ****   HAL_GPIO_Init(key_ok_GPIO_Port, &GPIO_InitStruct);
 192              		.loc 1 747 3 is_stmt 1 view .LVU53
 193              		.loc 1 747 16 is_stmt 0 view .LVU54
 194 00c8 07A9     		add	r1, sp, #28
 195 00ca 0F48     		ldr	r0, .L3+12
 196 00cc FFF7FEFF 		bl	HAL_GPIO_Init
 197              	.LVL3:
 748:Core/Src/main.cpp **** 
 749:Core/Src/main.cpp ****   /*Configure GPIO pins : keyin_4_Pin keyin_3_Pin keyin_2_Pin keyin_1_Pin
 750:Core/Src/main.cpp ****                            PD1 PD3 */
 751:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = keyin_4_Pin|keyin_3_Pin|keyin_2_Pin|keyin_1_Pin
 198              		.loc 1 751 3 is_stmt 1 view .LVU55
 199              		.loc 1 751 23 is_stmt 0 view .LVU56
 200 00d0 48F20A73 		movw	r3, #34570
 201 00d4 0793     		str	r3, [sp, #28]
 752:Core/Src/main.cpp ****                           |GPIO_PIN_1|GPIO_PIN_3;
 753:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 202              		.loc 1 753 3 is_stmt 1 view .LVU57
 203              		.loc 1 753 24 is_stmt 0 view .LVU58
 204 00d6 0894     		str	r4, [sp, #32]
 754:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 205              		.loc 1 754 3 is_stmt 1 view .LVU59
 206              		.loc 1 754 24 is_stmt 0 view .LVU60
 207 00d8 0996     		str	r6, [sp, #36]
 755:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 208              		.loc 1 755 3 is_stmt 1 view .LVU61
 209              		.loc 1 755 16 is_stmt 0 view .LVU62
 210 00da 07A9     		add	r1, sp, #28
 211 00dc 2846     		mov	r0, r5
 212 00de FFF7FEFF 		bl	HAL_GPIO_Init
 213              	.LVL4:
 756:Core/Src/main.cpp **** 
 757:Core/Src/main.cpp ****   /*Configure GPIO pins : key_1_Pin key_2_Pin key_3_Pin key_4_Pin
ARM GAS  /tmp/ccN9UjRp.s 			page 18


 758:Core/Src/main.cpp ****                            PD0 PD4 */
 759:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = key_1_Pin|key_2_Pin|key_3_Pin|key_4_Pin
 214              		.loc 1 759 3 is_stmt 1 view .LVU63
 215              		.loc 1 759 23 is_stmt 0 view .LVU64
 216 00e2 47F61103 		movw	r3, #30737
 217 00e6 0793     		str	r3, [sp, #28]
 760:Core/Src/main.cpp ****                           |GPIO_PIN_0|GPIO_PIN_4;
 761:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 218              		.loc 1 761 3 is_stmt 1 view .LVU65
 219              		.loc 1 761 24 is_stmt 0 view .LVU66
 220 00e8 0896     		str	r6, [sp, #32]
 762:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 221              		.loc 1 762 3 is_stmt 1 view .LVU67
 222              		.loc 1 762 24 is_stmt 0 view .LVU68
 223 00ea 0994     		str	r4, [sp, #36]
 763:Core/Src/main.cpp ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 224              		.loc 1 763 3 is_stmt 1 view .LVU69
 225              		.loc 1 763 25 is_stmt 0 view .LVU70
 226 00ec 0A94     		str	r4, [sp, #40]
 764:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 227              		.loc 1 764 3 is_stmt 1 view .LVU71
 228              		.loc 1 764 16 is_stmt 0 view .LVU72
 229 00ee 07A9     		add	r1, sp, #28
 230 00f0 2846     		mov	r0, r5
 231 00f2 FFF7FEFF 		bl	HAL_GPIO_Init
 232              	.LVL5:
 765:Core/Src/main.cpp **** 
 766:Core/Src/main.cpp **** }
 233              		.loc 1 766 1 view .LVU73
 234 00f6 0DB0     		add	sp, sp, #52
 235              	.LCFI2:
 236              		.cfi_def_cfa_offset 20
 237              		@ sp needed
 238 00f8 F0BD     		pop	{r4, r5, r6, r7, pc}
 239              	.L4:
 240 00fa 00BF     		.align	2
 241              	.L3:
 242 00fc 00380240 		.word	1073887232
 243 0100 00100240 		.word	1073876992
 244 0104 000C0240 		.word	1073875968
 245 0108 00040240 		.word	1073873920
 246              		.cfi_endproc
 247              	.LFE1999:
 248              		.fnend
 250              		.section	.text._Z41__static_initialization_and_destruction_0ii,"ax",%progbits
 251              		.align	1
 252              		.syntax unified
 253              		.thumb
 254              		.thumb_func
 255              		.fpu fpv4-sp-d16
 257              	_Z41__static_initialization_and_destruction_0ii:
 258              		.fnstart
 259              	.LVL6:
 260              	.LFB2485:
 767:Core/Src/main.cpp **** 
 768:Core/Src/main.cpp **** /* USER CODE BEGIN 4 */
 769:Core/Src/main.cpp **** uint8_t ok_debounce=0;
ARM GAS  /tmp/ccN9UjRp.s 			page 19


 770:Core/Src/main.cpp **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 771:Core/Src/main.cpp **** {
 772:Core/Src/main.cpp ****   //TODO Check on the htime10 setup 
 773:Core/Src/main.cpp ****   if(htim->Instance==htim10.Instance) //htim10 is now setup to refresh 15 times a second 
 774:Core/Src/main.cpp ****   {
 775:Core/Src/main.cpp ****     //Debounce OK
 776:Core/Src/main.cpp ****     if(HAL_GPIO_ReadPin(key_ok_GPIO_Port,key_ok_Pin))
 777:Core/Src/main.cpp ****     {
 778:Core/Src/main.cpp ****       if(ok_debounce==0||ok_debounce==1){
 779:Core/Src/main.cpp ****         ok_debounce++;
 780:Core/Src/main.cpp ****       }
 781:Core/Src/main.cpp ****       else
 782:Core/Src/main.cpp ****       {
 783:Core/Src/main.cpp ****         if(ok_debounce==2){
 784:Core/Src/main.cpp ****           menu1.menu_ok();
 785:Core/Src/main.cpp ****           ok_debounce=0;
 786:Core/Src/main.cpp ****         }
 787:Core/Src/main.cpp ****       }
 788:Core/Src/main.cpp ****     }
 789:Core/Src/main.cpp ****     else
 790:Core/Src/main.cpp ****     {
 791:Core/Src/main.cpp ****       ok_debounce=0;
 792:Core/Src/main.cpp ****     }
 793:Core/Src/main.cpp ****     
 794:Core/Src/main.cpp **** 
 795:Core/Src/main.cpp ****     if(oled1.oled_isOledOn())
 796:Core/Src/main.cpp ****     {
 797:Core/Src/main.cpp ****       menu1.keyboard_poll();
 798:Core/Src/main.cpp ****       oled1.oled_update_battery(adc_bat.adc_getValue()); //Get the battery voltage and print it
 799:Core/Src/main.cpp ****       menu1.menu_print();//update the menu portion of the display
 800:Core/Src/main.cpp ****       oled1.oled_refresh();//Send the data to the display
 801:Core/Src/main.cpp ****     }
 802:Core/Src/main.cpp ****     {
 803:Core/Src/main.cpp ****       
 804:Core/Src/main.cpp ****     }
 805:Core/Src/main.cpp **** 
 806:Core/Src/main.cpp ****   }
 807:Core/Src/main.cpp **** }
 808:Core/Src/main.cpp **** 
 809:Core/Src/main.cpp **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 810:Core/Src/main.cpp **** {
 811:Core/Src/main.cpp ****   //call the function in the class
 812:Core/Src/main.cpp ****   if(huart->Instance == USART1)
 813:Core/Src/main.cpp ****   {
 814:Core/Src/main.cpp ****     uart_pc.rx_cplt_callback();
 815:Core/Src/main.cpp **** 
 816:Core/Src/main.cpp ****   }
 817:Core/Src/main.cpp ****   else if(huart->Instance==USART2){
 818:Core/Src/main.cpp ****     uart_pc.rx_cplt_callback();
 819:Core/Src/main.cpp **** 
 820:Core/Src/main.cpp ****   }
 821:Core/Src/main.cpp **** 
 822:Core/Src/main.cpp **** }
 823:Core/Src/main.cpp **** 
 824:Core/Src/main.cpp **** /**
 825:Core/Src/main.cpp ****  * @brief This function turns off the trigger
 826:Core/Src/main.cpp ****  * 
ARM GAS  /tmp/ccN9UjRp.s 			page 20


 827:Core/Src/main.cpp ****  * @param GPIO_Pin 
 828:Core/Src/main.cpp ****  */
 829:Core/Src/main.cpp **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
 830:Core/Src/main.cpp **** {
 831:Core/Src/main.cpp ****   //Fatfs object
 832:Core/Src/main.cpp **** 	FATFS FatFs;
 833:Core/Src/main.cpp **** 	//File object
 834:Core/Src/main.cpp **** 	FIL fil;
 835:Core/Src/main.cpp ****   //Mount drive
 836:Core/Src/main.cpp **** 	if (f_mount(&FatFs, "", 1) == FR_OK) {
 837:Core/Src/main.cpp **** 		//Mounted OK, turn on RED LED
 838:Core/Src/main.cpp **** 		
 839:Core/Src/main.cpp **** 		wav_player1.file_select("human.wav");
 840:Core/Src/main.cpp ****     wav_player1.play();
 841:Core/Src/main.cpp ****     while(!wav_player1.isEndOfFile())
 842:Core/Src/main.cpp ****     {
 843:Core/Src/main.cpp ****     wav_player1.process();
 844:Core/Src/main.cpp ****     }
 845:Core/Src/main.cpp **** 		//Unmount drive, don't forget this!
 846:Core/Src/main.cpp **** 		f_mount(0, "", 1);
 847:Core/Src/main.cpp **** 	}
 848:Core/Src/main.cpp **** 	
 849:Core/Src/main.cpp **** 
 850:Core/Src/main.cpp **** }
 851:Core/Src/main.cpp **** //I2S callback
 852:Core/Src/main.cpp **** 
 853:Core/Src/main.cpp **** void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
 854:Core/Src/main.cpp **** {
 855:Core/Src/main.cpp ****   if(hi2s->Instance == SPI2)
 856:Core/Src/main.cpp ****   {
 857:Core/Src/main.cpp ****     wav_player1.cplt_transfer_callback();
 858:Core/Src/main.cpp ****   }
 859:Core/Src/main.cpp **** }
 860:Core/Src/main.cpp **** 
 861:Core/Src/main.cpp **** void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
 862:Core/Src/main.cpp **** {
 863:Core/Src/main.cpp ****   if(hi2s->Instance == SPI2)
 864:Core/Src/main.cpp ****   {
 865:Core/Src/main.cpp ****     wav_player1.half_transfer_callback();
 866:Core/Src/main.cpp ****   }
 867:Core/Src/main.cpp **** }
 868:Core/Src/main.cpp **** /* USER CODE END 4 */
 869:Core/Src/main.cpp **** 
 870:Core/Src/main.cpp **** /**
 871:Core/Src/main.cpp ****   * @brief  This function is executed in case of error occurrence.
 872:Core/Src/main.cpp ****   * @retval None
 873:Core/Src/main.cpp ****   */
 874:Core/Src/main.cpp **** void Error_Handler(void)
 875:Core/Src/main.cpp **** {
 876:Core/Src/main.cpp ****   /* USER CODE BEGIN Error_Handler_Debug */
 877:Core/Src/main.cpp ****   /* User can add his own implementation to report the HAL error return state */
 878:Core/Src/main.cpp ****   __disable_irq();
 879:Core/Src/main.cpp ****   while (1)
 880:Core/Src/main.cpp ****   {
 881:Core/Src/main.cpp ****   }
 882:Core/Src/main.cpp ****   /* USER CODE END Error_Handler_Debug */
 883:Core/Src/main.cpp **** }
ARM GAS  /tmp/ccN9UjRp.s 			page 21


 261              		.loc 1 883 1 is_stmt 1 view -0
 262              		.cfi_startproc
 263              		@ args = 0, pretend = 0, frame = 0
 264              		@ frame_needed = 0, uses_anonymous_args = 0
 265              		.loc 1 883 1 is_stmt 0 view .LVU75
 266 0000 0128     		cmp	r0, #1
 267 0002 00D0     		beq	.L11
 268              	.L8:
 269 0004 7047     		bx	lr
 270              	.L11:
 271              		.loc 1 883 1 discriminator 1 view .LVU76
 272 0006 4FF6FF73 		movw	r3, #65535
 273 000a 9942     		cmp	r1, r3
 274 000c FAD1     		bne	.L8
 275              		.loc 1 883 1 view .LVU77
 276 000e 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 277              	.LCFI3:
 278              		.cfi_def_cfa_offset 32
 279              		.cfi_offset 4, -32
 280              		.cfi_offset 5, -28
 281              		.cfi_offset 6, -24
 282              		.cfi_offset 7, -20
 283              		.cfi_offset 8, -16
 284              		.cfi_offset 9, -12
 285              		.cfi_offset 10, -8
 286              		.cfi_offset 14, -4
 287 0012 82B0     		sub	sp, sp, #8
 288              	.LCFI4:
 289              		.cfi_def_cfa_offset 40
 290              		.file 2 "/usr/include/newlib/c++/9.2.1/iostream"
   1:/usr/include/newlib/c++/9.2.1/iostream **** // Standard iostream objects -*- C++ -*-
   2:/usr/include/newlib/c++/9.2.1/iostream **** 
   3:/usr/include/newlib/c++/9.2.1/iostream **** // Copyright (C) 1997-2019 Free Software Foundation, Inc.
   4:/usr/include/newlib/c++/9.2.1/iostream **** //
   5:/usr/include/newlib/c++/9.2.1/iostream **** // This file is part of the GNU ISO C++ Library.  This library is free
   6:/usr/include/newlib/c++/9.2.1/iostream **** // software; you can redistribute it and/or modify it under the
   7:/usr/include/newlib/c++/9.2.1/iostream **** // terms of the GNU General Public License as published by the
   8:/usr/include/newlib/c++/9.2.1/iostream **** // Free Software Foundation; either version 3, or (at your option)
   9:/usr/include/newlib/c++/9.2.1/iostream **** // any later version.
  10:/usr/include/newlib/c++/9.2.1/iostream **** 
  11:/usr/include/newlib/c++/9.2.1/iostream **** // This library is distributed in the hope that it will be useful,
  12:/usr/include/newlib/c++/9.2.1/iostream **** // but WITHOUT ANY WARRANTY; without even the implied warranty of
  13:/usr/include/newlib/c++/9.2.1/iostream **** // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  14:/usr/include/newlib/c++/9.2.1/iostream **** // GNU General Public License for more details.
  15:/usr/include/newlib/c++/9.2.1/iostream **** 
  16:/usr/include/newlib/c++/9.2.1/iostream **** // Under Section 7 of GPL version 3, you are granted additional
  17:/usr/include/newlib/c++/9.2.1/iostream **** // permissions described in the GCC Runtime Library Exception, version
  18:/usr/include/newlib/c++/9.2.1/iostream **** // 3.1, as published by the Free Software Foundation.
  19:/usr/include/newlib/c++/9.2.1/iostream **** 
  20:/usr/include/newlib/c++/9.2.1/iostream **** // You should have received a copy of the GNU General Public License and
  21:/usr/include/newlib/c++/9.2.1/iostream **** // a copy of the GCC Runtime Library Exception along with this program;
  22:/usr/include/newlib/c++/9.2.1/iostream **** // see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
  23:/usr/include/newlib/c++/9.2.1/iostream **** // <http://www.gnu.org/licenses/>.
  24:/usr/include/newlib/c++/9.2.1/iostream **** 
  25:/usr/include/newlib/c++/9.2.1/iostream **** /** @file include/iostream
  26:/usr/include/newlib/c++/9.2.1/iostream ****  *  This is a Standard C++ Library header.
  27:/usr/include/newlib/c++/9.2.1/iostream ****  */
ARM GAS  /tmp/ccN9UjRp.s 			page 22


  28:/usr/include/newlib/c++/9.2.1/iostream **** 
  29:/usr/include/newlib/c++/9.2.1/iostream **** //
  30:/usr/include/newlib/c++/9.2.1/iostream **** // ISO C++ 14882: 27.3  Standard iostream objects
  31:/usr/include/newlib/c++/9.2.1/iostream **** //
  32:/usr/include/newlib/c++/9.2.1/iostream **** 
  33:/usr/include/newlib/c++/9.2.1/iostream **** #ifndef _GLIBCXX_IOSTREAM
  34:/usr/include/newlib/c++/9.2.1/iostream **** #define _GLIBCXX_IOSTREAM 1
  35:/usr/include/newlib/c++/9.2.1/iostream **** 
  36:/usr/include/newlib/c++/9.2.1/iostream **** #pragma GCC system_header
  37:/usr/include/newlib/c++/9.2.1/iostream **** 
  38:/usr/include/newlib/c++/9.2.1/iostream **** #include <bits/c++config.h>
  39:/usr/include/newlib/c++/9.2.1/iostream **** #include <ostream>
  40:/usr/include/newlib/c++/9.2.1/iostream **** #include <istream>
  41:/usr/include/newlib/c++/9.2.1/iostream **** 
  42:/usr/include/newlib/c++/9.2.1/iostream **** namespace std _GLIBCXX_VISIBILITY(default)
  43:/usr/include/newlib/c++/9.2.1/iostream **** {
  44:/usr/include/newlib/c++/9.2.1/iostream **** _GLIBCXX_BEGIN_NAMESPACE_VERSION
  45:/usr/include/newlib/c++/9.2.1/iostream **** 
  46:/usr/include/newlib/c++/9.2.1/iostream ****   /**
  47:/usr/include/newlib/c++/9.2.1/iostream ****    *  @name Standard Stream Objects
  48:/usr/include/newlib/c++/9.2.1/iostream ****    *
  49:/usr/include/newlib/c++/9.2.1/iostream ****    *  The &lt;iostream&gt; header declares the eight <em>standard stream
  50:/usr/include/newlib/c++/9.2.1/iostream ****    *  objects</em>.  For other declarations, see
  51:/usr/include/newlib/c++/9.2.1/iostream ****    *  http://gcc.gnu.org/onlinedocs/libstdc++/manual/io.html
  52:/usr/include/newlib/c++/9.2.1/iostream ****    *  and the @link iosfwd I/O forward declarations @endlink
  53:/usr/include/newlib/c++/9.2.1/iostream ****    *
  54:/usr/include/newlib/c++/9.2.1/iostream ****    *  They are required by default to cooperate with the global C
  55:/usr/include/newlib/c++/9.2.1/iostream ****    *  library's @c FILE streams, and to be available during program
  56:/usr/include/newlib/c++/9.2.1/iostream ****    *  startup and termination. For more information, see the section of the
  57:/usr/include/newlib/c++/9.2.1/iostream ****    *  manual linked to above.
  58:/usr/include/newlib/c++/9.2.1/iostream ****   */
  59:/usr/include/newlib/c++/9.2.1/iostream ****   //@{
  60:/usr/include/newlib/c++/9.2.1/iostream ****   extern istream cin;		/// Linked to standard input
  61:/usr/include/newlib/c++/9.2.1/iostream ****   extern ostream cout;		/// Linked to standard output
  62:/usr/include/newlib/c++/9.2.1/iostream ****   extern ostream cerr;		/// Linked to standard error (unbuffered)
  63:/usr/include/newlib/c++/9.2.1/iostream ****   extern ostream clog;		/// Linked to standard error (buffered)
  64:/usr/include/newlib/c++/9.2.1/iostream **** 
  65:/usr/include/newlib/c++/9.2.1/iostream **** #ifdef _GLIBCXX_USE_WCHAR_T
  66:/usr/include/newlib/c++/9.2.1/iostream ****   extern wistream wcin;		/// Linked to standard input
  67:/usr/include/newlib/c++/9.2.1/iostream ****   extern wostream wcout;	/// Linked to standard output
  68:/usr/include/newlib/c++/9.2.1/iostream ****   extern wostream wcerr;	/// Linked to standard error (unbuffered)
  69:/usr/include/newlib/c++/9.2.1/iostream ****   extern wostream wclog;	/// Linked to standard error (buffered)
  70:/usr/include/newlib/c++/9.2.1/iostream **** #endif
  71:/usr/include/newlib/c++/9.2.1/iostream ****   //@}
  72:/usr/include/newlib/c++/9.2.1/iostream **** 
  73:/usr/include/newlib/c++/9.2.1/iostream ****   // For construction of filebuffers for cout, cin, cerr, clog et. al.
  74:/usr/include/newlib/c++/9.2.1/iostream ****   static ios_base::Init __ioinit;
 291              		.loc 2 74 25 view .LVU78
 292 0014 314C     		ldr	r4, .L12
 293 0016 2046     		mov	r0, r4
 294              	.LVL7:
 295              		.loc 2 74 25 view .LVU79
 296 0018 FFF7FEFF 		bl	_ZNSt8ios_base4InitC1Ev
 297              	.LVL8:
 298              		.loc 2 74 25 view .LVU80
 299 001c DFF8FC90 		ldr	r9, .L12+64
 300 0020 4A46     		mov	r2, r9
ARM GAS  /tmp/ccN9UjRp.s 			page 23


 301 0022 2F49     		ldr	r1, .L12+4
 302 0024 2046     		mov	r0, r4
 303 0026 FFF7FEFF 		bl	__aeabi_atexit
 304              	.LVL9:
  99:Core/Src/main.cpp **** menu menu1(&oled1);
 305              		.loc 1 99 31 view .LVU81
 306 002a 2E4C     		ldr	r4, .L12+8
 307 002c 2E4B     		ldr	r3, .L12+12
 308 002e 7822     		movs	r2, #120
 309 0030 2E49     		ldr	r1, .L12+16
 310 0032 2046     		mov	r0, r4
 311 0034 FFF7FEFF 		bl	_ZN4oledC1EP17I2C_HandleTypeDefhP17TIM_HandleTypeDef
 312              	.LVL10:
 100:Core/Src/main.cpp **** adc adc_bat(&hadc1);
 313              		.loc 1 100 18 view .LVU82
 314 0038 2146     		mov	r1, r4
 315 003a 2D48     		ldr	r0, .L12+20
 316 003c FFF7FEFF 		bl	_ZN4menuC1EP4oled
 317              	.LVL11:
 101:Core/Src/main.cpp **** pin radio_ptt(GPIOE,pin::PIN1,pin::out, pin::PullDown, pin::SPEED_LOW);
 318              		.loc 1 101 19 view .LVU83
 319 0040 2C49     		ldr	r1, .L12+24
 320 0042 2D48     		ldr	r0, .L12+28
 321 0044 FFF7FEFF 		bl	_ZN3adcC1EP17ADC_HandleTypeDef
 322              	.LVL12:
 102:Core/Src/main.cpp **** pin radio_pd(GPIOE,pin::PIN3,pin::out, pin::PullDown, pin::SPEED_LOW);
 323              		.loc 1 102 70 view .LVU84
 324 0048 2C4D     		ldr	r5, .L12+32
 325 004a DFF8D480 		ldr	r8, .L12+68
 326 004e 0026     		movs	r6, #0
 327 0050 0196     		str	r6, [sp, #4]
 328 0052 0224     		movs	r4, #2
 329 0054 0094     		str	r4, [sp]
 330 0056 0123     		movs	r3, #1
 331 0058 2246     		mov	r2, r4
 332 005a 2946     		mov	r1, r5
 333 005c 4046     		mov	r0, r8
 334 005e FFF7FEFF 		bl	_ZN3pinC1EP12GPIO_TypeDefNS_9PinNumberENS_5InOutENS_4PullENS_5SpeedE
 335              	.LVL13:
 102:Core/Src/main.cpp **** pin radio_pd(GPIOE,pin::PIN3,pin::out, pin::PullDown, pin::SPEED_LOW);
 336              		.loc 1 102 5 view .LVU85
 337 0062 DFF8C0A0 		ldr	r10, .L12+72
 338 0066 4A46     		mov	r2, r9
 339 0068 5146     		mov	r1, r10
 340 006a 4046     		mov	r0, r8
 341 006c FFF7FEFF 		bl	__aeabi_atexit
 342              	.LVL14:
 103:Core/Src/main.cpp **** uart uart_sa818(uart::uart2,9600);
 343              		.loc 1 103 69 view .LVU86
 344 0070 234F     		ldr	r7, .L12+36
 345 0072 0196     		str	r6, [sp, #4]
 346 0074 0094     		str	r4, [sp]
 347 0076 0123     		movs	r3, #1
 348 0078 0822     		movs	r2, #8
 349 007a 2946     		mov	r1, r5
 350 007c 3846     		mov	r0, r7
 351 007e FFF7FEFF 		bl	_ZN3pinC1EP12GPIO_TypeDefNS_9PinNumberENS_5InOutENS_4PullENS_5SpeedE
ARM GAS  /tmp/ccN9UjRp.s 			page 24


 352              	.LVL15:
 103:Core/Src/main.cpp **** uart uart_sa818(uart::uart2,9600);
 353              		.loc 1 103 5 view .LVU87
 354 0082 4A46     		mov	r2, r9
 355 0084 5146     		mov	r1, r10
 356 0086 3846     		mov	r0, r7
 357 0088 FFF7FEFF 		bl	__aeabi_atexit
 358              	.LVL16:
 104:Core/Src/main.cpp **** uart uart_pc(uart::uart1,115200);
 359              		.loc 1 104 33 view .LVU88
 360 008c DFF89890 		ldr	r9, .L12+76
 361 0090 4FF41652 		mov	r2, #9600
 362 0094 2146     		mov	r1, r4
 363 0096 4846     		mov	r0, r9
 364 0098 FFF7FEFF 		bl	_ZN4uartC1ENS_8uart_numEm
 365              	.LVL17:
 105:Core/Src/main.cpp **** sa818 sa8181(&uart_sa818, &radio_pd, &radio_ptt);
 366              		.loc 1 105 32 view .LVU89
 367 009c 4FF4E132 		mov	r2, #115200
 368 00a0 0121     		movs	r1, #1
 369 00a2 1848     		ldr	r0, .L12+40
 370 00a4 FFF7FEFF 		bl	_ZN4uartC1ENS_8uart_numEm
 371              	.LVL18:
 106:Core/Src/main.cpp **** trigger triggerPB2(GPIOE,trigger::PIN2,trigger::NoPull);
 372              		.loc 1 106 48 view .LVU90
 373 00a8 4346     		mov	r3, r8
 374 00aa 3A46     		mov	r2, r7
 375 00ac 4946     		mov	r1, r9
 376 00ae 1648     		ldr	r0, .L12+44
 377 00b0 FFF7FEFF 		bl	_ZN5sa818C1EP4uartP3pinS3_
 378              	.LVL19:
 107:Core/Src/main.cpp **** wav_player wav_player1(i2s::I2S2); //codec to module is hoked up here
 379              		.loc 1 107 55 view .LVU91
 380 00b4 3346     		mov	r3, r6
 381 00b6 0422     		movs	r2, #4
 382 00b8 2946     		mov	r1, r5
 383 00ba 1448     		ldr	r0, .L12+48
 384 00bc FFF7FEFF 		bl	_ZN7triggerC1EP12GPIO_TypeDefNS_9PinNumberENS_4PullE
 385              	.LVL20:
 108:Core/Src/main.cpp **** trigger button(GPIOD, trigger::PIN3, trigger::PullDown);
 386              		.loc 1 108 33 view .LVU92
 387 00c0 2146     		mov	r1, r4
 388 00c2 1348     		ldr	r0, .L12+52
 389 00c4 FFF7FEFF 		bl	_ZN10wav_playerC1EN3i2s7i2s_numE
 390              	.LVL21:
 109:Core/Src/main.cpp **** /* USER CODE END 0 */
 391              		.loc 1 109 55 view .LVU93
 392 00c8 2346     		mov	r3, r4
 393 00ca 0822     		movs	r2, #8
 394 00cc 1149     		ldr	r1, .L12+56
 395 00ce 1248     		ldr	r0, .L12+60
 396 00d0 FFF7FEFF 		bl	_ZN7triggerC1EP12GPIO_TypeDefNS_9PinNumberENS_4PullE
 397              	.LVL22:
 398              		.loc 1 883 1 view .LVU94
 399 00d4 02B0     		add	sp, sp, #8
 400              	.LCFI5:
 401              		.cfi_def_cfa_offset 32
ARM GAS  /tmp/ccN9UjRp.s 			page 25


 402              		@ sp needed
 403 00d6 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 404              	.L13:
 405 00da 00BF     		.align	2
 406              	.L12:
 407 00dc 00000000 		.word	.LANCHOR0
 408 00e0 00000000 		.word	_ZNSt8ios_base4InitD1Ev
 409 00e4 00000000 		.word	.LANCHOR3
 410 00e8 00000000 		.word	.LANCHOR1
 411 00ec 00000000 		.word	.LANCHOR2
 412 00f0 00000000 		.word	.LANCHOR4
 413 00f4 00000000 		.word	.LANCHOR5
 414 00f8 00000000 		.word	.LANCHOR6
 415 00fc 00100240 		.word	1073876992
 416 0100 00000000 		.word	.LANCHOR8
 417 0104 00000000 		.word	.LANCHOR10
 418 0108 00000000 		.word	.LANCHOR11
 419 010c 00000000 		.word	.LANCHOR12
 420 0110 00000000 		.word	wav_player1
 421 0114 000C0240 		.word	1073875968
 422 0118 00000000 		.word	.LANCHOR13
 423 011c 00000000 		.word	__dso_handle
 424 0120 00000000 		.word	.LANCHOR7
 425 0124 00000000 		.word	_ZN3pinD1Ev
 426 0128 00000000 		.word	.LANCHOR9
 427              		.cfi_endproc
 428              	.LFE2485:
 429              		.cantunwind
 430              		.fnend
 432              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 433              		.align	1
 434              		.global	HAL_TIM_PeriodElapsedCallback
 435              		.syntax unified
 436              		.thumb
 437              		.thumb_func
 438              		.fpu fpv4-sp-d16
 440              	HAL_TIM_PeriodElapsedCallback:
 441              		.fnstart
 442              	.LVL23:
 443              	.LFB2000:
 771:Core/Src/main.cpp ****   //TODO Check on the htime10 setup 
 444              		.loc 1 771 1 is_stmt 1 view -0
 445              		.cfi_startproc
 446              		@ args = 0, pretend = 0, frame = 0
 447              		@ frame_needed = 0, uses_anonymous_args = 0
 771:Core/Src/main.cpp ****   //TODO Check on the htime10 setup 
 448              		.loc 1 771 1 is_stmt 0 view .LVU96
 449 0000 38B5     		push	{r3, r4, r5, lr}
 450              		.save {r3, r4, r5, lr}
 451              	.LCFI6:
 452              		.cfi_def_cfa_offset 16
 453              		.cfi_offset 3, -16
 454              		.cfi_offset 4, -12
 455              		.cfi_offset 5, -8
 456              		.cfi_offset 14, -4
 773:Core/Src/main.cpp ****   {
 457              		.loc 1 773 3 is_stmt 1 view .LVU97
ARM GAS  /tmp/ccN9UjRp.s 			page 26


 773:Core/Src/main.cpp ****   {
 458              		.loc 1 773 12 is_stmt 0 view .LVU98
 459 0002 0268     		ldr	r2, [r0]
 773:Core/Src/main.cpp ****   {
 460              		.loc 1 773 29 view .LVU99
 461 0004 1A4B     		ldr	r3, .L22
 462 0006 1B68     		ldr	r3, [r3]
 773:Core/Src/main.cpp ****   {
 463              		.loc 1 773 3 view .LVU100
 464 0008 9A42     		cmp	r2, r3
 465 000a 00D0     		beq	.L20
 466              	.LVL24:
 467              	.L14:
 807:Core/Src/main.cpp **** 
 468              		.loc 1 807 1 view .LVU101
 469 000c 38BD     		pop	{r3, r4, r5, pc}
 470              	.LVL25:
 471              	.L20:
 776:Core/Src/main.cpp ****     {
 472              		.loc 1 776 5 is_stmt 1 view .LVU102
 776:Core/Src/main.cpp ****     {
 473              		.loc 1 776 24 is_stmt 0 view .LVU103
 474 000e 4FF40041 		mov	r1, #32768
 475 0012 1848     		ldr	r0, .L22+4
 476              	.LVL26:
 776:Core/Src/main.cpp ****     {
 477              		.loc 1 776 24 view .LVU104
 478 0014 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 479              	.LVL27:
 776:Core/Src/main.cpp ****     {
 480              		.loc 1 776 5 view .LVU105
 481 0018 80B1     		cbz	r0, .L16
 778:Core/Src/main.cpp ****         ok_debounce++;
 482              		.loc 1 778 7 is_stmt 1 view .LVU106
 778:Core/Src/main.cpp ****         ok_debounce++;
 483              		.loc 1 778 24 is_stmt 0 view .LVU107
 484 001a 174B     		ldr	r3, .L22+8
 485 001c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 778:Core/Src/main.cpp ****         ok_debounce++;
 486              		.loc 1 778 7 view .LVU108
 487 001e 012B     		cmp	r3, #1
 488 0020 08D9     		bls	.L21
 783:Core/Src/main.cpp ****           menu1.menu_ok();
 489              		.loc 1 783 9 is_stmt 1 view .LVU109
 490 0022 022B     		cmp	r3, #2
 491 0024 0DD1     		bne	.L18
 784:Core/Src/main.cpp ****           ok_debounce=0;
 492              		.loc 1 784 11 view .LVU110
 784:Core/Src/main.cpp ****           ok_debounce=0;
 493              		.loc 1 784 24 is_stmt 0 view .LVU111
 494 0026 1548     		ldr	r0, .L22+12
 495 0028 FFF7FEFF 		bl	_ZN4menu7menu_okEv
 496              	.LVL28:
 785:Core/Src/main.cpp ****         }
 497              		.loc 1 785 11 is_stmt 1 view .LVU112
 785:Core/Src/main.cpp ****         }
 498              		.loc 1 785 22 is_stmt 0 view .LVU113
ARM GAS  /tmp/ccN9UjRp.s 			page 27


 499 002c 124B     		ldr	r3, .L22+8
 500 002e 0022     		movs	r2, #0
 501 0030 1A70     		strb	r2, [r3]
 502 0032 06E0     		b	.L18
 503              	.L21:
 779:Core/Src/main.cpp ****       }
 504              		.loc 1 779 9 is_stmt 1 view .LVU114
 779:Core/Src/main.cpp ****       }
 505              		.loc 1 779 20 is_stmt 0 view .LVU115
 506 0034 0133     		adds	r3, r3, #1
 507 0036 104A     		ldr	r2, .L22+8
 508 0038 1370     		strb	r3, [r2]
 509 003a 02E0     		b	.L18
 510              	.L16:
 791:Core/Src/main.cpp ****     }
 511              		.loc 1 791 7 is_stmt 1 view .LVU116
 791:Core/Src/main.cpp ****     }
 512              		.loc 1 791 18 is_stmt 0 view .LVU117
 513 003c 0E4B     		ldr	r3, .L22+8
 514 003e 0022     		movs	r2, #0
 515 0040 1A70     		strb	r2, [r3]
 516              	.L18:
 795:Core/Src/main.cpp ****     {
 517              		.loc 1 795 5 is_stmt 1 view .LVU118
 795:Core/Src/main.cpp ****     {
 518              		.loc 1 795 27 is_stmt 0 view .LVU119
 519 0042 0F48     		ldr	r0, .L22+16
 520 0044 FFF7FEFF 		bl	_ZN4oled13oled_isOledOnEv
 521              	.LVL29:
 795:Core/Src/main.cpp ****     {
 522              		.loc 1 795 5 view .LVU120
 523 0048 0028     		cmp	r0, #0
 524 004a DFD0     		beq	.L14
 797:Core/Src/main.cpp ****       oled1.oled_update_battery(adc_bat.adc_getValue()); //Get the battery voltage and print it
 525              		.loc 1 797 7 is_stmt 1 view .LVU121
 797:Core/Src/main.cpp ****       oled1.oled_update_battery(adc_bat.adc_getValue()); //Get the battery voltage and print it
 526              		.loc 1 797 26 is_stmt 0 view .LVU122
 527 004c 0B4D     		ldr	r5, .L22+12
 528 004e 2846     		mov	r0, r5
 529 0050 FFF7FEFF 		bl	_ZN4menu13keyboard_pollEv
 530              	.LVL30:
 798:Core/Src/main.cpp ****       menu1.menu_print();//update the menu portion of the display
 531              		.loc 1 798 7 is_stmt 1 view .LVU123
 798:Core/Src/main.cpp ****       menu1.menu_print();//update the menu portion of the display
 532              		.loc 1 798 32 is_stmt 0 view .LVU124
 533 0054 0B48     		ldr	r0, .L22+20
 534 0056 FFF7FEFF 		bl	_ZN3adc12adc_getValueEv
 535              	.LVL31:
 536 005a 094C     		ldr	r4, .L22+16
 537 005c 2046     		mov	r0, r4
 538 005e FFF7FEFF 		bl	_ZN4oled19oled_update_batteryEf
 539              	.LVL32:
 799:Core/Src/main.cpp ****       oled1.oled_refresh();//Send the data to the display
 540              		.loc 1 799 7 is_stmt 1 view .LVU125
 799:Core/Src/main.cpp ****       oled1.oled_refresh();//Send the data to the display
 541              		.loc 1 799 23 is_stmt 0 view .LVU126
 542 0062 2846     		mov	r0, r5
ARM GAS  /tmp/ccN9UjRp.s 			page 28


 543 0064 FFF7FEFF 		bl	_ZN4menu10menu_printEv
 544              	.LVL33:
 800:Core/Src/main.cpp ****     }
 545              		.loc 1 800 7 is_stmt 1 view .LVU127
 800:Core/Src/main.cpp ****     }
 546              		.loc 1 800 25 is_stmt 0 view .LVU128
 547 0068 2046     		mov	r0, r4
 548 006a FFF7FEFF 		bl	_ZN4oled12oled_refreshEv
 549              	.LVL34:
 807:Core/Src/main.cpp **** 
 550              		.loc 1 807 1 view .LVU129
 551 006e CDE7     		b	.L14
 552              	.L23:
 553              		.align	2
 554              	.L22:
 555 0070 00000000 		.word	.LANCHOR1
 556 0074 00040240 		.word	1073873920
 557 0078 00000000 		.word	.LANCHOR14
 558 007c 00000000 		.word	.LANCHOR4
 559 0080 00000000 		.word	.LANCHOR3
 560 0084 00000000 		.word	.LANCHOR6
 561              		.cfi_endproc
 562              	.LFE2000:
 563              		.fnend
 565              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
 566              		.align	1
 567              		.global	HAL_UART_RxCpltCallback
 568              		.syntax unified
 569              		.thumb
 570              		.thumb_func
 571              		.fpu fpv4-sp-d16
 573              	HAL_UART_RxCpltCallback:
 574              		.fnstart
 575              	.LVL35:
 576              	.LFB2001:
 810:Core/Src/main.cpp ****   //call the function in the class
 577              		.loc 1 810 1 is_stmt 1 view -0
 578              		.cfi_startproc
 579              		@ args = 0, pretend = 0, frame = 0
 580              		@ frame_needed = 0, uses_anonymous_args = 0
 810:Core/Src/main.cpp ****   //call the function in the class
 581              		.loc 1 810 1 is_stmt 0 view .LVU131
 582 0000 08B5     		push	{r3, lr}
 583              		.save {r3, lr}
 584              	.LCFI7:
 585              		.cfi_def_cfa_offset 8
 586              		.cfi_offset 3, -8
 587              		.cfi_offset 14, -4
 812:Core/Src/main.cpp ****   {
 588              		.loc 1 812 3 is_stmt 1 view .LVU132
 812:Core/Src/main.cpp ****   {
 589              		.loc 1 812 13 is_stmt 0 view .LVU133
 590 0002 0368     		ldr	r3, [r0]
 812:Core/Src/main.cpp ****   {
 591              		.loc 1 812 3 view .LVU134
 592 0004 074A     		ldr	r2, .L30
 593 0006 9342     		cmp	r3, r2
ARM GAS  /tmp/ccN9UjRp.s 			page 29


 594 0008 03D0     		beq	.L28
 817:Core/Src/main.cpp ****     uart_pc.rx_cplt_callback();
 595              		.loc 1 817 8 is_stmt 1 view .LVU135
 596 000a 074A     		ldr	r2, .L30+4
 597 000c 9342     		cmp	r3, r2
 598 000e 04D0     		beq	.L29
 599              	.LVL36:
 600              	.L24:
 822:Core/Src/main.cpp **** 
 601              		.loc 1 822 1 is_stmt 0 view .LVU136
 602 0010 08BD     		pop	{r3, pc}
 603              	.LVL37:
 604              	.L28:
 814:Core/Src/main.cpp **** 
 605              		.loc 1 814 5 is_stmt 1 view .LVU137
 814:Core/Src/main.cpp **** 
 606              		.loc 1 814 29 is_stmt 0 view .LVU138
 607 0012 0648     		ldr	r0, .L30+8
 608              	.LVL38:
 814:Core/Src/main.cpp **** 
 609              		.loc 1 814 29 view .LVU139
 610 0014 FFF7FEFF 		bl	_ZN4uart16rx_cplt_callbackEv
 611              	.LVL39:
 612 0018 FAE7     		b	.L24
 613              	.LVL40:
 614              	.L29:
 818:Core/Src/main.cpp **** 
 615              		.loc 1 818 5 is_stmt 1 view .LVU140
 818:Core/Src/main.cpp **** 
 616              		.loc 1 818 29 is_stmt 0 view .LVU141
 617 001a 0448     		ldr	r0, .L30+8
 618              	.LVL41:
 818:Core/Src/main.cpp **** 
 619              		.loc 1 818 29 view .LVU142
 620 001c FFF7FEFF 		bl	_ZN4uart16rx_cplt_callbackEv
 621              	.LVL42:
 822:Core/Src/main.cpp **** 
 622              		.loc 1 822 1 view .LVU143
 623 0020 F6E7     		b	.L24
 624              	.L31:
 625 0022 00BF     		.align	2
 626              	.L30:
 627 0024 00100140 		.word	1073811456
 628 0028 00440040 		.word	1073759232
 629 002c 00000000 		.word	.LANCHOR10
 630              		.cfi_endproc
 631              	.LFE2001:
 632              		.fnend
 634              		.section	.rodata.HAL_GPIO_EXTI_Callback.str1.4,"aMS",%progbits,1
 635              		.align	2
 636              	.LC0:
 637 0000 00       		.ascii	"\000"
 638 0001 000000   		.align	2
 639              	.LC1:
 640 0004 68756D61 		.ascii	"human.wav\000"
 640      6E2E7761 
 640      7600
ARM GAS  /tmp/ccN9UjRp.s 			page 30


 641              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 642              		.align	1
 643              		.global	HAL_GPIO_EXTI_Callback
 644              		.syntax unified
 645              		.thumb
 646              		.thumb_func
 647              		.fpu fpv4-sp-d16
 649              	HAL_GPIO_EXTI_Callback:
 650              		.fnstart
 651              	.LVL43:
 652              	.LFB2002:
 830:Core/Src/main.cpp ****   //Fatfs object
 653              		.loc 1 830 1 is_stmt 1 view -0
 654              		.cfi_startproc
 655              		@ args = 0, pretend = 0, frame = 4152
 656              		@ frame_needed = 0, uses_anonymous_args = 0
 830:Core/Src/main.cpp ****   //Fatfs object
 657              		.loc 1 830 1 is_stmt 0 view .LVU145
 658 0000 10B5     		push	{r4, lr}
 659              		.save {r4, lr}
 660              	.LCFI8:
 661              		.cfi_def_cfa_offset 8
 662              		.cfi_offset 4, -8
 663              		.cfi_offset 14, -4
 664              		.pad #4128
 665 0002 ADF5815D 		sub	sp, sp, #4128
 666              	.LCFI9:
 667              		.cfi_def_cfa_offset 4136
 668              		.pad #24
 669 0006 86B0     		sub	sp, sp, #24
 670              	.LCFI10:
 671              		.cfi_def_cfa_offset 4160
 832:Core/Src/main.cpp **** 	//File object
 672              		.loc 1 832 2 is_stmt 1 view .LVU146
 834:Core/Src/main.cpp ****   //Mount drive
 673              		.loc 1 834 2 view .LVU147
 836:Core/Src/main.cpp **** 		//Mounted OK, turn on RED LED
 674              		.loc 1 836 2 view .LVU148
 836:Core/Src/main.cpp **** 		//Mounted OK, turn on RED LED
 675              		.loc 1 836 13 is_stmt 0 view .LVU149
 676 0008 0122     		movs	r2, #1
 677 000a 0F49     		ldr	r1, .L38
 678 000c 01A8     		add	r0, sp, #4
 679              	.LVL44:
 836:Core/Src/main.cpp **** 		//Mounted OK, turn on RED LED
 680              		.loc 1 836 13 view .LVU150
 681 000e FFF7FEFF 		bl	f_mount
 682              	.LVL45:
 836:Core/Src/main.cpp **** 		//Mounted OK, turn on RED LED
 683              		.loc 1 836 2 view .LVU151
 684 0012 18B1     		cbz	r0, .L37
 685              	.L32:
 850:Core/Src/main.cpp **** //I2S callback
 686              		.loc 1 850 1 view .LVU152
 687 0014 0DF5815D 		add	sp, sp, #4128
 688 0018 06B0     		add	sp, sp, #24
 689              	.LCFI11:
ARM GAS  /tmp/ccN9UjRp.s 			page 31


 690              		.cfi_remember_state
 691              		.cfi_def_cfa_offset 8
 692              		@ sp needed
 693 001a 10BD     		pop	{r4, pc}
 694              	.L37:
 695              	.LCFI12:
 696              		.cfi_restore_state
 839:Core/Src/main.cpp ****     wav_player1.play();
 697              		.loc 1 839 3 is_stmt 1 view .LVU153
 839:Core/Src/main.cpp ****     wav_player1.play();
 698              		.loc 1 839 26 is_stmt 0 view .LVU154
 699 001c 0B4C     		ldr	r4, .L38+4
 700 001e 0C49     		ldr	r1, .L38+8
 701 0020 2046     		mov	r0, r4
 702 0022 FFF7FEFF 		bl	_ZN10wav_player11file_selectEPc
 703              	.LVL46:
 840:Core/Src/main.cpp ****     while(!wav_player1.isEndOfFile())
 704              		.loc 1 840 5 is_stmt 1 view .LVU155
 840:Core/Src/main.cpp ****     while(!wav_player1.isEndOfFile())
 705              		.loc 1 840 21 is_stmt 0 view .LVU156
 706 0026 2046     		mov	r0, r4
 707 0028 FFF7FEFF 		bl	_ZN10wav_player4playEv
 708              	.LVL47:
 709              	.L35:
 841:Core/Src/main.cpp ****     {
 710              		.loc 1 841 5 is_stmt 1 view .LVU157
 841:Core/Src/main.cpp ****     {
 711              		.loc 1 841 11 view .LVU158
 841:Core/Src/main.cpp ****     {
 712              		.loc 1 841 35 is_stmt 0 view .LVU159
 713 002c 0748     		ldr	r0, .L38+4
 714 002e FFF7FEFF 		bl	_ZN10wav_player11isEndOfFileEv
 715              	.LVL48:
 841:Core/Src/main.cpp ****     {
 716              		.loc 1 841 11 view .LVU160
 717 0032 18B9     		cbnz	r0, .L34
 843:Core/Src/main.cpp ****     }
 718              		.loc 1 843 5 is_stmt 1 view .LVU161
 843:Core/Src/main.cpp ****     }
 719              		.loc 1 843 24 is_stmt 0 view .LVU162
 720 0034 0548     		ldr	r0, .L38+4
 721 0036 FFF7FEFF 		bl	_ZN10wav_player7processEv
 722              	.LVL49:
 723 003a F7E7     		b	.L35
 724              	.L34:
 846:Core/Src/main.cpp **** 	}
 725              		.loc 1 846 3 is_stmt 1 view .LVU163
 846:Core/Src/main.cpp **** 	}
 726              		.loc 1 846 10 is_stmt 0 view .LVU164
 727 003c 0122     		movs	r2, #1
 728 003e 0249     		ldr	r1, .L38
 729 0040 0020     		movs	r0, #0
 730 0042 FFF7FEFF 		bl	f_mount
 731              	.LVL50:
 850:Core/Src/main.cpp **** //I2S callback
 732              		.loc 1 850 1 view .LVU165
 733 0046 E5E7     		b	.L32
ARM GAS  /tmp/ccN9UjRp.s 			page 32


 734              	.L39:
 735              		.align	2
 736              	.L38:
 737 0048 00000000 		.word	.LC0
 738 004c 00000000 		.word	wav_player1
 739 0050 04000000 		.word	.LC1
 740              		.cfi_endproc
 741              	.LFE2002:
 742              		.fnend
 744              		.section	.text.HAL_I2S_TxCpltCallback,"ax",%progbits
 745              		.align	1
 746              		.global	HAL_I2S_TxCpltCallback
 747              		.syntax unified
 748              		.thumb
 749              		.thumb_func
 750              		.fpu fpv4-sp-d16
 752              	HAL_I2S_TxCpltCallback:
 753              		.fnstart
 754              	.LVL51:
 755              	.LFB2003:
 854:Core/Src/main.cpp ****   if(hi2s->Instance == SPI2)
 756              		.loc 1 854 1 is_stmt 1 view -0
 757              		.cfi_startproc
 758              		@ args = 0, pretend = 0, frame = 0
 759              		@ frame_needed = 0, uses_anonymous_args = 0
 854:Core/Src/main.cpp ****   if(hi2s->Instance == SPI2)
 760              		.loc 1 854 1 is_stmt 0 view .LVU167
 761 0000 08B5     		push	{r3, lr}
 762              		.save {r3, lr}
 763              	.LCFI13:
 764              		.cfi_def_cfa_offset 8
 765              		.cfi_offset 3, -8
 766              		.cfi_offset 14, -4
 855:Core/Src/main.cpp ****   {
 767              		.loc 1 855 3 is_stmt 1 view .LVU168
 855:Core/Src/main.cpp ****   {
 768              		.loc 1 855 12 is_stmt 0 view .LVU169
 769 0002 0268     		ldr	r2, [r0]
 855:Core/Src/main.cpp ****   {
 770              		.loc 1 855 3 view .LVU170
 771 0004 034B     		ldr	r3, .L44
 772 0006 9A42     		cmp	r2, r3
 773 0008 00D0     		beq	.L43
 774              	.LVL52:
 775              	.L40:
 859:Core/Src/main.cpp **** 
 776              		.loc 1 859 1 view .LVU171
 777 000a 08BD     		pop	{r3, pc}
 778              	.LVL53:
 779              	.L43:
 857:Core/Src/main.cpp ****   }
 780              		.loc 1 857 5 is_stmt 1 view .LVU172
 857:Core/Src/main.cpp ****   }
 781              		.loc 1 857 39 is_stmt 0 view .LVU173
 782 000c 0248     		ldr	r0, .L44+4
 783              	.LVL54:
 857:Core/Src/main.cpp ****   }
ARM GAS  /tmp/ccN9UjRp.s 			page 33


 784              		.loc 1 857 39 view .LVU174
 785 000e FFF7FEFF 		bl	_ZN10wav_player22cplt_transfer_callbackEv
 786              	.LVL55:
 859:Core/Src/main.cpp **** 
 787              		.loc 1 859 1 view .LVU175
 788 0012 FAE7     		b	.L40
 789              	.L45:
 790              		.align	2
 791              	.L44:
 792 0014 00380040 		.word	1073756160
 793 0018 00000000 		.word	wav_player1
 794              		.cfi_endproc
 795              	.LFE2003:
 796              		.fnend
 798              		.section	.text.HAL_I2S_TxHalfCpltCallback,"ax",%progbits
 799              		.align	1
 800              		.global	HAL_I2S_TxHalfCpltCallback
 801              		.syntax unified
 802              		.thumb
 803              		.thumb_func
 804              		.fpu fpv4-sp-d16
 806              	HAL_I2S_TxHalfCpltCallback:
 807              		.fnstart
 808              	.LVL56:
 809              	.LFB2004:
 862:Core/Src/main.cpp ****   if(hi2s->Instance == SPI2)
 810              		.loc 1 862 1 is_stmt 1 view -0
 811              		.cfi_startproc
 812              		@ args = 0, pretend = 0, frame = 0
 813              		@ frame_needed = 0, uses_anonymous_args = 0
 862:Core/Src/main.cpp ****   if(hi2s->Instance == SPI2)
 814              		.loc 1 862 1 is_stmt 0 view .LVU177
 815 0000 08B5     		push	{r3, lr}
 816              		.save {r3, lr}
 817              	.LCFI14:
 818              		.cfi_def_cfa_offset 8
 819              		.cfi_offset 3, -8
 820              		.cfi_offset 14, -4
 863:Core/Src/main.cpp ****   {
 821              		.loc 1 863 3 is_stmt 1 view .LVU178
 863:Core/Src/main.cpp ****   {
 822              		.loc 1 863 12 is_stmt 0 view .LVU179
 823 0002 0268     		ldr	r2, [r0]
 863:Core/Src/main.cpp ****   {
 824              		.loc 1 863 3 view .LVU180
 825 0004 034B     		ldr	r3, .L50
 826 0006 9A42     		cmp	r2, r3
 827 0008 00D0     		beq	.L49
 828              	.LVL57:
 829              	.L46:
 867:Core/Src/main.cpp **** /* USER CODE END 4 */
 830              		.loc 1 867 1 view .LVU181
 831 000a 08BD     		pop	{r3, pc}
 832              	.LVL58:
 833              	.L49:
 865:Core/Src/main.cpp ****   }
 834              		.loc 1 865 5 is_stmt 1 view .LVU182
ARM GAS  /tmp/ccN9UjRp.s 			page 34


 865:Core/Src/main.cpp ****   }
 835              		.loc 1 865 39 is_stmt 0 view .LVU183
 836 000c 0248     		ldr	r0, .L50+4
 837              	.LVL59:
 865:Core/Src/main.cpp ****   }
 838              		.loc 1 865 39 view .LVU184
 839 000e FFF7FEFF 		bl	_ZN10wav_player22half_transfer_callbackEv
 840              	.LVL60:
 867:Core/Src/main.cpp **** /* USER CODE END 4 */
 841              		.loc 1 867 1 view .LVU185
 842 0012 FAE7     		b	.L46
 843              	.L51:
 844              		.align	2
 845              	.L50:
 846 0014 00380040 		.word	1073756160
 847 0018 00000000 		.word	wav_player1
 848              		.cfi_endproc
 849              	.LFE2004:
 850              		.fnend
 852              		.section	.text.Error_Handler,"ax",%progbits
 853              		.align	1
 854              		.global	Error_Handler
 855              		.syntax unified
 856              		.thumb
 857              		.thumb_func
 858              		.fpu fpv4-sp-d16
 860              	Error_Handler:
 861              		.fnstart
 862              	.LFB2005:
 875:Core/Src/main.cpp ****   /* USER CODE BEGIN Error_Handler_Debug */
 863              		.loc 1 875 1 is_stmt 1 view -0
 864              		.cfi_startproc
 865              		@ Volatile: function does not return.
 866              		@ args = 0, pretend = 0, frame = 0
 867              		@ frame_needed = 0, uses_anonymous_args = 0
 868              		@ link register save eliminated.
 878:Core/Src/main.cpp ****   while (1)
 869              		.loc 1 878 3 view .LVU187
 870              	.LBB10:
 871              	.LBI10:
 872              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
ARM GAS  /tmp/ccN9UjRp.s 			page 35


  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  /tmp/ccN9UjRp.s 			page 36


  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccN9UjRp.s 			page 37


 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 873              		.loc 3 140 27 view .LVU188
 874              	.LBB11:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 875              		.loc 3 142 3 view .LVU189
 876              		.loc 3 142 44 is_stmt 0 view .LVU190
 877              		.syntax unified
 878              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 879 0000 72B6     		cpsid i
 880              	@ 0 "" 2
 881              		.thumb
 882              		.syntax unified
 883              	.L53:
 884              	.LBE11:
 885              	.LBE10:
 879:Core/Src/main.cpp ****   {
 886              		.loc 1 879 3 is_stmt 1 discriminator 1 view .LVU191
 879:Core/Src/main.cpp ****   {
 887              		.loc 1 879 3 discriminator 1 view .LVU192
 888 0002 FEE7     		b	.L53
 889              		.cfi_endproc
 890              	.LFE2005:
 891              		.cantunwind
 892              		.fnend
 894              		.section	.text._ZL12MX_I2C1_Initv,"ax",%progbits
 895              		.align	1
 896              		.syntax unified
 897              		.thumb
 898              		.thumb_func
 899              		.fpu fpv4-sp-d16
 901              	_ZL12MX_I2C1_Initv:
 902              		.fnstart
 903              	.LFB1987:
 282:Core/Src/main.cpp **** 
 904              		.loc 1 282 1 view -0
 905              		.cfi_startproc
 906              		@ args = 0, pretend = 0, frame = 0
 907              		@ frame_needed = 0, uses_anonymous_args = 0
 908 0000 08B5     		push	{r3, lr}
 909              		.save {r3, lr}
 910              	.LCFI15:
 911              		.cfi_def_cfa_offset 8
 912              		.cfi_offset 3, -8
 913              		.cfi_offset 14, -4
 291:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
 914              		.loc 1 291 3 view .LVU194
 291:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
ARM GAS  /tmp/ccN9UjRp.s 			page 38


 915              		.loc 1 291 18 is_stmt 0 view .LVU195
 916 0002 0A48     		ldr	r0, .L58
 917 0004 0A4B     		ldr	r3, .L58+4
 918 0006 0360     		str	r3, [r0]
 292:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 919              		.loc 1 292 3 is_stmt 1 view .LVU196
 292:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 920              		.loc 1 292 25 is_stmt 0 view .LVU197
 921 0008 0A4B     		ldr	r3, .L58+8
 922 000a 4360     		str	r3, [r0, #4]
 293:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 923              		.loc 1 293 3 is_stmt 1 view .LVU198
 293:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 924              		.loc 1 293 24 is_stmt 0 view .LVU199
 925 000c 0023     		movs	r3, #0
 926 000e 8360     		str	r3, [r0, #8]
 294:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 927              		.loc 1 294 3 is_stmt 1 view .LVU200
 294:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 928              		.loc 1 294 26 is_stmt 0 view .LVU201
 929 0010 C360     		str	r3, [r0, #12]
 295:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 930              		.loc 1 295 3 is_stmt 1 view .LVU202
 295:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 931              		.loc 1 295 29 is_stmt 0 view .LVU203
 932 0012 4FF48042 		mov	r2, #16384
 933 0016 0261     		str	r2, [r0, #16]
 296:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 934              		.loc 1 296 3 is_stmt 1 view .LVU204
 296:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 935              		.loc 1 296 30 is_stmt 0 view .LVU205
 936 0018 4361     		str	r3, [r0, #20]
 297:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 937              		.loc 1 297 3 is_stmt 1 view .LVU206
 297:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 938              		.loc 1 297 26 is_stmt 0 view .LVU207
 939 001a 8361     		str	r3, [r0, #24]
 298:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 940              		.loc 1 298 3 is_stmt 1 view .LVU208
 298:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 941              		.loc 1 298 30 is_stmt 0 view .LVU209
 942 001c C361     		str	r3, [r0, #28]
 299:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 943              		.loc 1 299 3 is_stmt 1 view .LVU210
 299:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 944              		.loc 1 299 28 is_stmt 0 view .LVU211
 945 001e 0362     		str	r3, [r0, #32]
 300:Core/Src/main.cpp ****   {
 946              		.loc 1 300 3 is_stmt 1 view .LVU212
 300:Core/Src/main.cpp ****   {
 947              		.loc 1 300 19 is_stmt 0 view .LVU213
 948 0020 FFF7FEFF 		bl	HAL_I2C_Init
 949              	.LVL61:
 300:Core/Src/main.cpp ****   {
 950              		.loc 1 300 3 view .LVU214
 951 0024 00B9     		cbnz	r0, .L57
 308:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccN9UjRp.s 			page 39


 952              		.loc 1 308 1 view .LVU215
 953 0026 08BD     		pop	{r3, pc}
 954              	.L57:
 302:Core/Src/main.cpp ****   }
 955              		.loc 1 302 5 is_stmt 1 view .LVU216
 302:Core/Src/main.cpp ****   }
 956              		.loc 1 302 18 is_stmt 0 view .LVU217
 957 0028 FFF7FEFF 		bl	Error_Handler
 958              	.LVL62:
 959              	.L59:
 960              		.align	2
 961              	.L58:
 962 002c 00000000 		.word	.LANCHOR15
 963 0030 00540040 		.word	1073763328
 964 0034 A0860100 		.word	100000
 965              		.cfi_endproc
 966              	.LFE1987:
 967              		.fnend
 969              		.section	.text._ZL12MX_I2C3_Initv,"ax",%progbits
 970              		.align	1
 971              		.syntax unified
 972              		.thumb
 973              		.thumb_func
 974              		.fpu fpv4-sp-d16
 976              	_ZL12MX_I2C3_Initv:
 977              		.fnstart
 978              	.LFB1988:
 316:Core/Src/main.cpp **** 
 979              		.loc 1 316 1 is_stmt 1 view -0
 980              		.cfi_startproc
 981              		@ args = 0, pretend = 0, frame = 0
 982              		@ frame_needed = 0, uses_anonymous_args = 0
 983 0000 08B5     		push	{r3, lr}
 984              		.save {r3, lr}
 985              	.LCFI16:
 986              		.cfi_def_cfa_offset 8
 987              		.cfi_offset 3, -8
 988              		.cfi_offset 14, -4
 325:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 989              		.loc 1 325 3 view .LVU219
 325:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 990              		.loc 1 325 18 is_stmt 0 view .LVU220
 991 0002 0A48     		ldr	r0, .L64
 992 0004 0A4B     		ldr	r3, .L64+4
 993 0006 0360     		str	r3, [r0]
 326:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 994              		.loc 1 326 3 is_stmt 1 view .LVU221
 326:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 995              		.loc 1 326 25 is_stmt 0 view .LVU222
 996 0008 0A4B     		ldr	r3, .L64+8
 997 000a 4360     		str	r3, [r0, #4]
 327:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 998              		.loc 1 327 3 is_stmt 1 view .LVU223
 327:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 999              		.loc 1 327 24 is_stmt 0 view .LVU224
 1000 000c 0023     		movs	r3, #0
 1001 000e 8360     		str	r3, [r0, #8]
ARM GAS  /tmp/ccN9UjRp.s 			page 40


 328:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1002              		.loc 1 328 3 is_stmt 1 view .LVU225
 328:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1003              		.loc 1 328 26 is_stmt 0 view .LVU226
 1004 0010 C360     		str	r3, [r0, #12]
 329:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1005              		.loc 1 329 3 is_stmt 1 view .LVU227
 329:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1006              		.loc 1 329 29 is_stmt 0 view .LVU228
 1007 0012 4FF48042 		mov	r2, #16384
 1008 0016 0261     		str	r2, [r0, #16]
 330:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
 1009              		.loc 1 330 3 is_stmt 1 view .LVU229
 330:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
 1010              		.loc 1 330 30 is_stmt 0 view .LVU230
 1011 0018 4361     		str	r3, [r0, #20]
 331:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1012              		.loc 1 331 3 is_stmt 1 view .LVU231
 331:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1013              		.loc 1 331 26 is_stmt 0 view .LVU232
 1014 001a 8361     		str	r3, [r0, #24]
 332:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1015              		.loc 1 332 3 is_stmt 1 view .LVU233
 332:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1016              		.loc 1 332 30 is_stmt 0 view .LVU234
 1017 001c C361     		str	r3, [r0, #28]
 333:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 1018              		.loc 1 333 3 is_stmt 1 view .LVU235
 333:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 1019              		.loc 1 333 28 is_stmt 0 view .LVU236
 1020 001e 0362     		str	r3, [r0, #32]
 334:Core/Src/main.cpp ****   {
 1021              		.loc 1 334 3 is_stmt 1 view .LVU237
 334:Core/Src/main.cpp ****   {
 1022              		.loc 1 334 19 is_stmt 0 view .LVU238
 1023 0020 FFF7FEFF 		bl	HAL_I2C_Init
 1024              	.LVL63:
 334:Core/Src/main.cpp ****   {
 1025              		.loc 1 334 3 view .LVU239
 1026 0024 00B9     		cbnz	r0, .L63
 342:Core/Src/main.cpp **** 
 1027              		.loc 1 342 1 view .LVU240
 1028 0026 08BD     		pop	{r3, pc}
 1029              	.L63:
 336:Core/Src/main.cpp ****   }
 1030              		.loc 1 336 5 is_stmt 1 view .LVU241
 336:Core/Src/main.cpp ****   }
 1031              		.loc 1 336 18 is_stmt 0 view .LVU242
 1032 0028 FFF7FEFF 		bl	Error_Handler
 1033              	.LVL64:
 1034              	.L65:
 1035              		.align	2
 1036              	.L64:
 1037 002c 00000000 		.word	.LANCHOR2
 1038 0030 005C0040 		.word	1073765376
 1039 0034 A0860100 		.word	100000
 1040              		.cfi_endproc
ARM GAS  /tmp/ccN9UjRp.s 			page 41


 1041              	.LFE1988:
 1042              		.fnend
 1044              		.section	.text._ZL12MX_I2S2_Initv,"ax",%progbits
 1045              		.align	1
 1046              		.syntax unified
 1047              		.thumb
 1048              		.thumb_func
 1049              		.fpu fpv4-sp-d16
 1051              	_ZL12MX_I2S2_Initv:
 1052              		.fnstart
 1053              	.LFB1989:
 350:Core/Src/main.cpp **** 
 1054              		.loc 1 350 1 is_stmt 1 view -0
 1055              		.cfi_startproc
 1056              		@ args = 0, pretend = 0, frame = 0
 1057              		@ frame_needed = 0, uses_anonymous_args = 0
 1058 0000 08B5     		push	{r3, lr}
 1059              		.save {r3, lr}
 1060              	.LCFI17:
 1061              		.cfi_def_cfa_offset 8
 1062              		.cfi_offset 3, -8
 1063              		.cfi_offset 14, -4
 359:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 1064              		.loc 1 359 3 view .LVU244
 359:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 1065              		.loc 1 359 18 is_stmt 0 view .LVU245
 1066 0002 0B48     		ldr	r0, .L70
 1067 0004 0B4B     		ldr	r3, .L70+4
 1068 0006 0360     		str	r3, [r0]
 360:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 1069              		.loc 1 360 3 is_stmt 1 view .LVU246
 360:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 1070              		.loc 1 360 19 is_stmt 0 view .LVU247
 1071 0008 4FF40072 		mov	r2, #512
 1072 000c 4260     		str	r2, [r0, #4]
 361:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 1073              		.loc 1 361 3 is_stmt 1 view .LVU248
 361:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 1074              		.loc 1 361 23 is_stmt 0 view .LVU249
 1075 000e 0023     		movs	r3, #0
 1076 0010 8360     		str	r3, [r0, #8]
 362:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 1077              		.loc 1 362 3 is_stmt 1 view .LVU250
 362:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 1078              		.loc 1 362 25 is_stmt 0 view .LVU251
 1079 0012 C360     		str	r3, [r0, #12]
 363:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 1080              		.loc 1 363 3 is_stmt 1 view .LVU252
 363:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 1081              		.loc 1 363 25 is_stmt 0 view .LVU253
 1082 0014 0261     		str	r2, [r0, #16]
 364:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 1083              		.loc 1 364 3 is_stmt 1 view .LVU254
 364:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 1084              		.loc 1 364 24 is_stmt 0 view .LVU255
 1085 0016 4FF4FA52 		mov	r2, #8000
 1086 001a 4261     		str	r2, [r0, #20]
ARM GAS  /tmp/ccN9UjRp.s 			page 42


 365:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 1087              		.loc 1 365 3 is_stmt 1 view .LVU256
 365:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 1088              		.loc 1 365 19 is_stmt 0 view .LVU257
 1089 001c 8361     		str	r3, [r0, #24]
 366:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 1090              		.loc 1 366 3 is_stmt 1 view .LVU258
 366:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 1091              		.loc 1 366 26 is_stmt 0 view .LVU259
 1092 001e C361     		str	r3, [r0, #28]
 367:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 1093              		.loc 1 367 3 is_stmt 1 view .LVU260
 367:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 1094              		.loc 1 367 29 is_stmt 0 view .LVU261
 1095 0020 0362     		str	r3, [r0, #32]
 368:Core/Src/main.cpp ****   {
 1096              		.loc 1 368 3 is_stmt 1 view .LVU262
 368:Core/Src/main.cpp ****   {
 1097              		.loc 1 368 19 is_stmt 0 view .LVU263
 1098 0022 FFF7FEFF 		bl	HAL_I2S_Init
 1099              	.LVL65:
 368:Core/Src/main.cpp ****   {
 1100              		.loc 1 368 3 view .LVU264
 1101 0026 00B9     		cbnz	r0, .L69
 376:Core/Src/main.cpp **** 
 1102              		.loc 1 376 1 view .LVU265
 1103 0028 08BD     		pop	{r3, pc}
 1104              	.L69:
 370:Core/Src/main.cpp ****   }
 1105              		.loc 1 370 5 is_stmt 1 view .LVU266
 370:Core/Src/main.cpp ****   }
 1106              		.loc 1 370 18 is_stmt 0 view .LVU267
 1107 002a FFF7FEFF 		bl	Error_Handler
 1108              	.LVL66:
 1109              	.L71:
 1110 002e 00BF     		.align	2
 1111              	.L70:
 1112 0030 00000000 		.word	.LANCHOR16
 1113 0034 00380040 		.word	1073756160
 1114              		.cfi_endproc
 1115              	.LFE1989:
 1116              		.fnend
 1118              		.section	.text._ZL12MX_I2S3_Initv,"ax",%progbits
 1119              		.align	1
 1120              		.syntax unified
 1121              		.thumb
 1122              		.thumb_func
 1123              		.fpu fpv4-sp-d16
 1125              	_ZL12MX_I2S3_Initv:
 1126              		.fnstart
 1127              	.LFB1990:
 384:Core/Src/main.cpp **** 
 1128              		.loc 1 384 1 is_stmt 1 view -0
 1129              		.cfi_startproc
 1130              		@ args = 0, pretend = 0, frame = 0
 1131              		@ frame_needed = 0, uses_anonymous_args = 0
 1132 0000 08B5     		push	{r3, lr}
ARM GAS  /tmp/ccN9UjRp.s 			page 43


 1133              		.save {r3, lr}
 1134              	.LCFI18:
 1135              		.cfi_def_cfa_offset 8
 1136              		.cfi_offset 3, -8
 1137              		.cfi_offset 14, -4
 393:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 1138              		.loc 1 393 3 view .LVU269
 393:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 1139              		.loc 1 393 18 is_stmt 0 view .LVU270
 1140 0002 0B48     		ldr	r0, .L76
 1141 0004 0B4B     		ldr	r3, .L76+4
 1142 0006 0360     		str	r3, [r0]
 394:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 1143              		.loc 1 394 3 is_stmt 1 view .LVU271
 394:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 1144              		.loc 1 394 19 is_stmt 0 view .LVU272
 1145 0008 4FF40072 		mov	r2, #512
 1146 000c 4260     		str	r2, [r0, #4]
 395:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 1147              		.loc 1 395 3 is_stmt 1 view .LVU273
 395:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 1148              		.loc 1 395 23 is_stmt 0 view .LVU274
 1149 000e 0023     		movs	r3, #0
 1150 0010 8360     		str	r3, [r0, #8]
 396:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 1151              		.loc 1 396 3 is_stmt 1 view .LVU275
 396:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 1152              		.loc 1 396 25 is_stmt 0 view .LVU276
 1153 0012 C360     		str	r3, [r0, #12]
 397:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 1154              		.loc 1 397 3 is_stmt 1 view .LVU277
 397:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 1155              		.loc 1 397 25 is_stmt 0 view .LVU278
 1156 0014 0261     		str	r2, [r0, #16]
 398:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 1157              		.loc 1 398 3 is_stmt 1 view .LVU279
 398:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 1158              		.loc 1 398 24 is_stmt 0 view .LVU280
 1159 0016 4AF64442 		movw	r2, #44100
 1160 001a 4261     		str	r2, [r0, #20]
 399:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 1161              		.loc 1 399 3 is_stmt 1 view .LVU281
 399:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 1162              		.loc 1 399 19 is_stmt 0 view .LVU282
 1163 001c 8361     		str	r3, [r0, #24]
 400:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 1164              		.loc 1 400 3 is_stmt 1 view .LVU283
 400:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 1165              		.loc 1 400 26 is_stmt 0 view .LVU284
 1166 001e C361     		str	r3, [r0, #28]
 401:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 1167              		.loc 1 401 3 is_stmt 1 view .LVU285
 401:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 1168              		.loc 1 401 29 is_stmt 0 view .LVU286
 1169 0020 0123     		movs	r3, #1
 1170 0022 0362     		str	r3, [r0, #32]
 402:Core/Src/main.cpp ****   {
ARM GAS  /tmp/ccN9UjRp.s 			page 44


 1171              		.loc 1 402 3 is_stmt 1 view .LVU287
 402:Core/Src/main.cpp ****   {
 1172              		.loc 1 402 19 is_stmt 0 view .LVU288
 1173 0024 FFF7FEFF 		bl	HAL_I2S_Init
 1174              	.LVL67:
 402:Core/Src/main.cpp ****   {
 1175              		.loc 1 402 3 view .LVU289
 1176 0028 00B9     		cbnz	r0, .L75
 410:Core/Src/main.cpp **** 
 1177              		.loc 1 410 1 view .LVU290
 1178 002a 08BD     		pop	{r3, pc}
 1179              	.L75:
 404:Core/Src/main.cpp ****   }
 1180              		.loc 1 404 5 is_stmt 1 view .LVU291
 404:Core/Src/main.cpp ****   }
 1181              		.loc 1 404 18 is_stmt 0 view .LVU292
 1182 002c FFF7FEFF 		bl	Error_Handler
 1183              	.LVL68:
 1184              	.L77:
 1185              		.align	2
 1186              	.L76:
 1187 0030 00000000 		.word	.LANCHOR17
 1188 0034 003C0040 		.word	1073757184
 1189              		.cfi_endproc
 1190              	.LFE1990:
 1191              		.fnend
 1193              		.section	.text._ZL12MX_I2S4_Initv,"ax",%progbits
 1194              		.align	1
 1195              		.syntax unified
 1196              		.thumb
 1197              		.thumb_func
 1198              		.fpu fpv4-sp-d16
 1200              	_ZL12MX_I2S4_Initv:
 1201              		.fnstart
 1202              	.LFB1991:
 418:Core/Src/main.cpp **** 
 1203              		.loc 1 418 1 is_stmt 1 view -0
 1204              		.cfi_startproc
 1205              		@ args = 0, pretend = 0, frame = 0
 1206              		@ frame_needed = 0, uses_anonymous_args = 0
 1207 0000 08B5     		push	{r3, lr}
 1208              		.save {r3, lr}
 1209              	.LCFI19:
 1210              		.cfi_def_cfa_offset 8
 1211              		.cfi_offset 3, -8
 1212              		.cfi_offset 14, -4
 427:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
 1213              		.loc 1 427 3 view .LVU294
 427:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
 1214              		.loc 1 427 18 is_stmt 0 view .LVU295
 1215 0002 0B48     		ldr	r0, .L82
 1216 0004 0B4B     		ldr	r3, .L82+4
 1217 0006 0360     		str	r3, [r0]
 428:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
 1218              		.loc 1 428 3 is_stmt 1 view .LVU296
 428:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
 1219              		.loc 1 428 19 is_stmt 0 view .LVU297
ARM GAS  /tmp/ccN9UjRp.s 			page 45


 1220 0008 4FF40073 		mov	r3, #512
 1221 000c 4360     		str	r3, [r0, #4]
 429:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
 1222              		.loc 1 429 3 is_stmt 1 view .LVU298
 429:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
 1223              		.loc 1 429 23 is_stmt 0 view .LVU299
 1224 000e 0023     		movs	r3, #0
 1225 0010 8360     		str	r3, [r0, #8]
 430:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 1226              		.loc 1 430 3 is_stmt 1 view .LVU300
 430:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 1227              		.loc 1 430 25 is_stmt 0 view .LVU301
 1228 0012 C360     		str	r3, [r0, #12]
 431:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 1229              		.loc 1 431 3 is_stmt 1 view .LVU302
 431:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 1230              		.loc 1 431 25 is_stmt 0 view .LVU303
 1231 0014 0361     		str	r3, [r0, #16]
 432:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 1232              		.loc 1 432 3 is_stmt 1 view .LVU304
 432:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 1233              		.loc 1 432 24 is_stmt 0 view .LVU305
 1234 0016 4AF64442 		movw	r2, #44100
 1235 001a 4261     		str	r2, [r0, #20]
 433:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
 1236              		.loc 1 433 3 is_stmt 1 view .LVU306
 433:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
 1237              		.loc 1 433 19 is_stmt 0 view .LVU307
 1238 001c 8361     		str	r3, [r0, #24]
 434:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 1239              		.loc 1 434 3 is_stmt 1 view .LVU308
 434:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 1240              		.loc 1 434 26 is_stmt 0 view .LVU309
 1241 001e C361     		str	r3, [r0, #28]
 435:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 1242              		.loc 1 435 3 is_stmt 1 view .LVU310
 435:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 1243              		.loc 1 435 29 is_stmt 0 view .LVU311
 1244 0020 0362     		str	r3, [r0, #32]
 436:Core/Src/main.cpp ****   {
 1245              		.loc 1 436 3 is_stmt 1 view .LVU312
 436:Core/Src/main.cpp ****   {
 1246              		.loc 1 436 19 is_stmt 0 view .LVU313
 1247 0022 FFF7FEFF 		bl	HAL_I2S_Init
 1248              	.LVL69:
 436:Core/Src/main.cpp ****   {
 1249              		.loc 1 436 3 view .LVU314
 1250 0026 00B9     		cbnz	r0, .L81
 444:Core/Src/main.cpp **** 
 1251              		.loc 1 444 1 view .LVU315
 1252 0028 08BD     		pop	{r3, pc}
 1253              	.L81:
 438:Core/Src/main.cpp ****   }
 1254              		.loc 1 438 5 is_stmt 1 view .LVU316
 438:Core/Src/main.cpp ****   }
 1255              		.loc 1 438 18 is_stmt 0 view .LVU317
 1256 002a FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/ccN9UjRp.s 			page 46


 1257              	.LVL70:
 1258              	.L83:
 1259 002e 00BF     		.align	2
 1260              	.L82:
 1261 0030 00000000 		.word	.LANCHOR18
 1262 0034 00340140 		.word	1073820672
 1263              		.cfi_endproc
 1264              	.LFE1991:
 1265              		.fnend
 1267              		.section	.text._ZL15MX_SDIO_SD_Initv,"ax",%progbits
 1268              		.align	1
 1269              		.syntax unified
 1270              		.thumb
 1271              		.thumb_func
 1272              		.fpu fpv4-sp-d16
 1274              	_ZL15MX_SDIO_SD_Initv:
 1275              		.fnstart
 1276              	.LFB1992:
 452:Core/Src/main.cpp **** 
 1277              		.loc 1 452 1 is_stmt 1 view -0
 1278              		.cfi_startproc
 1279              		@ args = 0, pretend = 0, frame = 0
 1280              		@ frame_needed = 0, uses_anonymous_args = 0
 1281 0000 08B5     		push	{r3, lr}
 1282              		.save {r3, lr}
 1283              	.LCFI20:
 1284              		.cfi_def_cfa_offset 8
 1285              		.cfi_offset 3, -8
 1286              		.cfi_offset 14, -4
 461:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 1287              		.loc 1 461 3 view .LVU319
 461:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 1288              		.loc 1 461 16 is_stmt 0 view .LVU320
 1289 0002 0C48     		ldr	r0, .L90
 1290 0004 0C4B     		ldr	r3, .L90+4
 1291 0006 0360     		str	r3, [r0]
 462:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 1292              		.loc 1 462 3 is_stmt 1 view .LVU321
 462:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 1293              		.loc 1 462 22 is_stmt 0 view .LVU322
 1294 0008 0023     		movs	r3, #0
 1295 000a 4360     		str	r3, [r0, #4]
 463:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 1296              		.loc 1 463 3 is_stmt 1 view .LVU323
 463:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 1297              		.loc 1 463 24 is_stmt 0 view .LVU324
 1298 000c 8360     		str	r3, [r0, #8]
 464:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 1299              		.loc 1 464 3 is_stmt 1 view .LVU325
 464:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 1300              		.loc 1 464 27 is_stmt 0 view .LVU326
 1301 000e C360     		str	r3, [r0, #12]
 465:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 1302              		.loc 1 465 3 is_stmt 1 view .LVU327
 465:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 1303              		.loc 1 465 20 is_stmt 0 view .LVU328
 1304 0010 0361     		str	r3, [r0, #16]
ARM GAS  /tmp/ccN9UjRp.s 			page 47


 466:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 1305              		.loc 1 466 3 is_stmt 1 view .LVU329
 466:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 1306              		.loc 1 466 32 is_stmt 0 view .LVU330
 1307 0012 4361     		str	r3, [r0, #20]
 467:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
 1308              		.loc 1 467 3 is_stmt 1 view .LVU331
 467:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
 1309              		.loc 1 467 21 is_stmt 0 view .LVU332
 1310 0014 8361     		str	r3, [r0, #24]
 468:Core/Src/main.cpp ****   {
 1311              		.loc 1 468 3 is_stmt 1 view .LVU333
 468:Core/Src/main.cpp ****   {
 1312              		.loc 1 468 18 is_stmt 0 view .LVU334
 1313 0016 FFF7FEFF 		bl	HAL_SD_Init
 1314              	.LVL71:
 468:Core/Src/main.cpp ****   {
 1315              		.loc 1 468 3 view .LVU335
 1316 001a 30B9     		cbnz	r0, .L88
 472:Core/Src/main.cpp ****   {
 1317              		.loc 1 472 3 is_stmt 1 view .LVU336
 472:Core/Src/main.cpp ****   {
 1318              		.loc 1 472 36 is_stmt 0 view .LVU337
 1319 001c 4FF40061 		mov	r1, #2048
 1320 0020 0448     		ldr	r0, .L90
 1321 0022 FFF7FEFF 		bl	HAL_SD_ConfigWideBusOperation
 1322              	.LVL72:
 472:Core/Src/main.cpp ****   {
 1323              		.loc 1 472 3 view .LVU338
 1324 0026 10B9     		cbnz	r0, .L89
 480:Core/Src/main.cpp **** 
 1325              		.loc 1 480 1 view .LVU339
 1326 0028 08BD     		pop	{r3, pc}
 1327              	.L88:
 470:Core/Src/main.cpp ****   }
 1328              		.loc 1 470 5 is_stmt 1 view .LVU340
 470:Core/Src/main.cpp ****   }
 1329              		.loc 1 470 18 is_stmt 0 view .LVU341
 1330 002a FFF7FEFF 		bl	Error_Handler
 1331              	.LVL73:
 1332              	.L89:
 474:Core/Src/main.cpp ****   }
 1333              		.loc 1 474 5 is_stmt 1 view .LVU342
 474:Core/Src/main.cpp ****   }
 1334              		.loc 1 474 18 is_stmt 0 view .LVU343
 1335 002e FFF7FEFF 		bl	Error_Handler
 1336              	.LVL74:
 1337              	.L91:
 1338 0032 00BF     		.align	2
 1339              	.L90:
 1340 0034 00000000 		.word	.LANCHOR19
 1341 0038 002C0140 		.word	1073818624
 1342              		.cfi_endproc
 1343              	.LFE1992:
 1344              		.fnend
 1346              		.section	.text._ZL12MX_SPI1_Initv,"ax",%progbits
 1347              		.align	1
ARM GAS  /tmp/ccN9UjRp.s 			page 48


 1348              		.syntax unified
 1349              		.thumb
 1350              		.thumb_func
 1351              		.fpu fpv4-sp-d16
 1353              	_ZL12MX_SPI1_Initv:
 1354              		.fnstart
 1355              	.LFB1993:
 488:Core/Src/main.cpp **** 
 1356              		.loc 1 488 1 is_stmt 1 view -0
 1357              		.cfi_startproc
 1358              		@ args = 0, pretend = 0, frame = 0
 1359              		@ frame_needed = 0, uses_anonymous_args = 0
 1360 0000 08B5     		push	{r3, lr}
 1361              		.save {r3, lr}
 1362              	.LCFI21:
 1363              		.cfi_def_cfa_offset 8
 1364              		.cfi_offset 3, -8
 1365              		.cfi_offset 14, -4
 498:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1366              		.loc 1 498 3 view .LVU345
 498:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1367              		.loc 1 498 18 is_stmt 0 view .LVU346
 1368 0002 0C48     		ldr	r0, .L96
 1369 0004 0C4B     		ldr	r3, .L96+4
 1370 0006 0360     		str	r3, [r0]
 499:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1371              		.loc 1 499 3 is_stmt 1 view .LVU347
 499:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1372              		.loc 1 499 19 is_stmt 0 view .LVU348
 1373 0008 4FF48273 		mov	r3, #260
 1374 000c 4360     		str	r3, [r0, #4]
 500:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1375              		.loc 1 500 3 is_stmt 1 view .LVU349
 500:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1376              		.loc 1 500 24 is_stmt 0 view .LVU350
 1377 000e 0023     		movs	r3, #0
 1378 0010 8360     		str	r3, [r0, #8]
 501:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1379              		.loc 1 501 3 is_stmt 1 view .LVU351
 501:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1380              		.loc 1 501 23 is_stmt 0 view .LVU352
 1381 0012 C360     		str	r3, [r0, #12]
 502:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1382              		.loc 1 502 3 is_stmt 1 view .LVU353
 502:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1383              		.loc 1 502 26 is_stmt 0 view .LVU354
 1384 0014 0361     		str	r3, [r0, #16]
 503:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 1385              		.loc 1 503 3 is_stmt 1 view .LVU355
 503:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 1386              		.loc 1 503 23 is_stmt 0 view .LVU356
 1387 0016 4361     		str	r3, [r0, #20]
 504:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1388              		.loc 1 504 3 is_stmt 1 view .LVU357
 504:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1389              		.loc 1 504 18 is_stmt 0 view .LVU358
 1390 0018 8361     		str	r3, [r0, #24]
ARM GAS  /tmp/ccN9UjRp.s 			page 49


 505:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1391              		.loc 1 505 3 is_stmt 1 view .LVU359
 505:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1392              		.loc 1 505 32 is_stmt 0 view .LVU360
 1393 001a C361     		str	r3, [r0, #28]
 506:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1394              		.loc 1 506 3 is_stmt 1 view .LVU361
 506:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1395              		.loc 1 506 23 is_stmt 0 view .LVU362
 1396 001c 0362     		str	r3, [r0, #32]
 507:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1397              		.loc 1 507 3 is_stmt 1 view .LVU363
 507:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1398              		.loc 1 507 21 is_stmt 0 view .LVU364
 1399 001e 4362     		str	r3, [r0, #36]
 508:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 1400              		.loc 1 508 3 is_stmt 1 view .LVU365
 508:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 1401              		.loc 1 508 29 is_stmt 0 view .LVU366
 1402 0020 8362     		str	r3, [r0, #40]
 509:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1403              		.loc 1 509 3 is_stmt 1 view .LVU367
 509:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1404              		.loc 1 509 28 is_stmt 0 view .LVU368
 1405 0022 0A23     		movs	r3, #10
 1406 0024 C362     		str	r3, [r0, #44]
 510:Core/Src/main.cpp ****   {
 1407              		.loc 1 510 3 is_stmt 1 view .LVU369
 510:Core/Src/main.cpp ****   {
 1408              		.loc 1 510 19 is_stmt 0 view .LVU370
 1409 0026 FFF7FEFF 		bl	HAL_SPI_Init
 1410              	.LVL75:
 510:Core/Src/main.cpp ****   {
 1411              		.loc 1 510 3 view .LVU371
 1412 002a 00B9     		cbnz	r0, .L95
 518:Core/Src/main.cpp **** 
 1413              		.loc 1 518 1 view .LVU372
 1414 002c 08BD     		pop	{r3, pc}
 1415              	.L95:
 512:Core/Src/main.cpp ****   }
 1416              		.loc 1 512 5 is_stmt 1 view .LVU373
 512:Core/Src/main.cpp ****   }
 1417              		.loc 1 512 18 is_stmt 0 view .LVU374
 1418 002e FFF7FEFF 		bl	Error_Handler
 1419              	.LVL76:
 1420              	.L97:
 1421 0032 00BF     		.align	2
 1422              	.L96:
 1423 0034 00000000 		.word	.LANCHOR20
 1424 0038 00300140 		.word	1073819648
 1425              		.cfi_endproc
 1426              	.LFE1993:
 1427              		.fnend
 1429              		.section	.text._ZL12MX_SPI5_Initv,"ax",%progbits
 1430              		.align	1
 1431              		.syntax unified
 1432              		.thumb
ARM GAS  /tmp/ccN9UjRp.s 			page 50


 1433              		.thumb_func
 1434              		.fpu fpv4-sp-d16
 1436              	_ZL12MX_SPI5_Initv:
 1437              		.fnstart
 1438              	.LFB1994:
 526:Core/Src/main.cpp **** 
 1439              		.loc 1 526 1 is_stmt 1 view -0
 1440              		.cfi_startproc
 1441              		@ args = 0, pretend = 0, frame = 0
 1442              		@ frame_needed = 0, uses_anonymous_args = 0
 1443 0000 08B5     		push	{r3, lr}
 1444              		.save {r3, lr}
 1445              	.LCFI22:
 1446              		.cfi_def_cfa_offset 8
 1447              		.cfi_offset 3, -8
 1448              		.cfi_offset 14, -4
 536:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 1449              		.loc 1 536 3 view .LVU376
 536:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 1450              		.loc 1 536 18 is_stmt 0 view .LVU377
 1451 0002 0C48     		ldr	r0, .L102
 1452 0004 0C4B     		ldr	r3, .L102+4
 1453 0006 0360     		str	r3, [r0]
 537:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 1454              		.loc 1 537 3 is_stmt 1 view .LVU378
 537:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 1455              		.loc 1 537 19 is_stmt 0 view .LVU379
 1456 0008 4FF48273 		mov	r3, #260
 1457 000c 4360     		str	r3, [r0, #4]
 538:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 1458              		.loc 1 538 3 is_stmt 1 view .LVU380
 538:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 1459              		.loc 1 538 24 is_stmt 0 view .LVU381
 1460 000e 0023     		movs	r3, #0
 1461 0010 8360     		str	r3, [r0, #8]
 539:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 1462              		.loc 1 539 3 is_stmt 1 view .LVU382
 539:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 1463              		.loc 1 539 23 is_stmt 0 view .LVU383
 1464 0012 C360     		str	r3, [r0, #12]
 540:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 1465              		.loc 1 540 3 is_stmt 1 view .LVU384
 540:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 1466              		.loc 1 540 26 is_stmt 0 view .LVU385
 1467 0014 0361     		str	r3, [r0, #16]
 541:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 1468              		.loc 1 541 3 is_stmt 1 view .LVU386
 541:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 1469              		.loc 1 541 23 is_stmt 0 view .LVU387
 1470 0016 4361     		str	r3, [r0, #20]
 542:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1471              		.loc 1 542 3 is_stmt 1 view .LVU388
 542:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1472              		.loc 1 542 18 is_stmt 0 view .LVU389
 1473 0018 8361     		str	r3, [r0, #24]
 543:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1474              		.loc 1 543 3 is_stmt 1 view .LVU390
ARM GAS  /tmp/ccN9UjRp.s 			page 51


 543:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1475              		.loc 1 543 32 is_stmt 0 view .LVU391
 1476 001a C361     		str	r3, [r0, #28]
 544:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 1477              		.loc 1 544 3 is_stmt 1 view .LVU392
 544:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 1478              		.loc 1 544 23 is_stmt 0 view .LVU393
 1479 001c 0362     		str	r3, [r0, #32]
 545:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1480              		.loc 1 545 3 is_stmt 1 view .LVU394
 545:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1481              		.loc 1 545 21 is_stmt 0 view .LVU395
 1482 001e 4362     		str	r3, [r0, #36]
 546:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
 1483              		.loc 1 546 3 is_stmt 1 view .LVU396
 546:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
 1484              		.loc 1 546 29 is_stmt 0 view .LVU397
 1485 0020 8362     		str	r3, [r0, #40]
 547:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 1486              		.loc 1 547 3 is_stmt 1 view .LVU398
 547:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 1487              		.loc 1 547 28 is_stmt 0 view .LVU399
 1488 0022 0A23     		movs	r3, #10
 1489 0024 C362     		str	r3, [r0, #44]
 548:Core/Src/main.cpp ****   {
 1490              		.loc 1 548 3 is_stmt 1 view .LVU400
 548:Core/Src/main.cpp ****   {
 1491              		.loc 1 548 19 is_stmt 0 view .LVU401
 1492 0026 FFF7FEFF 		bl	HAL_SPI_Init
 1493              	.LVL77:
 548:Core/Src/main.cpp ****   {
 1494              		.loc 1 548 3 view .LVU402
 1495 002a 00B9     		cbnz	r0, .L101
 556:Core/Src/main.cpp **** 
 1496              		.loc 1 556 1 view .LVU403
 1497 002c 08BD     		pop	{r3, pc}
 1498              	.L101:
 550:Core/Src/main.cpp ****   }
 1499              		.loc 1 550 5 is_stmt 1 view .LVU404
 550:Core/Src/main.cpp ****   }
 1500              		.loc 1 550 18 is_stmt 0 view .LVU405
 1501 002e FFF7FEFF 		bl	Error_Handler
 1502              	.LVL78:
 1503              	.L103:
 1504 0032 00BF     		.align	2
 1505              	.L102:
 1506 0034 00000000 		.word	.LANCHOR21
 1507 0038 00500140 		.word	1073827840
 1508              		.cfi_endproc
 1509              	.LFE1994:
 1510              		.fnend
 1512              		.section	.text._ZL22MX_USB_OTG_FS_PCD_Initv,"ax",%progbits
 1513              		.align	1
 1514              		.syntax unified
 1515              		.thumb
 1516              		.thumb_func
 1517              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccN9UjRp.s 			page 52


 1519              	_ZL22MX_USB_OTG_FS_PCD_Initv:
 1520              		.fnstart
 1521              	.LFB1998:
 680:Core/Src/main.cpp **** 
 1522              		.loc 1 680 1 is_stmt 1 view -0
 1523              		.cfi_startproc
 1524              		@ args = 0, pretend = 0, frame = 0
 1525              		@ frame_needed = 0, uses_anonymous_args = 0
 1526 0000 08B5     		push	{r3, lr}
 1527              		.save {r3, lr}
 1528              	.LCFI23:
 1529              		.cfi_def_cfa_offset 8
 1530              		.cfi_offset 3, -8
 1531              		.cfi_offset 14, -4
 689:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 1532              		.loc 1 689 3 view .LVU407
 689:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 1533              		.loc 1 689 28 is_stmt 0 view .LVU408
 1534 0002 0B48     		ldr	r0, .L108
 1535 0004 4FF0A043 		mov	r3, #1342177280
 1536 0008 0360     		str	r3, [r0]
 690:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1537              		.loc 1 690 3 is_stmt 1 view .LVU409
 690:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1538              		.loc 1 690 38 is_stmt 0 view .LVU410
 1539 000a 0423     		movs	r3, #4
 1540 000c 4360     		str	r3, [r0, #4]
 691:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 1541              		.loc 1 691 3 is_stmt 1 view .LVU411
 691:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 1542              		.loc 1 691 30 is_stmt 0 view .LVU412
 1543 000e 0222     		movs	r2, #2
 1544 0010 C260     		str	r2, [r0, #12]
 692:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1545              		.loc 1 692 3 is_stmt 1 view .LVU413
 692:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1546              		.loc 1 692 35 is_stmt 0 view .LVU414
 1547 0012 0023     		movs	r3, #0
 1548 0014 0361     		str	r3, [r0, #16]
 693:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1549              		.loc 1 693 3 is_stmt 1 view .LVU415
 693:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1550              		.loc 1 693 35 is_stmt 0 view .LVU416
 1551 0016 8261     		str	r2, [r0, #24]
 694:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1552              		.loc 1 694 3 is_stmt 1 view .LVU417
 694:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1553              		.loc 1 694 35 is_stmt 0 view .LVU418
 1554 0018 C361     		str	r3, [r0, #28]
 695:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1555              		.loc 1 695 3 is_stmt 1 view .LVU419
 695:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1556              		.loc 1 695 41 is_stmt 0 view .LVU420
 1557 001a 0362     		str	r3, [r0, #32]
 696:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1558              		.loc 1 696 3 is_stmt 1 view .LVU421
 696:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
ARM GAS  /tmp/ccN9UjRp.s 			page 53


 1559              		.loc 1 696 35 is_stmt 0 view .LVU422
 1560 001c 4362     		str	r3, [r0, #36]
 697:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1561              		.loc 1 697 3 is_stmt 1 view .LVU423
 697:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1562              		.loc 1 697 44 is_stmt 0 view .LVU424
 1563 001e C362     		str	r3, [r0, #44]
 698:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1564              		.loc 1 698 3 is_stmt 1 view .LVU425
 698:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1565              		.loc 1 698 42 is_stmt 0 view .LVU426
 1566 0020 0363     		str	r3, [r0, #48]
 699:Core/Src/main.cpp ****   {
 1567              		.loc 1 699 3 is_stmt 1 view .LVU427
 699:Core/Src/main.cpp ****   {
 1568              		.loc 1 699 19 is_stmt 0 view .LVU428
 1569 0022 FFF7FEFF 		bl	HAL_PCD_Init
 1570              	.LVL79:
 699:Core/Src/main.cpp ****   {
 1571              		.loc 1 699 3 view .LVU429
 1572 0026 00B9     		cbnz	r0, .L107
 707:Core/Src/main.cpp **** 
 1573              		.loc 1 707 1 view .LVU430
 1574 0028 08BD     		pop	{r3, pc}
 1575              	.L107:
 701:Core/Src/main.cpp ****   }
 1576              		.loc 1 701 5 is_stmt 1 view .LVU431
 701:Core/Src/main.cpp ****   }
 1577              		.loc 1 701 18 is_stmt 0 view .LVU432
 1578 002a FFF7FEFF 		bl	Error_Handler
 1579              	.LVL80:
 1580              	.L109:
 1581 002e 00BF     		.align	2
 1582              	.L108:
 1583 0030 00000000 		.word	.LANCHOR22
 1584              		.cfi_endproc
 1585              	.LFE1998:
 1586              		.fnend
 1588              		.section	.text._ZL12MX_ADC1_Initv,"ax",%progbits
 1589              		.align	1
 1590              		.syntax unified
 1591              		.thumb
 1592              		.thumb_func
 1593              		.fpu fpv4-sp-d16
 1595              	_ZL12MX_ADC1_Initv:
 1596              		.fnstart
 1597              	.LFB1986:
 232:Core/Src/main.cpp **** 
 1598              		.loc 1 232 1 is_stmt 1 view -0
 1599              		.cfi_startproc
 1600              		@ args = 0, pretend = 0, frame = 16
 1601              		@ frame_needed = 0, uses_anonymous_args = 0
 1602 0000 00B5     		push	{lr}
 1603              		.save {lr}
 1604              	.LCFI24:
 1605              		.cfi_def_cfa_offset 4
 1606              		.cfi_offset 14, -4
ARM GAS  /tmp/ccN9UjRp.s 			page 54


 1607              		.pad #20
 1608 0002 85B0     		sub	sp, sp, #20
 1609              	.LCFI25:
 1610              		.cfi_def_cfa_offset 24
 238:Core/Src/main.cpp **** 
 1611              		.loc 1 238 3 view .LVU434
 238:Core/Src/main.cpp **** 
 1612              		.loc 1 238 26 is_stmt 0 view .LVU435
 1613 0004 0023     		movs	r3, #0
 1614 0006 0093     		str	r3, [sp]
 1615 0008 0193     		str	r3, [sp, #4]
 1616 000a 0293     		str	r3, [sp, #8]
 1617 000c 0393     		str	r3, [sp, #12]
 245:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 1618              		.loc 1 245 3 is_stmt 1 view .LVU436
 245:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 1619              		.loc 1 245 18 is_stmt 0 view .LVU437
 1620 000e 1348     		ldr	r0, .L116
 1621 0010 134A     		ldr	r2, .L116+4
 1622 0012 0260     		str	r2, [r0]
 246:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1623              		.loc 1 246 3 is_stmt 1 view .LVU438
 246:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1624              		.loc 1 246 29 is_stmt 0 view .LVU439
 1625 0014 4360     		str	r3, [r0, #4]
 247:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 1626              		.loc 1 247 3 is_stmt 1 view .LVU440
 247:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 1627              		.loc 1 247 25 is_stmt 0 view .LVU441
 1628 0016 8360     		str	r3, [r0, #8]
 248:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1629              		.loc 1 248 3 is_stmt 1 view .LVU442
 248:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1630              		.loc 1 248 27 is_stmt 0 view .LVU443
 1631 0018 0361     		str	r3, [r0, #16]
 249:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1632              		.loc 1 249 3 is_stmt 1 view .LVU444
 249:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1633              		.loc 1 249 33 is_stmt 0 view .LVU445
 1634 001a 0376     		strb	r3, [r0, #24]
 250:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1635              		.loc 1 250 3 is_stmt 1 view .LVU446
 250:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1636              		.loc 1 250 36 is_stmt 0 view .LVU447
 1637 001c 80F82030 		strb	r3, [r0, #32]
 251:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1638              		.loc 1 251 3 is_stmt 1 view .LVU448
 251:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1639              		.loc 1 251 35 is_stmt 0 view .LVU449
 1640 0020 C362     		str	r3, [r0, #44]
 252:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1641              		.loc 1 252 3 is_stmt 1 view .LVU450
 252:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1642              		.loc 1 252 31 is_stmt 0 view .LVU451
 1643 0022 104A     		ldr	r2, .L116+8
 1644 0024 8262     		str	r2, [r0, #40]
 253:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
ARM GAS  /tmp/ccN9UjRp.s 			page 55


 1645              		.loc 1 253 3 is_stmt 1 view .LVU452
 253:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
 1646              		.loc 1 253 24 is_stmt 0 view .LVU453
 1647 0026 C360     		str	r3, [r0, #12]
 254:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 1648              		.loc 1 254 3 is_stmt 1 view .LVU454
 254:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 1649              		.loc 1 254 30 is_stmt 0 view .LVU455
 1650 0028 0122     		movs	r2, #1
 1651 002a C261     		str	r2, [r0, #28]
 255:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1652              		.loc 1 255 3 is_stmt 1 view .LVU456
 255:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1653              		.loc 1 255 36 is_stmt 0 view .LVU457
 1654 002c 80F83030 		strb	r3, [r0, #48]
 256:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1655              		.loc 1 256 3 is_stmt 1 view .LVU458
 256:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1656              		.loc 1 256 27 is_stmt 0 view .LVU459
 1657 0030 4261     		str	r2, [r0, #20]
 257:Core/Src/main.cpp ****   {
 1658              		.loc 1 257 3 is_stmt 1 view .LVU460
 257:Core/Src/main.cpp ****   {
 1659              		.loc 1 257 19 is_stmt 0 view .LVU461
 1660 0032 FFF7FEFF 		bl	HAL_ADC_Init
 1661              	.LVL81:
 257:Core/Src/main.cpp ****   {
 1662              		.loc 1 257 3 view .LVU462
 1663 0036 68B9     		cbnz	r0, .L114
 263:Core/Src/main.cpp ****   sConfig.Rank = 1;
 1664              		.loc 1 263 3 is_stmt 1 view .LVU463
 263:Core/Src/main.cpp ****   sConfig.Rank = 1;
 1665              		.loc 1 263 19 is_stmt 0 view .LVU464
 1666 0038 0A23     		movs	r3, #10
 1667 003a 0093     		str	r3, [sp]
 264:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 1668              		.loc 1 264 3 is_stmt 1 view .LVU465
 264:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 1669              		.loc 1 264 16 is_stmt 0 view .LVU466
 1670 003c 0123     		movs	r3, #1
 1671 003e 0193     		str	r3, [sp, #4]
 265:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1672              		.loc 1 265 3 is_stmt 1 view .LVU467
 265:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1673              		.loc 1 265 24 is_stmt 0 view .LVU468
 1674 0040 0023     		movs	r3, #0
 1675 0042 0293     		str	r3, [sp, #8]
 266:Core/Src/main.cpp ****   {
 1676              		.loc 1 266 3 is_stmt 1 view .LVU469
 266:Core/Src/main.cpp ****   {
 1677              		.loc 1 266 28 is_stmt 0 view .LVU470
 1678 0044 6946     		mov	r1, sp
 1679 0046 0548     		ldr	r0, .L116
 1680 0048 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1681              	.LVL82:
 266:Core/Src/main.cpp ****   {
 1682              		.loc 1 266 3 view .LVU471
ARM GAS  /tmp/ccN9UjRp.s 			page 56


 1683 004c 20B9     		cbnz	r0, .L115
 274:Core/Src/main.cpp **** 
 1684              		.loc 1 274 1 view .LVU472
 1685 004e 05B0     		add	sp, sp, #20
 1686              	.LCFI26:
 1687              		.cfi_remember_state
 1688              		.cfi_def_cfa_offset 4
 1689              		@ sp needed
 1690 0050 5DF804FB 		ldr	pc, [sp], #4
 1691              	.L114:
 1692              	.LCFI27:
 1693              		.cfi_restore_state
 259:Core/Src/main.cpp ****   }
 1694              		.loc 1 259 5 is_stmt 1 view .LVU473
 259:Core/Src/main.cpp ****   }
 1695              		.loc 1 259 18 is_stmt 0 view .LVU474
 1696 0054 FFF7FEFF 		bl	Error_Handler
 1697              	.LVL83:
 1698              	.L115:
 268:Core/Src/main.cpp ****   }
 1699              		.loc 1 268 5 is_stmt 1 view .LVU475
 268:Core/Src/main.cpp ****   }
 1700              		.loc 1 268 18 is_stmt 0 view .LVU476
 1701 0058 FFF7FEFF 		bl	Error_Handler
 1702              	.LVL84:
 1703              	.L117:
 1704              		.align	2
 1705              	.L116:
 1706 005c 00000000 		.word	.LANCHOR5
 1707 0060 00200140 		.word	1073815552
 1708 0064 0100000F 		.word	251658241
 1709              		.cfi_endproc
 1710              	.LFE1986:
 1711              		.fnend
 1713              		.section	.text._ZL13MX_TIM10_Initv,"ax",%progbits
 1714              		.align	1
 1715              		.syntax unified
 1716              		.thumb
 1717              		.thumb_func
 1718              		.fpu fpv4-sp-d16
 1720              	_ZL13MX_TIM10_Initv:
 1721              		.fnstart
 1722              	.LFB1997:
 649:Core/Src/main.cpp **** 
 1723              		.loc 1 649 1 is_stmt 1 view -0
 1724              		.cfi_startproc
 1725              		@ args = 0, pretend = 0, frame = 0
 1726              		@ frame_needed = 0, uses_anonymous_args = 0
 1727 0000 08B5     		push	{r3, lr}
 1728              		.save {r3, lr}
 1729              	.LCFI28:
 1730              		.cfi_def_cfa_offset 8
 1731              		.cfi_offset 3, -8
 1732              		.cfi_offset 14, -4
 658:Core/Src/main.cpp ****   htim10.Init.Prescaler = 35;
 1733              		.loc 1 658 3 view .LVU478
 658:Core/Src/main.cpp ****   htim10.Init.Prescaler = 35;
ARM GAS  /tmp/ccN9UjRp.s 			page 57


 1734              		.loc 1 658 19 is_stmt 0 view .LVU479
 1735 0002 0948     		ldr	r0, .L122
 1736 0004 094B     		ldr	r3, .L122+4
 1737 0006 0360     		str	r3, [r0]
 659:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1738              		.loc 1 659 3 is_stmt 1 view .LVU480
 659:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1739              		.loc 1 659 25 is_stmt 0 view .LVU481
 1740 0008 2323     		movs	r3, #35
 1741 000a 4360     		str	r3, [r0, #4]
 660:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 1742              		.loc 1 660 3 is_stmt 1 view .LVU482
 660:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 1743              		.loc 1 660 27 is_stmt 0 view .LVU483
 1744 000c 0023     		movs	r3, #0
 1745 000e 8360     		str	r3, [r0, #8]
 661:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1746              		.loc 1 661 3 is_stmt 1 view .LVU484
 661:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1747              		.loc 1 661 22 is_stmt 0 view .LVU485
 1748 0010 4FF6FF72 		movw	r2, #65535
 1749 0014 C260     		str	r2, [r0, #12]
 662:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1750              		.loc 1 662 3 is_stmt 1 view .LVU486
 662:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1751              		.loc 1 662 29 is_stmt 0 view .LVU487
 1752 0016 0361     		str	r3, [r0, #16]
 663:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1753              		.loc 1 663 3 is_stmt 1 view .LVU488
 663:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1754              		.loc 1 663 33 is_stmt 0 view .LVU489
 1755 0018 8361     		str	r3, [r0, #24]
 664:Core/Src/main.cpp ****   {
 1756              		.loc 1 664 3 is_stmt 1 view .LVU490
 664:Core/Src/main.cpp ****   {
 1757              		.loc 1 664 24 is_stmt 0 view .LVU491
 1758 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
 1759              	.LVL85:
 664:Core/Src/main.cpp ****   {
 1760              		.loc 1 664 3 view .LVU492
 1761 001e 00B9     		cbnz	r0, .L121
 672:Core/Src/main.cpp **** 
 1762              		.loc 1 672 1 view .LVU493
 1763 0020 08BD     		pop	{r3, pc}
 1764              	.L121:
 666:Core/Src/main.cpp ****   }
 1765              		.loc 1 666 5 is_stmt 1 view .LVU494
 666:Core/Src/main.cpp ****   }
 1766              		.loc 1 666 18 is_stmt 0 view .LVU495
 1767 0022 FFF7FEFF 		bl	Error_Handler
 1768              	.LVL86:
 1769              	.L123:
 1770 0026 00BF     		.align	2
 1771              	.L122:
 1772 0028 00000000 		.word	.LANCHOR1
 1773 002c 00440140 		.word	1073824768
 1774              		.cfi_endproc
ARM GAS  /tmp/ccN9UjRp.s 			page 58


 1775              	.LFE1997:
 1776              		.fnend
 1778              		.section	.text._ZL12MX_TIM5_Initv,"ax",%progbits
 1779              		.align	1
 1780              		.syntax unified
 1781              		.thumb
 1782              		.thumb_func
 1783              		.fpu fpv4-sp-d16
 1785              	_ZL12MX_TIM5_Initv:
 1786              		.fnstart
 1787              	.LFB1995:
 564:Core/Src/main.cpp **** 
 1788              		.loc 1 564 1 is_stmt 1 view -0
 1789              		.cfi_startproc
 1790              		@ args = 0, pretend = 0, frame = 32
 1791              		@ frame_needed = 0, uses_anonymous_args = 0
 1792 0000 00B5     		push	{lr}
 1793              		.save {lr}
 1794              	.LCFI29:
 1795              		.cfi_def_cfa_offset 4
 1796              		.cfi_offset 14, -4
 1797              		.pad #36
 1798 0002 89B0     		sub	sp, sp, #36
 1799              	.LCFI30:
 1800              		.cfi_def_cfa_offset 40
 570:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1801              		.loc 1 570 3 view .LVU497
 570:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1802              		.loc 1 570 26 is_stmt 0 view .LVU498
 1803 0004 0023     		movs	r3, #0
 1804 0006 0393     		str	r3, [sp, #12]
 1805 0008 0493     		str	r3, [sp, #16]
 1806 000a 0593     		str	r3, [sp, #20]
 1807 000c 0693     		str	r3, [sp, #24]
 1808 000e 0793     		str	r3, [sp, #28]
 571:Core/Src/main.cpp **** 
 1809              		.loc 1 571 3 is_stmt 1 view .LVU499
 571:Core/Src/main.cpp **** 
 1810              		.loc 1 571 27 is_stmt 0 view .LVU500
 1811 0010 0193     		str	r3, [sp, #4]
 1812 0012 0293     		str	r3, [sp, #8]
 576:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 1813              		.loc 1 576 3 is_stmt 1 view .LVU501
 576:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 1814              		.loc 1 576 18 is_stmt 0 view .LVU502
 1815 0014 1248     		ldr	r0, .L132
 1816 0016 134A     		ldr	r2, .L132+4
 1817 0018 0260     		str	r2, [r0]
 577:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1818              		.loc 1 577 3 is_stmt 1 view .LVU503
 577:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1819              		.loc 1 577 24 is_stmt 0 view .LVU504
 1820 001a 4360     		str	r3, [r0, #4]
 578:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
 1821              		.loc 1 578 3 is_stmt 1 view .LVU505
 578:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
 1822              		.loc 1 578 26 is_stmt 0 view .LVU506
ARM GAS  /tmp/ccN9UjRp.s 			page 59


 1823 001c 8360     		str	r3, [r0, #8]
 579:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1824              		.loc 1 579 3 is_stmt 1 view .LVU507
 579:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1825              		.loc 1 579 21 is_stmt 0 view .LVU508
 1826 001e 4FF0FF32 		mov	r2, #-1
 1827 0022 C260     		str	r2, [r0, #12]
 580:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1828              		.loc 1 580 3 is_stmt 1 view .LVU509
 580:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1829              		.loc 1 580 28 is_stmt 0 view .LVU510
 1830 0024 0361     		str	r3, [r0, #16]
 581:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1831              		.loc 1 581 3 is_stmt 1 view .LVU511
 581:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1832              		.loc 1 581 32 is_stmt 0 view .LVU512
 1833 0026 8361     		str	r3, [r0, #24]
 582:Core/Src/main.cpp ****   {
 1834              		.loc 1 582 3 is_stmt 1 view .LVU513
 582:Core/Src/main.cpp ****   {
 1835              		.loc 1 582 24 is_stmt 0 view .LVU514
 1836 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1837              	.LVL87:
 582:Core/Src/main.cpp ****   {
 1838              		.loc 1 582 3 view .LVU515
 1839 002c 90B9     		cbnz	r0, .L129
 586:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1840              		.loc 1 586 3 is_stmt 1 view .LVU516
 586:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1841              		.loc 1 586 26 is_stmt 0 view .LVU517
 1842 002e 0023     		movs	r3, #0
 1843 0030 0393     		str	r3, [sp, #12]
 587:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 1844              		.loc 1 587 3 is_stmt 1 view .LVU518
 587:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 1845              		.loc 1 587 29 is_stmt 0 view .LVU519
 1846 0032 0493     		str	r3, [sp, #16]
 588:Core/Src/main.cpp ****   {
 1847              		.loc 1 588 3 is_stmt 1 view .LVU520
 588:Core/Src/main.cpp ****   {
 1848              		.loc 1 588 33 is_stmt 0 view .LVU521
 1849 0034 03A9     		add	r1, sp, #12
 1850 0036 0A48     		ldr	r0, .L132
 1851 0038 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 1852              	.LVL88:
 588:Core/Src/main.cpp ****   {
 1853              		.loc 1 588 3 view .LVU522
 1854 003c 60B9     		cbnz	r0, .L130
 592:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1855              		.loc 1 592 3 is_stmt 1 view .LVU523
 592:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1856              		.loc 1 592 37 is_stmt 0 view .LVU524
 1857 003e 0023     		movs	r3, #0
 1858 0040 0193     		str	r3, [sp, #4]
 593:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1859              		.loc 1 593 3 is_stmt 1 view .LVU525
 593:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
ARM GAS  /tmp/ccN9UjRp.s 			page 60


 1860              		.loc 1 593 33 is_stmt 0 view .LVU526
 1861 0042 0293     		str	r3, [sp, #8]
 594:Core/Src/main.cpp ****   {
 1862              		.loc 1 594 3 is_stmt 1 view .LVU527
 594:Core/Src/main.cpp ****   {
 1863              		.loc 1 594 44 is_stmt 0 view .LVU528
 1864 0044 01A9     		add	r1, sp, #4
 1865 0046 0648     		ldr	r0, .L132
 1866 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1867              	.LVL89:
 594:Core/Src/main.cpp ****   {
 1868              		.loc 1 594 3 view .LVU529
 1869 004c 30B9     		cbnz	r0, .L131
 602:Core/Src/main.cpp **** 
 1870              		.loc 1 602 1 view .LVU530
 1871 004e 09B0     		add	sp, sp, #36
 1872              	.LCFI31:
 1873              		.cfi_remember_state
 1874              		.cfi_def_cfa_offset 4
 1875              		@ sp needed
 1876 0050 5DF804FB 		ldr	pc, [sp], #4
 1877              	.L129:
 1878              	.LCFI32:
 1879              		.cfi_restore_state
 584:Core/Src/main.cpp ****   }
 1880              		.loc 1 584 5 is_stmt 1 view .LVU531
 584:Core/Src/main.cpp ****   }
 1881              		.loc 1 584 18 is_stmt 0 view .LVU532
 1882 0054 FFF7FEFF 		bl	Error_Handler
 1883              	.LVL90:
 1884              	.L130:
 590:Core/Src/main.cpp ****   }
 1885              		.loc 1 590 5 is_stmt 1 view .LVU533
 590:Core/Src/main.cpp ****   }
 1886              		.loc 1 590 18 is_stmt 0 view .LVU534
 1887 0058 FFF7FEFF 		bl	Error_Handler
 1888              	.LVL91:
 1889              	.L131:
 596:Core/Src/main.cpp ****   }
 1890              		.loc 1 596 5 is_stmt 1 view .LVU535
 596:Core/Src/main.cpp ****   }
 1891              		.loc 1 596 18 is_stmt 0 view .LVU536
 1892 005c FFF7FEFF 		bl	Error_Handler
 1893              	.LVL92:
 1894              	.L133:
 1895              		.align	2
 1896              	.L132:
 1897 0060 00000000 		.word	.LANCHOR23
 1898 0064 000C0040 		.word	1073744896
 1899              		.cfi_endproc
 1900              	.LFE1995:
 1901              		.fnend
 1903              		.section	.text._ZL12MX_TIM9_Initv,"ax",%progbits
 1904              		.align	1
 1905              		.syntax unified
 1906              		.thumb
 1907              		.thumb_func
ARM GAS  /tmp/ccN9UjRp.s 			page 61


 1908              		.fpu fpv4-sp-d16
 1910              	_ZL12MX_TIM9_Initv:
 1911              		.fnstart
 1912              	.LFB1996:
 610:Core/Src/main.cpp **** 
 1913              		.loc 1 610 1 is_stmt 1 view -0
 1914              		.cfi_startproc
 1915              		@ args = 0, pretend = 0, frame = 24
 1916              		@ frame_needed = 0, uses_anonymous_args = 0
 1917 0000 00B5     		push	{lr}
 1918              		.save {lr}
 1919              	.LCFI33:
 1920              		.cfi_def_cfa_offset 4
 1921              		.cfi_offset 14, -4
 1922              		.pad #28
 1923 0002 87B0     		sub	sp, sp, #28
 1924              	.LCFI34:
 1925              		.cfi_def_cfa_offset 32
 616:Core/Src/main.cpp **** 
 1926              		.loc 1 616 3 view .LVU538
 616:Core/Src/main.cpp **** 
 1927              		.loc 1 616 26 is_stmt 0 view .LVU539
 1928 0004 0023     		movs	r3, #0
 1929 0006 0193     		str	r3, [sp, #4]
 1930 0008 0293     		str	r3, [sp, #8]
 1931 000a 0393     		str	r3, [sp, #12]
 1932 000c 0493     		str	r3, [sp, #16]
 1933 000e 0593     		str	r3, [sp, #20]
 621:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
 1934              		.loc 1 621 3 is_stmt 1 view .LVU540
 621:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
 1935              		.loc 1 621 18 is_stmt 0 view .LVU541
 1936 0010 0D48     		ldr	r0, .L140
 1937 0012 0E4A     		ldr	r2, .L140+4
 1938 0014 0260     		str	r2, [r0]
 622:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 1939              		.loc 1 622 3 is_stmt 1 view .LVU542
 622:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 1940              		.loc 1 622 24 is_stmt 0 view .LVU543
 1941 0016 4360     		str	r3, [r0, #4]
 623:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
 1942              		.loc 1 623 3 is_stmt 1 view .LVU544
 623:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
 1943              		.loc 1 623 26 is_stmt 0 view .LVU545
 1944 0018 8360     		str	r3, [r0, #8]
 624:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1945              		.loc 1 624 3 is_stmt 1 view .LVU546
 624:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1946              		.loc 1 624 21 is_stmt 0 view .LVU547
 1947 001a 4FF6FF72 		movw	r2, #65535
 1948 001e C260     		str	r2, [r0, #12]
 625:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1949              		.loc 1 625 3 is_stmt 1 view .LVU548
 625:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1950              		.loc 1 625 28 is_stmt 0 view .LVU549
 1951 0020 0361     		str	r3, [r0, #16]
 626:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
ARM GAS  /tmp/ccN9UjRp.s 			page 62


 1952              		.loc 1 626 3 is_stmt 1 view .LVU550
 626:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 1953              		.loc 1 626 32 is_stmt 0 view .LVU551
 1954 0022 8361     		str	r3, [r0, #24]
 627:Core/Src/main.cpp ****   {
 1955              		.loc 1 627 3 is_stmt 1 view .LVU552
 627:Core/Src/main.cpp ****   {
 1956              		.loc 1 627 24 is_stmt 0 view .LVU553
 1957 0024 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1958              	.LVL93:
 627:Core/Src/main.cpp ****   {
 1959              		.loc 1 627 3 view .LVU554
 1960 0028 50B9     		cbnz	r0, .L138
 631:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1961              		.loc 1 631 3 is_stmt 1 view .LVU555
 631:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1962              		.loc 1 631 26 is_stmt 0 view .LVU556
 1963 002a 0023     		movs	r3, #0
 1964 002c 0193     		str	r3, [sp, #4]
 632:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 1965              		.loc 1 632 3 is_stmt 1 view .LVU557
 632:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 1966              		.loc 1 632 29 is_stmt 0 view .LVU558
 1967 002e 0293     		str	r3, [sp, #8]
 633:Core/Src/main.cpp ****   {
 1968              		.loc 1 633 3 is_stmt 1 view .LVU559
 633:Core/Src/main.cpp ****   {
 1969              		.loc 1 633 33 is_stmt 0 view .LVU560
 1970 0030 01A9     		add	r1, sp, #4
 1971 0032 0548     		ldr	r0, .L140
 1972 0034 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 1973              	.LVL94:
 633:Core/Src/main.cpp ****   {
 1974              		.loc 1 633 3 view .LVU561
 1975 0038 20B9     		cbnz	r0, .L139
 641:Core/Src/main.cpp **** 
 1976              		.loc 1 641 1 view .LVU562
 1977 003a 07B0     		add	sp, sp, #28
 1978              	.LCFI35:
 1979              		.cfi_remember_state
 1980              		.cfi_def_cfa_offset 4
 1981              		@ sp needed
 1982 003c 5DF804FB 		ldr	pc, [sp], #4
 1983              	.L138:
 1984              	.LCFI36:
 1985              		.cfi_restore_state
 629:Core/Src/main.cpp ****   }
 1986              		.loc 1 629 5 is_stmt 1 view .LVU563
 629:Core/Src/main.cpp ****   }
 1987              		.loc 1 629 18 is_stmt 0 view .LVU564
 1988 0040 FFF7FEFF 		bl	Error_Handler
 1989              	.LVL95:
 1990              	.L139:
 635:Core/Src/main.cpp ****   }
 1991              		.loc 1 635 5 is_stmt 1 view .LVU565
 635:Core/Src/main.cpp ****   }
 1992              		.loc 1 635 18 is_stmt 0 view .LVU566
ARM GAS  /tmp/ccN9UjRp.s 			page 63


 1993 0044 FFF7FEFF 		bl	Error_Handler
 1994              	.LVL96:
 1995              	.L141:
 1996              		.align	2
 1997              	.L140:
 1998 0048 00000000 		.word	.LANCHOR24
 1999 004c 00400140 		.word	1073823744
 2000              		.cfi_endproc
 2001              	.LFE1996:
 2002              		.fnend
 2004              		.section	.text._Z18SystemClock_Configv,"ax",%progbits
 2005              		.align	1
 2006              		.global	_Z18SystemClock_Configv
 2007              		.syntax unified
 2008              		.thumb
 2009              		.thumb_func
 2010              		.fpu fpv4-sp-d16
 2012              	_Z18SystemClock_Configv:
 2013              		.fnstart
 2014              	.LFB1985:
 179:Core/Src/main.cpp ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 2015              		.loc 1 179 1 is_stmt 1 view -0
 2016              		.cfi_startproc
 2017              		@ args = 0, pretend = 0, frame = 104
 2018              		@ frame_needed = 0, uses_anonymous_args = 0
 2019 0000 00B5     		push	{lr}
 2020              		.save {lr}
 2021              	.LCFI37:
 2022              		.cfi_def_cfa_offset 4
 2023              		.cfi_offset 14, -4
 2024              		.pad #108
 2025 0002 9BB0     		sub	sp, sp, #108
 2026              	.LCFI38:
 2027              		.cfi_def_cfa_offset 112
 180:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2028              		.loc 1 180 3 view .LVU568
 180:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2029              		.loc 1 180 22 is_stmt 0 view .LVU569
 2030 0004 3022     		movs	r2, #48
 2031 0006 0021     		movs	r1, #0
 2032 0008 0EA8     		add	r0, sp, #56
 2033 000a FFF7FEFF 		bl	memset
 2034              	.LVL97:
 181:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 2035              		.loc 1 181 3 is_stmt 1 view .LVU570
 181:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 2036              		.loc 1 181 22 is_stmt 0 view .LVU571
 2037 000e 0023     		movs	r3, #0
 2038 0010 0993     		str	r3, [sp, #36]
 2039 0012 0A93     		str	r3, [sp, #40]
 2040 0014 0B93     		str	r3, [sp, #44]
 2041 0016 0C93     		str	r3, [sp, #48]
 2042 0018 0D93     		str	r3, [sp, #52]
 182:Core/Src/main.cpp **** 
 2043              		.loc 1 182 3 is_stmt 1 view .LVU572
 182:Core/Src/main.cpp **** 
 2044              		.loc 1 182 28 is_stmt 0 view .LVU573
ARM GAS  /tmp/ccN9UjRp.s 			page 64


 2045 001a 0393     		str	r3, [sp, #12]
 2046 001c 0493     		str	r3, [sp, #16]
 2047 001e 0593     		str	r3, [sp, #20]
 2048 0020 0693     		str	r3, [sp, #24]
 2049 0022 0793     		str	r3, [sp, #28]
 2050 0024 0893     		str	r3, [sp, #32]
 186:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 2051              		.loc 1 186 3 is_stmt 1 view .LVU574
 2052              	.LBB12:
 186:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 2053              		.loc 1 186 3 view .LVU575
 2054 0026 0193     		str	r3, [sp, #4]
 186:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 2055              		.loc 1 186 3 view .LVU576
 2056 0028 264A     		ldr	r2, .L150
 2057 002a 116C     		ldr	r1, [r2, #64]
 2058 002c 41F08051 		orr	r1, r1, #268435456
 2059 0030 1164     		str	r1, [r2, #64]
 186:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 2060              		.loc 1 186 3 view .LVU577
 2061 0032 126C     		ldr	r2, [r2, #64]
 2062 0034 02F08052 		and	r2, r2, #268435456
 2063 0038 0192     		str	r2, [sp, #4]
 186:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 2064              		.loc 1 186 3 view .LVU578
 2065 003a 019A     		ldr	r2, [sp, #4]
 2066              	.LBE12:
 187:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 2067              		.loc 1 187 3 view .LVU579
 2068              	.LBB13:
 187:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 2069              		.loc 1 187 3 view .LVU580
 2070 003c 0293     		str	r3, [sp, #8]
 187:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 2071              		.loc 1 187 3 view .LVU581
 2072 003e 224B     		ldr	r3, .L150+4
 2073 0040 1A68     		ldr	r2, [r3]
 2074 0042 42F44042 		orr	r2, r2, #49152
 2075 0046 1A60     		str	r2, [r3]
 187:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 2076              		.loc 1 187 3 view .LVU582
 2077 0048 1B68     		ldr	r3, [r3]
 2078 004a 03F44043 		and	r3, r3, #49152
 2079 004e 0293     		str	r3, [sp, #8]
 187:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 2080              		.loc 1 187 3 view .LVU583
 2081 0050 029B     		ldr	r3, [sp, #8]
 2082              	.LBE13:
 191:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 2083              		.loc 1 191 3 view .LVU584
 191:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 2084              		.loc 1 191 36 is_stmt 0 view .LVU585
 2085 0052 0123     		movs	r3, #1
 2086 0054 0E93     		str	r3, [sp, #56]
 192:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2087              		.loc 1 192 3 is_stmt 1 view .LVU586
 192:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
ARM GAS  /tmp/ccN9UjRp.s 			page 65


 2088              		.loc 1 192 30 is_stmt 0 view .LVU587
 2089 0056 4FF48033 		mov	r3, #65536
 2090 005a 0F93     		str	r3, [sp, #60]
 193:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 2091              		.loc 1 193 3 is_stmt 1 view .LVU588
 193:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 2092              		.loc 1 193 34 is_stmt 0 view .LVU589
 2093 005c 0223     		movs	r3, #2
 2094 005e 1493     		str	r3, [sp, #80]
 194:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
 2095              		.loc 1 194 3 is_stmt 1 view .LVU590
 194:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
 2096              		.loc 1 194 35 is_stmt 0 view .LVU591
 2097 0060 4FF48002 		mov	r2, #4194304
 2098 0064 1592     		str	r2, [sp, #84]
 195:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 2099              		.loc 1 195 3 is_stmt 1 view .LVU592
 195:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 2100              		.loc 1 195 30 is_stmt 0 view .LVU593
 2101 0066 0422     		movs	r2, #4
 2102 0068 1692     		str	r2, [sp, #88]
 196:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 2103              		.loc 1 196 3 is_stmt 1 view .LVU594
 196:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 2104              		.loc 1 196 30 is_stmt 0 view .LVU595
 2105 006a 4822     		movs	r2, #72
 2106 006c 1792     		str	r2, [sp, #92]
 197:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 2107              		.loc 1 197 3 is_stmt 1 view .LVU596
 197:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 2108              		.loc 1 197 30 is_stmt 0 view .LVU597
 2109 006e 1893     		str	r3, [sp, #96]
 198:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2110              		.loc 1 198 3 is_stmt 1 view .LVU598
 198:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2111              		.loc 1 198 30 is_stmt 0 view .LVU599
 2112 0070 0323     		movs	r3, #3
 2113 0072 1993     		str	r3, [sp, #100]
 199:Core/Src/main.cpp ****   {
 2114              		.loc 1 199 3 is_stmt 1 view .LVU600
 199:Core/Src/main.cpp ****   {
 2115              		.loc 1 199 24 is_stmt 0 view .LVU601
 2116 0074 0EA8     		add	r0, sp, #56
 2117 0076 FFF7FEFF 		bl	HAL_RCC_OscConfig
 2118              	.LVL98:
 199:Core/Src/main.cpp ****   {
 2119              		.loc 1 199 3 view .LVU602
 2120 007a E0B9     		cbnz	r0, .L147
 205:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 2121              		.loc 1 205 3 is_stmt 1 view .LVU603
 205:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 2122              		.loc 1 205 31 is_stmt 0 view .LVU604
 2123 007c 0F23     		movs	r3, #15
 2124 007e 0993     		str	r3, [sp, #36]
 207:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 2125              		.loc 1 207 3 is_stmt 1 view .LVU605
 207:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
ARM GAS  /tmp/ccN9UjRp.s 			page 66


 2126              		.loc 1 207 34 is_stmt 0 view .LVU606
 2127 0080 0223     		movs	r3, #2
 2128 0082 0A93     		str	r3, [sp, #40]
 208:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 2129              		.loc 1 208 3 is_stmt 1 view .LVU607
 208:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 2130              		.loc 1 208 35 is_stmt 0 view .LVU608
 2131 0084 8023     		movs	r3, #128
 2132 0086 0B93     		str	r3, [sp, #44]
 209:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 2133              		.loc 1 209 3 is_stmt 1 view .LVU609
 209:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 2134              		.loc 1 209 36 is_stmt 0 view .LVU610
 2135 0088 0023     		movs	r3, #0
 2136 008a 0C93     		str	r3, [sp, #48]
 210:Core/Src/main.cpp **** 
 2137              		.loc 1 210 3 is_stmt 1 view .LVU611
 210:Core/Src/main.cpp **** 
 2138              		.loc 1 210 36 is_stmt 0 view .LVU612
 2139 008c 0D93     		str	r3, [sp, #52]
 212:Core/Src/main.cpp ****   {
 2140              		.loc 1 212 3 is_stmt 1 view .LVU613
 212:Core/Src/main.cpp ****   {
 2141              		.loc 1 212 26 is_stmt 0 view .LVU614
 2142 008e 0121     		movs	r1, #1
 2143 0090 09A8     		add	r0, sp, #36
 2144 0092 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 2145              	.LVL99:
 212:Core/Src/main.cpp ****   {
 2146              		.loc 1 212 3 view .LVU615
 2147 0096 80B9     		cbnz	r0, .L148
 216:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 2148              		.loc 1 216 3 is_stmt 1 view .LVU616
 216:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 2149              		.loc 1 216 44 is_stmt 0 view .LVU617
 2150 0098 0123     		movs	r3, #1
 2151 009a 0393     		str	r3, [sp, #12]
 217:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 2152              		.loc 1 217 3 is_stmt 1 view .LVU618
 217:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 2153              		.loc 1 217 38 is_stmt 0 view .LVU619
 2154 009c 3223     		movs	r3, #50
 2155 009e 0593     		str	r3, [sp, #20]
 218:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 2156              		.loc 1 218 3 is_stmt 1 view .LVU620
 218:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 2157              		.loc 1 218 38 is_stmt 0 view .LVU621
 2158 00a0 0423     		movs	r3, #4
 2159 00a2 0493     		str	r3, [sp, #16]
 219:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2160              		.loc 1 219 3 is_stmt 1 view .LVU622
 219:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2161              		.loc 1 219 38 is_stmt 0 view .LVU623
 2162 00a4 0223     		movs	r3, #2
 2163 00a6 0693     		str	r3, [sp, #24]
 220:Core/Src/main.cpp ****   {
 2164              		.loc 1 220 3 is_stmt 1 view .LVU624
ARM GAS  /tmp/ccN9UjRp.s 			page 67


 220:Core/Src/main.cpp ****   {
 2165              		.loc 1 220 32 is_stmt 0 view .LVU625
 2166 00a8 03A8     		add	r0, sp, #12
 2167 00aa FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 2168              	.LVL100:
 220:Core/Src/main.cpp ****   {
 2169              		.loc 1 220 3 view .LVU626
 2170 00ae 30B9     		cbnz	r0, .L149
 224:Core/Src/main.cpp **** 
 2171              		.loc 1 224 1 view .LVU627
 2172 00b0 1BB0     		add	sp, sp, #108
 2173              	.LCFI39:
 2174              		.cfi_remember_state
 2175              		.cfi_def_cfa_offset 4
 2176              		@ sp needed
 2177 00b2 5DF804FB 		ldr	pc, [sp], #4
 2178              	.L147:
 2179              	.LCFI40:
 2180              		.cfi_restore_state
 201:Core/Src/main.cpp ****   }
 2181              		.loc 1 201 5 is_stmt 1 view .LVU628
 201:Core/Src/main.cpp ****   }
 2182              		.loc 1 201 18 is_stmt 0 view .LVU629
 2183 00b6 FFF7FEFF 		bl	Error_Handler
 2184              	.LVL101:
 2185              	.L148:
 214:Core/Src/main.cpp ****   }
 2186              		.loc 1 214 5 is_stmt 1 view .LVU630
 214:Core/Src/main.cpp ****   }
 2187              		.loc 1 214 18 is_stmt 0 view .LVU631
 2188 00ba FFF7FEFF 		bl	Error_Handler
 2189              	.LVL102:
 2190              	.L149:
 222:Core/Src/main.cpp ****   }
 2191              		.loc 1 222 5 is_stmt 1 view .LVU632
 222:Core/Src/main.cpp ****   }
 2192              		.loc 1 222 18 is_stmt 0 view .LVU633
 2193 00be FFF7FEFF 		bl	Error_Handler
 2194              	.LVL103:
 2195              	.L151:
 2196 00c2 00BF     		.align	2
 2197              	.L150:
 2198 00c4 00380240 		.word	1073887232
 2199 00c8 00700040 		.word	1073770496
 2200              		.cfi_endproc
 2201              	.LFE1985:
 2202              		.fnend
 2204              		.section	.text.main,"ax",%progbits
 2205              		.align	1
 2206              		.global	main
 2207              		.syntax unified
 2208              		.thumb
 2209              		.thumb_func
 2210              		.fpu fpv4-sp-d16
 2212              	main:
 2213              		.fnstart
 2214              	.LFB1984:
ARM GAS  /tmp/ccN9UjRp.s 			page 68


 117:Core/Src/main.cpp ****   /* USER CODE BEGIN 1 */
 2215              		.loc 1 117 1 is_stmt 1 view -0
 2216              		.cfi_startproc
 2217              		@ args = 0, pretend = 0, frame = 0
 2218              		@ frame_needed = 0, uses_anonymous_args = 0
 2219 0000 08B5     		push	{r3, lr}
 2220              		.save {r3, lr}
 2221              	.LCFI41:
 2222              		.cfi_def_cfa_offset 8
 2223              		.cfi_offset 3, -8
 2224              		.cfi_offset 14, -4
 125:Core/Src/main.cpp **** 
 2225              		.loc 1 125 3 view .LVU635
 125:Core/Src/main.cpp **** 
 2226              		.loc 1 125 11 is_stmt 0 view .LVU636
 2227 0002 FFF7FEFF 		bl	HAL_Init
 2228              	.LVL104:
 132:Core/Src/main.cpp **** 
 2229              		.loc 1 132 3 is_stmt 1 view .LVU637
 132:Core/Src/main.cpp **** 
 2230              		.loc 1 132 21 is_stmt 0 view .LVU638
 2231 0006 FFF7FEFF 		bl	_Z18SystemClock_Configv
 2232              	.LVL105:
 139:Core/Src/main.cpp ****   MX_I2C1_Init();
 2233              		.loc 1 139 3 is_stmt 1 view .LVU639
 139:Core/Src/main.cpp ****   MX_I2C1_Init();
 2234              		.loc 1 139 15 is_stmt 0 view .LVU640
 2235 000a FFF7FEFF 		bl	_ZL12MX_GPIO_Initv
 2236              	.LVL106:
 140:Core/Src/main.cpp ****   MX_I2C3_Init();
 2237              		.loc 1 140 3 is_stmt 1 view .LVU641
 140:Core/Src/main.cpp ****   MX_I2C3_Init();
 2238              		.loc 1 140 15 is_stmt 0 view .LVU642
 2239 000e FFF7FEFF 		bl	_ZL12MX_I2C1_Initv
 2240              	.LVL107:
 141:Core/Src/main.cpp ****   MX_I2S2_Init();
 2241              		.loc 1 141 3 is_stmt 1 view .LVU643
 141:Core/Src/main.cpp ****   MX_I2S2_Init();
 2242              		.loc 1 141 15 is_stmt 0 view .LVU644
 2243 0012 FFF7FEFF 		bl	_ZL12MX_I2C3_Initv
 2244              	.LVL108:
 142:Core/Src/main.cpp ****   MX_I2S3_Init();
 2245              		.loc 1 142 3 is_stmt 1 view .LVU645
 142:Core/Src/main.cpp ****   MX_I2S3_Init();
 2246              		.loc 1 142 15 is_stmt 0 view .LVU646
 2247 0016 FFF7FEFF 		bl	_ZL12MX_I2S2_Initv
 2248              	.LVL109:
 143:Core/Src/main.cpp ****   MX_I2S4_Init();
 2249              		.loc 1 143 3 is_stmt 1 view .LVU647
 143:Core/Src/main.cpp ****   MX_I2S4_Init();
 2250              		.loc 1 143 15 is_stmt 0 view .LVU648
 2251 001a FFF7FEFF 		bl	_ZL12MX_I2S3_Initv
 2252              	.LVL110:
 144:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 2253              		.loc 1 144 3 is_stmt 1 view .LVU649
 144:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 2254              		.loc 1 144 15 is_stmt 0 view .LVU650
ARM GAS  /tmp/ccN9UjRp.s 			page 69


 2255 001e FFF7FEFF 		bl	_ZL12MX_I2S4_Initv
 2256              	.LVL111:
 145:Core/Src/main.cpp ****   MX_SPI1_Init();
 2257              		.loc 1 145 3 is_stmt 1 view .LVU651
 145:Core/Src/main.cpp ****   MX_SPI1_Init();
 2258              		.loc 1 145 18 is_stmt 0 view .LVU652
 2259 0022 FFF7FEFF 		bl	_ZL15MX_SDIO_SD_Initv
 2260              	.LVL112:
 146:Core/Src/main.cpp ****   MX_SPI5_Init();
 2261              		.loc 1 146 3 is_stmt 1 view .LVU653
 146:Core/Src/main.cpp ****   MX_SPI5_Init();
 2262              		.loc 1 146 15 is_stmt 0 view .LVU654
 2263 0026 FFF7FEFF 		bl	_ZL12MX_SPI1_Initv
 2264              	.LVL113:
 147:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
 2265              		.loc 1 147 3 is_stmt 1 view .LVU655
 147:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
 2266              		.loc 1 147 15 is_stmt 0 view .LVU656
 2267 002a FFF7FEFF 		bl	_ZL12MX_SPI5_Initv
 2268              	.LVL114:
 148:Core/Src/main.cpp ****   MX_ADC1_Init();
 2269              		.loc 1 148 3 is_stmt 1 view .LVU657
 148:Core/Src/main.cpp ****   MX_ADC1_Init();
 2270              		.loc 1 148 25 is_stmt 0 view .LVU658
 2271 002e FFF7FEFF 		bl	_ZL22MX_USB_OTG_FS_PCD_Initv
 2272              	.LVL115:
 149:Core/Src/main.cpp ****   MX_TIM10_Init();
 2273              		.loc 1 149 3 is_stmt 1 view .LVU659
 149:Core/Src/main.cpp ****   MX_TIM10_Init();
 2274              		.loc 1 149 15 is_stmt 0 view .LVU660
 2275 0032 FFF7FEFF 		bl	_ZL12MX_ADC1_Initv
 2276              	.LVL116:
 150:Core/Src/main.cpp ****   MX_TIM5_Init();
 2277              		.loc 1 150 3 is_stmt 1 view .LVU661
 150:Core/Src/main.cpp ****   MX_TIM5_Init();
 2278              		.loc 1 150 16 is_stmt 0 view .LVU662
 2279 0036 FFF7FEFF 		bl	_ZL13MX_TIM10_Initv
 2280              	.LVL117:
 151:Core/Src/main.cpp ****   MX_TIM9_Init();
 2281              		.loc 1 151 3 is_stmt 1 view .LVU663
 151:Core/Src/main.cpp ****   MX_TIM9_Init();
 2282              		.loc 1 151 15 is_stmt 0 view .LVU664
 2283 003a FFF7FEFF 		bl	_ZL12MX_TIM5_Initv
 2284              	.LVL118:
 152:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 2285              		.loc 1 152 3 is_stmt 1 view .LVU665
 152:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 2286              		.loc 1 152 15 is_stmt 0 view .LVU666
 2287 003e FFF7FEFF 		bl	_ZL12MX_TIM9_Initv
 2288              	.LVL119:
 154:Core/Src/main.cpp ****   oled1.init();
 2289              		.loc 1 154 3 is_stmt 1 view .LVU667
 154:Core/Src/main.cpp ****   oled1.init();
 2290              		.loc 1 154 26 is_stmt 0 view .LVU668
 2291 0042 DFED080A 		vldr.32	s1, .L155
 2292 0046 9FED080A 		vldr.32	s0, .L155+4
 2293 004a 0848     		ldr	r0, .L155+8
ARM GAS  /tmp/ccN9UjRp.s 			page 70


 2294 004c FFF7FEFF 		bl	_ZN3adc15adc_setEquationEff
 2295              	.LVL120:
 155:Core/Src/main.cpp ****   radio_pd.init();
 2296              		.loc 1 155 3 is_stmt 1 view .LVU669
 155:Core/Src/main.cpp ****   radio_pd.init();
 2297              		.loc 1 155 13 is_stmt 0 view .LVU670
 2298 0050 0748     		ldr	r0, .L155+12
 2299 0052 FFF7FEFF 		bl	_ZN4oled4initEv
 2300              	.LVL121:
 156:Core/Src/main.cpp ****   radio_ptt.init();
 2301              		.loc 1 156 3 is_stmt 1 view .LVU671
 156:Core/Src/main.cpp ****   radio_ptt.init();
 2302              		.loc 1 156 16 is_stmt 0 view .LVU672
 2303 0056 0748     		ldr	r0, .L155+16
 2304 0058 FFF7FEFF 		bl	_ZN3pin4initEv
 2305              	.LVL122:
 157:Core/Src/main.cpp ****   
 2306              		.loc 1 157 3 is_stmt 1 view .LVU673
 157:Core/Src/main.cpp ****   
 2307              		.loc 1 157 17 is_stmt 0 view .LVU674
 2308 005c 0648     		ldr	r0, .L155+20
 2309 005e FFF7FEFF 		bl	_ZN3pin4initEv
 2310              	.LVL123:
 2311              	.L153:
 163:Core/Src/main.cpp ****   {
 2312              		.loc 1 163 3 is_stmt 1 discriminator 1 view .LVU675
 163:Core/Src/main.cpp ****   {
 2313              		.loc 1 163 3 discriminator 1 view .LVU676
 2314 0062 FEE7     		b	.L153
 2315              	.L156:
 2316              		.align	2
 2317              	.L155:
 2318 0064 00000000 		.word	0
 2319 0068 3333D33A 		.word	986919731
 2320 006c 00000000 		.word	.LANCHOR6
 2321 0070 00000000 		.word	.LANCHOR3
 2322 0074 00000000 		.word	.LANCHOR8
 2323 0078 00000000 		.word	.LANCHOR7
 2324              		.cfi_endproc
 2325              	.LFE1984:
 2326              		.fnend
 2328              		.section	.text._GLOBAL__sub_I_hadc1,"ax",%progbits
 2329              		.align	1
 2330              		.syntax unified
 2331              		.thumb
 2332              		.thumb_func
 2333              		.fpu fpv4-sp-d16
 2335              	_GLOBAL__sub_I_hadc1:
 2336              		.fnstart
 2337              	.LFB2486:
 2338              		.loc 1 883 1 view -0
 2339              		.cfi_startproc
 2340              		@ args = 0, pretend = 0, frame = 0
 2341              		@ frame_needed = 0, uses_anonymous_args = 0
 2342 0000 08B5     		push	{r3, lr}
 2343              	.LCFI42:
 2344              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccN9UjRp.s 			page 71


 2345              		.cfi_offset 3, -8
 2346              		.cfi_offset 14, -4
 2347              		.loc 1 883 1 is_stmt 0 view .LVU678
 2348 0002 4FF6FF71 		movw	r1, #65535
 2349 0006 0120     		movs	r0, #1
 2350 0008 FFF7FEFF 		bl	_Z41__static_initialization_and_destruction_0ii
 2351              	.LVL124:
 2352 000c 08BD     		pop	{r3, pc}
 2353              		.cfi_endproc
 2354              	.LFE2486:
 2355              		.cantunwind
 2356              		.fnend
 2358              		.section	.init_array,"aw",%init_array
 2359              		.align	2
 2360 0000 00000000 		.word	_GLOBAL__sub_I_hadc1(target1)
 2361              		.global	ok_debounce
 2362              		.global	button
 2363              		.global	wav_player1
 2364              		.global	triggerPB2
 2365              		.global	sa8181
 2366              		.global	uart_pc
 2367              		.global	uart_sa818
 2368              		.global	radio_pd
 2369              		.global	radio_ptt
 2370              		.global	adc_bat
 2371              		.global	menu1
 2372              		.global	oled1
 2373              		.global	hdma_usart2_tx
 2374              		.global	hdma_usart2_rx
 2375              		.global	hpcd_USB_OTG_FS
 2376              		.global	htim10
 2377              		.global	htim9
 2378              		.global	htim5
 2379              		.global	hspi5
 2380              		.global	hspi1
 2381              		.global	hsd
 2382              		.global	hi2s4
 2383              		.global	hi2s3
 2384              		.global	hi2s2
 2385              		.global	hi2c3
 2386              		.global	hi2c1
 2387              		.global	hadc1
 2388              		.section	.bss._ZStL8__ioinit,"aw",%nobits
 2389              		.align	2
 2390              		.set	.LANCHOR0,. + 0
 2393              	_ZStL8__ioinit:
 2394 0000 00       		.space	1
 2395              		.section	.bss.adc_bat,"aw",%nobits
 2396              		.align	2
 2397              		.set	.LANCHOR6,. + 0
 2400              	adc_bat:
 2401 0000 00000000 		.space	12
 2401      00000000 
 2401      00000000 
 2402              		.section	.bss.button,"aw",%nobits
 2403              		.align	2
 2404              		.set	.LANCHOR13,. + 0
ARM GAS  /tmp/ccN9UjRp.s 			page 72


 2407              	button:
 2408 0000 00000000 		.space	24
 2408      00000000 
 2408      00000000 
 2408      00000000 
 2408      00000000 
 2409              		.section	.bss.hadc1,"aw",%nobits
 2410              		.align	2
 2411              		.set	.LANCHOR5,. + 0
 2414              	hadc1:
 2415 0000 00000000 		.space	72
 2415      00000000 
 2415      00000000 
 2415      00000000 
 2415      00000000 
 2416              		.section	.bss.hdma_usart2_rx,"aw",%nobits
 2417              		.align	2
 2420              	hdma_usart2_rx:
 2421 0000 00000000 		.space	96
 2421      00000000 
 2421      00000000 
 2421      00000000 
 2421      00000000 
 2422              		.section	.bss.hdma_usart2_tx,"aw",%nobits
 2423              		.align	2
 2426              	hdma_usart2_tx:
 2427 0000 00000000 		.space	96
 2427      00000000 
 2427      00000000 
 2427      00000000 
 2427      00000000 
 2428              		.section	.bss.hi2c1,"aw",%nobits
 2429              		.align	2
 2430              		.set	.LANCHOR15,. + 0
 2433              	hi2c1:
 2434 0000 00000000 		.space	84
 2434      00000000 
 2434      00000000 
 2434      00000000 
 2434      00000000 
 2435              		.section	.bss.hi2c3,"aw",%nobits
 2436              		.align	2
 2437              		.set	.LANCHOR2,. + 0
 2440              	hi2c3:
 2441 0000 00000000 		.space	84
 2441      00000000 
 2441      00000000 
 2441      00000000 
 2441      00000000 
 2442              		.section	.bss.hi2s2,"aw",%nobits
 2443              		.align	2
 2444              		.set	.LANCHOR16,. + 0
 2447              	hi2s2:
 2448 0000 00000000 		.space	72
 2448      00000000 
 2448      00000000 
 2448      00000000 
ARM GAS  /tmp/ccN9UjRp.s 			page 73


 2448      00000000 
 2449              		.section	.bss.hi2s3,"aw",%nobits
 2450              		.align	2
 2451              		.set	.LANCHOR17,. + 0
 2454              	hi2s3:
 2455 0000 00000000 		.space	72
 2455      00000000 
 2455      00000000 
 2455      00000000 
 2455      00000000 
 2456              		.section	.bss.hi2s4,"aw",%nobits
 2457              		.align	2
 2458              		.set	.LANCHOR18,. + 0
 2461              	hi2s4:
 2462 0000 00000000 		.space	72
 2462      00000000 
 2462      00000000 
 2462      00000000 
 2462      00000000 
 2463              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 2464              		.align	2
 2465              		.set	.LANCHOR22,. + 0
 2468              	hpcd_USB_OTG_FS:
 2469 0000 00000000 		.space	1032
 2469      00000000 
 2469      00000000 
 2469      00000000 
 2469      00000000 
 2470              		.section	.bss.hsd,"aw",%nobits
 2471              		.align	2
 2472              		.set	.LANCHOR19,. + 0
 2475              	hsd:
 2476 0000 00000000 		.space	132
 2476      00000000 
 2476      00000000 
 2476      00000000 
 2476      00000000 
 2477              		.section	.bss.hspi1,"aw",%nobits
 2478              		.align	2
 2479              		.set	.LANCHOR20,. + 0
 2482              	hspi1:
 2483 0000 00000000 		.space	88
 2483      00000000 
 2483      00000000 
 2483      00000000 
 2483      00000000 
 2484              		.section	.bss.hspi5,"aw",%nobits
 2485              		.align	2
 2486              		.set	.LANCHOR21,. + 0
 2489              	hspi5:
 2490 0000 00000000 		.space	88
 2490      00000000 
 2490      00000000 
 2490      00000000 
 2490      00000000 
 2491              		.section	.bss.htim10,"aw",%nobits
 2492              		.align	2
ARM GAS  /tmp/ccN9UjRp.s 			page 74


 2493              		.set	.LANCHOR1,. + 0
 2496              	htim10:
 2497 0000 00000000 		.space	64
 2497      00000000 
 2497      00000000 
 2497      00000000 
 2497      00000000 
 2498              		.section	.bss.htim5,"aw",%nobits
 2499              		.align	2
 2500              		.set	.LANCHOR23,. + 0
 2503              	htim5:
 2504 0000 00000000 		.space	64
 2504      00000000 
 2504      00000000 
 2504      00000000 
 2504      00000000 
 2505              		.section	.bss.htim9,"aw",%nobits
 2506              		.align	2
 2507              		.set	.LANCHOR24,. + 0
 2510              	htim9:
 2511 0000 00000000 		.space	64
 2511      00000000 
 2511      00000000 
 2511      00000000 
 2511      00000000 
 2512              		.section	.bss.menu1,"aw",%nobits
 2513              		.align	2
 2514              		.set	.LANCHOR4,. + 0
 2517              	menu1:
 2518 0000 00000000 		.space	20
 2518      00000000 
 2518      00000000 
 2518      00000000 
 2518      00000000 
 2519              		.section	.bss.ok_debounce,"aw",%nobits
 2520              		.set	.LANCHOR14,. + 0
 2523              	ok_debounce:
 2524 0000 00       		.space	1
 2525              		.section	.bss.oled1,"aw",%nobits
 2526              		.align	2
 2527              		.set	.LANCHOR3,. + 0
 2530              	oled1:
 2531 0000 00000000 		.space	1056
 2531      00000000 
 2531      00000000 
 2531      00000000 
 2531      00000000 
 2532              		.section	.bss.radio_pd,"aw",%nobits
 2533              		.align	2
 2534              		.set	.LANCHOR8,. + 0
 2537              	radio_pd:
 2538 0000 00000000 		.space	24
 2538      00000000 
 2538      00000000 
 2538      00000000 
 2538      00000000 
 2539              		.section	.bss.radio_ptt,"aw",%nobits
ARM GAS  /tmp/ccN9UjRp.s 			page 75


 2540              		.align	2
 2541              		.set	.LANCHOR7,. + 0
 2544              	radio_ptt:
 2545 0000 00000000 		.space	24
 2545      00000000 
 2545      00000000 
 2545      00000000 
 2545      00000000 
 2546              		.section	.bss.sa8181,"aw",%nobits
 2547              		.align	2
 2548              		.set	.LANCHOR11,. + 0
 2551              	sa8181:
 2552 0000 00000000 		.space	96
 2552      00000000 
 2552      00000000 
 2552      00000000 
 2552      00000000 
 2553              		.section	.bss.triggerPB2,"aw",%nobits
 2554              		.align	2
 2555              		.set	.LANCHOR12,. + 0
 2558              	triggerPB2:
 2559 0000 00000000 		.space	24
 2559      00000000 
 2559      00000000 
 2559      00000000 
 2559      00000000 
 2560              		.section	.bss.uart_pc,"aw",%nobits
 2561              		.align	2
 2562              		.set	.LANCHOR10,. + 0
 2565              	uart_pc:
 2566 0000 00000000 		.space	464
 2566      00000000 
 2566      00000000 
 2566      00000000 
 2566      00000000 
 2567              		.section	.bss.uart_sa818,"aw",%nobits
 2568              		.align	2
 2569              		.set	.LANCHOR9,. + 0
 2572              	uart_sa818:
 2573 0000 00000000 		.space	464
 2573      00000000 
 2573      00000000 
 2573      00000000 
 2573      00000000 
 2574              		.section	.bss.wav_player1,"aw",%nobits
 2575              		.align	2
 2578              	wav_player1:
 2579 0000 00000000 		.space	8428
 2579      00000000 
 2579      00000000 
 2579      00000000 
 2579      00000000 
 2580              		.text
 2581              	.Letext0:
 2582              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 2583              		.file 5 "Drivers/CMSIS/Include/core_cm4.h"
 2584              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
ARM GAS  /tmp/ccN9UjRp.s 			page 76


 2585              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 2586              		.file 8 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2587              		.file 9 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 2588              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2589              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2590              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2591              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2592              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2593              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 2594              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 2595              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 2596              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_sdmmc.h"
 2597              		.file 19 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_sd.h"
 2598              		.file 20 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 2599              		.file 21 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 2600              		.file 22 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 2601              		.file 23 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_usb.h"
 2602              		.file 24 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pcd.h"
 2603              		.file 25 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 2604              		.file 26 "/usr/include/newlib/sys/_types.h"
 2605              		.file 27 "/usr/include/newlib/sys/reent.h"
 2606              		.file 28 "/usr/include/newlib/sys/lock.h"
 2607              		.file 29 "Core/Inc/fonts.h"
 2608              		.file 30 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdarg.h"
 2609              		.file 31 "/usr/include/newlib/stdio.h"
 2610              		.file 32 "Core/Inc/oled.h"
 2611              		.file 33 "/usr/include/newlib/c++/9.2.1/cstdlib"
 2612              		.file 34 "/usr/include/newlib/c++/9.2.1/bits/std_abs.h"
 2613              		.file 35 "/usr/include/newlib/c++/9.2.1/cwchar"
 2614              		.file 36 "/usr/include/newlib/c++/9.2.1/new"
 2615              		.file 37 "/usr/include/newlib/c++/9.2.1/bits/exception_ptr.h"
 2616              		.file 38 "/usr/include/newlib/c++/9.2.1/arm-none-eabi/thumb/v7e-m+fp/hard/bits/c++config.h"
 2617              		.file 39 "/usr/include/newlib/c++/9.2.1/type_traits"
 2618              		.file 40 "/usr/include/newlib/c++/9.2.1/bits/stl_pair.h"
 2619              		.file 41 "/usr/include/newlib/c++/9.2.1/debug/debug.h"
 2620              		.file 42 "/usr/include/newlib/c++/9.2.1/bits/char_traits.h"
 2621              		.file 43 "/usr/include/newlib/c++/9.2.1/cstdint"
 2622              		.file 44 "/usr/include/newlib/c++/9.2.1/clocale"
 2623              		.file 45 "/usr/include/newlib/c++/9.2.1/cstdio"
 2624              		.file 46 "/usr/include/newlib/c++/9.2.1/bits/basic_string.h"
 2625              		.file 47 "/usr/include/newlib/c++/9.2.1/system_error"
 2626              		.file 48 "/usr/include/newlib/c++/9.2.1/bits/ios_base.h"
 2627              		.file 49 "/usr/include/newlib/c++/9.2.1/cwctype"
 2628              		.file 50 "/usr/include/newlib/c++/9.2.1/iosfwd"
 2629              		.file 51 "/usr/include/newlib/c++/9.2.1/bits/uses_allocator.h"
 2630              		.file 52 "/usr/include/newlib/c++/9.2.1/tuple"
 2631              		.file 53 "/usr/include/newlib/c++/9.2.1/functional"
 2632              		.file 54 "/usr/include/newlib/c++/9.2.1/bits/predefined_ops.h"
 2633              		.file 55 "/usr/include/newlib/c++/9.2.1/ext/new_allocator.h"
 2634              		.file 56 "/usr/include/newlib/c++/9.2.1/ext/numeric_traits.h"
 2635              		.file 57 "<built-in>"
 2636              		.file 58 "/usr/include/newlib/stdlib.h"
 2637              		.file 59 "/usr/include/newlib/c++/9.2.1/stdlib.h"
 2638              		.file 60 "Core/Inc/menu.hpp"
 2639              		.file 61 "Core/Inc/adc.hpp"
 2640              		.file 62 "Core/Inc/pin.hpp"
 2641              		.file 63 "/usr/include/newlib/wchar.h"
ARM GAS  /tmp/ccN9UjRp.s 			page 77


 2642              		.file 64 "/usr/include/newlib/locale.h"
 2643              		.file 65 "/usr/include/newlib/ctype.h"
 2644              		.file 66 "/usr/include/newlib/c++/9.2.1/arm-none-eabi/thumb/v7e-m+fp/hard/bits/atomic_word.h"
 2645              		.file 67 "/usr/include/newlib/sys/errno.h"
 2646              		.file 68 "/usr/include/newlib/wctype.h"
 2647              		.file 69 "Core/Inc/uart.hpp"
 2648              		.file 70 "Core/Inc/sa818.h"
 2649              		.file 71 "Core/Inc/trigger.hpp"
 2650              		.file 72 "Middlewares/Third_Party/FatFs/src/integer.h"
 2651              		.file 73 "Middlewares/Third_Party/FatFs/src/ff.h"
 2652              		.file 74 "Middlewares/Third_Party/FatFs/src/diskio.h"
 2653              		.file 75 "Middlewares/Third_Party/FatFs/src/ff_gen_drv.h"
 2654              		.file 76 "FATFS/Target/sd_diskio.h"
 2655              		.file 77 "FATFS/App/fatfs.h"
 2656              		.file 78 "Core/Inc/i2s.hpp"
 2657              		.file 79 "Core/Inc/wav_player.hpp"
 2658              		.file 80 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
ARM GAS  /tmp/ccN9UjRp.s 			page 78


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.cpp
     /tmp/ccN9UjRp.s:18     .text._ZL12MX_GPIO_Initv:0000000000000000 $t
     /tmp/ccN9UjRp.s:25     .text._ZL12MX_GPIO_Initv:0000000000000000 _ZL12MX_GPIO_Initv
     /tmp/ccN9UjRp.s:242    .text._ZL12MX_GPIO_Initv:00000000000000fc $d
.ARM.exidx.text._ZL12MX_GPIO_Initv:0000000000000000 $d
     /tmp/ccN9UjRp.s:251    .text._Z41__static_initialization_and_destruction_0ii:0000000000000000 $t
     /tmp/ccN9UjRp.s:257    .text._Z41__static_initialization_and_destruction_0ii:0000000000000000 _Z41__static_initialization_and_destruction_0ii
     /tmp/ccN9UjRp.s:407    .text._Z41__static_initialization_and_destruction_0ii:00000000000000dc $d
     /tmp/ccN9UjRp.s:2578   .bss.wav_player1:0000000000000000 wav_player1
.ARM.exidx.text._Z41__static_initialization_and_destruction_0ii:0000000000000000 $d
     /tmp/ccN9UjRp.s:433    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/ccN9UjRp.s:440    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/ccN9UjRp.s:555    .text.HAL_TIM_PeriodElapsedCallback:0000000000000070 $d
.ARM.exidx.text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $d
     /tmp/ccN9UjRp.s:566    .text.HAL_UART_RxCpltCallback:0000000000000000 $t
     /tmp/ccN9UjRp.s:573    .text.HAL_UART_RxCpltCallback:0000000000000000 HAL_UART_RxCpltCallback
     /tmp/ccN9UjRp.s:627    .text.HAL_UART_RxCpltCallback:0000000000000024 $d
.ARM.extab.text.HAL_UART_RxCpltCallback:0000000000000000 $d
.ARM.exidx.text.HAL_UART_RxCpltCallback:0000000000000000 $d
     /tmp/ccN9UjRp.s:635    .rodata.HAL_GPIO_EXTI_Callback.str1.4:0000000000000000 $d
     /tmp/ccN9UjRp.s:642    .text.HAL_GPIO_EXTI_Callback:0000000000000000 $t
     /tmp/ccN9UjRp.s:649    .text.HAL_GPIO_EXTI_Callback:0000000000000000 HAL_GPIO_EXTI_Callback
     /tmp/ccN9UjRp.s:737    .text.HAL_GPIO_EXTI_Callback:0000000000000048 $d
.ARM.extab.text.HAL_GPIO_EXTI_Callback:0000000000000000 $d
.ARM.exidx.text.HAL_GPIO_EXTI_Callback:0000000000000000 $d
     /tmp/ccN9UjRp.s:745    .text.HAL_I2S_TxCpltCallback:0000000000000000 $t
     /tmp/ccN9UjRp.s:752    .text.HAL_I2S_TxCpltCallback:0000000000000000 HAL_I2S_TxCpltCallback
     /tmp/ccN9UjRp.s:792    .text.HAL_I2S_TxCpltCallback:0000000000000014 $d
.ARM.extab.text.HAL_I2S_TxCpltCallback:0000000000000000 $d
.ARM.exidx.text.HAL_I2S_TxCpltCallback:0000000000000000 $d
     /tmp/ccN9UjRp.s:799    .text.HAL_I2S_TxHalfCpltCallback:0000000000000000 $t
     /tmp/ccN9UjRp.s:806    .text.HAL_I2S_TxHalfCpltCallback:0000000000000000 HAL_I2S_TxHalfCpltCallback
     /tmp/ccN9UjRp.s:846    .text.HAL_I2S_TxHalfCpltCallback:0000000000000014 $d
.ARM.extab.text.HAL_I2S_TxHalfCpltCallback:0000000000000000 $d
.ARM.exidx.text.HAL_I2S_TxHalfCpltCallback:0000000000000000 $d
     /tmp/ccN9UjRp.s:853    .text.Error_Handler:0000000000000000 $t
     /tmp/ccN9UjRp.s:860    .text.Error_Handler:0000000000000000 Error_Handler
    .ARM.exidx.text.Error_Handler:0000000000000000 $d
     /tmp/ccN9UjRp.s:895    .text._ZL12MX_I2C1_Initv:0000000000000000 $t
     /tmp/ccN9UjRp.s:901    .text._ZL12MX_I2C1_Initv:0000000000000000 _ZL12MX_I2C1_Initv
     /tmp/ccN9UjRp.s:962    .text._ZL12MX_I2C1_Initv:000000000000002c $d
.ARM.extab.text._ZL12MX_I2C1_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2C1_Initv:0000000000000000 $d
     /tmp/ccN9UjRp.s:970    .text._ZL12MX_I2C3_Initv:0000000000000000 $t
     /tmp/ccN9UjRp.s:976    .text._ZL12MX_I2C3_Initv:0000000000000000 _ZL12MX_I2C3_Initv
     /tmp/ccN9UjRp.s:1037   .text._ZL12MX_I2C3_Initv:000000000000002c $d
.ARM.extab.text._ZL12MX_I2C3_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2C3_Initv:0000000000000000 $d
     /tmp/ccN9UjRp.s:1045   .text._ZL12MX_I2S2_Initv:0000000000000000 $t
     /tmp/ccN9UjRp.s:1051   .text._ZL12MX_I2S2_Initv:0000000000000000 _ZL12MX_I2S2_Initv
     /tmp/ccN9UjRp.s:1112   .text._ZL12MX_I2S2_Initv:0000000000000030 $d
.ARM.extab.text._ZL12MX_I2S2_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S2_Initv:0000000000000000 $d
     /tmp/ccN9UjRp.s:1119   .text._ZL12MX_I2S3_Initv:0000000000000000 $t
     /tmp/ccN9UjRp.s:1125   .text._ZL12MX_I2S3_Initv:0000000000000000 _ZL12MX_I2S3_Initv
     /tmp/ccN9UjRp.s:1187   .text._ZL12MX_I2S3_Initv:0000000000000030 $d
ARM GAS  /tmp/ccN9UjRp.s 			page 79


.ARM.extab.text._ZL12MX_I2S3_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S3_Initv:0000000000000000 $d
     /tmp/ccN9UjRp.s:1194   .text._ZL12MX_I2S4_Initv:0000000000000000 $t
     /tmp/ccN9UjRp.s:1200   .text._ZL12MX_I2S4_Initv:0000000000000000 _ZL12MX_I2S4_Initv
     /tmp/ccN9UjRp.s:1261   .text._ZL12MX_I2S4_Initv:0000000000000030 $d
.ARM.extab.text._ZL12MX_I2S4_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S4_Initv:0000000000000000 $d
     /tmp/ccN9UjRp.s:1268   .text._ZL15MX_SDIO_SD_Initv:0000000000000000 $t
     /tmp/ccN9UjRp.s:1274   .text._ZL15MX_SDIO_SD_Initv:0000000000000000 _ZL15MX_SDIO_SD_Initv
     /tmp/ccN9UjRp.s:1340   .text._ZL15MX_SDIO_SD_Initv:0000000000000034 $d
.ARM.extab.text._ZL15MX_SDIO_SD_Initv:0000000000000000 $d
.ARM.exidx.text._ZL15MX_SDIO_SD_Initv:0000000000000000 $d
     /tmp/ccN9UjRp.s:1347   .text._ZL12MX_SPI1_Initv:0000000000000000 $t
     /tmp/ccN9UjRp.s:1353   .text._ZL12MX_SPI1_Initv:0000000000000000 _ZL12MX_SPI1_Initv
     /tmp/ccN9UjRp.s:1423   .text._ZL12MX_SPI1_Initv:0000000000000034 $d
.ARM.extab.text._ZL12MX_SPI1_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_SPI1_Initv:0000000000000000 $d
     /tmp/ccN9UjRp.s:1430   .text._ZL12MX_SPI5_Initv:0000000000000000 $t
     /tmp/ccN9UjRp.s:1436   .text._ZL12MX_SPI5_Initv:0000000000000000 _ZL12MX_SPI5_Initv
     /tmp/ccN9UjRp.s:1506   .text._ZL12MX_SPI5_Initv:0000000000000034 $d
.ARM.extab.text._ZL12MX_SPI5_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_SPI5_Initv:0000000000000000 $d
     /tmp/ccN9UjRp.s:1513   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $t
     /tmp/ccN9UjRp.s:1519   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 _ZL22MX_USB_OTG_FS_PCD_Initv
     /tmp/ccN9UjRp.s:1583   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000030 $d
.ARM.extab.text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $d
.ARM.exidx.text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $d
     /tmp/ccN9UjRp.s:1589   .text._ZL12MX_ADC1_Initv:0000000000000000 $t
     /tmp/ccN9UjRp.s:1595   .text._ZL12MX_ADC1_Initv:0000000000000000 _ZL12MX_ADC1_Initv
     /tmp/ccN9UjRp.s:1706   .text._ZL12MX_ADC1_Initv:000000000000005c $d
.ARM.exidx.text._ZL12MX_ADC1_Initv:0000000000000000 $d
     /tmp/ccN9UjRp.s:1714   .text._ZL13MX_TIM10_Initv:0000000000000000 $t
     /tmp/ccN9UjRp.s:1720   .text._ZL13MX_TIM10_Initv:0000000000000000 _ZL13MX_TIM10_Initv
     /tmp/ccN9UjRp.s:1772   .text._ZL13MX_TIM10_Initv:0000000000000028 $d
.ARM.extab.text._ZL13MX_TIM10_Initv:0000000000000000 $d
.ARM.exidx.text._ZL13MX_TIM10_Initv:0000000000000000 $d
     /tmp/ccN9UjRp.s:1779   .text._ZL12MX_TIM5_Initv:0000000000000000 $t
     /tmp/ccN9UjRp.s:1785   .text._ZL12MX_TIM5_Initv:0000000000000000 _ZL12MX_TIM5_Initv
     /tmp/ccN9UjRp.s:1897   .text._ZL12MX_TIM5_Initv:0000000000000060 $d
.ARM.exidx.text._ZL12MX_TIM5_Initv:0000000000000000 $d
     /tmp/ccN9UjRp.s:1904   .text._ZL12MX_TIM9_Initv:0000000000000000 $t
     /tmp/ccN9UjRp.s:1910   .text._ZL12MX_TIM9_Initv:0000000000000000 _ZL12MX_TIM9_Initv
     /tmp/ccN9UjRp.s:1998   .text._ZL12MX_TIM9_Initv:0000000000000048 $d
.ARM.exidx.text._ZL12MX_TIM9_Initv:0000000000000000 $d
     /tmp/ccN9UjRp.s:2005   .text._Z18SystemClock_Configv:0000000000000000 $t
     /tmp/ccN9UjRp.s:2012   .text._Z18SystemClock_Configv:0000000000000000 _Z18SystemClock_Configv
     /tmp/ccN9UjRp.s:2198   .text._Z18SystemClock_Configv:00000000000000c4 $d
.ARM.exidx.text._Z18SystemClock_Configv:0000000000000000 $d
     /tmp/ccN9UjRp.s:2205   .text.main:0000000000000000 $t
     /tmp/ccN9UjRp.s:2212   .text.main:0000000000000000 main
     /tmp/ccN9UjRp.s:2318   .text.main:0000000000000064 $d
             .ARM.extab.text.main:0000000000000000 $d
             .ARM.exidx.text.main:0000000000000000 $d
     /tmp/ccN9UjRp.s:2329   .text._GLOBAL__sub_I_hadc1:0000000000000000 $t
     /tmp/ccN9UjRp.s:2335   .text._GLOBAL__sub_I_hadc1:0000000000000000 _GLOBAL__sub_I_hadc1
.ARM.exidx.text._GLOBAL__sub_I_hadc1:0000000000000000 $d
     /tmp/ccN9UjRp.s:2359   .init_array:0000000000000000 $d
ARM GAS  /tmp/ccN9UjRp.s 			page 80


     /tmp/ccN9UjRp.s:2523   .bss.ok_debounce:0000000000000000 ok_debounce
     /tmp/ccN9UjRp.s:2407   .bss.button:0000000000000000 button
     /tmp/ccN9UjRp.s:2558   .bss.triggerPB2:0000000000000000 triggerPB2
     /tmp/ccN9UjRp.s:2551   .bss.sa8181:0000000000000000 sa8181
     /tmp/ccN9UjRp.s:2565   .bss.uart_pc:0000000000000000 uart_pc
     /tmp/ccN9UjRp.s:2572   .bss.uart_sa818:0000000000000000 uart_sa818
     /tmp/ccN9UjRp.s:2537   .bss.radio_pd:0000000000000000 radio_pd
     /tmp/ccN9UjRp.s:2544   .bss.radio_ptt:0000000000000000 radio_ptt
     /tmp/ccN9UjRp.s:2400   .bss.adc_bat:0000000000000000 adc_bat
     /tmp/ccN9UjRp.s:2517   .bss.menu1:0000000000000000 menu1
     /tmp/ccN9UjRp.s:2530   .bss.oled1:0000000000000000 oled1
     /tmp/ccN9UjRp.s:2426   .bss.hdma_usart2_tx:0000000000000000 hdma_usart2_tx
     /tmp/ccN9UjRp.s:2420   .bss.hdma_usart2_rx:0000000000000000 hdma_usart2_rx
     /tmp/ccN9UjRp.s:2468   .bss.hpcd_USB_OTG_FS:0000000000000000 hpcd_USB_OTG_FS
     /tmp/ccN9UjRp.s:2496   .bss.htim10:0000000000000000 htim10
     /tmp/ccN9UjRp.s:2510   .bss.htim9:0000000000000000 htim9
     /tmp/ccN9UjRp.s:2503   .bss.htim5:0000000000000000 htim5
     /tmp/ccN9UjRp.s:2489   .bss.hspi5:0000000000000000 hspi5
     /tmp/ccN9UjRp.s:2482   .bss.hspi1:0000000000000000 hspi1
     /tmp/ccN9UjRp.s:2475   .bss.hsd:0000000000000000 hsd
     /tmp/ccN9UjRp.s:2461   .bss.hi2s4:0000000000000000 hi2s4
     /tmp/ccN9UjRp.s:2454   .bss.hi2s3:0000000000000000 hi2s3
     /tmp/ccN9UjRp.s:2447   .bss.hi2s2:0000000000000000 hi2s2
     /tmp/ccN9UjRp.s:2440   .bss.hi2c3:0000000000000000 hi2c3
     /tmp/ccN9UjRp.s:2433   .bss.hi2c1:0000000000000000 hi2c1
     /tmp/ccN9UjRp.s:2414   .bss.hadc1:0000000000000000 hadc1
     /tmp/ccN9UjRp.s:2389   .bss._ZStL8__ioinit:0000000000000000 $d
     /tmp/ccN9UjRp.s:2393   .bss._ZStL8__ioinit:0000000000000000 _ZStL8__ioinit
     /tmp/ccN9UjRp.s:2396   .bss.adc_bat:0000000000000000 $d
     /tmp/ccN9UjRp.s:2403   .bss.button:0000000000000000 $d
     /tmp/ccN9UjRp.s:2410   .bss.hadc1:0000000000000000 $d
     /tmp/ccN9UjRp.s:2417   .bss.hdma_usart2_rx:0000000000000000 $d
     /tmp/ccN9UjRp.s:2423   .bss.hdma_usart2_tx:0000000000000000 $d
     /tmp/ccN9UjRp.s:2429   .bss.hi2c1:0000000000000000 $d
     /tmp/ccN9UjRp.s:2436   .bss.hi2c3:0000000000000000 $d
     /tmp/ccN9UjRp.s:2443   .bss.hi2s2:0000000000000000 $d
     /tmp/ccN9UjRp.s:2450   .bss.hi2s3:0000000000000000 $d
     /tmp/ccN9UjRp.s:2457   .bss.hi2s4:0000000000000000 $d
     /tmp/ccN9UjRp.s:2464   .bss.hpcd_USB_OTG_FS:0000000000000000 $d
     /tmp/ccN9UjRp.s:2471   .bss.hsd:0000000000000000 $d
     /tmp/ccN9UjRp.s:2478   .bss.hspi1:0000000000000000 $d
     /tmp/ccN9UjRp.s:2485   .bss.hspi5:0000000000000000 $d
     /tmp/ccN9UjRp.s:2492   .bss.htim10:0000000000000000 $d
     /tmp/ccN9UjRp.s:2499   .bss.htim5:0000000000000000 $d
     /tmp/ccN9UjRp.s:2506   .bss.htim9:0000000000000000 $d
     /tmp/ccN9UjRp.s:2513   .bss.menu1:0000000000000000 $d
     /tmp/ccN9UjRp.s:2524   .bss.ok_debounce:0000000000000000 $d
     /tmp/ccN9UjRp.s:2526   .bss.oled1:0000000000000000 $d
     /tmp/ccN9UjRp.s:2533   .bss.radio_pd:0000000000000000 $d
     /tmp/ccN9UjRp.s:2540   .bss.radio_ptt:0000000000000000 $d
     /tmp/ccN9UjRp.s:2547   .bss.sa8181:0000000000000000 $d
     /tmp/ccN9UjRp.s:2554   .bss.triggerPB2:0000000000000000 $d
     /tmp/ccN9UjRp.s:2561   .bss.uart_pc:0000000000000000 $d
     /tmp/ccN9UjRp.s:2568   .bss.uart_sa818:0000000000000000 $d
     /tmp/ccN9UjRp.s:2575   .bss.wav_player1:0000000000000000 $d

UNDEFINED SYMBOLS
ARM GAS  /tmp/ccN9UjRp.s 			page 81


HAL_GPIO_WritePin
HAL_GPIO_Init
__aeabi_unwind_cpp_pr0
_ZNSt8ios_base4InitC1Ev
__aeabi_atexit
_ZN4oledC1EP17I2C_HandleTypeDefhP17TIM_HandleTypeDef
_ZN4menuC1EP4oled
_ZN3adcC1EP17ADC_HandleTypeDef
_ZN3pinC1EP12GPIO_TypeDefNS_9PinNumberENS_5InOutENS_4PullENS_5SpeedE
_ZN4uartC1ENS_8uart_numEm
_ZN5sa818C1EP4uartP3pinS3_
_ZN7triggerC1EP12GPIO_TypeDefNS_9PinNumberENS_4PullE
_ZN10wav_playerC1EN3i2s7i2s_numE
_ZNSt8ios_base4InitD1Ev
__dso_handle
_ZN3pinD1Ev
HAL_GPIO_ReadPin
_ZN4menu7menu_okEv
_ZN4oled13oled_isOledOnEv
_ZN4menu13keyboard_pollEv
_ZN3adc12adc_getValueEv
_ZN4oled19oled_update_batteryEf
_ZN4menu10menu_printEv
_ZN4oled12oled_refreshEv
_ZN4uart16rx_cplt_callbackEv
__aeabi_unwind_cpp_pr1
f_mount
_ZN10wav_player11file_selectEPc
_ZN10wav_player4playEv
_ZN10wav_player11isEndOfFileEv
_ZN10wav_player7processEv
_ZN10wav_player22cplt_transfer_callbackEv
_ZN10wav_player22half_transfer_callbackEv
HAL_I2C_Init
HAL_I2S_Init
HAL_SD_Init
HAL_SD_ConfigWideBusOperation
HAL_SPI_Init
HAL_PCD_Init
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_TIM_Base_Init
HAL_TIM_SlaveConfigSynchro
HAL_TIMEx_MasterConfigSynchronization
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
_ZN3adc15adc_setEquationEff
_ZN4oled4initEv
_ZN3pin4initEv
