// generated by newgenasym  Fri Jul 02 16:58:29 2010


module scan25100 (add_0, add_1, add_2, add_3, add_4, avdd18_0, avdd18_1,
        avdd18_2, avdd18_3, avdd18_4, avdd18_5, avdd18_6, avdd33_0,
        avdd33_1, avdd33_2, avdd33_3, calign_en, cdet, din_0, din_1,
        din_2, din_3, din_4, din_5, din_6, din_7, din_8, din_9, doutn,
        doutp, eq_0, eq_1, gnd_0, gnd_1, gnd_10, gnd_11, gnd_12,
        gnd_13, gnd_14, gnd_15, gnd_16, gnd_17, gnd_18, gnd_2, gnd_3,
        gnd_4, gnd_5, gnd_6, gnd_7, gnd_8, gnd_9, iovdd_0, iovdd_1,
        iovdd_2, iovdd_3, lockb, loop_0, loop_1, los, mdc, mdio,
        opmode, pe_0, pe_1, pvdd33_0, pvdd33_1, pvdd33_2, pvdd33_3,
        refclkn, refclkp, res1, res2, resetb, rinn, rinp, rout_0,
        rout_1, rout_2, rout_3, rout_4, rout_5, rout_6, rout_7,
        rout_8, rout_9, rxclk, rxclkmod, rxpwdnb, spmode_0,
        spmode_1, sysclkn, sysclkp, tck, tdi, tdo, tenbmode, tms,
        trstb, txclk, txpwdnb, vsel);
    inout add_0;
    inout add_1;
    inout add_2;
    inout add_3;
    inout add_4;
    inout avdd18_0;
    inout avdd18_1;
    inout avdd18_2;
    inout avdd18_3;
    inout avdd18_4;
    inout avdd18_5;
    inout avdd18_6;
    inout avdd33_0;
    inout avdd33_1;
    inout avdd33_2;
    inout avdd33_3;
    inout calign_en;
    inout cdet;
    inout din_0;
    inout din_1;
    inout din_2;
    inout din_3;
    inout din_4;
    inout din_5;
    inout din_6;
    inout din_7;
    inout din_8;
    inout din_9;
    inout doutn;
    inout doutp;
    inout eq_0;
    inout eq_1;
    inout gnd_0;
    inout gnd_1;
    inout gnd_10;
    inout gnd_11;
    inout gnd_12;
    inout gnd_13;
    inout gnd_14;
    inout gnd_15;
    inout gnd_16;
    inout gnd_17;
    inout gnd_18;
    inout gnd_2;
    inout gnd_3;
    inout gnd_4;
    inout gnd_5;
    inout gnd_6;
    inout gnd_7;
    inout gnd_8;
    inout gnd_9;
    inout iovdd_0;
    inout iovdd_1;
    inout iovdd_2;
    inout iovdd_3;
    inout lockb;
    inout loop_0;
    inout loop_1;
    inout los;
    inout mdc;
    inout mdio;
    inout opmode;
    inout pe_0;
    inout pe_1;
    inout pvdd33_0;
    inout pvdd33_1;
    inout pvdd33_2;
    inout pvdd33_3;
    inout refclkn;
    inout refclkp;
    inout res1;
    inout res2;
    inout resetb;
    inout rinn;
    inout rinp;
    inout rout_0;
    inout rout_1;
    inout rout_2;
    inout rout_3;
    inout rout_4;
    inout rout_5;
    inout rout_6;
    inout rout_7;
    inout rout_8;
    inout rout_9;
    inout rxclk;
    inout rxclkmod;
    inout rxpwdnb;
    inout spmode_0;
    inout spmode_1;
    inout sysclkn;
    inout sysclkp;
    inout tck;
    inout tdi;
    inout tdo;
    inout tenbmode;
    inout tms;
    inout trstb;
    inout txclk;
    inout txpwdnb;
    inout vsel;


    initial
        begin
        end

endmodule
