Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: stopwatch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "stopwatch.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "stopwatch"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : stopwatch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\152\Desktop\kevin-shuowang\stopwatch\second_counter2.v" into library work
Parsing module <second_counter2>.
Analyzing Verilog file "C:\Users\152\Desktop\kevin-shuowang\stopwatch\second_counter1.v" into library work
Parsing module <second_counter1>.
Analyzing Verilog file "C:\Users\152\Desktop\kevin-shuowang\stopwatch\minute_counter2.v" into library work
Parsing module <minute_counter2>.
Analyzing Verilog file "C:\Users\152\Desktop\kevin-shuowang\stopwatch\minute_counter1.v" into library work
Parsing module <minute_counter1>.
Analyzing Verilog file "C:\Users\152\Desktop\kevin-shuowang\stopwatch\display.v" into library work
Parsing module <display>.
Analyzing Verilog file "C:\Users\152\Desktop\kevin-shuowang\stopwatch\clock.v" into library work
Parsing module <clock>.
Analyzing Verilog file "C:\Users\152\Desktop\kevin-shuowang\stopwatch\stopwatch.v" into library work
Parsing module <stopwatch>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\152\Desktop\kevin-shuowang\stopwatch\stopwatch.v" Line 79: Port minute2_enable is not connected to this instance

Elaborating module <stopwatch>.

Elaborating module <second_counter1>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\kevin-shuowang\stopwatch\second_counter1.v" Line 87: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\kevin-shuowang\stopwatch\second_counter1.v" Line 112: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\kevin-shuowang\stopwatch\second_counter1.v" Line 117: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\kevin-shuowang\stopwatch\second_counter1.v" Line 136: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\kevin-shuowang\stopwatch\second_counter1.v" Line 152: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\kevin-shuowang\stopwatch\second_counter1.v" Line 155: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <second_counter2>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\kevin-shuowang\stopwatch\second_counter2.v" Line 44: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <minute_counter1>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\kevin-shuowang\stopwatch\minute_counter1.v" Line 47: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <minute_counter2>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\kevin-shuowang\stopwatch\minute_counter2.v" Line 44: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <clock>.
WARNING:HDLCompiler:1127 - "C:\Users\152\Desktop\kevin-shuowang\stopwatch\stopwatch.v" Line 97: Assignment to two_hertz ignored, since the identifier is never used

Elaborating module <display>.
WARNING:HDLCompiler:81 - "C:\Users\152\Desktop\kevin-shuowang\stopwatch\display.v" Line 170: seg may be used uninitialized in static subprogram convert and create unintended latch behavior
WARNING:HDLCompiler:189 - "C:\Users\152\Desktop\kevin-shuowang\stopwatch\stopwatch.v" Line 103: Size mismatch in connection of port <digit0>. Formal port size is 4-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "C:\Users\152\Desktop\kevin-shuowang\stopwatch\stopwatch.v" Line 105: Size mismatch in connection of port <digit2>. Formal port size is 4-bit while actual signal size is 3-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <stopwatch>.
    Related source file is "C:\Users\152\Desktop\kevin-shuowang\stopwatch\stopwatch.v".
INFO:Xst:3210 - "C:\Users\152\Desktop\kevin-shuowang\stopwatch\stopwatch.v" line 79: Output port <minute2_enable> of the instance <mc1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Desktop\kevin-shuowang\stopwatch\stopwatch.v" line 93: Output port <two_hertz> of the instance <clock> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <stopwatch> synthesized.

Synthesizing Unit <second_counter1>.
    Related source file is "C:\Users\152\Desktop\kevin-shuowang\stopwatch\second_counter1.v".
    Found 1-bit register for signal <counter2_enable>.
    Found 1-bit register for signal <minute_enable>.
    Found 1-bit register for signal <minute2_enable>.
    Found 3-bit register for signal <tens>.
    Found 4-bit register for signal <minute>.
    Found 4-bit register for signal <out>.
    Found 4-bit adder for signal <_n0102> created at line 87.
    Found 3-bit adder for signal <tens[2]_GND_2_o_add_11_OUT> created at line 117.
    Found 4-bit adder for signal <_n0105> created at line 136.
    Found 3-bit adder for signal <tens[2]_GND_2_o_add_23_OUT> created at line 155.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred  23 Multiplexer(s).
Unit <second_counter1> synthesized.

Synthesizing Unit <mod_4u_4u>.
    Related source file is "".
    Found 8-bit adder for signal <GND_3_o_b[3]_add_1_OUT> created at line 0.
    Found 7-bit adder for signal <GND_3_o_b[3]_add_3_OUT> created at line 0.
    Found 6-bit adder for signal <GND_3_o_b[3]_add_5_OUT> created at line 0.
    Found 5-bit adder for signal <GND_3_o_b[3]_add_7_OUT> created at line 0.
    Found 4-bit adder for signal <a[3]_b[3]_add_9_OUT[3:0]> created at line 0.
    Found 8-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 5-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 4-bit comparator lessequal for signal <BUS_0005> created at line 0
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <mod_4u_4u> synthesized.

Synthesizing Unit <second_counter2>.
    Related source file is "C:\Users\152\Desktop\kevin-shuowang\stopwatch\second_counter2.v".
    Found 3-bit register for signal <out>.
    Found 3-bit adder for signal <out[2]_GND_4_o_add_1_OUT> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <second_counter2> synthesized.

Synthesizing Unit <mod_3u_3u>.
    Related source file is "".
    Found 6-bit adder for signal <n0072> created at line 0.
    Found 6-bit adder for signal <GND_5_o_b[2]_add_1_OUT> created at line 0.
    Found 5-bit adder for signal <n0076> created at line 0.
    Found 5-bit adder for signal <GND_5_o_b[2]_add_3_OUT> created at line 0.
    Found 4-bit adder for signal <n0080> created at line 0.
    Found 4-bit adder for signal <GND_5_o_b[2]_add_5_OUT> created at line 0.
    Found 3-bit adder for signal <n0084> created at line 0.
    Found 3-bit adder for signal <a[2]_b[2]_add_7_OUT[2:0]> created at line 0.
    Found 6-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 5-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 4-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 3-bit comparator lessequal for signal <BUS_0004> created at line 0
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <mod_3u_3u> synthesized.

Synthesizing Unit <minute_counter1>.
    Related source file is "C:\Users\152\Desktop\kevin-shuowang\stopwatch\minute_counter1.v".
    Found 1-bit register for signal <minute2_enable>.
    Found 4-bit register for signal <out>.
    Found 4-bit adder for signal <_n0017> created at line 47.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <minute_counter1> synthesized.

Synthesizing Unit <minute_counter2>.
    Related source file is "C:\Users\152\Desktop\kevin-shuowang\stopwatch\minute_counter2.v".
    Found 3-bit register for signal <out>.
    Found 3-bit adder for signal <out[2]_GND_7_o_add_1_OUT> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <minute_counter2> synthesized.

Synthesizing Unit <clock>.
    Related source file is "C:\Users\152\Desktop\kevin-shuowang\stopwatch\clock.v".
    Found 32-bit register for signal <count1>.
    Found 1-bit register for signal <two_hertz>.
    Found 32-bit register for signal <count2>.
    Found 1-bit register for signal <fast>.
    Found 32-bit register for signal <count3>.
    Found 1-bit register for signal <blink>.
    Found 32-bit register for signal <count4>.
    Found 1-bit register for signal <one_hertz>.
    Found 32-bit adder for signal <count1[31]_GND_8_o_add_5_OUT> created at line 81.
    Found 32-bit adder for signal <count3[31]_GND_8_o_add_16_OUT> created at line 109.
    Found 32-bit adder for signal <count4[31]_GND_8_o_add_21_OUT> created at line 121.
    Found 32-bit comparator greater for signal <n0000> created at line 64
    Found 32-bit comparator greater for signal <n0004> created at line 75
    Found 32-bit comparator greater for signal <n0020> created at line 103
    Found 32-bit comparator greater for signal <n0028> created at line 115
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 132 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <clock> synthesized.

Synthesizing Unit <display>.
    Related source file is "C:\Users\152\Desktop\kevin-shuowang\stopwatch\display.v".
    Found 8-bit register for signal <seg>.
    Found 8-bit register for signal <convert.seg>.
    Found 4-bit register for signal <AN>.
    Found 32-bit register for signal <count>.
    Found 32-bit subtractor for signal <count[31]_unary_minus_2_OUT> created at line 91.
    Found 32-bit subtractor for signal <GND_9_o_unary_minus_4_OUT> created at line 91.
    Found 32-bit adder for signal <GND_9_o_GND_9_o_add_275_OUT> created at line 165.
    Found 8-bit 4-to-1 multiplexer for signal <_n0354> created at line 143.
    Found 8-bit 4-to-1 multiplexer for signal <_n0384> created at line 143.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  52 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <display> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 34
 3-bit adder                                           : 8
 32-bit adder                                          : 4
 32-bit subtractor                                     : 2
 4-bit adder                                           : 8
 5-bit adder                                           : 5
 6-bit adder                                           : 5
 7-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 22
 1-bit register                                        : 8
 3-bit register                                        : 3
 32-bit register                                       : 5
 4-bit register                                        : 4
 8-bit register                                        : 2
# Comparators                                          : 17
 3-bit comparator lessequal                            : 2
 32-bit comparator greater                             : 4
 4-bit comparator lessequal                            : 3
 5-bit comparator lessequal                            : 3
 6-bit comparator lessequal                            : 3
 7-bit comparator lessequal                            : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 66
 1-bit 2-to-1 multiplexer                              : 27
 3-bit 2-to-1 multiplexer                              : 16
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 19
 8-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clock>.
The following registers are absorbed into counter <count1>: 1 register on signal <count1>.
The following registers are absorbed into counter <count3>: 1 register on signal <count3>.
The following registers are absorbed into counter <count4>: 1 register on signal <count4>.
Unit <clock> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 24
 3-bit adder                                           : 4
 3-bit adder carry in                                  : 8
 32-bit adder                                          : 2
 32-bit subtractor                                     : 2
 4-bit adder                                           : 8
# Counters                                             : 3
 32-bit up counter                                     : 3
# Registers                                            : 113
 Flip-Flops                                            : 113
# Comparators                                          : 17
 3-bit comparator lessequal                            : 2
 32-bit comparator greater                             : 4
 4-bit comparator lessequal                            : 3
 5-bit comparator lessequal                            : 3
 6-bit comparator lessequal                            : 3
 7-bit comparator lessequal                            : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 66
 1-bit 2-to-1 multiplexer                              : 27
 3-bit 2-to-1 multiplexer                              : 16
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 19
 8-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <count_2> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <count_3> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <count_4> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <count_5> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <count_6> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <count_7> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <count_8> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <count_9> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <count_10> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <count_11> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <count_12> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <count_13> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <count_14> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <count_15> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <count_16> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <count_17> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <count_18> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <count_19> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <count_20> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <count_21> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <count_22> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <count_23> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <count_24> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <count_25> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <count_26> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <count_27> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <count_28> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <count_29> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <count_30> of sequential type is unconnected in block <display>.
INFO:Xst:2261 - The FF/Latch <seg_1> in Unit <display> is equivalent to the following FF/Latch, which will be removed : <convert.seg_1> 
INFO:Xst:2261 - The FF/Latch <seg_2> in Unit <display> is equivalent to the following FF/Latch, which will be removed : <convert.seg_2> 
INFO:Xst:2261 - The FF/Latch <seg_3> in Unit <display> is equivalent to the following FF/Latch, which will be removed : <convert.seg_3> 
INFO:Xst:2261 - The FF/Latch <seg_4> in Unit <display> is equivalent to the following FF/Latch, which will be removed : <convert.seg_4> 
INFO:Xst:2261 - The FF/Latch <seg_5> in Unit <display> is equivalent to the following FF/Latch, which will be removed : <convert.seg_5> 
INFO:Xst:2261 - The FF/Latch <seg_6> in Unit <display> is equivalent to the following FF/Latch, which will be removed : <convert.seg_6> 
INFO:Xst:2261 - The FF/Latch <seg_7> in Unit <display> is equivalent to the following FF/Latch, which will be removed : <convert.seg_7> 
INFO:Xst:2261 - The FF/Latch <seg_0> in Unit <display> is equivalent to the following FF/Latch, which will be removed : <convert.seg_0> 

Optimizing unit <stopwatch> ...

Optimizing unit <second_counter1> ...

Optimizing unit <clock> ...

Optimizing unit <display> ...
WARNING:Xst:1710 - FF/Latch <seg_7> (without init value) has a constant value of 1 in block <display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <seg_7> (without init value) has a constant value of 1 in block <display>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <mod_3u_3u> ...

Optimizing unit <minute_counter1> ...
WARNING:Xst:2677 - Node <clock/count2_31> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <clock/count2_30> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <clock/count2_29> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <clock/count2_28> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <clock/count2_27> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <clock/count2_26> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <clock/count2_25> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <clock/count2_24> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <clock/count2_23> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <clock/count2_22> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <clock/count2_21> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <clock/count2_20> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <clock/count2_19> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <clock/count2_18> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <clock/count2_17> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <clock/count2_16> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <clock/count2_15> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <clock/count2_14> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <clock/count2_13> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <clock/count2_12> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <clock/count2_11> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <clock/count2_10> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <clock/count2_9> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <clock/count2_8> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <clock/count2_7> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <clock/count2_6> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <clock/count2_5> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <clock/count2_4> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <clock/count2_3> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <clock/count2_2> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <clock/count2_1> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <clock/count2_0> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <clock/two_hertz> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <mc1/minute2_enable> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:1293 - FF/Latch <display/count_31> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock/count1_26> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock/count1_27> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock/count1_28> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock/count1_29> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock/count1_30> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock/count1_31> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock/count3_15> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock/count3_16> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock/count3_17> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock/count3_18> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock/count3_19> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock/count3_20> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock/count3_21> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock/count3_22> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock/count3_23> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock/count3_24> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock/count3_25> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock/count3_26> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock/count3_27> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock/count3_28> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock/count3_29> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock/count3_30> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock/count3_31> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock/count4_25> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock/count4_26> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock/count4_27> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock/count4_28> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock/count4_29> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock/count4_30> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock/count4_31> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block stopwatch, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 106
 Flip-Flops                                            : 106

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : stopwatch.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 367
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 64
#      LUT2                        : 8
#      LUT3                        : 16
#      LUT4                        : 47
#      LUT5                        : 42
#      LUT6                        : 25
#      MUXCY                       : 87
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 68
# FlipFlops/Latches                : 106
#      FD                          : 47
#      FDE                         : 11
#      FDR                         : 44
#      FDRE                        : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 4
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             106  out of  18224     0%  
 Number of Slice LUTs:                  207  out of   9112     2%  
    Number used as Logic:               207  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    207
   Number with an unused Flip Flop:     101  out of    207    48%  
   Number with an unused LUT:             0  out of    207     0%  
   Number of fully used LUT-FF pairs:   106  out of    207    51%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    232     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock/one_hertz                    | BUFG                   | 24    |
clk                                | BUFGP                  | 69    |
clock/fast                         | NONE(display/AN_3)     | 13    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.031ns (Maximum Frequency: 198.748MHz)
   Minimum input arrival time before clock: 6.181ns
   Maximum output required time after clock: 3.701ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock/one_hertz'
  Clock period: 5.031ns (frequency: 198.748MHz)
  Total number of paths / destination ports: 228 / 32
-------------------------------------------------------------------------
Delay:               5.031ns (Levels of Logic = 4)
  Source:            sc1/out_1 (FF)
  Destination:       sc1/tens_2 (FF)
  Source Clock:      clock/one_hertz rising
  Destination Clock: clock/one_hertz rising

  Data Path: sc1/out_1 to sc1/tens_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.447   1.205  sc1/out_1 (sc1/out_1)
     LUT5:I1->O            8   0.203   0.803  sc1/Reset_OR_DriverANDClockEnable211 (sc1/Reset_OR_DriverANDClockEnable21)
     LUT6:I5->O            5   0.205   0.715  sc1/Mmux_minute[3]_minute[3]_mux_35_OUT8111 (sc1/Mmux_minute[3]_minute[3]_mux_35_OUT811)
     LUT2:I1->O            1   0.205   0.944  sc1/_n01191 (sc1/_n0119)
     LUT6:I0->O            1   0.203   0.000  sc1/tens_2_rstpot (sc1/tens_2_rstpot)
     FD:D                      0.102          sc1/tens_2
    ----------------------------------------
    Total                      5.031ns (1.365ns logic, 3.667ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.769ns (frequency: 265.345MHz)
  Total number of paths / destination ports: 3673 / 109
-------------------------------------------------------------------------
Delay:               3.769ns (Levels of Logic = 8)
  Source:            clock/count1_7 (FF)
  Destination:       clock/count1_9 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clock/count1_7 to clock/count1_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   1.028  clock/count1_7 (clock/count1_7)
     LUT5:I0->O            1   0.203   0.000  clock/Mcompar_n0000_lut<0> (clock/Mcompar_n0000_lut<0>)
     MUXCY:S->O            1   0.172   0.000  clock/Mcompar_n0000_cy<0> (clock/Mcompar_n0000_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  clock/Mcompar_n0000_cy<1> (clock/Mcompar_n0000_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  clock/Mcompar_n0000_cy<2> (clock/Mcompar_n0000_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  clock/Mcompar_n0000_cy<3> (clock/Mcompar_n0000_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  clock/Mcompar_n0000_cy<4> (clock/Mcompar_n0000_cy<4>)
     MUXCY:CI->O          27   0.213   1.325  clock/Mcompar_n0000_cy<5> (clock/Mcompar_n0000_cy<5>)
     LUT4:I2->O            1   0.203   0.000  clock/count1_9_rstpot (clock/count1_9_rstpot)
     FD:D                      0.102          clock/count1_9
    ----------------------------------------
    Total                      3.769ns (1.416ns logic, 2.353ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock/fast'
  Clock period: 3.451ns (frequency: 289.750MHz)
  Total number of paths / destination ports: 52 / 13
-------------------------------------------------------------------------
Delay:               3.451ns (Levels of Logic = 2)
  Source:            display/count_1 (FF)
  Destination:       display/seg_6 (FF)
  Source Clock:      clock/fast rising
  Destination Clock: clock/fast rising

  Data Path: display/count_1 to display/seg_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              20   0.447   1.437  display/count_1 (display/count_1)
     LUT6:I1->O            5   0.203   1.059  display/_n0384<1>1 (display/_n0384<1>1)
     LUT6:I1->O            1   0.203   0.000  display/_n0384<6>4 (display/_n0384<6>)
     FDE:D                     0.102          display/seg_6
    ----------------------------------------
    Total                      3.451ns (0.955ns logic, 2.496ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock/one_hertz'
  Total number of paths / destination ports: 145 / 28
-------------------------------------------------------------------------
Offset:              6.181ns (Levels of Logic = 5)
  Source:            reset (PAD)
  Destination:       sc1/tens_2 (FF)
  Destination Clock: clock/one_hertz rising

  Data Path: reset to sc1/tens_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            28   1.222   1.579  reset_IBUF (reset_IBUF)
     LUT5:I0->O            8   0.203   0.803  sc1/Reset_OR_DriverANDClockEnable211 (sc1/Reset_OR_DriverANDClockEnable21)
     LUT6:I5->O            5   0.205   0.715  sc1/Mmux_minute[3]_minute[3]_mux_35_OUT8111 (sc1/Mmux_minute[3]_minute[3]_mux_35_OUT811)
     LUT2:I1->O            1   0.205   0.944  sc1/_n01191 (sc1/_n0119)
     LUT6:I0->O            1   0.203   0.000  sc1/tens_2_rstpot (sc1/tens_2_rstpot)
     FD:D                      0.102          sc1/tens_2
    ----------------------------------------
    Total                      6.181ns (2.140ns logic, 4.041ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock/fast'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              3.237ns (Levels of Logic = 2)
  Source:            adjust (PAD)
  Destination:       display/AN_0 (FF)
  Destination Clock: clock/fast rising

  Data Path: adjust to display/AN_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.222   1.710  adjust_IBUF (adjust_IBUF)
     LUT5:I1->O            1   0.203   0.000  display/Mmux_GND_9_o_GND_9_o_mux_274_OUT11 (display/GND_9_o_GND_9_o_mux_274_OUT<0>)
     FDE:D                     0.102          display/AN_0
    ----------------------------------------
    Total                      3.237ns (1.527ns logic, 1.710ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              3.237ns (Levels of Logic = 2)
  Source:            adjust (PAD)
  Destination:       clock/one_hertz (FF)
  Destination Clock: clk rising

  Data Path: adjust to clock/one_hertz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.222   1.710  adjust_IBUF (adjust_IBUF)
     LUT4:I0->O            1   0.203   0.000  clock/one_hertz_rstpot (clock/one_hertz_rstpot)
     FD:D                      0.102          clock/one_hertz
    ----------------------------------------
    Total                      3.237ns (1.527ns logic, 1.710ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock/fast'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.701ns (Levels of Logic = 1)
  Source:            display/seg_5 (FF)
  Destination:       seg<5> (PAD)
  Source Clock:      clock/fast rising

  Data Path: display/seg_5 to seg<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.447   0.683  display/seg_5 (display/seg_5)
     OBUF:I->O                 2.571          seg_5_OBUF (seg<5>)
    ----------------------------------------
    Total                      3.701ns (3.018ns logic, 0.683ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.769|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock/fast
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.714|         |         |         |
clock/fast     |    3.451|         |         |         |
clock/one_hertz|    4.080|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock/one_hertz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock/one_hertz|    5.031|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.52 secs
 
--> 

Total memory usage is 261752 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  110 (   0 filtered)
Number of infos    :   11 (   0 filtered)

