* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Jan 21 2024 23:56:47

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : arse.diveight.doutZ0Z_1
T_32_7_wire_logic_cluster/lc_0/out
T_32_6_lc_trk_g1_0
T_32_6_wire_logic_cluster/lc_0/in_3

End 

Net : arse.divseven.doutZ0Z_1
T_32_10_wire_logic_cluster/lc_5/out
T_32_10_lc_trk_g1_5
T_32_10_wire_logic_cluster/lc_7/in_3

End 

Net : arse.diveight.dout_i_1
T_32_6_wire_logic_cluster/lc_0/out
T_33_5_lc_trk_g1_0
T_33_5_wire_io_cluster/io_0/D_OUT_1

End 

Net : arse.divseven.dout_i_1
T_32_10_wire_logic_cluster/lc_7/out
T_33_10_lc_trk_g1_7
T_33_10_wire_io_cluster/io_1/D_OUT_1

End 

Net : arse_cpuclkreset
T_30_8_wire_logic_cluster/lc_4/out
T_31_7_lc_trk_g3_4
T_31_7_wire_logic_cluster/lc_6/in_3

T_30_8_wire_logic_cluster/lc_4/out
T_31_7_lc_trk_g3_4
T_31_7_wire_logic_cluster/lc_5/in_0

T_30_8_wire_logic_cluster/lc_4/out
T_31_4_sp4_v_t_44
T_31_6_lc_trk_g3_1
T_31_6_wire_logic_cluster/lc_3/in_3

T_30_8_wire_logic_cluster/lc_4/out
T_31_8_lc_trk_g1_4
T_31_8_wire_logic_cluster/lc_6/in_3

T_30_8_wire_logic_cluster/lc_4/out
T_31_7_lc_trk_g3_4
T_31_7_wire_logic_cluster/lc_2/in_3

T_30_8_wire_logic_cluster/lc_4/out
T_30_8_lc_trk_g1_4
T_30_8_wire_logic_cluster/lc_4/in_3

End 

Net : arse.diveight.cpuclkreset_i
T_31_7_wire_logic_cluster/lc_6/out
T_32_6_sp4_v_t_45
T_32_7_lc_trk_g3_5
T_32_7_wire_logic_cluster/lc_5/s_r

End 

Net : arse.divseven.counterZ0Z_2
T_32_8_wire_logic_cluster/lc_0/out
T_32_9_lc_trk_g0_0
T_32_9_wire_logic_cluster/lc_1/in_1

T_32_8_wire_logic_cluster/lc_0/out
T_32_4_sp12_v_t_23
T_32_10_lc_trk_g2_4
T_32_10_wire_logic_cluster/lc_5/in_3

T_32_8_wire_logic_cluster/lc_0/out
T_32_8_lc_trk_g1_0
T_32_8_wire_logic_cluster/lc_0/in_3

End 

Net : arse_diveight_counter_2
T_31_7_wire_logic_cluster/lc_2/out
T_31_6_lc_trk_g0_2
T_31_6_wire_logic_cluster/lc_3/in_1

T_31_7_wire_logic_cluster/lc_2/out
T_31_7_lc_trk_g3_2
T_31_7_wire_logic_cluster/lc_2/in_1

T_31_7_wire_logic_cluster/lc_2/out
T_32_7_lc_trk_g1_2
T_32_7_wire_logic_cluster/lc_0/in_3

End 

Net : arse.cpuresetcountZ0Z_3
T_29_7_wire_logic_cluster/lc_3/out
T_30_7_lc_trk_g0_3
T_30_7_wire_logic_cluster/lc_6/in_3

T_29_7_wire_logic_cluster/lc_3/out
T_29_7_lc_trk_g1_3
T_29_7_wire_logic_cluster/lc_3/in_1

End 

Net : arse.cpuresetoutreg_1_sqmuxa
T_30_7_wire_logic_cluster/lc_5/out
T_30_6_lc_trk_g0_5
T_30_6_wire_logic_cluster/lc_2/in_3

End 

Net : arse.m4_e_2
T_30_7_wire_logic_cluster/lc_6/out
T_30_7_lc_trk_g3_6
T_30_7_wire_logic_cluster/lc_5/in_0

T_30_7_wire_logic_cluster/lc_6/out
T_30_7_lc_trk_g3_6
T_30_7_wire_logic_cluster/lc_2/in_3

End 

Net : arse.cpuresetcountZ0Z_7
T_29_7_wire_logic_cluster/lc_7/out
T_30_7_lc_trk_g1_7
T_30_7_wire_logic_cluster/lc_6/in_0

T_29_7_wire_logic_cluster/lc_7/out
T_29_7_lc_trk_g1_7
T_29_7_wire_logic_cluster/lc_7/in_1

End 

Net : arse.cpuclkreset_1_sqmuxa
T_30_7_wire_logic_cluster/lc_2/out
T_30_8_lc_trk_g1_2
T_30_8_wire_logic_cluster/lc_4/in_1

End 

Net : arse.cpuresetcountZ0Z_6
T_29_7_wire_logic_cluster/lc_6/out
T_30_7_lc_trk_g1_6
T_30_7_wire_logic_cluster/lc_6/in_1

T_29_7_wire_logic_cluster/lc_6/out
T_29_7_lc_trk_g1_6
T_29_7_wire_logic_cluster/lc_6/in_1

End 

Net : arse.diveight.doutZ0Z_0
T_31_6_wire_logic_cluster/lc_3/out
T_32_5_lc_trk_g2_3
T_32_5_wire_logic_cluster/lc_0/in_3

End 

Net : arse.divseven.doutZ0Z_0
T_32_9_wire_logic_cluster/lc_1/out
T_32_10_lc_trk_g1_1
T_32_10_input_2_0
T_32_10_wire_logic_cluster/lc_0/in_2

End 

Net : arse.diveight.dout_i_0
T_32_5_wire_logic_cluster/lc_0/out
T_33_5_lc_trk_g0_0
T_33_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : arse.divseven.dout_i_0
T_32_10_wire_logic_cluster/lc_0/out
T_33_10_lc_trk_g1_0
T_33_10_wire_io_cluster/io_1/D_OUT_0

End 

Net : arse.cpuresetcountZ0Z_2
T_29_7_wire_logic_cluster/lc_2/out
T_30_7_lc_trk_g1_2
T_30_7_wire_logic_cluster/lc_1/in_0

T_29_7_wire_logic_cluster/lc_2/out
T_30_7_lc_trk_g1_2
T_30_7_wire_logic_cluster/lc_4/in_3

T_29_7_wire_logic_cluster/lc_2/out
T_29_7_lc_trk_g1_2
T_29_7_wire_logic_cluster/lc_2/in_1

End 

Net : arse.m8_2_cascade_
T_30_7_wire_logic_cluster/lc_1/ltout
T_30_7_wire_logic_cluster/lc_2/in_2

End 

Net : arse.cpuresetcountZ0Z_0
T_29_7_wire_logic_cluster/lc_0/out
T_30_7_lc_trk_g0_0
T_30_7_wire_logic_cluster/lc_1/in_1

T_29_7_wire_logic_cluster/lc_0/out
T_30_7_lc_trk_g0_0
T_30_7_wire_logic_cluster/lc_4/in_0

T_29_7_wire_logic_cluster/lc_0/out
T_29_7_lc_trk_g3_0
T_29_7_wire_logic_cluster/lc_0/in_1

End 

Net : arse.cpuresetcountZ0Z_5
T_29_7_wire_logic_cluster/lc_5/out
T_30_7_lc_trk_g0_5
T_30_7_input_2_1
T_30_7_wire_logic_cluster/lc_1/in_2

T_29_7_wire_logic_cluster/lc_5/out
T_30_7_lc_trk_g0_5
T_30_7_wire_logic_cluster/lc_4/in_1

T_29_7_wire_logic_cluster/lc_5/out
T_29_7_lc_trk_g1_5
T_29_7_wire_logic_cluster/lc_5/in_1

End 

Net : arse.cpuresetcountZ0Z_1
T_29_7_wire_logic_cluster/lc_1/out
T_30_7_lc_trk_g1_1
T_30_7_wire_logic_cluster/lc_1/in_3

T_29_7_wire_logic_cluster/lc_1/out
T_30_7_lc_trk_g1_1
T_30_7_input_2_4
T_30_7_wire_logic_cluster/lc_4/in_2

T_29_7_wire_logic_cluster/lc_1/out
T_29_7_lc_trk_g3_1
T_29_7_wire_logic_cluster/lc_1/in_1

End 

Net : arse.m12_2_cascade_
T_30_7_wire_logic_cluster/lc_4/ltout
T_30_7_wire_logic_cluster/lc_5/in_2

End 

Net : arse.un1_cpuresetcount_1_cry_6
T_29_7_wire_logic_cluster/lc_6/cout
T_29_7_wire_logic_cluster/lc_7/in_3

End 

Net : arse.cpuresetoutregZ0
T_30_6_wire_logic_cluster/lc_2/out
T_30_4_sp12_v_t_23
T_31_4_sp12_h_l_0
T_33_4_lc_trk_g0_4
T_33_4_wire_io_cluster/io_0/D_OUT_0

T_30_6_wire_logic_cluster/lc_2/out
T_30_6_lc_trk_g3_2
T_30_6_wire_logic_cluster/lc_2/in_1

End 

Net : arse.un1_cpuresetcount_1_cry_5
T_29_7_wire_logic_cluster/lc_5/cout
T_29_7_wire_logic_cluster/lc_6/in_3

Net : arse.cpuresetcountZ0Z_4
T_29_7_wire_logic_cluster/lc_4/out
T_30_7_lc_trk_g1_4
T_30_7_wire_logic_cluster/lc_2/in_1

T_29_7_wire_logic_cluster/lc_4/out
T_30_7_lc_trk_g0_4
T_30_7_wire_logic_cluster/lc_5/in_3

T_29_7_wire_logic_cluster/lc_4/out
T_29_7_lc_trk_g3_4
T_29_7_wire_logic_cluster/lc_4/in_1

End 

Net : arse.un1_cpuresetcount_1_cry_4
T_29_7_wire_logic_cluster/lc_4/cout
T_29_7_wire_logic_cluster/lc_5/in_3

Net : arse.un1_cpuresetcount_1_cry_3
T_29_7_wire_logic_cluster/lc_3/cout
T_29_7_wire_logic_cluster/lc_4/in_3

Net : arse.un1_cpuresetcount_1_cry_2
T_29_7_wire_logic_cluster/lc_2/cout
T_29_7_wire_logic_cluster/lc_3/in_3

Net : arse.un1_cpuresetcount_1_cry_1
T_29_7_wire_logic_cluster/lc_1/cout
T_29_7_wire_logic_cluster/lc_2/in_3

Net : arse.un1_cpuresetcount_1_cry_0
T_29_7_wire_logic_cluster/lc_0/cout
T_29_7_wire_logic_cluster/lc_1/in_3

Net : arse_diveight_counter_0
T_31_8_wire_logic_cluster/lc_6/out
T_31_7_lc_trk_g0_6
T_31_7_wire_logic_cluster/lc_1/in_3

T_31_8_wire_logic_cluster/lc_6/out
T_32_7_lc_trk_g3_6
T_32_7_wire_logic_cluster/lc_0/in_1

T_31_8_wire_logic_cluster/lc_6/out
T_31_8_lc_trk_g3_6
T_31_8_wire_logic_cluster/lc_6/in_1

T_31_8_wire_logic_cluster/lc_6/out
T_31_7_lc_trk_g0_6
T_31_7_wire_logic_cluster/lc_5/in_3

End 

Net : arse_diveight_N_123_0_cascade_
T_31_7_wire_logic_cluster/lc_1/ltout
T_31_7_wire_logic_cluster/lc_2/in_2

End 

Net : arse_diveight_counter_1
T_31_7_wire_logic_cluster/lc_5/out
T_31_7_lc_trk_g3_5
T_31_7_wire_logic_cluster/lc_1/in_1

T_31_7_wire_logic_cluster/lc_5/out
T_32_7_lc_trk_g1_5
T_32_7_wire_logic_cluster/lc_0/in_0

T_31_7_wire_logic_cluster/lc_5/out
T_31_7_lc_trk_g3_5
T_31_7_wire_logic_cluster/lc_5/in_1

End 

Net : arse.divseven.counterZ0Z_1
T_32_8_wire_logic_cluster/lc_2/out
T_32_8_lc_trk_g2_2
T_32_8_wire_logic_cluster/lc_0/in_0

T_32_8_wire_logic_cluster/lc_2/out
T_32_8_lc_trk_g3_2
T_32_8_wire_logic_cluster/lc_2/in_1

End 

Net : arse.divseven.counterZ0Z_0
T_32_8_wire_logic_cluster/lc_4/out
T_32_8_lc_trk_g1_4
T_32_8_wire_logic_cluster/lc_0/in_1

T_32_8_wire_logic_cluster/lc_4/out
T_32_8_lc_trk_g1_4
T_32_8_wire_logic_cluster/lc_4/in_3

T_32_8_wire_logic_cluster/lc_4/out
T_32_8_lc_trk_g1_4
T_32_8_wire_logic_cluster/lc_2/in_3

End 

Net : arse.apuresetoutregZ0
T_32_6_wire_logic_cluster/lc_5/out
T_33_5_lc_trk_g0_5
T_33_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : arses.clock_out_RNIR6ERZ0Z_0
T_16_23_wire_logic_cluster/lc_6/out
T_17_22_sp4_v_t_45
T_17_26_sp4_v_t_45
T_17_30_sp4_v_t_45
T_17_33_lc_trk_g0_5
T_17_33_wire_gbuf/in

End 

Net : N_111_g
T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_28_18_glb2local_2
T_28_18_lc_trk_g0_6
T_28_18_wire_logic_cluster/lc_5/in_3

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_26_12_glb2local_3
T_26_12_lc_trk_g0_7
T_26_12_wire_logic_cluster/lc_6/in_3

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_16_31_wire_logic_cluster/lc_7/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_15_31_wire_logic_cluster/lc_5/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_23_31_wire_logic_cluster/lc_4/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_23_30_wire_logic_cluster/lc_3/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_16_18_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_16_18_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_16_18_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_15_18_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_15_18_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_18_17_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_19_17_wire_logic_cluster/lc_6/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_19_17_wire_logic_cluster/lc_6/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_19_17_wire_logic_cluster/lc_6/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_19_17_wire_logic_cluster/lc_6/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_19_17_wire_logic_cluster/lc_6/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_21_19_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_20_17_wire_logic_cluster/lc_4/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_20_17_wire_logic_cluster/lc_4/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_20_16_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_23_18_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_22_16_wire_logic_cluster/lc_5/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_24_18_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_24_17_wire_logic_cluster/lc_6/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_24_17_wire_logic_cluster/lc_6/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_24_16_wire_logic_cluster/lc_1/cen

End 

Net : arses.un1_counterlt13_0_cascade_
T_16_23_wire_logic_cluster/lc_4/ltout
T_16_23_wire_logic_cluster/lc_5/in_2

End 

Net : arses_counter8_cascade_
T_16_23_wire_logic_cluster/lc_5/ltout
T_16_23_wire_logic_cluster/lc_6/in_2

End 

Net : arses.un1_counterlt11_cascade_
T_16_23_wire_logic_cluster/lc_3/ltout
T_16_23_wire_logic_cluster/lc_4/in_2

End 

Net : arses.un1_counterlto8_2
T_16_23_wire_logic_cluster/lc_1/out
T_16_23_lc_trk_g3_1
T_16_23_wire_logic_cluster/lc_3/in_3

End 

Net : arses.counterZ0Z_7
T_15_23_wire_logic_cluster/lc_6/out
T_16_23_lc_trk_g1_6
T_16_23_wire_logic_cluster/lc_1/in_0

T_15_23_wire_logic_cluster/lc_6/out
T_15_23_lc_trk_g1_6
T_15_23_wire_logic_cluster/lc_6/in_1

End 

Net : arses.counterZ0Z_6
T_15_23_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g1_5
T_16_23_wire_logic_cluster/lc_1/in_1

T_15_23_wire_logic_cluster/lc_5/out
T_15_23_lc_trk_g1_5
T_15_23_wire_logic_cluster/lc_5/in_1

End 

Net : arses.counterZ0Z_5
T_15_23_wire_logic_cluster/lc_4/out
T_16_23_sp4_h_l_8
T_16_23_lc_trk_g0_5
T_16_23_input_2_1
T_16_23_wire_logic_cluster/lc_1/in_2

T_15_23_wire_logic_cluster/lc_4/out
T_15_23_lc_trk_g3_4
T_15_23_wire_logic_cluster/lc_4/in_1

End 

Net : arses.counterZ0Z_8
T_15_23_wire_logic_cluster/lc_7/out
T_16_23_lc_trk_g1_7
T_16_23_wire_logic_cluster/lc_1/in_3

T_15_23_wire_logic_cluster/lc_7/out
T_15_23_lc_trk_g3_7
T_15_23_wire_logic_cluster/lc_7/in_1

End 

Net : arses.counterZ0Z_0
T_16_24_wire_logic_cluster/lc_7/out
T_16_23_lc_trk_g0_7
T_16_23_wire_logic_cluster/lc_2/in_3

T_16_24_wire_logic_cluster/lc_7/out
T_15_23_lc_trk_g2_7
T_15_23_wire_logic_cluster/lc_0/in_1

T_16_24_wire_logic_cluster/lc_7/out
T_16_23_lc_trk_g0_7
T_16_23_wire_logic_cluster/lc_7/in_0

T_16_24_wire_logic_cluster/lc_7/out
T_16_24_lc_trk_g1_7
T_16_24_wire_logic_cluster/lc_7/in_3

End 

Net : arses.un1_counterlto4_2_cascade_
T_16_23_wire_logic_cluster/lc_2/ltout
T_16_23_wire_logic_cluster/lc_3/in_2

End 

Net : arses.counterZ0Z_3
T_15_23_wire_logic_cluster/lc_2/out
T_16_23_lc_trk_g0_2
T_16_23_wire_logic_cluster/lc_2/in_0

T_15_23_wire_logic_cluster/lc_2/out
T_15_23_lc_trk_g1_2
T_15_23_wire_logic_cluster/lc_2/in_1

End 

Net : arses.counterZ0Z_2
T_15_23_wire_logic_cluster/lc_1/out
T_16_23_lc_trk_g0_1
T_16_23_wire_logic_cluster/lc_2/in_1

T_15_23_wire_logic_cluster/lc_1/out
T_15_23_lc_trk_g3_1
T_15_23_wire_logic_cluster/lc_1/in_1

End 

Net : arses.counterZ0Z_4
T_15_23_wire_logic_cluster/lc_3/out
T_16_23_lc_trk_g0_3
T_16_23_wire_logic_cluster/lc_3/in_0

T_15_23_wire_logic_cluster/lc_3/out
T_15_23_lc_trk_g3_3
T_15_23_wire_logic_cluster/lc_3/in_1

End 

Net : arses.counterZ0Z_1
T_16_23_wire_logic_cluster/lc_7/out
T_16_23_lc_trk_g3_7
T_16_23_wire_logic_cluster/lc_3/in_1

T_16_23_wire_logic_cluster/lc_7/out
T_16_23_sp4_h_l_3
T_15_23_lc_trk_g1_3
T_15_23_input_2_0
T_15_23_wire_logic_cluster/lc_0/in_2

T_16_23_wire_logic_cluster/lc_7/out
T_16_23_lc_trk_g3_7
T_16_23_wire_logic_cluster/lc_7/in_3

End 

Net : arses.counterZ0Z_11
T_15_24_wire_logic_cluster/lc_2/out
T_16_23_lc_trk_g2_2
T_16_23_wire_logic_cluster/lc_4/in_0

T_15_24_wire_logic_cluster/lc_2/out
T_15_24_lc_trk_g1_2
T_15_24_wire_logic_cluster/lc_2/in_1

End 

Net : arses.counterZ0Z_10
T_15_24_wire_logic_cluster/lc_1/out
T_16_23_lc_trk_g2_1
T_16_23_wire_logic_cluster/lc_4/in_1

T_15_24_wire_logic_cluster/lc_1/out
T_15_24_lc_trk_g3_1
T_15_24_wire_logic_cluster/lc_1/in_1

End 

Net : slowclk
T_19_20_wire_logic_cluster/lc_2/out
T_19_19_sp4_v_t_36
T_16_23_sp4_h_l_1
T_16_23_lc_trk_g1_4
T_16_23_wire_logic_cluster/lc_6/in_3

T_19_20_wire_logic_cluster/lc_2/out
T_19_19_lc_trk_g1_2
T_19_19_wire_logic_cluster/lc_6/in_3

T_19_20_wire_logic_cluster/lc_2/out
T_19_19_lc_trk_g1_2
T_19_19_wire_logic_cluster/lc_3/in_0

T_19_20_wire_logic_cluster/lc_2/out
T_19_19_lc_trk_g1_2
T_19_19_wire_logic_cluster/lc_7/in_0

T_19_20_wire_logic_cluster/lc_2/out
T_19_19_lc_trk_g0_2
T_19_19_input_2_0
T_19_19_wire_logic_cluster/lc_0/in_2

T_19_20_wire_logic_cluster/lc_2/out
T_19_20_lc_trk_g3_2
T_19_20_wire_logic_cluster/lc_2/in_3

End 

Net : delayConstantZ0Z_1
T_27_10_wire_logic_cluster/lc_1/out
T_27_7_sp12_v_t_22
T_16_19_sp12_h_l_1
T_20_19_sp4_h_l_4
T_19_15_sp4_v_t_41
T_18_18_lc_trk_g3_1
T_18_18_wire_logic_cluster/lc_2/in_0

T_27_10_wire_logic_cluster/lc_1/out
T_27_7_sp12_v_t_22
T_16_19_sp12_h_l_1
T_20_19_sp4_h_l_4
T_19_15_sp4_v_t_41
T_18_18_lc_trk_g3_1
T_18_18_wire_logic_cluster/lc_4/in_0

T_27_10_wire_logic_cluster/lc_1/out
T_23_10_sp12_h_l_1
T_22_10_sp12_v_t_22
T_22_15_lc_trk_g2_6
T_22_15_wire_logic_cluster/lc_2/in_0

T_27_10_wire_logic_cluster/lc_1/out
T_23_10_sp12_h_l_1
T_22_10_sp12_v_t_22
T_22_15_lc_trk_g2_6
T_22_15_wire_logic_cluster/lc_6/in_0

T_27_10_wire_logic_cluster/lc_1/out
T_27_7_sp12_v_t_22
T_16_19_sp12_h_l_1
T_20_19_sp4_h_l_4
T_19_15_sp4_v_t_44
T_18_16_lc_trk_g3_4
T_18_16_wire_logic_cluster/lc_7/in_0

T_27_10_wire_logic_cluster/lc_1/out
T_27_7_sp12_v_t_22
T_16_19_sp12_h_l_1
T_20_19_sp4_h_l_4
T_19_15_sp4_v_t_41
T_19_16_lc_trk_g2_1
T_19_16_wire_logic_cluster/lc_5/in_0

T_27_10_wire_logic_cluster/lc_1/out
T_27_7_sp12_v_t_22
T_27_14_sp4_v_t_38
T_24_18_sp4_h_l_3
T_20_18_sp4_h_l_6
T_20_18_lc_trk_g1_3
T_20_18_wire_logic_cluster/lc_2/in_0

T_27_10_wire_logic_cluster/lc_1/out
T_27_7_sp12_v_t_22
T_16_19_sp12_h_l_1
T_20_19_sp4_h_l_4
T_19_15_sp4_v_t_41
T_19_16_lc_trk_g2_1
T_19_16_wire_logic_cluster/lc_7/in_0

T_27_10_wire_logic_cluster/lc_1/out
T_27_7_sp12_v_t_22
T_16_19_sp12_h_l_1
T_20_19_sp4_h_l_4
T_19_15_sp4_v_t_41
T_19_16_lc_trk_g2_1
T_19_16_wire_logic_cluster/lc_6/in_1

T_27_10_wire_logic_cluster/lc_1/out
T_27_7_sp12_v_t_22
T_16_19_sp12_h_l_1
T_20_19_sp4_h_l_4
T_19_15_sp4_v_t_41
T_19_16_lc_trk_g2_1
T_19_16_wire_logic_cluster/lc_2/in_3

T_27_10_wire_logic_cluster/lc_1/out
T_27_10_lc_trk_g2_1
T_27_10_input_2_1
T_27_10_wire_logic_cluster/lc_1/in_2

T_27_10_wire_logic_cluster/lc_1/out
T_28_10_sp4_h_l_2
T_31_6_sp4_v_t_39
T_31_8_lc_trk_g2_2
T_31_8_wire_logic_cluster/lc_6/in_0

End 

Net : dig2.leds_17_i_ns_1_2
T_19_18_wire_logic_cluster/lc_5/out
T_19_17_lc_trk_g0_5
T_19_17_wire_logic_cluster/lc_1/in_0

End 

Net : dig2.i3_mux
T_18_18_wire_logic_cluster/lc_2/out
T_19_18_lc_trk_g1_2
T_19_18_wire_logic_cluster/lc_5/in_0

End 

Net : arses.counterZ0Z_9
T_15_24_wire_logic_cluster/lc_0/out
T_16_23_lc_trk_g3_0
T_16_23_wire_logic_cluster/lc_4/in_3

T_15_24_wire_logic_cluster/lc_0/out
T_15_24_lc_trk_g3_0
T_15_24_wire_logic_cluster/lc_0/in_1

End 

Net : arses_counter8
T_16_23_wire_logic_cluster/lc_5/out
T_16_19_sp4_v_t_47
T_17_19_sp4_h_l_10
T_19_19_lc_trk_g3_7
T_19_19_wire_logic_cluster/lc_6/in_0

T_16_23_wire_logic_cluster/lc_5/out
T_16_19_sp4_v_t_47
T_17_19_sp4_h_l_10
T_20_19_sp4_v_t_47
T_19_20_lc_trk_g3_7
T_19_20_wire_logic_cluster/lc_2/in_0

T_16_23_wire_logic_cluster/lc_5/out
T_16_19_sp4_v_t_47
T_17_19_sp4_h_l_10
T_19_19_lc_trk_g3_7
T_19_19_wire_logic_cluster/lc_3/in_3

T_16_23_wire_logic_cluster/lc_5/out
T_15_23_lc_trk_g3_5
T_15_23_wire_logic_cluster/lc_2/in_0

T_16_23_wire_logic_cluster/lc_5/out
T_15_23_lc_trk_g3_5
T_15_23_wire_logic_cluster/lc_4/in_0

T_16_23_wire_logic_cluster/lc_5/out
T_15_23_lc_trk_g3_5
T_15_23_wire_logic_cluster/lc_6/in_0

T_16_23_wire_logic_cluster/lc_5/out
T_15_24_lc_trk_g1_5
T_15_24_wire_logic_cluster/lc_2/in_0

T_16_23_wire_logic_cluster/lc_5/out
T_15_24_lc_trk_g1_5
T_15_24_wire_logic_cluster/lc_4/in_0

T_16_23_wire_logic_cluster/lc_5/out
T_15_24_lc_trk_g1_5
T_15_24_wire_logic_cluster/lc_0/in_0

T_16_23_wire_logic_cluster/lc_5/out
T_16_24_lc_trk_g1_5
T_16_24_wire_logic_cluster/lc_7/in_1

T_16_23_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g3_5
T_16_23_wire_logic_cluster/lc_7/in_1

T_16_23_wire_logic_cluster/lc_5/out
T_15_23_lc_trk_g2_5
T_15_23_wire_logic_cluster/lc_1/in_0

T_16_23_wire_logic_cluster/lc_5/out
T_15_23_lc_trk_g2_5
T_15_23_wire_logic_cluster/lc_3/in_0

T_16_23_wire_logic_cluster/lc_5/out
T_15_23_lc_trk_g2_5
T_15_23_wire_logic_cluster/lc_5/in_0

T_16_23_wire_logic_cluster/lc_5/out
T_15_23_lc_trk_g2_5
T_15_23_wire_logic_cluster/lc_7/in_0

T_16_23_wire_logic_cluster/lc_5/out
T_15_24_lc_trk_g0_5
T_15_24_wire_logic_cluster/lc_1/in_0

T_16_23_wire_logic_cluster/lc_5/out
T_15_24_lc_trk_g0_5
T_15_24_wire_logic_cluster/lc_3/in_0

T_16_23_wire_logic_cluster/lc_5/out
T_15_24_lc_trk_g0_5
T_15_24_wire_logic_cluster/lc_5/in_0

End 

Net : clock_out_RNIR6ER
T_19_19_wire_logic_cluster/lc_6/out
T_19_19_lc_trk_g3_6
T_19_19_wire_logic_cluster/lc_0/in_3

End 

Net : dig2.N_59
T_18_18_wire_logic_cluster/lc_4/out
T_19_18_lc_trk_g0_4
T_19_18_wire_logic_cluster/lc_5/in_3

End 

Net : olddn_RNIM5BH1Z0Z_0
T_27_11_wire_logic_cluster/lc_3/out
T_27_10_lc_trk_g1_3
T_27_10_wire_logic_cluster/lc_1/in_1

End 

Net : debouncedup
T_28_18_wire_logic_cluster/lc_5/out
T_28_11_sp12_v_t_22
T_28_0_span12_vert_21
T_28_10_lc_trk_g3_2
T_28_10_wire_logic_cluster/lc_2/in_3

T_28_18_wire_logic_cluster/lc_5/out
T_28_11_sp12_v_t_22
T_28_0_span12_vert_21
T_28_10_lc_trk_g3_2
T_28_10_wire_logic_cluster/lc_7/in_0

T_28_18_wire_logic_cluster/lc_5/out
T_28_18_lc_trk_g2_5
T_28_18_input_2_5
T_28_18_wire_logic_cluster/lc_5/in_2

End 

Net : delayConstant17_i
T_28_10_wire_logic_cluster/lc_2/out
T_27_11_lc_trk_g0_2
T_27_11_wire_logic_cluster/lc_3/in_3

T_28_10_wire_logic_cluster/lc_2/out
T_28_10_lc_trk_g0_2
T_28_10_wire_logic_cluster/lc_5/in_1

T_28_10_wire_logic_cluster/lc_2/out
T_28_10_lc_trk_g0_2
T_28_10_input_2_6
T_28_10_wire_logic_cluster/lc_6/in_2

T_28_10_wire_logic_cluster/lc_2/out
T_28_10_lc_trk_g0_2
T_28_10_input_2_0
T_28_10_wire_logic_cluster/lc_0/in_2

T_28_10_wire_logic_cluster/lc_2/out
T_28_10_lc_trk_g0_2
T_28_10_wire_logic_cluster/lc_1/in_1

T_28_10_wire_logic_cluster/lc_2/out
T_28_10_lc_trk_g0_2
T_28_10_input_2_4
T_28_10_wire_logic_cluster/lc_4/in_2

T_28_10_wire_logic_cluster/lc_2/out
T_26_10_sp4_h_l_1
T_25_10_sp4_v_t_42
T_22_14_sp4_h_l_7
T_21_14_lc_trk_g0_7
T_21_14_wire_logic_cluster/lc_6/in_1

T_28_10_wire_logic_cluster/lc_2/out
T_27_10_lc_trk_g3_2
T_27_10_wire_logic_cluster/lc_7/in_0

End 

Net : un1_delayConstant_cry_6
T_27_10_wire_logic_cluster/lc_6/cout
T_27_10_wire_logic_cluster/lc_7/in_3

End 

Net : arses.counterZ0Z_14
T_15_24_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g2_5
T_16_23_wire_logic_cluster/lc_5/in_0

T_15_24_wire_logic_cluster/lc_5/out
T_15_24_lc_trk_g3_5
T_15_24_wire_logic_cluster/lc_5/in_1

End 

Net : arses.counterZ0Z_13
T_15_24_wire_logic_cluster/lc_4/out
T_16_23_lc_trk_g2_4
T_16_23_wire_logic_cluster/lc_5/in_1

T_15_24_wire_logic_cluster/lc_4/out
T_15_24_lc_trk_g3_4
T_15_24_wire_logic_cluster/lc_4/in_1

End 

Net : un1_delayConstant_cry_5
T_27_10_wire_logic_cluster/lc_5/cout
T_27_10_wire_logic_cluster/lc_6/in_3

Net : arses.counterZ0Z_12
T_15_24_wire_logic_cluster/lc_3/out
T_16_23_lc_trk_g3_3
T_16_23_wire_logic_cluster/lc_5/in_3

T_15_24_wire_logic_cluster/lc_3/out
T_15_24_lc_trk_g1_3
T_15_24_wire_logic_cluster/lc_3/in_1

End 

Net : olddn_RNIM5BHZ0Z1
T_28_10_wire_logic_cluster/lc_5/out
T_27_10_lc_trk_g2_5
T_27_10_wire_logic_cluster/lc_2/in_1

End 

Net : olddn_RNIM5BH1Z0Z_2
T_28_10_wire_logic_cluster/lc_6/out
T_27_10_lc_trk_g2_6
T_27_10_wire_logic_cluster/lc_3/in_1

End 

Net : un1_delayConstant_cry_4
T_27_10_wire_logic_cluster/lc_4/cout
T_27_10_wire_logic_cluster/lc_5/in_3

Net : olddn_RNIM5BH1Z0Z_3
T_28_10_wire_logic_cluster/lc_0/out
T_27_10_lc_trk_g3_0
T_27_10_wire_logic_cluster/lc_4/in_1

End 

Net : un1_delayConstant_cry_3
T_27_10_wire_logic_cluster/lc_3/cout
T_27_10_wire_logic_cluster/lc_4/in_3

Net : clock_out_RNIR6ER_cascade_
T_19_19_wire_logic_cluster/lc_6/ltout
T_19_19_wire_logic_cluster/lc_7/in_2

End 

Net : debounceconsolereset.out_RNOZ0Z_0_cascade_
T_19_19_wire_logic_cluster/lc_3/ltout
T_19_19_wire_logic_cluster/lc_4/in_2

End 

Net : un1_delayConstant_cry_2
T_27_10_wire_logic_cluster/lc_2/cout
T_27_10_wire_logic_cluster/lc_3/in_3

Net : olddn_RNIM5BH1Z0Z_1
T_28_10_wire_logic_cluster/lc_1/out
T_27_10_lc_trk_g3_1
T_27_10_wire_logic_cluster/lc_5/in_1

End 

Net : un1_delayConstant_cry_0_c_RNOZ0
T_28_10_wire_logic_cluster/lc_3/out
T_27_10_lc_trk_g2_3
T_27_10_wire_logic_cluster/lc_0/in_1

End 

Net : delayConstant17_i_cascade_
T_28_10_wire_logic_cluster/lc_2/ltout
T_28_10_wire_logic_cluster/lc_3/in_2

End 

Net : dig2.m49_bm
T_22_15_wire_logic_cluster/lc_2/out
T_21_16_lc_trk_g1_2
T_21_16_wire_logic_cluster/lc_4/in_1

End 

Net : dig2.leds_17_i_ns_1_1
T_21_16_wire_logic_cluster/lc_4/out
T_20_16_sp4_h_l_0
T_20_16_lc_trk_g1_5
T_20_16_wire_logic_cluster/lc_3/in_1

End 

Net : olddn_RNIM5BH1Z0Z_4
T_28_10_wire_logic_cluster/lc_4/out
T_27_10_lc_trk_g3_4
T_27_10_wire_logic_cluster/lc_6/in_1

End 

Net : un1_delayConstant_cry_1
T_27_10_wire_logic_cluster/lc_1/cout
T_27_10_wire_logic_cluster/lc_2/in_3

Net : dig2.m49_am
T_22_15_wire_logic_cluster/lc_6/out
T_21_16_lc_trk_g1_6
T_21_16_wire_logic_cluster/lc_4/in_3

End 

Net : dig2.N_78
T_18_16_wire_logic_cluster/lc_7/out
T_19_17_lc_trk_g2_7
T_19_17_wire_logic_cluster/lc_7/in_0

End 

Net : colZ0Z_0
T_19_19_wire_logic_cluster/lc_7/out
T_19_19_sp4_h_l_3
T_22_15_sp4_v_t_38
T_23_15_sp4_h_l_3
T_22_15_lc_trk_g1_3
T_22_15_input_2_2
T_22_15_wire_logic_cluster/lc_2/in_2

T_19_19_wire_logic_cluster/lc_7/out
T_19_19_sp4_h_l_3
T_22_15_sp4_v_t_38
T_23_15_sp4_h_l_3
T_22_15_lc_trk_g1_3
T_22_15_input_2_6
T_22_15_wire_logic_cluster/lc_6/in_2

T_19_19_wire_logic_cluster/lc_7/out
T_20_17_sp4_v_t_42
T_21_17_sp4_h_l_7
T_23_17_lc_trk_g3_2
T_23_17_wire_logic_cluster/lc_7/in_0

T_19_19_wire_logic_cluster/lc_7/out
T_20_17_sp4_v_t_42
T_20_13_sp4_v_t_47
T_20_16_lc_trk_g0_7
T_20_16_wire_logic_cluster/lc_6/in_3

T_19_19_wire_logic_cluster/lc_7/out
T_19_18_lc_trk_g1_7
T_19_18_wire_logic_cluster/lc_7/in_3

T_19_19_wire_logic_cluster/lc_7/out
T_20_17_sp4_v_t_42
T_21_17_sp4_h_l_7
T_23_17_lc_trk_g3_2
T_23_17_wire_logic_cluster/lc_4/in_3

T_19_19_wire_logic_cluster/lc_7/out
T_20_17_sp4_v_t_42
T_20_13_sp4_v_t_47
T_19_16_lc_trk_g3_7
T_19_16_wire_logic_cluster/lc_5/in_1

T_19_19_wire_logic_cluster/lc_7/out
T_19_19_sp4_h_l_3
T_22_15_sp4_v_t_38
T_23_15_sp4_h_l_3
T_22_15_lc_trk_g0_3
T_22_15_wire_logic_cluster/lc_3/in_0

T_19_19_wire_logic_cluster/lc_7/out
T_18_18_lc_trk_g2_7
T_18_18_wire_logic_cluster/lc_2/in_3

T_19_19_wire_logic_cluster/lc_7/out
T_18_18_lc_trk_g2_7
T_18_18_wire_logic_cluster/lc_4/in_3

T_19_19_wire_logic_cluster/lc_7/out
T_18_18_lc_trk_g2_7
T_18_18_wire_logic_cluster/lc_7/in_0

T_19_19_wire_logic_cluster/lc_7/out
T_19_19_sp4_h_l_3
T_18_15_sp4_v_t_38
T_17_18_lc_trk_g2_6
T_17_18_wire_logic_cluster/lc_1/in_3

T_19_19_wire_logic_cluster/lc_7/out
T_20_17_sp4_v_t_42
T_20_13_sp4_v_t_47
T_19_16_lc_trk_g3_7
T_19_16_wire_logic_cluster/lc_1/in_1

T_19_19_wire_logic_cluster/lc_7/out
T_20_17_sp4_v_t_42
T_20_13_sp4_v_t_47
T_19_16_lc_trk_g3_7
T_19_16_wire_logic_cluster/lc_6/in_0

T_19_19_wire_logic_cluster/lc_7/out
T_19_19_sp4_h_l_3
T_18_15_sp4_v_t_38
T_17_18_lc_trk_g2_6
T_17_18_wire_logic_cluster/lc_4/in_0

T_19_19_wire_logic_cluster/lc_7/out
T_19_19_sp4_h_l_3
T_18_15_sp4_v_t_38
T_18_16_lc_trk_g2_6
T_18_16_wire_logic_cluster/lc_7/in_3

T_19_19_wire_logic_cluster/lc_7/out
T_20_17_sp4_v_t_42
T_20_13_sp4_v_t_47
T_19_16_lc_trk_g3_7
T_19_16_wire_logic_cluster/lc_7/in_1

T_19_19_wire_logic_cluster/lc_7/out
T_17_19_sp12_h_l_1
T_16_19_sp12_v_t_22
T_16_28_sp4_v_t_36
T_15_31_lc_trk_g2_4
T_15_31_wire_logic_cluster/lc_0/in_0

T_19_19_wire_logic_cluster/lc_7/out
T_17_19_sp12_h_l_1
T_16_19_sp12_v_t_22
T_17_31_sp12_h_l_1
T_23_31_lc_trk_g0_6
T_23_31_wire_logic_cluster/lc_7/in_3

T_19_19_wire_logic_cluster/lc_7/out
T_17_19_sp12_h_l_1
T_16_19_sp12_v_t_22
T_16_26_sp4_v_t_38
T_17_30_sp4_h_l_9
T_21_30_sp4_h_l_5
T_23_30_lc_trk_g2_0
T_23_30_wire_logic_cluster/lc_3/in_3

T_19_19_wire_logic_cluster/lc_7/out
T_20_18_lc_trk_g2_7
T_20_18_wire_logic_cluster/lc_2/in_1

T_19_19_wire_logic_cluster/lc_7/out
T_19_18_lc_trk_g1_7
T_19_18_wire_logic_cluster/lc_3/in_3

T_19_19_wire_logic_cluster/lc_7/out
T_19_18_sp4_v_t_46
T_16_18_sp4_h_l_5
T_16_18_lc_trk_g1_0
T_16_18_wire_logic_cluster/lc_6/in_1

T_19_19_wire_logic_cluster/lc_7/out
T_19_19_sp4_h_l_3
T_22_15_sp4_v_t_38
T_22_16_lc_trk_g2_6
T_22_16_input_2_0
T_22_16_wire_logic_cluster/lc_0/in_2

T_19_19_wire_logic_cluster/lc_7/out
T_17_19_sp12_h_l_1
T_16_19_sp12_v_t_22
T_16_31_lc_trk_g3_1
T_16_31_wire_logic_cluster/lc_3/in_3

T_19_19_wire_logic_cluster/lc_7/out
T_19_19_sp4_h_l_3
T_19_19_lc_trk_g0_6
T_19_19_wire_logic_cluster/lc_7/in_3

End 

Net : dig2.leds_17_i_0_ns_1_1
T_17_18_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g2_2
T_16_18_wire_logic_cluster/lc_7/in_3

End 

Net : dig2.m13_bm
T_18_18_wire_logic_cluster/lc_7/out
T_17_18_lc_trk_g2_7
T_17_18_wire_logic_cluster/lc_2/in_3

End 

Net : delayConstantZ0Z_4
T_27_10_wire_logic_cluster/lc_4/out
T_20_10_sp12_h_l_0
T_19_10_sp12_v_t_23
T_19_16_sp4_v_t_39
T_18_18_lc_trk_g0_2
T_18_18_wire_logic_cluster/lc_7/in_1

T_27_10_wire_logic_cluster/lc_4/out
T_20_10_sp12_h_l_0
T_19_10_sp12_v_t_23
T_19_14_sp4_v_t_41
T_16_18_sp4_h_l_9
T_17_18_lc_trk_g2_1
T_17_18_wire_logic_cluster/lc_1/in_0

T_27_10_wire_logic_cluster/lc_4/out
T_27_9_sp4_v_t_40
T_27_13_sp4_v_t_45
T_24_17_sp4_h_l_8
T_23_17_lc_trk_g0_0
T_23_17_wire_logic_cluster/lc_7/in_1

T_27_10_wire_logic_cluster/lc_4/out
T_20_10_sp12_h_l_0
T_19_10_sp12_v_t_23
T_19_14_sp4_v_t_41
T_16_18_sp4_h_l_9
T_17_18_lc_trk_g2_1
T_17_18_wire_logic_cluster/lc_4/in_3

T_27_10_wire_logic_cluster/lc_4/out
T_27_9_sp4_v_t_40
T_27_13_sp4_v_t_45
T_24_17_sp4_h_l_8
T_23_13_sp4_v_t_36
T_22_15_lc_trk_g1_1
T_22_15_wire_logic_cluster/lc_3/in_1

T_27_10_wire_logic_cluster/lc_4/out
T_20_10_sp12_h_l_0
T_19_10_sp12_v_t_23
T_19_18_lc_trk_g3_0
T_19_18_wire_logic_cluster/lc_3/in_0

T_27_10_wire_logic_cluster/lc_4/out
T_27_9_sp4_v_t_40
T_27_13_sp4_v_t_45
T_24_17_sp4_h_l_8
T_23_17_lc_trk_g0_0
T_23_17_wire_logic_cluster/lc_4/in_0

T_27_10_wire_logic_cluster/lc_4/out
T_20_10_sp12_h_l_0
T_19_10_sp12_v_t_23
T_19_16_lc_trk_g3_4
T_19_16_wire_logic_cluster/lc_1/in_0

T_27_10_wire_logic_cluster/lc_4/out
T_20_10_sp12_h_l_0
T_19_10_sp12_v_t_23
T_19_14_sp4_v_t_41
T_16_18_sp4_h_l_9
T_16_18_lc_trk_g0_4
T_16_18_wire_logic_cluster/lc_6/in_0

T_27_10_wire_logic_cluster/lc_4/out
T_27_9_sp4_v_t_40
T_27_13_sp4_v_t_45
T_24_17_sp4_h_l_8
T_23_13_sp4_v_t_36
T_22_16_lc_trk_g2_4
T_22_16_wire_logic_cluster/lc_0/in_0

T_27_10_wire_logic_cluster/lc_4/out
T_27_10_lc_trk_g2_4
T_27_10_input_2_4
T_27_10_wire_logic_cluster/lc_4/in_2

End 

Net : debounceddn
T_26_12_wire_logic_cluster/lc_6/out
T_27_11_lc_trk_g3_6
T_27_11_wire_logic_cluster/lc_2/in_3

T_26_12_wire_logic_cluster/lc_6/out
T_26_12_lc_trk_g0_6
T_26_12_input_2_6
T_26_12_wire_logic_cluster/lc_6/in_2

T_26_12_wire_logic_cluster/lc_6/out
T_27_11_lc_trk_g3_6
T_27_11_wire_logic_cluster/lc_0/in_3

End 

Net : olddn_RNIEENHZ0
T_27_11_wire_logic_cluster/lc_2/out
T_28_10_lc_trk_g2_2
T_28_10_wire_logic_cluster/lc_3/in_3

T_27_11_wire_logic_cluster/lc_2/out
T_28_10_lc_trk_g2_2
T_28_10_wire_logic_cluster/lc_5/in_3

T_27_11_wire_logic_cluster/lc_2/out
T_28_10_lc_trk_g2_2
T_28_10_wire_logic_cluster/lc_6/in_0

T_27_11_wire_logic_cluster/lc_2/out
T_28_10_lc_trk_g2_2
T_28_10_wire_logic_cluster/lc_0/in_0

T_27_11_wire_logic_cluster/lc_2/out
T_28_10_lc_trk_g2_2
T_28_10_wire_logic_cluster/lc_1/in_3

T_27_11_wire_logic_cluster/lc_2/out
T_28_10_lc_trk_g2_2
T_28_10_wire_logic_cluster/lc_4/in_0

T_27_11_wire_logic_cluster/lc_2/out
T_22_11_sp12_h_l_0
T_21_11_sp12_v_t_23
T_21_14_lc_trk_g2_3
T_21_14_wire_logic_cluster/lc_6/in_3

T_27_11_wire_logic_cluster/lc_2/out
T_27_10_lc_trk_g0_2
T_27_10_wire_logic_cluster/lc_7/in_1

End 

Net : olddnZ0
T_27_11_wire_logic_cluster/lc_0/out
T_27_11_lc_trk_g1_0
T_27_11_wire_logic_cluster/lc_2/in_1

End 

Net : delayConstantZ0Z_3
T_27_10_wire_logic_cluster/lc_3/out
T_27_10_sp4_h_l_11
T_26_10_sp4_v_t_46
T_23_14_sp4_h_l_4
T_22_14_sp4_v_t_47
T_21_16_lc_trk_g2_2
T_21_16_wire_logic_cluster/lc_4/in_0

T_27_10_wire_logic_cluster/lc_3/out
T_21_10_sp12_h_l_1
T_20_10_sp12_v_t_22
T_20_16_lc_trk_g3_5
T_20_16_input_2_6
T_20_16_wire_logic_cluster/lc_6/in_2

T_27_10_wire_logic_cluster/lc_3/out
T_21_10_sp12_h_l_1
T_20_10_sp12_v_t_22
T_20_17_sp4_v_t_38
T_19_18_lc_trk_g2_6
T_19_18_wire_logic_cluster/lc_5/in_1

T_27_10_wire_logic_cluster/lc_3/out
T_21_10_sp12_h_l_1
T_20_10_sp12_v_t_22
T_20_15_sp4_v_t_40
T_19_16_lc_trk_g3_0
T_19_16_wire_logic_cluster/lc_2/in_1

T_27_10_wire_logic_cluster/lc_3/out
T_21_10_sp12_h_l_1
T_20_10_sp12_v_t_22
T_20_13_sp4_v_t_42
T_19_17_lc_trk_g1_7
T_19_17_wire_logic_cluster/lc_7/in_3

T_27_10_wire_logic_cluster/lc_3/out
T_27_10_lc_trk_g0_3
T_27_10_input_2_3
T_27_10_wire_logic_cluster/lc_3/in_2

T_27_10_wire_logic_cluster/lc_3/out
T_28_10_sp4_h_l_6
T_31_6_sp4_v_t_43
T_31_7_lc_trk_g3_3
T_31_7_wire_logic_cluster/lc_2/in_0

End 

Net : oldupZ0
T_28_10_wire_logic_cluster/lc_7/out
T_28_10_lc_trk_g2_7
T_28_10_wire_logic_cluster/lc_2/in_1

End 

Net : dig2.m13_am_cascade_
T_17_18_wire_logic_cluster/lc_1/ltout
T_17_18_wire_logic_cluster/lc_2/in_2

End 

Net : colZ0Z_1
T_19_19_wire_logic_cluster/lc_0/out
T_19_15_sp4_v_t_37
T_20_15_sp4_h_l_5
T_22_15_lc_trk_g3_0
T_22_15_wire_logic_cluster/lc_2/in_1

T_19_19_wire_logic_cluster/lc_0/out
T_19_15_sp4_v_t_37
T_20_15_sp4_h_l_5
T_22_15_lc_trk_g3_0
T_22_15_wire_logic_cluster/lc_6/in_1

T_19_19_wire_logic_cluster/lc_0/out
T_19_15_sp4_v_t_37
T_20_15_sp4_h_l_5
T_23_15_sp4_v_t_40
T_23_17_lc_trk_g2_5
T_23_17_input_2_7
T_23_17_wire_logic_cluster/lc_7/in_2

T_19_19_wire_logic_cluster/lc_0/out
T_20_15_sp4_v_t_36
T_20_16_lc_trk_g3_4
T_20_16_wire_logic_cluster/lc_6/in_1

T_19_19_wire_logic_cluster/lc_0/out
T_19_18_lc_trk_g0_0
T_19_18_wire_logic_cluster/lc_7/in_1

T_19_19_wire_logic_cluster/lc_0/out
T_18_18_lc_trk_g3_0
T_18_18_wire_logic_cluster/lc_2/in_1

T_19_19_wire_logic_cluster/lc_0/out
T_18_18_lc_trk_g3_0
T_18_18_wire_logic_cluster/lc_4/in_1

T_19_19_wire_logic_cluster/lc_0/out
T_19_19_sp4_h_l_5
T_18_15_sp4_v_t_47
T_17_18_lc_trk_g3_7
T_17_18_wire_logic_cluster/lc_1/in_1

T_19_19_wire_logic_cluster/lc_0/out
T_19_15_sp4_v_t_37
T_20_15_sp4_h_l_5
T_23_15_sp4_v_t_40
T_23_17_lc_trk_g2_5
T_23_17_wire_logic_cluster/lc_4/in_1

T_19_19_wire_logic_cluster/lc_0/out
T_19_19_sp4_h_l_5
T_18_15_sp4_v_t_47
T_18_16_lc_trk_g3_7
T_18_16_wire_logic_cluster/lc_7/in_1

T_19_19_wire_logic_cluster/lc_0/out
T_18_18_lc_trk_g2_0
T_18_18_wire_logic_cluster/lc_7/in_3

T_19_19_wire_logic_cluster/lc_0/out
T_19_15_sp4_v_t_37
T_19_16_lc_trk_g3_5
T_19_16_wire_logic_cluster/lc_5/in_3

T_19_19_wire_logic_cluster/lc_0/out
T_19_19_sp4_h_l_5
T_18_15_sp4_v_t_47
T_17_18_lc_trk_g3_7
T_17_18_input_2_4
T_17_18_wire_logic_cluster/lc_4/in_2

T_19_19_wire_logic_cluster/lc_0/out
T_19_15_sp4_v_t_37
T_20_15_sp4_h_l_5
T_22_15_lc_trk_g2_0
T_22_15_wire_logic_cluster/lc_3/in_3

T_19_19_wire_logic_cluster/lc_0/out
T_16_19_sp12_h_l_0
T_15_19_sp12_v_t_23
T_16_31_sp12_h_l_0
T_16_31_lc_trk_g1_3
T_16_31_wire_logic_cluster/lc_3/in_1

T_19_19_wire_logic_cluster/lc_0/out
T_16_19_sp12_h_l_0
T_15_19_sp12_v_t_23
T_16_31_sp12_h_l_0
T_21_31_sp4_h_l_7
T_24_27_sp4_v_t_36
T_23_30_lc_trk_g2_4
T_23_30_wire_logic_cluster/lc_3/in_1

T_19_19_wire_logic_cluster/lc_0/out
T_16_19_sp12_h_l_0
T_15_19_sp12_v_t_23
T_16_31_sp12_h_l_0
T_21_31_sp4_h_l_7
T_24_27_sp4_v_t_36
T_23_31_lc_trk_g1_1
T_23_31_wire_logic_cluster/lc_7/in_1

T_19_19_wire_logic_cluster/lc_0/out
T_19_15_sp4_v_t_37
T_19_16_lc_trk_g3_5
T_19_16_wire_logic_cluster/lc_1/in_3

T_19_19_wire_logic_cluster/lc_0/out
T_19_15_sp4_v_t_37
T_19_16_lc_trk_g3_5
T_19_16_input_2_6
T_19_16_wire_logic_cluster/lc_6/in_2

T_19_19_wire_logic_cluster/lc_0/out
T_19_15_sp4_v_t_37
T_19_16_lc_trk_g3_5
T_19_16_wire_logic_cluster/lc_7/in_3

T_19_19_wire_logic_cluster/lc_0/out
T_19_18_lc_trk_g0_0
T_19_18_wire_logic_cluster/lc_3/in_1

T_19_19_wire_logic_cluster/lc_0/out
T_19_15_sp4_v_t_37
T_20_15_sp4_h_l_5
T_23_15_sp4_v_t_40
T_22_16_lc_trk_g3_0
T_22_16_wire_logic_cluster/lc_0/in_1

T_19_19_wire_logic_cluster/lc_0/out
T_16_19_sp12_h_l_0
T_15_19_sp12_v_t_23
T_15_31_lc_trk_g3_0
T_15_31_wire_logic_cluster/lc_0/in_3

T_19_19_wire_logic_cluster/lc_0/out
T_19_19_lc_trk_g3_0
T_19_19_wire_logic_cluster/lc_0/in_1

End 

Net : dig2.i2_mux
T_23_17_wire_logic_cluster/lc_7/out
T_23_17_lc_trk_g0_7
T_23_17_wire_logic_cluster/lc_5/in_0

End 

Net : dig2.leds_17_i_0_ns_1_2
T_23_17_wire_logic_cluster/lc_5/out
T_22_16_lc_trk_g3_5
T_22_16_wire_logic_cluster/lc_1/in_3

End 

Net : debounceup.counter19
T_16_18_wire_logic_cluster/lc_1/out
T_12_18_sp12_h_l_1
T_24_18_sp12_h_l_1
T_28_18_lc_trk_g1_2
T_28_18_wire_logic_cluster/lc_5/in_0

T_16_18_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g2_1
T_15_18_input_2_3
T_15_18_wire_logic_cluster/lc_3/in_2

End 

Net : debounceup.counterZ0Z_1
T_21_19_wire_logic_cluster/lc_0/out
T_21_19_sp4_h_l_5
T_17_19_sp4_h_l_5
T_16_15_sp4_v_t_40
T_16_18_lc_trk_g0_0
T_16_18_wire_logic_cluster/lc_1/in_1

T_21_19_wire_logic_cluster/lc_0/out
T_21_19_sp4_h_l_5
T_17_19_sp4_h_l_5
T_16_15_sp4_v_t_40
T_15_18_lc_trk_g3_0
T_15_18_wire_logic_cluster/lc_0/in_1

T_21_19_wire_logic_cluster/lc_0/out
T_21_19_sp4_h_l_5
T_21_19_lc_trk_g1_0
T_21_19_wire_logic_cluster/lc_0/in_3

End 

Net : dig2.m75_ns_1
T_20_16_wire_logic_cluster/lc_6/out
T_19_16_lc_trk_g2_6
T_19_16_wire_logic_cluster/lc_2/in_0

End 

Net : dig2.N_76
T_19_16_wire_logic_cluster/lc_2/out
T_19_17_lc_trk_g1_2
T_19_17_input_2_7
T_19_17_wire_logic_cluster/lc_7/in_2

End 

Net : delayConstantZ0Z_5
T_27_10_wire_logic_cluster/lc_5/out
T_27_9_sp4_v_t_42
T_27_13_sp4_v_t_47
T_24_17_sp4_h_l_3
T_23_17_lc_trk_g1_3
T_23_17_wire_logic_cluster/lc_7/in_3

T_27_10_wire_logic_cluster/lc_5/out
T_19_10_sp12_h_l_1
T_18_10_sp12_v_t_22
T_18_18_lc_trk_g2_1
T_18_18_input_2_7
T_18_18_wire_logic_cluster/lc_7/in_2

T_27_10_wire_logic_cluster/lc_5/out
T_27_9_sp4_v_t_42
T_27_13_sp4_v_t_47
T_24_17_sp4_h_l_3
T_20_17_sp4_h_l_6
T_19_13_sp4_v_t_43
T_19_16_lc_trk_g0_3
T_19_16_input_2_1
T_19_16_wire_logic_cluster/lc_1/in_2

T_27_10_wire_logic_cluster/lc_5/out
T_19_10_sp12_h_l_1
T_18_10_sp12_v_t_22
T_18_15_sp4_v_t_40
T_17_18_lc_trk_g3_0
T_17_18_input_2_1
T_17_18_wire_logic_cluster/lc_1/in_2

T_27_10_wire_logic_cluster/lc_5/out
T_27_9_sp4_v_t_42
T_27_13_sp4_v_t_47
T_24_17_sp4_h_l_3
T_20_17_sp4_h_l_6
T_19_13_sp4_v_t_43
T_19_17_sp4_v_t_39
T_19_18_lc_trk_g3_7
T_19_18_wire_logic_cluster/lc_4/in_0

T_27_10_wire_logic_cluster/lc_5/out
T_19_10_sp12_h_l_1
T_18_10_sp12_v_t_22
T_18_15_sp4_v_t_40
T_17_18_lc_trk_g3_0
T_17_18_wire_logic_cluster/lc_4/in_1

T_27_10_wire_logic_cluster/lc_5/out
T_27_9_sp4_v_t_42
T_27_13_sp4_v_t_47
T_24_17_sp4_h_l_3
T_23_17_lc_trk_g1_3
T_23_17_input_2_4
T_23_17_wire_logic_cluster/lc_4/in_2

T_27_10_wire_logic_cluster/lc_5/out
T_27_3_sp12_v_t_22
T_16_15_sp12_h_l_1
T_18_15_sp4_h_l_2
T_17_15_sp4_v_t_45
T_16_18_lc_trk_g3_5
T_16_18_input_2_6
T_16_18_wire_logic_cluster/lc_6/in_2

T_27_10_wire_logic_cluster/lc_5/out
T_27_3_sp12_v_t_22
T_16_15_sp12_h_l_1
T_22_15_lc_trk_g1_6
T_22_15_input_2_3
T_22_15_wire_logic_cluster/lc_3/in_2

T_27_10_wire_logic_cluster/lc_5/out
T_27_9_sp4_v_t_42
T_24_13_sp4_h_l_7
T_23_13_sp4_v_t_42
T_22_16_lc_trk_g3_2
T_22_16_wire_logic_cluster/lc_0/in_3

T_27_10_wire_logic_cluster/lc_5/out
T_27_10_lc_trk_g0_5
T_27_10_input_2_5
T_27_10_wire_logic_cluster/lc_5/in_2

End 

Net : delayConstantZ0Z_0
T_21_14_wire_logic_cluster/lc_6/out
T_20_14_sp4_h_l_4
T_19_14_sp4_v_t_47
T_18_18_lc_trk_g2_2
T_18_18_input_2_2
T_18_18_wire_logic_cluster/lc_2/in_2

T_21_14_wire_logic_cluster/lc_6/out
T_20_14_sp4_h_l_4
T_19_14_sp4_v_t_47
T_18_18_lc_trk_g2_2
T_18_18_input_2_4
T_18_18_wire_logic_cluster/lc_4/in_2

T_21_14_wire_logic_cluster/lc_6/out
T_21_12_sp4_v_t_41
T_18_16_sp4_h_l_4
T_20_16_lc_trk_g3_1
T_20_16_wire_logic_cluster/lc_6/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_22_15_lc_trk_g3_6
T_22_15_wire_logic_cluster/lc_2/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_22_15_lc_trk_g3_6
T_22_15_wire_logic_cluster/lc_6/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_24_10_sp4_v_t_36
T_25_10_sp4_h_l_6
T_27_10_lc_trk_g3_3
T_27_10_input_2_0
T_27_10_wire_logic_cluster/lc_0/in_2

T_21_14_wire_logic_cluster/lc_6/out
T_20_14_sp4_h_l_4
T_19_14_sp4_v_t_47
T_19_16_lc_trk_g3_2
T_19_16_input_2_5
T_19_16_wire_logic_cluster/lc_5/in_2

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_20_14_sp4_v_t_42
T_20_18_lc_trk_g1_7
T_20_18_input_2_2
T_20_18_wire_logic_cluster/lc_2/in_2

T_21_14_wire_logic_cluster/lc_6/out
T_20_14_sp4_h_l_4
T_19_14_sp4_v_t_47
T_18_16_lc_trk_g0_1
T_18_16_input_2_7
T_18_16_wire_logic_cluster/lc_7/in_2

T_21_14_wire_logic_cluster/lc_6/out
T_20_14_sp4_h_l_4
T_19_14_sp4_v_t_47
T_19_16_lc_trk_g3_2
T_19_16_input_2_7
T_19_16_wire_logic_cluster/lc_7/in_2

T_21_14_wire_logic_cluster/lc_6/out
T_20_14_sp4_h_l_4
T_19_14_sp4_v_t_47
T_19_16_lc_trk_g3_2
T_19_16_wire_logic_cluster/lc_6/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_21_14_lc_trk_g0_4
T_21_14_wire_logic_cluster/lc_6/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_24_10_sp4_v_t_36
T_25_10_sp4_h_l_6
T_29_10_sp4_h_l_2
T_28_10_lc_trk_g1_2
T_28_10_wire_logic_cluster/lc_3/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_24_10_sp4_v_t_36
T_25_10_sp4_h_l_6
T_29_10_sp4_h_l_2
T_32_6_sp4_v_t_39
T_32_7_lc_trk_g3_7
T_32_7_input_2_0
T_32_7_wire_logic_cluster/lc_0/in_2

End 

Net : dig2.m54_am
T_19_16_wire_logic_cluster/lc_5/out
T_20_16_lc_trk_g0_5
T_20_16_input_2_3
T_20_16_wire_logic_cluster/lc_3/in_2

End 

Net : dig2.N_42
T_19_16_wire_logic_cluster/lc_1/out
T_18_17_lc_trk_g0_1
T_18_17_wire_logic_cluster/lc_3/in_0

End 

Net : dig2.m18_am
T_17_18_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g2_4
T_16_18_wire_logic_cluster/lc_7/in_1

End 

Net : un1_delayConstant_cry_0
T_27_10_wire_logic_cluster/lc_0/cout
T_27_10_wire_logic_cluster/lc_1/in_3

Net : dig2.m54_bm
T_20_18_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_44
T_20_16_lc_trk_g2_4
T_20_16_wire_logic_cluster/lc_3/in_3

End 

Net : dig2.N_40
T_19_18_wire_logic_cluster/lc_4/out
T_18_17_lc_trk_g2_4
T_18_17_wire_logic_cluster/lc_3/in_3

End 

Net : delayConstantZ0Z_7
T_27_10_wire_logic_cluster/lc_7/out
T_25_10_sp4_h_l_11
T_24_10_sp4_v_t_40
T_21_14_sp4_h_l_10
T_20_14_sp4_v_t_41
T_19_18_lc_trk_g1_4
T_19_18_input_2_3
T_19_18_wire_logic_cluster/lc_3/in_2

T_27_10_wire_logic_cluster/lc_7/out
T_25_10_sp4_h_l_11
T_24_10_sp4_v_t_40
T_21_14_sp4_h_l_10
T_20_14_sp4_v_t_41
T_17_18_sp4_h_l_4
T_17_18_lc_trk_g0_1
T_17_18_wire_logic_cluster/lc_2/in_1

T_27_10_wire_logic_cluster/lc_7/out
T_25_10_sp4_h_l_11
T_24_10_sp4_v_t_40
T_21_14_sp4_h_l_10
T_20_14_sp4_v_t_41
T_19_18_lc_trk_g1_4
T_19_18_wire_logic_cluster/lc_4/in_1

T_27_10_wire_logic_cluster/lc_7/out
T_25_10_sp4_h_l_11
T_24_10_sp4_v_t_40
T_24_14_sp4_v_t_45
T_23_17_lc_trk_g3_5
T_23_17_wire_logic_cluster/lc_5/in_3

T_27_10_wire_logic_cluster/lc_7/out
T_27_5_sp12_v_t_22
T_16_17_sp12_h_l_1
T_18_17_lc_trk_g1_6
T_18_17_input_2_3
T_18_17_wire_logic_cluster/lc_3/in_2

T_27_10_wire_logic_cluster/lc_7/out
T_27_10_lc_trk_g2_7
T_27_10_input_2_7
T_27_10_wire_logic_cluster/lc_7/in_2

End 

Net : dig2.m39_ns_1_cascade_
T_19_18_wire_logic_cluster/lc_3/ltout
T_19_18_wire_logic_cluster/lc_4/in_2

End 

Net : arses.un2_counter_cry_13
T_15_24_wire_logic_cluster/lc_4/cout
T_15_24_wire_logic_cluster/lc_5/in_3

End 

Net : debounceup.un3_counter_1_cry_1
T_15_18_wire_logic_cluster/lc_0/cout
T_15_18_wire_logic_cluster/lc_1/in_3

Net : debounceup.counter_RNO_0_0_2
T_15_18_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g0_1
T_16_18_wire_logic_cluster/lc_2/in_1

End 

Net : delayConstantZ0Z_2
T_27_10_wire_logic_cluster/lc_2/out
T_25_10_sp4_h_l_1
T_24_10_sp4_v_t_42
T_21_14_sp4_h_l_0
T_20_14_sp4_v_t_43
T_19_18_lc_trk_g1_6
T_19_18_input_2_5
T_19_18_wire_logic_cluster/lc_5/in_2

T_27_10_wire_logic_cluster/lc_2/out
T_22_10_sp12_h_l_0
T_21_10_sp12_v_t_23
T_21_16_lc_trk_g2_4
T_21_16_input_2_4
T_21_16_wire_logic_cluster/lc_4/in_2

T_27_10_wire_logic_cluster/lc_2/out
T_25_10_sp4_h_l_1
T_24_10_sp4_v_t_42
T_21_14_sp4_h_l_0
T_20_14_sp4_v_t_43
T_20_16_lc_trk_g3_6
T_20_16_wire_logic_cluster/lc_3/in_0

T_27_10_wire_logic_cluster/lc_2/out
T_25_10_sp4_h_l_1
T_24_10_sp4_v_t_42
T_21_14_sp4_h_l_0
T_20_14_sp4_v_t_43
T_19_17_lc_trk_g3_3
T_19_17_wire_logic_cluster/lc_7/in_1

T_27_10_wire_logic_cluster/lc_2/out
T_25_10_sp4_h_l_1
T_24_10_sp4_v_t_42
T_21_14_sp4_h_l_0
T_20_14_sp4_v_t_43
T_19_17_lc_trk_g3_3
T_19_17_wire_logic_cluster/lc_1/in_3

T_27_10_wire_logic_cluster/lc_2/out
T_27_10_lc_trk_g2_2
T_27_10_input_2_2
T_27_10_wire_logic_cluster/lc_2/in_2

T_27_10_wire_logic_cluster/lc_2/out
T_28_10_sp4_h_l_4
T_31_6_sp4_v_t_47
T_31_7_lc_trk_g2_7
T_31_7_input_2_5
T_31_7_wire_logic_cluster/lc_5/in_2

End 

Net : olddn_RNIEENHZ0_cascade_
T_27_11_wire_logic_cluster/lc_2/ltout
T_27_11_wire_logic_cluster/lc_3/in_2

End 

Net : dig2.m33_am
T_22_15_wire_logic_cluster/lc_3/out
T_22_16_lc_trk_g1_3
T_22_16_wire_logic_cluster/lc_1/in_1

End 

Net : debounceup.counterZ0Z_4
T_15_18_wire_logic_cluster/lc_3/out
T_15_18_sp4_h_l_11
T_16_18_lc_trk_g2_3
T_16_18_wire_logic_cluster/lc_1/in_0

T_15_18_wire_logic_cluster/lc_3/out
T_15_18_sp4_h_l_11
T_16_18_lc_trk_g2_3
T_16_18_wire_logic_cluster/lc_3/in_0

T_15_18_wire_logic_cluster/lc_3/out
T_15_18_sp4_h_l_11
T_16_18_lc_trk_g2_3
T_16_18_wire_logic_cluster/lc_2/in_3

T_15_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g0_3
T_15_18_wire_logic_cluster/lc_3/in_0

End 

Net : dig2.m69_bm
T_19_16_wire_logic_cluster/lc_7/out
T_19_17_lc_trk_g0_7
T_19_17_input_2_1
T_19_17_wire_logic_cluster/lc_1/in_2

End 

Net : debounceup.counterZ0Z_2
T_16_18_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g3_2
T_16_18_wire_logic_cluster/lc_0/in_3

T_16_18_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g2_2
T_15_18_wire_logic_cluster/lc_1/in_1

End 

Net : debounceup.counter19_2_cascade_
T_16_18_wire_logic_cluster/lc_0/ltout
T_16_18_wire_logic_cluster/lc_1/in_2

End 

Net : arses.un2_counter_cry_12
T_15_24_wire_logic_cluster/lc_3/cout
T_15_24_wire_logic_cluster/lc_4/in_3

Net : dig2.m69_am
T_19_16_wire_logic_cluster/lc_6/out
T_19_17_lc_trk_g0_6
T_19_17_wire_logic_cluster/lc_1/in_1

End 

Net : debounceup.counterZ0Z_3
T_15_18_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g1_2
T_16_18_wire_logic_cluster/lc_0/in_1

T_15_18_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g1_2
T_15_18_wire_logic_cluster/lc_2/in_1

End 

Net : dig2.N_25_cascade_
T_23_17_wire_logic_cluster/lc_4/ltout
T_23_17_wire_logic_cluster/lc_5/in_2

End 

Net : arses.un2_counter_cry_11
T_15_24_wire_logic_cluster/lc_2/cout
T_15_24_wire_logic_cluster/lc_3/in_3

Net : col_1_1
T_19_18_wire_logic_cluster/lc_7/out
T_19_13_sp12_v_t_22
T_19_16_lc_trk_g2_2
T_19_16_input_2_2
T_19_16_wire_logic_cluster/lc_2/in_2

T_19_18_wire_logic_cluster/lc_7/out
T_20_18_lc_trk_g0_7
T_20_18_wire_logic_cluster/lc_2/in_3

T_19_18_wire_logic_cluster/lc_7/out
T_19_18_lc_trk_g2_7
T_19_18_wire_logic_cluster/lc_4/in_3

T_19_18_wire_logic_cluster/lc_7/out
T_17_18_sp4_h_l_11
T_16_18_lc_trk_g0_3
T_16_18_wire_logic_cluster/lc_6/in_3

T_19_18_wire_logic_cluster/lc_7/out
T_19_19_lc_trk_g1_7
T_19_19_wire_logic_cluster/lc_0/in_0

End 

Net : dig2.m18_bm_cascade_
T_16_18_wire_logic_cluster/lc_6/ltout
T_16_18_wire_logic_cluster/lc_7/in_2

End 

Net : debouncedn.counter19
T_24_16_wire_logic_cluster/lc_3/out
T_24_12_sp4_v_t_43
T_25_12_sp4_h_l_6
T_26_12_lc_trk_g2_6
T_26_12_wire_logic_cluster/lc_6/in_0

T_24_16_wire_logic_cluster/lc_3/out
T_24_17_lc_trk_g1_3
T_24_17_wire_logic_cluster/lc_3/in_1

End 

Net : debouncedn.counterZ0Z_2
T_24_16_wire_logic_cluster/lc_4/out
T_24_16_lc_trk_g1_4
T_24_16_wire_logic_cluster/lc_2/in_3

T_24_16_wire_logic_cluster/lc_4/out
T_24_17_lc_trk_g0_4
T_24_17_wire_logic_cluster/lc_1/in_1

End 

Net : debouncedn.counter19_2_cascade_
T_24_16_wire_logic_cluster/lc_2/ltout
T_24_16_wire_logic_cluster/lc_3/in_2

End 

Net : debouncedn.counterZ0Z_3
T_24_17_wire_logic_cluster/lc_2/out
T_24_16_lc_trk_g1_2
T_24_16_wire_logic_cluster/lc_2/in_1

T_24_17_wire_logic_cluster/lc_2/out
T_24_17_lc_trk_g1_2
T_24_17_wire_logic_cluster/lc_2/in_1

End 

Net : debouncedn.counterZ0Z_0
T_23_18_wire_logic_cluster/lc_2/out
T_24_15_sp4_v_t_45
T_24_16_lc_trk_g3_5
T_24_16_wire_logic_cluster/lc_3/in_1

T_23_18_wire_logic_cluster/lc_2/out
T_24_17_lc_trk_g2_2
T_24_17_input_2_0
T_24_17_wire_logic_cluster/lc_0/in_2

T_23_18_wire_logic_cluster/lc_2/out
T_24_18_lc_trk_g1_2
T_24_18_wire_logic_cluster/lc_4/in_1

T_23_18_wire_logic_cluster/lc_2/out
T_23_18_lc_trk_g3_2
T_23_18_wire_logic_cluster/lc_2/in_3

End 

Net : arses.un2_counter_cry_10
T_15_24_wire_logic_cluster/lc_1/cout
T_15_24_wire_logic_cluster/lc_2/in_3

Net : debouncedn.counterZ0Z_1
T_24_18_wire_logic_cluster/lc_4/out
T_25_14_sp4_v_t_44
T_24_16_lc_trk_g0_2
T_24_16_wire_logic_cluster/lc_3/in_3

T_24_18_wire_logic_cluster/lc_4/out
T_24_17_lc_trk_g1_4
T_24_17_wire_logic_cluster/lc_0/in_1

T_24_18_wire_logic_cluster/lc_4/out
T_24_18_lc_trk_g1_4
T_24_18_wire_logic_cluster/lc_4/in_3

End 

Net : delayConstantZ0Z_6
T_27_10_wire_logic_cluster/lc_6/out
T_18_10_sp12_h_l_0
T_17_10_sp12_v_t_23
T_17_18_lc_trk_g2_0
T_17_18_wire_logic_cluster/lc_2/in_0

T_27_10_wire_logic_cluster/lc_6/out
T_27_9_sp4_v_t_44
T_27_13_sp4_v_t_37
T_24_17_sp4_h_l_5
T_23_17_lc_trk_g1_5
T_23_17_wire_logic_cluster/lc_5/in_1

T_27_10_wire_logic_cluster/lc_6/out
T_27_9_sp4_v_t_44
T_27_13_sp4_v_t_37
T_24_17_sp4_h_l_5
T_20_17_sp4_h_l_5
T_16_17_sp4_h_l_5
T_18_17_lc_trk_g2_0
T_18_17_wire_logic_cluster/lc_3/in_1

T_27_10_wire_logic_cluster/lc_6/out
T_18_10_sp12_h_l_0
T_17_10_sp12_v_t_23
T_17_14_sp4_v_t_41
T_16_18_lc_trk_g1_4
T_16_18_wire_logic_cluster/lc_7/in_0

T_27_10_wire_logic_cluster/lc_6/out
T_27_4_sp12_v_t_23
T_16_16_sp12_h_l_0
T_22_16_lc_trk_g0_7
T_22_16_wire_logic_cluster/lc_1/in_0

T_27_10_wire_logic_cluster/lc_6/out
T_27_10_lc_trk_g0_6
T_27_10_input_2_6
T_27_10_wire_logic_cluster/lc_6/in_2

End 

Net : arses.un2_counter_cry_9
T_15_24_wire_logic_cluster/lc_0/cout
T_15_24_wire_logic_cluster/lc_1/in_3

Net : debounceup.counterZ0Z_0
T_16_18_wire_logic_cluster/lc_3/out
T_16_18_lc_trk_g1_3
T_16_18_wire_logic_cluster/lc_1/in_3

T_16_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g3_3
T_15_18_input_2_0
T_15_18_wire_logic_cluster/lc_0/in_2

T_16_18_wire_logic_cluster/lc_3/out
T_10_18_sp12_h_l_1
T_21_18_sp12_v_t_22
T_21_19_lc_trk_g3_6
T_21_19_wire_logic_cluster/lc_0/in_1

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_lc_trk_g1_3
T_16_18_wire_logic_cluster/lc_3/in_3

End 

Net : bfn_15_24_0_
T_15_24_wire_logic_cluster/carry_in_mux/cout
T_15_24_wire_logic_cluster/lc_0/in_3

Net : debouncedn.counterZ0Z_4
T_24_17_wire_logic_cluster/lc_3/out
T_24_16_lc_trk_g0_3
T_24_16_wire_logic_cluster/lc_3/in_0

T_24_17_wire_logic_cluster/lc_3/out
T_24_17_lc_trk_g0_3
T_24_17_wire_logic_cluster/lc_3/in_0

T_24_17_wire_logic_cluster/lc_3/out
T_24_16_lc_trk_g1_3
T_24_16_wire_logic_cluster/lc_4/in_0

T_24_17_wire_logic_cluster/lc_3/out
T_23_18_lc_trk_g0_3
T_23_18_wire_logic_cluster/lc_2/in_1

End 

Net : dig2.m33_bm_cascade_
T_22_16_wire_logic_cluster/lc_0/ltout
T_22_16_wire_logic_cluster/lc_1/in_2

End 

Net : debounceconsolereset.counter19
T_20_18_wire_logic_cluster/lc_1/out
T_19_19_lc_trk_g1_1
T_19_19_wire_logic_cluster/lc_3/in_1

T_20_18_wire_logic_cluster/lc_1/out
T_19_17_lc_trk_g2_1
T_19_17_wire_logic_cluster/lc_6/in_3

T_20_18_wire_logic_cluster/lc_1/out
T_20_17_lc_trk_g0_1
T_20_17_input_2_3
T_20_17_wire_logic_cluster/lc_3/in_2

End 

Net : debounceconsolereset.counterZ0Z_2
T_19_17_wire_logic_cluster/lc_6/out
T_20_18_lc_trk_g3_6
T_20_18_wire_logic_cluster/lc_0/in_3

T_19_17_wire_logic_cluster/lc_6/out
T_20_17_lc_trk_g0_6
T_20_17_wire_logic_cluster/lc_1/in_1

End 

Net : debounceconsolereset.counter19_2_cascade_
T_20_18_wire_logic_cluster/lc_0/ltout
T_20_18_wire_logic_cluster/lc_1/in_2

End 

Net : debounceconsolereset.counterZ0Z_3
T_20_17_wire_logic_cluster/lc_2/out
T_20_18_lc_trk_g1_2
T_20_18_wire_logic_cluster/lc_0/in_1

T_20_17_wire_logic_cluster/lc_2/out
T_20_17_lc_trk_g1_2
T_20_17_wire_logic_cluster/lc_2/in_1

End 

Net : debounceup.un3_counter_1_cry_3
T_15_18_wire_logic_cluster/lc_2/cout
T_15_18_wire_logic_cluster/lc_3/in_3

End 

Net : debounceup.un3_counter_1_cry_2
T_15_18_wire_logic_cluster/lc_1/cout
T_15_18_wire_logic_cluster/lc_2/in_3

Net : debounceconsolereset.counter_RNO_0Z0Z_2
T_20_17_wire_logic_cluster/lc_1/out
T_19_17_lc_trk_g3_1
T_19_17_wire_logic_cluster/lc_6/in_0

End 

Net : debounceconsolereset.counterZ0Z_0
T_19_17_wire_logic_cluster/lc_4/out
T_20_17_lc_trk_g1_4
T_20_17_wire_logic_cluster/lc_0/in_1

T_19_17_wire_logic_cluster/lc_4/out
T_20_18_lc_trk_g2_4
T_20_18_wire_logic_cluster/lc_1/in_3

T_19_17_wire_logic_cluster/lc_4/out
T_19_17_lc_trk_g1_4
T_19_17_wire_logic_cluster/lc_5/in_0

T_19_17_wire_logic_cluster/lc_4/out
T_19_17_lc_trk_g1_4
T_19_17_wire_logic_cluster/lc_4/in_3

End 

Net : debounceconsolereset.un3_counter_1_cry_1
T_20_17_wire_logic_cluster/lc_0/cout
T_20_17_wire_logic_cluster/lc_1/in_3

Net : arses.un2_counter_cry_7
T_15_23_wire_logic_cluster/lc_6/cout
T_15_23_wire_logic_cluster/lc_7/in_3

Net : debounceconsolereset.counterZ0Z_1
T_19_17_wire_logic_cluster/lc_5/out
T_20_17_lc_trk_g1_5
T_20_17_input_2_0
T_20_17_wire_logic_cluster/lc_0/in_2

T_19_17_wire_logic_cluster/lc_5/out
T_20_18_lc_trk_g3_5
T_20_18_wire_logic_cluster/lc_1/in_1

T_19_17_wire_logic_cluster/lc_5/out
T_19_17_lc_trk_g1_5
T_19_17_wire_logic_cluster/lc_5/in_3

End 

Net : debouncedn.counter19_2
T_24_16_wire_logic_cluster/lc_2/out
T_24_15_sp4_v_t_36
T_23_18_lc_trk_g2_4
T_23_18_wire_logic_cluster/lc_2/in_0

T_24_16_wire_logic_cluster/lc_2/out
T_24_15_sp4_v_t_36
T_24_17_lc_trk_g2_1
T_24_17_input_2_3
T_24_17_wire_logic_cluster/lc_3/in_2

T_24_16_wire_logic_cluster/lc_2/out
T_24_16_lc_trk_g3_2
T_24_16_wire_logic_cluster/lc_4/in_3

End 

Net : debouncedn.counter_RNO_0_1_2
T_24_17_wire_logic_cluster/lc_1/out
T_24_16_lc_trk_g0_1
T_24_16_wire_logic_cluster/lc_4/in_1

End 

Net : debouncedn.un3_counter_1_cry_1
T_24_17_wire_logic_cluster/lc_0/cout
T_24_17_wire_logic_cluster/lc_1/in_3

Net : arses.un2_counter_cry_6
T_15_23_wire_logic_cluster/lc_5/cout
T_15_23_wire_logic_cluster/lc_6/in_3

Net : debounceconsolereset.counterZ0Z_4
T_20_17_wire_logic_cluster/lc_3/out
T_20_18_lc_trk_g0_3
T_20_18_wire_logic_cluster/lc_1/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_lc_trk_g1_3
T_20_17_wire_logic_cluster/lc_3/in_1

T_20_17_wire_logic_cluster/lc_3/out
T_19_17_lc_trk_g2_3
T_19_17_wire_logic_cluster/lc_4/in_1

T_20_17_wire_logic_cluster/lc_3/out
T_19_17_lc_trk_g2_3
T_19_17_wire_logic_cluster/lc_6/in_1

End 

Net : debounceup.counter19_cascade_
T_16_18_wire_logic_cluster/lc_1/ltout
T_16_18_wire_logic_cluster/lc_2/in_2

End 

Net : arses.un2_counter_cry_5
T_15_23_wire_logic_cluster/lc_4/cout
T_15_23_wire_logic_cluster/lc_5/in_3

Net : debounceup.counter19_2
T_16_18_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g2_0
T_16_18_wire_logic_cluster/lc_2/in_0

T_16_18_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g2_0
T_16_18_wire_logic_cluster/lc_3/in_1

T_16_18_wire_logic_cluster/lc_0/out
T_15_18_lc_trk_g2_0
T_15_18_wire_logic_cluster/lc_3/in_1

End 

Net : debounceconsolereset.counter19_2
T_20_18_wire_logic_cluster/lc_0/out
T_19_17_lc_trk_g2_0
T_19_17_wire_logic_cluster/lc_4/in_0

T_20_18_wire_logic_cluster/lc_0/out
T_20_17_lc_trk_g1_0
T_20_17_wire_logic_cluster/lc_3/in_0

T_20_18_wire_logic_cluster/lc_0/out
T_19_17_lc_trk_g2_0
T_19_17_input_2_6
T_19_17_wire_logic_cluster/lc_6/in_2

End 

Net : arses.un2_counter_cry_4
T_15_23_wire_logic_cluster/lc_3/cout
T_15_23_wire_logic_cluster/lc_4/in_3

Net : arses.un2_counter_cry_3
T_15_23_wire_logic_cluster/lc_2/cout
T_15_23_wire_logic_cluster/lc_3/in_3

Net : arses.un2_counter_cry_2
T_15_23_wire_logic_cluster/lc_1/cout
T_15_23_wire_logic_cluster/lc_2/in_3

Net : arses.un2_counter_cry_1
T_15_23_wire_logic_cluster/lc_0/cout
T_15_23_wire_logic_cluster/lc_1/in_3

Net : debouncedn.counter19_cascade_
T_24_16_wire_logic_cluster/lc_3/ltout
T_24_16_wire_logic_cluster/lc_4/in_2

End 

Net : debouncedn.un3_counter_1_cry_3
T_24_17_wire_logic_cluster/lc_2/cout
T_24_17_wire_logic_cluster/lc_3/in_3

End 

Net : debounceconsolereset.un3_counter_1_cry_3
T_20_17_wire_logic_cluster/lc_2/cout
T_20_17_wire_logic_cluster/lc_3/in_3

End 

Net : debounceconsolereset.un3_counter_1_cry_2
T_20_17_wire_logic_cluster/lc_1/cout
T_20_17_wire_logic_cluster/lc_2/in_3

Net : debouncedn.un3_counter_1_cry_2
T_24_17_wire_logic_cluster/lc_1/cout
T_24_17_wire_logic_cluster/lc_2/in_3

Net : debouncedconsolereset
T_19_19_wire_logic_cluster/lc_4/out
T_19_19_lc_trk_g1_4
T_19_19_wire_logic_cluster/lc_4/in_3

T_19_19_wire_logic_cluster/lc_4/out
T_19_11_sp12_v_t_23
T_20_11_sp12_h_l_0
T_27_11_sp4_h_l_9
T_30_7_sp4_v_t_38
T_29_8_lc_trk_g2_6
T_29_8_wire_logic_cluster/lc_2/in_0

T_19_19_wire_logic_cluster/lc_4/out
T_19_11_sp12_v_t_23
T_20_11_sp12_h_l_0
T_29_11_sp4_h_l_11
T_32_7_sp4_v_t_46
T_32_3_sp4_v_t_42
T_32_6_lc_trk_g0_2
T_32_6_wire_logic_cluster/lc_5/in_3

T_19_19_wire_logic_cluster/lc_4/out
T_19_11_sp12_v_t_23
T_20_11_sp12_h_l_0
T_29_11_sp4_h_l_11
T_32_7_sp4_v_t_46
T_32_3_sp4_v_t_42
T_33_3_span4_horz_7
T_32_3_lc_trk_g1_7
T_32_3_wire_logic_cluster/lc_3/in_3

End 

Net : debouncedconsolereset_i
T_29_8_wire_logic_cluster/lc_2/out
T_30_8_sp4_h_l_4
T_29_4_sp4_v_t_44
T_29_7_lc_trk_g0_4
T_29_7_wire_logic_cluster/lc_5/s_r

T_29_8_wire_logic_cluster/lc_2/out
T_30_8_sp4_h_l_4
T_29_4_sp4_v_t_44
T_29_7_lc_trk_g0_4
T_29_7_wire_logic_cluster/lc_5/s_r

T_29_8_wire_logic_cluster/lc_2/out
T_30_8_sp4_h_l_4
T_29_4_sp4_v_t_44
T_29_7_lc_trk_g0_4
T_29_7_wire_logic_cluster/lc_5/s_r

T_29_8_wire_logic_cluster/lc_2/out
T_30_8_sp4_h_l_4
T_29_4_sp4_v_t_44
T_29_7_lc_trk_g0_4
T_29_7_wire_logic_cluster/lc_5/s_r

T_29_8_wire_logic_cluster/lc_2/out
T_30_8_sp4_h_l_4
T_29_4_sp4_v_t_44
T_29_7_lc_trk_g0_4
T_29_7_wire_logic_cluster/lc_5/s_r

T_29_8_wire_logic_cluster/lc_2/out
T_30_8_sp4_h_l_4
T_29_4_sp4_v_t_44
T_29_7_lc_trk_g0_4
T_29_7_wire_logic_cluster/lc_5/s_r

T_29_8_wire_logic_cluster/lc_2/out
T_30_8_sp4_h_l_4
T_29_4_sp4_v_t_44
T_29_7_lc_trk_g0_4
T_29_7_wire_logic_cluster/lc_5/s_r

T_29_8_wire_logic_cluster/lc_2/out
T_30_8_sp4_h_l_4
T_29_4_sp4_v_t_44
T_29_7_lc_trk_g0_4
T_29_7_wire_logic_cluster/lc_5/s_r

T_29_8_wire_logic_cluster/lc_2/out
T_30_7_sp4_v_t_37
T_30_8_lc_trk_g3_5
T_30_8_wire_logic_cluster/lc_5/s_r

T_29_8_wire_logic_cluster/lc_2/out
T_30_5_sp4_v_t_45
T_30_6_lc_trk_g3_5
T_30_6_wire_logic_cluster/lc_5/s_r

End 

Net : deldn_c
T_10_33_wire_io_cluster/io_1/D_IN_0
T_10_27_sp12_v_t_23
T_10_15_sp12_v_t_23
T_11_15_sp12_h_l_0
T_20_15_sp4_h_l_11
T_24_15_sp4_h_l_7
T_27_11_sp4_v_t_42
T_26_12_lc_trk_g3_2
T_26_12_wire_logic_cluster/lc_6/in_1

End 

Net : delup_c
T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_21_sp12_v_t_23
T_27_21_sp12_h_l_0
T_26_21_sp4_h_l_1
T_29_17_sp4_v_t_36
T_28_18_lc_trk_g2_4
T_28_18_wire_logic_cluster/lc_5/in_1

End 

Net : CONSTANT_ONE_NET
T_26_25_wire_logic_cluster/lc_2/out
T_27_25_sp4_h_l_4
T_26_25_sp4_v_t_41
T_26_29_sp4_v_t_42
T_22_33_span4_horz_r_1
T_22_33_lc_trk_g0_1
T_22_33_wire_io_cluster/io_1/D_OUT_0

T_26_25_wire_logic_cluster/lc_2/out
T_27_25_sp4_h_l_4
T_26_25_sp4_v_t_41
T_26_29_sp4_v_t_42
T_22_33_span4_horz_r_1
T_18_33_span4_horz_r_1
T_14_33_span4_horz_r_1
T_17_33_lc_trk_g1_5
T_17_33_wire_io_cluster/io_0/D_OUT_0

T_26_25_wire_logic_cluster/lc_2/out
T_21_25_sp12_h_l_0
T_32_13_sp12_v_t_23
T_32_13_sp4_v_t_45
T_33_13_span4_horz_1
T_33_9_span4_vert_t_12
T_33_10_lc_trk_g0_4
T_33_10_wire_io_cluster/io_1/OUT_ENB

T_26_25_wire_logic_cluster/lc_2/out
T_21_25_sp12_h_l_0
T_32_13_sp12_v_t_23
T_32_13_sp4_v_t_45
T_33_13_span4_horz_1
T_33_9_span4_vert_t_12
T_33_5_span4_vert_t_12
T_31_5_sp4_h_l_1
T_33_5_lc_trk_g0_1
T_33_5_wire_io_cluster/io_0/OUT_ENB

End 

Net : arse.un1_io_0_1_g
T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_32_3_wire_logic_cluster/lc_3/clk

End 

Net : arse.divseven.io_0_D_IN_0
T_33_10_wire_io_cluster/io_1/D_IN_0
T_31_10_sp12_h_l_0
T_19_10_sp12_h_l_0
T_18_10_sp12_v_t_23
T_18_22_sp12_v_t_23
T_18_26_sp4_v_t_41
T_18_30_sp4_v_t_37
T_14_33_span4_horz_r_2
T_16_33_lc_trk_g1_2
T_16_33_wire_gbuf/in

End 

Net : arse.apusynclatchedZ0
T_32_3_wire_logic_cluster/lc_3/out
T_32_3_lc_trk_g1_3
T_32_3_wire_logic_cluster/lc_3/in_1

T_32_3_wire_logic_cluster/lc_3/out
T_32_3_sp4_h_l_11
T_31_3_sp4_v_t_40
T_30_7_lc_trk_g1_5
T_30_7_wire_logic_cluster/lc_2/in_0

T_32_3_wire_logic_cluster/lc_3/out
T_32_3_sp4_h_l_11
T_31_3_sp4_v_t_40
T_30_7_lc_trk_g1_5
T_30_7_wire_logic_cluster/lc_5/in_1

T_32_3_wire_logic_cluster/lc_3/out
T_32_3_sp4_h_l_11
T_31_3_sp4_v_t_40
T_28_7_sp4_h_l_5
T_29_7_lc_trk_g3_5
T_29_7_input_2_0
T_29_7_wire_logic_cluster/lc_0/in_2

T_32_3_wire_logic_cluster/lc_3/out
T_32_3_sp4_h_l_11
T_31_3_sp4_v_t_40
T_28_7_sp4_h_l_5
T_29_7_lc_trk_g2_5
T_29_7_wire_logic_cluster/lc_0/in_3

End 

Net : apusync_c
T_33_2_wire_io_cluster/io_0/D_IN_0
T_32_3_lc_trk_g1_0
T_32_3_wire_logic_cluster/lc_3/in_0

End 

Net : consolereset_c
T_11_33_wire_io_cluster/io_1/D_IN_0
T_11_31_sp12_v_t_23
T_11_19_sp12_v_t_23
T_12_19_sp12_h_l_0
T_19_19_lc_trk_g0_0
T_19_19_wire_logic_cluster/lc_4/in_0

End 

Net : lcol1_c
T_23_30_wire_logic_cluster/lc_3/out
T_23_30_sp4_h_l_11
T_27_30_sp4_h_l_2
T_30_30_sp4_v_t_39
T_30_33_lc_trk_g0_7
T_30_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : lcol2_c
T_23_31_wire_logic_cluster/lc_7/out
T_24_29_sp4_v_t_42
T_24_33_span4_horz_r_1
T_27_33_lc_trk_g1_5
T_27_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : lcol3_c
T_16_31_wire_logic_cluster/lc_3/out
T_16_30_sp4_v_t_38
T_16_33_lc_trk_g1_6
T_16_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : lcol4_c
T_15_31_wire_logic_cluster/lc_0/out
T_15_31_sp4_h_l_5
T_11_31_sp4_h_l_1
T_10_31_sp4_v_t_36
T_6_33_span4_horz_r_0
T_8_33_lc_trk_g1_0
T_8_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : leds_1_i_0_2
T_19_17_wire_logic_cluster/lc_1/out
T_19_14_sp12_v_t_22
T_19_26_sp12_v_t_22
T_19_29_sp4_v_t_42
T_15_33_span4_horz_r_1
T_11_33_span4_horz_r_1
T_13_33_lc_trk_g0_1
T_13_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : leds_1_i_0_3
T_19_17_wire_logic_cluster/lc_7/out
T_17_17_sp12_h_l_1
T_16_17_sp12_v_t_22
T_16_26_sp4_v_t_36
T_13_30_sp4_h_l_6
T_12_30_sp4_v_t_37
T_8_33_span4_horz_r_2
T_11_33_lc_trk_g0_6
T_11_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : leds_1_i_1
T_16_18_wire_logic_cluster/lc_7/out
T_15_18_sp4_h_l_6
T_14_18_sp4_v_t_37
T_14_22_sp4_v_t_38
T_14_26_sp4_v_t_46
T_14_30_sp4_v_t_39
T_14_33_lc_trk_g0_7
T_14_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : leds_1_i_2
T_22_16_wire_logic_cluster/lc_1/out
T_18_16_sp12_h_l_1
T_6_16_sp12_h_l_1
T_5_16_sp12_v_t_22
T_5_28_sp12_v_t_22
T_5_33_lc_trk_g0_6
T_5_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : leds_1_i_3
T_18_17_wire_logic_cluster/lc_3/out
T_18_8_sp12_v_t_22
T_7_20_sp12_h_l_1
T_6_20_sp12_v_t_22
T_6_29_sp4_v_t_36
T_2_33_span4_horz_r_0
T_4_33_lc_trk_g0_0
T_4_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : masterreset_c
T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_23_sp12_v_t_23
T_17_23_sp12_h_l_0
T_20_23_sp4_h_l_5
T_19_19_sp4_v_t_40
T_19_20_lc_trk_g3_0
T_19_20_wire_logic_cluster/lc_2/in_1

T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_23_sp12_v_t_23
T_17_23_sp12_h_l_0
T_16_23_lc_trk_g1_0
T_16_23_wire_logic_cluster/lc_6/in_1

T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_31_sp12_v_t_23
T_28_19_sp12_v_t_23
T_28_7_sp12_v_t_23
T_28_10_lc_trk_g3_3
T_28_10_wire_logic_cluster/lc_2/in_0

T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_31_sp12_v_t_23
T_28_19_sp12_v_t_23
T_17_19_sp12_h_l_0
T_19_19_lc_trk_g0_7
T_19_19_wire_logic_cluster/lc_6/in_1

T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_31_sp12_v_t_23
T_28_19_sp12_v_t_23
T_17_19_sp12_h_l_0
T_19_19_lc_trk_g0_7
T_19_19_input_2_3
T_19_19_wire_logic_cluster/lc_3/in_2

T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_27_sp12_v_t_23
T_17_27_sp12_h_l_0
T_5_27_sp12_h_l_0
T_4_15_sp12_v_t_23
T_4_15_sp4_v_t_45
T_3_16_lc_trk_g3_5
T_3_16_wire_logic_cluster/lc_6/in_0

T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_27_sp12_v_t_23
T_28_15_sp12_v_t_23
T_28_3_sp12_v_t_23
T_28_3_sp4_v_t_45
T_25_3_sp4_h_l_8
T_21_3_sp4_h_l_8
T_20_0_span4_vert_25
T_20_0_lc_trk_g0_1
T_16_0_wire_pll/RESET

End 

Net : masterreset_c_i
T_3_16_wire_logic_cluster/lc_6/out
T_0_16_span4_horz_9
T_0_16_lc_trk_g0_1
T_0_16_wire_gbuf/in

End 

Net : masterreset_c_i_g
T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_27_10_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_27_10_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_27_10_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_27_10_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_27_10_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_27_10_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_27_10_wire_logic_cluster/lc_5/s_r

End 

Net : altreset_c
T_33_1_wire_io_cluster/io_1/D_IN_0
T_23_1_sp12_h_l_0
T_22_1_sp12_v_t_23
T_22_13_sp12_v_t_23
T_22_15_sp4_v_t_43
T_19_19_sp4_h_l_6
T_19_19_lc_trk_g0_3
T_19_19_wire_logic_cluster/lc_4/in_1

End 

Net : PLLOUTCORE_g
T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_33_10_wire_io_cluster/io_0/outclk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_32_10_wire_logic_cluster/lc_3/clk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_32_9_wire_logic_cluster/lc_3/clk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_32_8_wire_logic_cluster/lc_3/clk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_32_8_wire_logic_cluster/lc_3/clk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_32_8_wire_logic_cluster/lc_3/clk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_31_8_wire_logic_cluster/lc_3/clk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_32_7_wire_logic_cluster/lc_3/clk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_33_5_wire_io_cluster/io_0/outclk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_33_5_wire_io_cluster/io_0/outclk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_30_8_wire_logic_cluster/lc_3/clk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_31_7_wire_logic_cluster/lc_3/clk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_31_7_wire_logic_cluster/lc_3/clk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_32_6_wire_logic_cluster/lc_3/clk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_33_4_wire_io_cluster/io_0/outclk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_31_6_wire_logic_cluster/lc_3/clk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_29_7_wire_logic_cluster/lc_3/clk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_30_6_wire_logic_cluster/lc_3/clk

End 

Net : PACKAGEPIN_0_c_g
T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_16_1_glb2local_0
T_16_1_lc_trk_g0_4
T_16_1_wire_logic_cluster/lc_6/in_0

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_14_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_16_18_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_16_18_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_16_18_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_20_16_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_18_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_18_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_20_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_20_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_27_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_27_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_27_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_27_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_27_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_27_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_27_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_19_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_19_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_19_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_22_16_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_26_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_27_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_28_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_20_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_19_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_24_16_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_16_23_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_23_18_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_24_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_24_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_23_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_23_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_23_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_23_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_23_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_23_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_23_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_16_24_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_24_18_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_24_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_24_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_24_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_24_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_24_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_24_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_28_18_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_16_31_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_31_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_23_30_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_23_31_wire_logic_cluster/lc_3/clk

End 

Net : top_pll_nrtthrth.PLLOUTCORE
T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_17_15_sp12_h_l_0
T_22_15_sp4_h_l_7
T_26_15_sp4_h_l_3
T_30_15_sp4_h_l_6
T_33_15_span4_vert_t_15
T_33_16_lc_trk_g0_7
T_33_16_wire_gbuf/in

End 

Net : GB_BUFFER_PACKAGEPIN_0_c_g_THRU_CO
T_16_1_wire_logic_cluster/lc_6/out
T_17_0_span4_vert_13
T_13_0_span4_horz_r_2
T_13_0_lc_trk_g1_2
T_16_0_wire_pll/REFERENCECLK

End 

Net : leds_1_i_0_1
T_20_16_wire_logic_cluster/lc_3/out
T_14_16_sp12_h_l_1
T_25_16_sp12_v_t_22
T_25_28_sp12_v_t_22
T_25_33_lc_trk_g0_6
T_25_33_wire_io_cluster/io_0/D_OUT_0

End 

