// Seed: 1119222062
module module_0 (
    input wire id_0,
    input wire id_1,
    output tri0 id_2,
    input supply1 id_3,
    input wor id_4,
    input supply0 id_5,
    input wand id_6,
    input supply0 id_7,
    output wand id_8,
    output tri id_9,
    input tri1 id_10,
    output supply1 id_11,
    output tri1 id_12,
    input wire id_13,
    input wire id_14,
    input supply1 id_15,
    output tri0 id_16,
    input tri0 id_17,
    output tri1 id_18,
    output tri0 id_19,
    output tri id_20,
    input tri id_21,
    input uwire id_22,
    output uwire id_23,
    input wire id_24,
    input supply1 id_25,
    input supply1 id_26,
    input supply0 id_27,
    output supply0 id_28,
    output wor id_29,
    output wire id_30,
    output supply1 id_31,
    output wor id_32,
    input tri0 id_33,
    input uwire id_34
);
  initial #id_36 id_23 = -1;
  assign id_11 = -1'h0;
  assign id_23 = -1;
  id_37(
      id_11, 1, -1, id_20
  );
  wire id_38;
  assign id_19 = 1'b0;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input wor id_0,
    output tri void id_1,
    input supply1 id_2,
    output supply1 id_3,
    input tri0 id_4
);
  wire id_6;
  tri id_7, id_8;
  wire  id_9;
  uwire id_10;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_4,
      id_4,
      id_0,
      id_0,
      id_4,
      id_1,
      id_1,
      id_0,
      id_3,
      id_3,
      id_2,
      id_4,
      id_2,
      id_3,
      id_2,
      id_3,
      id_1,
      id_3,
      id_0,
      id_2,
      id_3,
      id_0,
      id_4,
      id_0,
      id_0,
      id_3,
      id_1,
      id_1,
      id_3,
      id_1,
      id_2,
      id_4
  );
  wire id_11, id_12;
  assign id_7 = 1;
  assign id_8 = id_10;
  wire id_13;
endmodule
