{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526916655385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526916655385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 21 17:30:55 2018 " "Processing started: Mon May 21 17:30:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526916655385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526916655385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_sisa -c test_sisa " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_sisa -c test_sisa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526916655385 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1526916657658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interrupt_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interrupt_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt_controller-Structure " "Found design unit 1: interrupt_controller-Structure" {  } { { "interrupt_controller.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/interrupt_controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658269 ""} { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "interrupt_controller.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/interrupt_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916658269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display7-Structure " "Found design unit 1: Display7-Structure" {  } { { "display16.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/display16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658272 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display7 " "Found entity 1: Display7" {  } { { "display16.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/display16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916658272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-vga_sync_arch " "Found design unit 1: vga_sync-vga_sync_arch" {  } { { "vga_sync.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/vga_sync.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658275 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/vga_sync.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916658275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ram_dual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_ram_dual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_ram_dual-vga_ram_dual_arch " "Found design unit 1: vga_ram_dual-vga_ram_dual_arch" {  } { { "vga_ram_dual.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/vga_ram_dual.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658279 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_ram_dual " "Found entity 1: vga_ram_dual" {  } { { "vga_ram_dual.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/vga_ram_dual.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916658279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_font_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_font_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_font_rom-vga_font_rom_arch " "Found design unit 1: vga_font_rom-vga_font_rom_arch" {  } { { "vga_font_rom.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/vga_font_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658286 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_font_rom " "Found entity 1: vga_font_rom" {  } { { "vga_font_rom.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/vga_font_rom.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916658286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-vga_controller_rtl " "Found design unit 1: vga_controller-vga_controller_rtl" {  } { { "vga_controller.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/vga_controller.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658289 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/vga_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916658289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidad_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidad_control-Structure " "Found design unit 1: unidad_control-Structure" {  } { { "unidad_control.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/unidad_control.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658294 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidad_control " "Found entity 1: unidad_control" {  } { { "unidad_control.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/unidad_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916658294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sramcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sramcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAMController-comportament " "Found design unit 1: SRAMController-comportament" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658300 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAMController " "Found entity 1: SRAMController" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916658300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sisa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sisa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sisa-Structure " "Found design unit 1: sisa-Structure" {  } { { "sisa.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/sisa.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658306 ""} { "Info" "ISGN_ENTITY_NAME" "1 sisa " "Found entity 1: sisa" {  } { { "sisa.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/sisa.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916658306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 6 3 " "Found 6 design units, including 3 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-Structure " "Found design unit 1: regfile-Structure" {  } { { "regfile.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/regfile.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658311 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 system_regfile-Structure " "Found design unit 2: system_regfile-Structure" {  } { { "regfile.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/regfile.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658311 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 generalp_regfile-Structure " "Found design unit 3: generalp_regfile-Structure" {  } { { "regfile.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/regfile.vhd" 249 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658311 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/regfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658311 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_regfile " "Found entity 2: system_regfile" {  } { { "regfile.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/regfile.vhd" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658311 ""} { "Info" "ISGN_ENTITY_NAME" "3 generalp_regfile " "Found entity 3: generalp_regfile" {  } { { "regfile.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/regfile.vhd" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916658311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard_interface-trans " "Found design unit 1: ps2_keyboard_interface-trans" {  } { { "ps2_keyboard.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/ps2_keyboard.vhd" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658318 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard_interface " "Found entity 1: ps2_keyboard_interface" {  } { { "ps2_keyboard.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/ps2_keyboard.vhd" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916658318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc-Structure " "Found design unit 1: proc-Structure" {  } { { "proc.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/proc.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658324 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/proc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916658324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi-Structure " "Found design unit 1: multi-Structure" {  } { { "multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/multi.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658330 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/multi.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916658330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorycontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memorycontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryController-comportament " "Found design unit 1: MemoryController-comportament" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/MemoryController.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658333 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryController " "Found entity 1: MemoryController" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/MemoryController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916658333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard_controller-Behavioral " "Found design unit 1: keyboard_controller-Behavioral" {  } { { "keyboard_controller.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/keyboard_controller.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658337 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard_controller " "Found entity 1: keyboard_controller" {  } { { "keyboard_controller.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/keyboard_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916658337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-Structure " "Found design unit 1: datapath-Structure" {  } { { "datapath.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/datapath.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658342 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916658342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_l-Structure " "Found design unit 1: control_l-Structure" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658346 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_l " "Found entity 1: control_l" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916658346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladoresio.vhd 4 2 " "Found 4 design units, including 2 entities, in source file controladoresio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controladores_IO-Structure " "Found design unit 1: controladores_IO-Structure" {  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658351 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 counter_ms-Structure " "Found design unit 2: counter_ms-Structure" {  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 241 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658351 ""} { "Info" "ISGN_ENTITY_NAME" "1 controladores_IO " "Found entity 1: controladores_IO" {  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658351 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_ms " "Found entity 2: counter_ms" {  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916658351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Structure " "Found design unit 1: alu-Structure" {  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658357 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916658357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_controllers.vhd 10 5 " "Found 10 design units, including 5 entities, in source file input_controllers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_controllers-Structure " "Found design unit 1: input_controllers-Structure" {  } { { "input_controllers.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/input_controllers.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658362 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pulsadores-Structure " "Found design unit 2: pulsadores-Structure" {  } { { "input_controllers.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/input_controllers.vhd" 144 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658362 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 interruptores-Structure " "Found design unit 3: interruptores-Structure" {  } { { "input_controllers.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/input_controllers.vhd" 210 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658362 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 timer-Structure " "Found design unit 4: timer-Structure" {  } { { "input_controllers.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/input_controllers.vhd" 272 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658362 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 keyboard_controller_intr-Structure " "Found design unit 5: keyboard_controller_intr-Structure" {  } { { "input_controllers.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/input_controllers.vhd" 327 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658362 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_controllers " "Found entity 1: input_controllers" {  } { { "input_controllers.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/input_controllers.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658362 ""} { "Info" "ISGN_ENTITY_NAME" "2 pulsadores " "Found entity 2: pulsadores" {  } { { "input_controllers.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/input_controllers.vhd" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658362 ""} { "Info" "ISGN_ENTITY_NAME" "3 interruptores " "Found entity 3: interruptores" {  } { { "input_controllers.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/input_controllers.vhd" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658362 ""} { "Info" "ISGN_ENTITY_NAME" "4 timer " "Found entity 4: timer" {  } { { "input_controllers.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/input_controllers.vhd" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658362 ""} { "Info" "ISGN_ENTITY_NAME" "5 keyboard_controller_intr " "Found entity 5: keyboard_controller_intr" {  } { { "input_controllers.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/input_controllers.vhd" 314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916658362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exception_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exception_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exception_controller-Structure " "Found design unit 1: exception_controller-Structure" {  } { { "exception_controller.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/exception_controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658366 ""} { "Info" "ISGN_ENTITY_NAME" "1 exception_controller " "Found entity 1: exception_controller" {  } { { "exception_controller.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/exception_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916658366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916658366 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sisa " "Elaborating entity \"sisa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1526916658854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:proc0 " "Elaborating entity \"proc\" for hierarchy \"proc:proc0\"" {  } { { "sisa.vhd" "proc0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/sisa.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916658859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidad_control proc:proc0\|unidad_control:unidad_control0 " "Elaborating entity \"unidad_control\" for hierarchy \"proc:proc0\|unidad_control:unidad_control0\"" {  } { { "proc.vhd" "unidad_control0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/proc.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916658863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_l proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0 " "Elaborating entity \"control_l\" for hierarchy \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\"" {  } { { "unidad_control.vhd" "control_l0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/unidad_control.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916658868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi proc:proc0\|unidad_control:unidad_control0\|multi:multi0 " "Elaborating entity \"multi\" for hierarchy \"proc:proc0\|unidad_control:unidad_control0\|multi:multi0\"" {  } { { "unidad_control.vhd" "multi0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/unidad_control.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916658874 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state multi.vhd(67) " "VHDL Process Statement warning at multi.vhd(67): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/multi.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526916658876 "|sisa|proc:proc0|unidad_control:unidad_control0|multi:multi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[0\] multi.vhd(103) " "Inferred latch for \"alu_op\[0\]\" at multi.vhd(103)" {  } { { "multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/multi.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658876 "|sisa|proc:proc0|unidad_control:unidad_control0|multi:multi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[1\] multi.vhd(103) " "Inferred latch for \"alu_op\[1\]\" at multi.vhd(103)" {  } { { "multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/multi.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658877 "|sisa|proc:proc0|unidad_control:unidad_control0|multi:multi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[2\] multi.vhd(103) " "Inferred latch for \"alu_op\[2\]\" at multi.vhd(103)" {  } { { "multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/multi.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658877 "|sisa|proc:proc0|unidad_control:unidad_control0|multi:multi0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath proc:proc0\|datapath:datapath0 " "Elaborating entity \"datapath\" for hierarchy \"proc:proc0\|datapath:datapath0\"" {  } { { "proc.vhd" "datapath0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/proc.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916658880 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mux_dreg_pcup datapath.vhd(87) " "Verilog HDL or VHDL warning at datapath.vhd(87): object \"mux_dreg_pcup\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/datapath.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526916658882 "|sisa|proc:proc0|datapath:datapath0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu proc:proc0\|datapath:datapath0\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"proc:proc0\|datapath:datapath0\|alu:alu0\"" {  } { { "datapath.vhd" "alu0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/datapath.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916658884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile proc:proc0\|datapath:datapath0\|regfile:regfile0 " "Elaborating entity \"regfile\" for hierarchy \"proc:proc0\|datapath:datapath0\|regfile:regfile0\"" {  } { { "datapath.vhd" "regfile0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/datapath.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916658888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_regfile proc:proc0\|datapath:datapath0\|regfile:regfile0\|system_regfile:system_regfile0 " "Elaborating entity \"system_regfile\" for hierarchy \"proc:proc0\|datapath:datapath0\|regfile:regfile0\|system_regfile:system_regfile0\"" {  } { { "regfile.vhd" "system_regfile0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/regfile.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916658891 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs_sys regfile.vhd(166) " "VHDL Process Statement warning at regfile.vhd(166): signal \"regs_sys\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/regfile.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526916658894 "|sisa|proc:proc0|datapath:datapath0|regfile:regfile0|system_regfile:system_regfile0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generalp_regfile proc:proc0\|datapath:datapath0\|regfile:regfile0\|generalp_regfile:generalp_regfile0 " "Elaborating entity \"generalp_regfile\" for hierarchy \"proc:proc0\|datapath:datapath0\|regfile:regfile0\|generalp_regfile:generalp_regfile0\"" {  } { { "regfile.vhd" "generalp_regfile0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/regfile.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916658896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryController MemoryController:mem_ctrl0 " "Elaborating entity \"MemoryController\" for hierarchy \"MemoryController:mem_ctrl0\"" {  } { { "sisa.vhd" "mem_ctrl0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/sisa.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916658900 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "instr_memory_limit MemoryController.vhd(58) " "VHDL Signal Declaration warning at MemoryController.vhd(58): used explicit default value for signal \"instr_memory_limit\" because signal was never assigned a value" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/MemoryController.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1526916658901 "|sisa|MemoryController:mem_ctrl0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_lower_limit MemoryController.vhd(59) " "VHDL Signal Declaration warning at MemoryController.vhd(59): used explicit default value for signal \"vga_lower_limit\" because signal was never assigned a value" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/MemoryController.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1526916658901 "|sisa|MemoryController:mem_ctrl0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_upper_limit MemoryController.vhd(60) " "VHDL Signal Declaration warning at MemoryController.vhd(60): used explicit default value for signal \"vga_upper_limit\" because signal was never assigned a value" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/MemoryController.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1526916658901 "|sisa|MemoryController:mem_ctrl0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sys_lower_limit MemoryController.vhd(62) " "VHDL Signal Declaration warning at MemoryController.vhd(62): used explicit default value for signal \"sys_lower_limit\" because signal was never assigned a value" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/MemoryController.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1526916658902 "|sisa|MemoryController:mem_ctrl0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sys_upper_limit MemoryController.vhd(63) " "VHDL Signal Declaration warning at MemoryController.vhd(63): used explicit default value for signal \"sys_upper_limit\" because signal was never assigned a value" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/MemoryController.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1526916658902 "|sisa|MemoryController:mem_ctrl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAMController MemoryController:mem_ctrl0\|SRAMController:controller0 " "Elaborating entity \"SRAMController\" for hierarchy \"MemoryController:mem_ctrl0\|SRAMController:controller0\"" {  } { { "MemoryController.vhd" "controller0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/MemoryController.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916658903 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WR SRAMController.vhd(59) " "VHDL Process Statement warning at SRAMController.vhd(59): signal \"WR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526916658905 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataToWrite0 SRAMController.vhd(60) " "VHDL Process Statement warning at SRAMController.vhd(60): signal \"dataToWrite0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526916658905 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_m SRAMController.vhd(69) " "VHDL Process Statement warning at SRAMController.vhd(69): signal \"byte_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526916658905 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(70) " "VHDL Process Statement warning at SRAMController.vhd(70): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526916658905 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(71) " "VHDL Process Statement warning at SRAMController.vhd(71): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526916658905 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_m SRAMController.vhd(80) " "VHDL Process Statement warning at SRAMController.vhd(80): signal \"byte_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526916658905 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(81) " "VHDL Process Statement warning at SRAMController.vhd(81): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526916658905 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(82) " "VHDL Process Statement warning at SRAMController.vhd(82): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526916658906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WR SRAMController.vhd(93) " "VHDL Process Statement warning at SRAMController.vhd(93): signal \"WR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526916658906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_m SRAMController.vhd(96) " "VHDL Process Statement warning at SRAMController.vhd(96): signal \"byte_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526916658906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(96) " "VHDL Process Statement warning at SRAMController.vhd(96): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526916658906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SRAM_DQ SRAMController.vhd(100) " "VHDL Process Statement warning at SRAMController.vhd(100): signal \"SRAM_DQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526916658906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_m SRAMController.vhd(102) " "VHDL Process Statement warning at SRAMController.vhd(102): signal \"byte_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526916658906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(102) " "VHDL Process Statement warning at SRAMController.vhd(102): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526916658906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SRAM_DQ SRAMController.vhd(106) " "VHDL Process Statement warning at SRAMController.vhd(106): signal \"SRAM_DQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526916658906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SRAM_DQ SRAMController.vhd(108) " "VHDL Process Statement warning at SRAMController.vhd(108): signal \"SRAM_DQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526916658906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_WE_N SRAMController.vhd(48) " "VHDL Process Statement warning at SRAMController.vhd(48): inferring latch(es) for signal or variable \"SRAM_WE_N\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526916658906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_LB_N SRAMController.vhd(48) " "VHDL Process Statement warning at SRAMController.vhd(48): inferring latch(es) for signal or variable \"SRAM_LB_N\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526916658907 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_UB_N SRAMController.vhd(48) " "VHDL Process Statement warning at SRAMController.vhd(48): inferring latch(es) for signal or variable \"SRAM_UB_N\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526916658907 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_DQ SRAMController.vhd(48) " "VHDL Process Statement warning at SRAMController.vhd(48): inferring latch(es) for signal or variable \"SRAM_DQ\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526916658907 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_ext SRAMController.vhd(48) " "VHDL Process Statement warning at SRAMController.vhd(48): inferring latch(es) for signal or variable \"data_ext\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526916658907 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[0\] SRAMController.vhd(48) " "Inferred latch for \"data_ext\[0\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658907 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[1\] SRAMController.vhd(48) " "Inferred latch for \"data_ext\[1\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658907 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[2\] SRAMController.vhd(48) " "Inferred latch for \"data_ext\[2\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658907 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[3\] SRAMController.vhd(48) " "Inferred latch for \"data_ext\[3\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658907 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[4\] SRAMController.vhd(48) " "Inferred latch for \"data_ext\[4\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658907 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[5\] SRAMController.vhd(48) " "Inferred latch for \"data_ext\[5\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658907 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[6\] SRAMController.vhd(48) " "Inferred latch for \"data_ext\[6\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658907 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[7\] SRAMController.vhd(48) " "Inferred latch for \"data_ext\[7\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658907 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[8\] SRAMController.vhd(48) " "Inferred latch for \"data_ext\[8\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658907 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[9\] SRAMController.vhd(48) " "Inferred latch for \"data_ext\[9\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658907 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[10\] SRAMController.vhd(48) " "Inferred latch for \"data_ext\[10\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658908 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[11\] SRAMController.vhd(48) " "Inferred latch for \"data_ext\[11\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658908 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[12\] SRAMController.vhd(48) " "Inferred latch for \"data_ext\[12\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658908 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[13\] SRAMController.vhd(48) " "Inferred latch for \"data_ext\[13\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658908 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[14\] SRAMController.vhd(48) " "Inferred latch for \"data_ext\[14\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658908 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[15\] SRAMController.vhd(48) " "Inferred latch for \"data_ext\[15\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658908 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[0\] SRAMController.vhd(48) " "Inferred latch for \"SRAM_DQ\[0\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658908 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[1\] SRAMController.vhd(48) " "Inferred latch for \"SRAM_DQ\[1\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658908 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[2\] SRAMController.vhd(48) " "Inferred latch for \"SRAM_DQ\[2\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658908 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[3\] SRAMController.vhd(48) " "Inferred latch for \"SRAM_DQ\[3\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658908 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[4\] SRAMController.vhd(48) " "Inferred latch for \"SRAM_DQ\[4\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658908 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[5\] SRAMController.vhd(48) " "Inferred latch for \"SRAM_DQ\[5\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658908 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[6\] SRAMController.vhd(48) " "Inferred latch for \"SRAM_DQ\[6\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658908 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[7\] SRAMController.vhd(48) " "Inferred latch for \"SRAM_DQ\[7\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658908 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[8\] SRAMController.vhd(48) " "Inferred latch for \"SRAM_DQ\[8\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658908 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[9\] SRAMController.vhd(48) " "Inferred latch for \"SRAM_DQ\[9\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658908 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[10\] SRAMController.vhd(48) " "Inferred latch for \"SRAM_DQ\[10\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658909 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[11\] SRAMController.vhd(48) " "Inferred latch for \"SRAM_DQ\[11\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658909 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[12\] SRAMController.vhd(48) " "Inferred latch for \"SRAM_DQ\[12\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658909 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[13\] SRAMController.vhd(48) " "Inferred latch for \"SRAM_DQ\[13\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658909 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[14\] SRAMController.vhd(48) " "Inferred latch for \"SRAM_DQ\[14\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658909 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[15\] SRAMController.vhd(48) " "Inferred latch for \"SRAM_DQ\[15\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658909 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_UB_N SRAMController.vhd(48) " "Inferred latch for \"SRAM_UB_N\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658909 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_LB_N SRAMController.vhd(48) " "Inferred latch for \"SRAM_LB_N\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658909 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_WE_N SRAMController.vhd(48) " "Inferred latch for \"SRAM_WE_N\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658909 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladores_IO controladores_IO:controladores_IO0 " "Elaborating entity \"controladores_IO\" for hierarchy \"controladores_IO:controladores_IO0\"" {  } { { "sisa.vhd" "controladores_IO0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/sisa.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916658912 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[0\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[0\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658951 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[1\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[1\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658951 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[2\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[2\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658952 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[3\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[3\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658952 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[4\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[4\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658952 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[5\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[5\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658952 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[6\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[6\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658952 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[7\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[7\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658952 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[8\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[8\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658952 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[9\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[9\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658952 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[10\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[10\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658953 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[11\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[11\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658953 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[12\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[12\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658953 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[13\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[13\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658953 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[14\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[14\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658953 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[15\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[15\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658953 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_controller controladores_IO:controladores_IO0\|interrupt_controller:interrupt_controller0 " "Elaborating entity \"interrupt_controller\" for hierarchy \"controladores_IO:controladores_IO0\|interrupt_controller:interrupt_controller0\"" {  } { { "controladoresIO.vhd" "interrupt_controller0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916658957 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iid\[0\] interrupt_controller.vhd(73) " "Inferred latch for \"iid\[0\]\" at interrupt_controller.vhd(73)" {  } { { "interrupt_controller.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/interrupt_controller.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658958 "|sisa|controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iid\[1\] interrupt_controller.vhd(73) " "Inferred latch for \"iid\[1\]\" at interrupt_controller.vhd(73)" {  } { { "interrupt_controller.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/interrupt_controller.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658958 "|sisa|controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iid\[2\] interrupt_controller.vhd(73) " "Inferred latch for \"iid\[2\]\" at interrupt_controller.vhd(73)" {  } { { "interrupt_controller.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/interrupt_controller.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658958 "|sisa|controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iid\[3\] interrupt_controller.vhd(73) " "Inferred latch for \"iid\[3\]\" at interrupt_controller.vhd(73)" {  } { { "interrupt_controller.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/interrupt_controller.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658958 "|sisa|controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iid\[4\] interrupt_controller.vhd(73) " "Inferred latch for \"iid\[4\]\" at interrupt_controller.vhd(73)" {  } { { "interrupt_controller.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/interrupt_controller.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658958 "|sisa|controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iid\[5\] interrupt_controller.vhd(73) " "Inferred latch for \"iid\[5\]\" at interrupt_controller.vhd(73)" {  } { { "interrupt_controller.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/interrupt_controller.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658958 "|sisa|controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iid\[6\] interrupt_controller.vhd(73) " "Inferred latch for \"iid\[6\]\" at interrupt_controller.vhd(73)" {  } { { "interrupt_controller.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/interrupt_controller.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658958 "|sisa|controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iid\[7\] interrupt_controller.vhd(73) " "Inferred latch for \"iid\[7\]\" at interrupt_controller.vhd(73)" {  } { { "interrupt_controller.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/interrupt_controller.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658958 "|sisa|controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_controllers controladores_IO:controladores_IO0\|input_controllers:input_controllers0 " "Elaborating entity \"input_controllers\" for hierarchy \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\"" {  } { { "controladoresIO.vhd" "input_controllers0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916658961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_controller_intr controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|keyboard_controller_intr:keyboard_controller_intr0 " "Elaborating entity \"keyboard_controller_intr\" for hierarchy \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|keyboard_controller_intr:keyboard_controller_intr0\"" {  } { { "input_controllers.vhd" "keyboard_controller_intr0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/input_controllers.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916658965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_controller controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|keyboard_controller_intr:keyboard_controller_intr0\|keyboard_controller:keyboard_controller0 " "Elaborating entity \"keyboard_controller\" for hierarchy \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|keyboard_controller_intr:keyboard_controller_intr0\|keyboard_controller:keyboard_controller0\"" {  } { { "input_controllers.vhd" "keyboard_controller0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/input_controllers.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916658968 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_extended keyboard_controller.vhd(39) " "Verilog HDL or VHDL warning at keyboard_controller.vhd(39): object \"rx_extended\" assigned a value but never read" {  } { { "keyboard_controller.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/keyboard_controller.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526916658969 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_write_ack_o keyboard_controller.vhd(44) " "Verilog HDL or VHDL warning at keyboard_controller.vhd(44): object \"tx_write_ack_o\" assigned a value but never read" {  } { { "keyboard_controller.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/keyboard_controller.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526916658969 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_error_no_keyboard_ack keyboard_controller.vhd(45) " "Verilog HDL or VHDL warning at keyboard_controller.vhd(45): object \"tx_error_no_keyboard_ack\" assigned a value but never read" {  } { { "keyboard_controller.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/keyboard_controller.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526916658969 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_scan_code keyboard_controller.vhd(47) " "Verilog HDL or VHDL warning at keyboard_controller.vhd(47): object \"rx_scan_code\" assigned a value but never read" {  } { { "keyboard_controller.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/keyboard_controller.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526916658969 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_data_ready keyboard_controller.vhd(100) " "VHDL Process Statement warning at keyboard_controller.vhd(100): signal \"rx_data_ready\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_controller.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/keyboard_controller.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526916658969 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_released keyboard_controller.vhd(100) " "VHDL Process Statement warning at keyboard_controller.vhd(100): signal \"rx_released\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_controller.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/keyboard_controller.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526916658969 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_shift_key_on keyboard_controller.vhd(101) " "VHDL Process Statement warning at keyboard_controller.vhd(101): signal \"rx_shift_key_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_controller.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/keyboard_controller.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526916658969 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_ascii keyboard_controller.vhd(101) " "VHDL Process Statement warning at keyboard_controller.vhd(101): signal \"rx_ascii\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_controller.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/keyboard_controller.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526916658970 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_available keyboard_controller.vhd(96) " "VHDL Process Statement warning at keyboard_controller.vhd(96): inferring latch(es) for signal or variable \"data_available\", which holds its previous value in one or more paths through the process" {  } { { "keyboard_controller.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/keyboard_controller.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526916658970 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_available keyboard_controller.vhd(96) " "Inferred latch for \"data_available\" at keyboard_controller.vhd(96)" {  } { { "keyboard_controller.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/keyboard_controller.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526916658970 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard_interface controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|keyboard_controller_intr:keyboard_controller_intr0\|keyboard_controller:keyboard_controller0\|ps2_keyboard_interface:k0 " "Elaborating entity \"ps2_keyboard_interface\" for hierarchy \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|keyboard_controller_intr:keyboard_controller_intr0\|keyboard_controller:keyboard_controller0\|ps2_keyboard_interface:k0\"" {  } { { "keyboard_controller.vhd" "k0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/keyboard_controller.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916658972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulsadores controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|pulsadores:pulsadores0 " "Elaborating entity \"pulsadores\" for hierarchy \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|pulsadores:pulsadores0\"" {  } { { "input_controllers.vhd" "pulsadores0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/input_controllers.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916658978 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keys input_controllers.vhd(158) " "VHDL Process Statement warning at input_controllers.vhd(158): signal \"keys\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_controllers.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/input_controllers.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526916658979 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interruptores controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0 " "Elaborating entity \"interruptores\" for hierarchy \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\"" {  } { { "input_controllers.vhd" "interruptores0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/input_controllers.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916658980 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches input_controllers.vhd(222) " "VHDL Process Statement warning at input_controllers.vhd(222): signal \"switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_controllers.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/input_controllers.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526916658981 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|timer:timer0 " "Elaborating entity \"timer\" for hierarchy \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|timer:timer0\"" {  } { { "input_controllers.vhd" "timer0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/input_controllers.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916658983 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "boot input_controllers.vhd(283) " "VHDL Process Statement warning at input_controllers.vhd(283): signal \"boot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_controllers.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/input_controllers.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526916658984 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|timer:timer0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_ms controladores_IO:controladores_IO0\|counter_ms:counter_ms0 " "Elaborating entity \"counter_ms\" for hierarchy \"controladores_IO:controladores_IO0\|counter_ms:counter_ms0\"" {  } { { "controladoresIO.vhd" "counter_ms0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916658986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exception_controller exception_controller:exception_controller0 " "Elaborating entity \"exception_controller\" for hierarchy \"exception_controller:exception_controller0\"" {  } { { "sisa.vhd" "exception_controller0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/sisa.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916658990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_controller0 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_controller0\"" {  } { { "sisa.vhd" "vga_controller0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/sisa.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916658993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_controller:vga_controller0\|vga_sync:u_vga_sync " "Elaborating entity \"vga_sync\" for hierarchy \"vga_controller:vga_controller0\|vga_sync:u_vga_sync\"" {  } { { "vga_controller.vhd" "u_vga_sync" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/vga_controller.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916658996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_font_rom vga_controller:vga_controller0\|vga_font_rom:u_font_rom " "Elaborating entity \"vga_font_rom\" for hierarchy \"vga_controller:vga_controller0\|vga_font_rom:u_font_rom\"" {  } { { "vga_controller.vhd" "u_font_rom" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/vga_controller.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916658999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ram_dual vga_controller:vga_controller0\|vga_ram_dual:U_MonitorRam " "Elaborating entity \"vga_ram_dual\" for hierarchy \"vga_controller:vga_controller0\|vga_ram_dual:U_MonitorRam\"" {  } { { "vga_controller.vhd" "U_MonitorRam" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/vga_controller.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916659011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display7 Display7:display0 " "Elaborating entity \"Display7\" for hierarchy \"Display7:display0\"" {  } { { "sisa.vhd" "display0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/sisa.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916659015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ft14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ft14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ft14 " "Found entity 1: altsyncram_ft14" {  } { { "db/altsyncram_ft14.tdf" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/db/altsyncram_ft14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916661956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916661956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nhq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nhq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nhq1 " "Found entity 1: altsyncram_nhq1" {  } { { "db/altsyncram_nhq1.tdf" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/db/altsyncram_nhq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916662210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916662210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_coc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_coc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_coc " "Found entity 1: mux_coc" {  } { { "db/mux_coc.tdf" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/db/mux_coc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916662676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916662676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916662783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916662783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9ei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9ei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9ei " "Found entity 1: cntr_9ei" {  } { { "db/cntr_9ei.tdf" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/db/cntr_9ei.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916663009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916663009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ccc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ccc " "Found entity 1: cmpr_ccc" {  } { { "db/cmpr_ccc.tdf" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/db/cmpr_ccc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916663108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916663108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_32j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_32j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_32j " "Found entity 1: cntr_32j" {  } { { "db/cntr_32j.tdf" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/db/cntr_32j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916663256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916663256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vbi " "Found entity 1: cntr_vbi" {  } { { "db/cntr_vbi.tdf" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/db/cntr_vbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916663438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916663438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916663522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916663522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916663654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916663654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916663733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916663733 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526916663968 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryController:mem_ctrl0\|SRAMController:controller0\|dataToWrite0\[2\] " "Converted tri-state buffer \"MemoryController:mem_ctrl0\|SRAMController:controller0\|dataToWrite0\[2\]\" feeding internal logic into a wire" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526916665447 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryController:mem_ctrl0\|SRAMController:controller0\|dataToWrite0\[1\] " "Converted tri-state buffer \"MemoryController:mem_ctrl0\|SRAMController:controller0\|dataToWrite0\[1\]\" feeding internal logic into a wire" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526916665447 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryController:mem_ctrl0\|SRAMController:controller0\|dataToWrite0\[0\] " "Converted tri-state buffer \"MemoryController:mem_ctrl0\|SRAMController:controller0\|dataToWrite0\[0\]\" feeding internal logic into a wire" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526916665447 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryController:mem_ctrl0\|SRAMController:controller0\|dataToWrite0\[15\] " "Converted tri-state buffer \"MemoryController:mem_ctrl0\|SRAMController:controller0\|dataToWrite0\[15\]\" feeding internal logic into a wire" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526916665447 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryController:mem_ctrl0\|SRAMController:controller0\|dataToWrite0\[14\] " "Converted tri-state buffer \"MemoryController:mem_ctrl0\|SRAMController:controller0\|dataToWrite0\[14\]\" feeding internal logic into a wire" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526916665447 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryController:mem_ctrl0\|SRAMController:controller0\|dataToWrite0\[13\] " "Converted tri-state buffer \"MemoryController:mem_ctrl0\|SRAMController:controller0\|dataToWrite0\[13\]\" feeding internal logic into a wire" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526916665447 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryController:mem_ctrl0\|SRAMController:controller0\|dataToWrite0\[12\] " "Converted tri-state buffer \"MemoryController:mem_ctrl0\|SRAMController:controller0\|dataToWrite0\[12\]\" feeding internal logic into a wire" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526916665447 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryController:mem_ctrl0\|SRAMController:controller0\|dataToWrite0\[11\] " "Converted tri-state buffer \"MemoryController:mem_ctrl0\|SRAMController:controller0\|dataToWrite0\[11\]\" feeding internal logic into a wire" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526916665447 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryController:mem_ctrl0\|SRAMController:controller0\|dataToWrite0\[10\] " "Converted tri-state buffer \"MemoryController:mem_ctrl0\|SRAMController:controller0\|dataToWrite0\[10\]\" feeding internal logic into a wire" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526916665447 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryController:mem_ctrl0\|SRAMController:controller0\|dataToWrite0\[9\] " "Converted tri-state buffer \"MemoryController:mem_ctrl0\|SRAMController:controller0\|dataToWrite0\[9\]\" feeding internal logic into a wire" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526916665447 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryController:mem_ctrl0\|SRAMController:controller0\|dataToWrite0\[8\] " "Converted tri-state buffer \"MemoryController:mem_ctrl0\|SRAMController:controller0\|dataToWrite0\[8\]\" feeding internal logic into a wire" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526916665447 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryController:mem_ctrl0\|SRAMController:controller0\|dataToWrite0\[3\] " "Converted tri-state buffer \"MemoryController:mem_ctrl0\|SRAMController:controller0\|dataToWrite0\[3\]\" feeding internal logic into a wire" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526916665447 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryController:mem_ctrl0\|SRAMController:controller0\|dataToWrite0\[4\] " "Converted tri-state buffer \"MemoryController:mem_ctrl0\|SRAMController:controller0\|dataToWrite0\[4\]\" feeding internal logic into a wire" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526916665447 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryController:mem_ctrl0\|SRAMController:controller0\|dataToWrite0\[5\] " "Converted tri-state buffer \"MemoryController:mem_ctrl0\|SRAMController:controller0\|dataToWrite0\[5\]\" feeding internal logic into a wire" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526916665447 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryController:mem_ctrl0\|SRAMController:controller0\|dataToWrite0\[6\] " "Converted tri-state buffer \"MemoryController:mem_ctrl0\|SRAMController:controller0\|dataToWrite0\[6\]\" feeding internal logic into a wire" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526916665447 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryController:mem_ctrl0\|SRAMController:controller0\|dataToWrite0\[7\] " "Converted tri-state buffer \"MemoryController:mem_ctrl0\|SRAMController:controller0\|dataToWrite0\[7\]\" feeding internal logic into a wire" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526916665447 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1526916665447 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "proc:proc0\|datapath:datapath0\|regfile:regfile0\|generalp_regfile:generalp_regfile0\|regs_gp " "RAM logic \"proc:proc0\|datapath:datapath0\|regfile:regfile0\|generalp_regfile:generalp_regfile0\|regs_gp\" is uninferred due to inappropriate RAM size" {  } { { "regfile.vhd" "regs_gp" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/regfile.vhd" 253 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1526916668728 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1526916668728 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vga_controller:vga_controller0\|vga_ram_dual:U_MonitorRam\|mem1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vga_controller:vga_controller0\|vga_ram_dual:U_MonitorRam\|mem1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1526916704163 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1526916704163 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1526916704163 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1526916704163 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 6 " "Parameter WIDTH_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1526916704163 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1526916704163 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1526916704163 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1526916704163 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1526916704163 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1526916704163 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1526916704163 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1526916704163 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1526916704163 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1526916704163 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1526916704163 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1526916704163 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vga_controller:vga_controller0\|vga_ram_dual:U_MonitorRam\|mem0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vga_controller:vga_controller0\|vga_ram_dual:U_MonitorRam\|mem0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1526916704163 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1526916704163 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1526916704163 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1526916704163 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1526916704163 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1526916704163 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1526916704163 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1526916704163 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1526916704163 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1526916704163 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1526916704163 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1526916704163 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1526916704163 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1526916704163 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1526916704163 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1526916704163 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1526916704163 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "proc:proc0\|datapath:datapath0\|alu:alu0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"proc:proc0\|datapath:datapath0\|alu:alu0\|Div0\"" {  } { { "alu.vhd" "Div0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/alu.vhd" 91 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526916704171 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "proc:proc0\|datapath:datapath0\|alu:alu0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"proc:proc0\|datapath:datapath0\|alu:alu0\|Div1\"" {  } { { "alu.vhd" "Div1" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/alu.vhd" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526916704171 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "proc:proc0\|datapath:datapath0\|alu:alu0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"proc:proc0\|datapath:datapath0\|alu:alu0\|Mult0\"" {  } { { "alu.vhd" "Mult0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/alu.vhd" 99 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526916704171 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "proc:proc0\|datapath:datapath0\|alu:alu0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"proc:proc0\|datapath:datapath0\|alu:alu0\|Mult1\"" {  } { { "alu.vhd" "Mult1" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/alu.vhd" 98 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526916704171 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1526916704171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_controller0\|vga_ram_dual:U_MonitorRam\|altsyncram:mem1_rtl_0 " "Elaborated megafunction instantiation \"vga_controller:vga_controller0\|vga_ram_dual:U_MonitorRam\|altsyncram:mem1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526916704209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_controller0\|vga_ram_dual:U_MonitorRam\|altsyncram:mem1_rtl_0 " "Instantiated megafunction \"vga_controller:vga_controller0\|vga_ram_dual:U_MonitorRam\|altsyncram:mem1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 6 " "Parameter \"WIDTH_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704209 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526916704209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mug1 " "Found entity 1: altsyncram_mug1" {  } { { "db/altsyncram_mug1.tdf" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/db/altsyncram_mug1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916704290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916704290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_controller0\|vga_ram_dual:U_MonitorRam\|altsyncram:mem0_rtl_0 " "Elaborated megafunction instantiation \"vga_controller:vga_controller0\|vga_ram_dual:U_MonitorRam\|altsyncram:mem0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526916704301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_controller0\|vga_ram_dual:U_MonitorRam\|altsyncram:mem0_rtl_0 " "Instantiated megafunction \"vga_controller:vga_controller0\|vga_ram_dual:U_MonitorRam\|altsyncram:mem0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704301 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526916704301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qug1 " "Found entity 1: altsyncram_qug1" {  } { { "db/altsyncram_qug1.tdf" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/db/altsyncram_qug1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916704391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916704391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:proc0\|datapath:datapath0\|alu:alu0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"proc:proc0\|datapath:datapath0\|alu:alu0\|lpm_divide:Div0\"" {  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/alu.vhd" 91 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526916704423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:proc0\|datapath:datapath0\|alu:alu0\|lpm_divide:Div0 " "Instantiated megafunction \"proc:proc0\|datapath:datapath0\|alu:alu0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704423 ""}  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/alu.vhd" 91 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526916704423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3gm " "Found entity 1: lpm_divide_3gm" {  } { { "db/lpm_divide_3gm.tdf" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/db/lpm_divide_3gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916704499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916704499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916704520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916704520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s5f " "Found entity 1: alt_u_div_s5f" {  } { { "db/alt_u_div_s5f.tdf" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/db/alt_u_div_s5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916704559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916704559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916704645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916704645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916704729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916704729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:proc0\|datapath:datapath0\|alu:alu0\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"proc:proc0\|datapath:datapath0\|alu:alu0\|lpm_divide:Div1\"" {  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/alu.vhd" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526916704741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:proc0\|datapath:datapath0\|alu:alu0\|lpm_divide:Div1 " "Instantiated megafunction \"proc:proc0\|datapath:datapath0\|alu:alu0\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704741 ""}  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/alu.vhd" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526916704741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rto.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rto.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rto " "Found entity 1: lpm_divide_rto" {  } { { "db/lpm_divide_rto.tdf" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/db/lpm_divide_rto.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916704828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916704828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_8dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_8dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_8dg " "Found entity 1: abs_divider_8dg" {  } { { "db/abs_divider_8dg.tdf" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/db/abs_divider_8dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916704849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916704849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2s9 " "Found entity 1: lpm_abs_2s9" {  } { { "db/lpm_abs_2s9.tdf" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/db/lpm_abs_2s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916704875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916704875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:proc0\|datapath:datapath0\|alu:alu0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"proc:proc0\|datapath:datapath0\|alu:alu0\|lpm_mult:Mult0\"" {  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/alu.vhd" 99 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526916704918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:proc0\|datapath:datapath0\|alu:alu0\|lpm_mult:Mult0 " "Instantiated megafunction \"proc:proc0\|datapath:datapath0\|alu:alu0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916704918 ""}  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/alu.vhd" 99 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526916704918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/db/mult_l8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916705013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916705013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:proc0\|datapath:datapath0\|alu:alu0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"proc:proc0\|datapath:datapath0\|alu:alu0\|lpm_mult:Mult1\"" {  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/alu.vhd" 98 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526916705022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:proc0\|datapath:datapath0\|alu:alu0\|lpm_mult:Mult1 " "Instantiated megafunction \"proc:proc0\|datapath:datapath0\|alu:alu0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916705022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916705022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916705022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916705022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916705022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916705022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916705022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916705022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526916705022 ""}  } { { "alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/alu.vhd" 98 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526916705022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h1t " "Found entity 1: mult_h1t" {  } { { "db/mult_h1t.tdf" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/db/mult_h1t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526916705100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526916705100 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1526916710115 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "30 " "Ignored 30 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "30 " "Ignored 30 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1526916710363 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1526916710363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|SRAM_WE_N " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|SRAM_WE_N has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:mem_ctrl0\|SRAMController:controller0\|state.WR_ST " "Ports D and ENA on the latch are fed by the same signal MemoryController:mem_ctrl0\|SRAMController:controller0\|state.WR_ST" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710818 ""}  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[15\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/multi.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710818 ""}  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[14\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/multi.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710818 ""}  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[13\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/multi.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710818 ""}  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[12\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/multi.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710819 ""}  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[5\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/multi.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710819 ""}  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[4\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/multi.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710819 ""}  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[3\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/multi.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710819 ""}  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[8\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/multi.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710819 ""}  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladores_IO:controladores_IO0\|rd_io\[15\] " "Latch controladores_IO:controladores_IO0\|rd_io\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|inta " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|inta" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710819 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|rd_port " "Ports ENA and CLR on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|rd_port" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710819 ""}  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[1\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/multi.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710820 ""}  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[10\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/multi.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710820 ""}  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[0\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/multi.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710820 ""}  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[9\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/multi.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710820 ""}  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[2\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/multi.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710820 ""}  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[11\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/multi.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710820 ""}  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[7\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/multi.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710821 ""}  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[6\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/multi.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710821 ""}  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/SRAMController.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladores_IO:controladores_IO0\|rd_io\[14\] " "Latch controladores_IO:controladores_IO0\|rd_io\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|inta " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|inta" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710821 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|rd_port " "Ports ENA and CLR on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|rd_port" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710821 ""}  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladores_IO:controladores_IO0\|rd_io\[13\] " "Latch controladores_IO:controladores_IO0\|rd_io\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|inta " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|inta" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710821 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|rd_port " "Ports ENA and CLR on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|rd_port" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710821 ""}  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladores_IO:controladores_IO0\|rd_io\[12\] " "Latch controladores_IO:controladores_IO0\|rd_io\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|inta " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|inta" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710821 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|rd_port " "Ports ENA and CLR on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|rd_port" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710821 ""}  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladores_IO:controladores_IO0\|rd_io\[11\] " "Latch controladores_IO:controladores_IO0\|rd_io\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|inta " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|inta" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710822 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|rd_port " "Ports ENA and CLR on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|rd_port" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710822 ""}  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladores_IO:controladores_IO0\|rd_io\[10\] " "Latch controladores_IO:controladores_IO0\|rd_io\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|inta " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|inta" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710822 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|rd_port " "Ports ENA and CLR on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|rd_port" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710822 ""}  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladores_IO:controladores_IO0\|rd_io\[9\] " "Latch controladores_IO:controladores_IO0\|rd_io\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|inta " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|inta" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710822 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|rd_port " "Ports ENA and CLR on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|rd_port" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710822 ""}  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladores_IO:controladores_IO0\|rd_io\[8\] " "Latch controladores_IO:controladores_IO0\|rd_io\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|inta " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|inta" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710822 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|rd_port " "Ports ENA and CLR on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|rd_port" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710822 ""}  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladores_IO:controladores_IO0\|rd_io\[7\] " "Latch controladores_IO:controladores_IO0\|rd_io\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|inta " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|inta" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710823 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|rd_port " "Ports ENA and CLR on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|rd_port" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710823 ""}  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladores_IO:controladores_IO0\|rd_io\[6\] " "Latch controladores_IO:controladores_IO0\|rd_io\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|inta " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|inta" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710823 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|rd_port " "Ports ENA and CLR on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|rd_port" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710823 ""}  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladores_IO:controladores_IO0\|rd_io\[5\] " "Latch controladores_IO:controladores_IO0\|rd_io\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|inta " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|inta" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710823 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|rd_port " "Ports ENA and CLR on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|rd_port" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710823 ""}  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladores_IO:controladores_IO0\|rd_io\[4\] " "Latch controladores_IO:controladores_IO0\|rd_io\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|inta " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|inta" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710824 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|rd_port " "Ports ENA and CLR on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|rd_port" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710824 ""}  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladores_IO:controladores_IO0\|rd_io\[3\] " "Latch controladores_IO:controladores_IO0\|rd_io\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|inta " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|inta" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710824 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|rd_port " "Ports ENA and CLR on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|rd_port" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710824 ""}  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladores_IO:controladores_IO0\|rd_io\[2\] " "Latch controladores_IO:controladores_IO0\|rd_io\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|inta " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|inta" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710824 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|rd_port " "Ports ENA and CLR on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|rd_port" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710824 ""}  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladores_IO:controladores_IO0\|rd_io\[1\] " "Latch controladores_IO:controladores_IO0\|rd_io\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|inta " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|inta" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710824 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|rd_port " "Ports ENA and CLR on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|rd_port" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710824 ""}  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladores_IO:controladores_IO0\|rd_io\[0\] " "Latch controladores_IO:controladores_IO0\|rd_io\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|inta " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|inta" {  } { { "control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/control_l.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526916710825 ""}  } { { "controladoresIO.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/controladoresIO.vhd" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526916710825 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "regfile.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/regfile.vhd" 164 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1526916711398 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1526916711398 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|pulsadores:pulsadores0\|last_keys\[0\] controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|pulsadores:pulsadores0\|last_keys\[0\]~_emulated controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|pulsadores:pulsadores0\|last_keys\[0\]~1 " "Register \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|pulsadores:pulsadores0\|last_keys\[0\]\" is converted into an equivalent circuit using register \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|pulsadores:pulsadores0\|last_keys\[0\]~_emulated\" and latch \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|pulsadores:pulsadores0\|last_keys\[0\]~1\"" {  } { { "input_controllers.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/input_controllers.vhd" 160 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1526916711401 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0|last_keys[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|pulsadores:pulsadores0\|last_keys\[1\] controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|pulsadores:pulsadores0\|last_keys\[1\]~_emulated controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|pulsadores:pulsadores0\|last_keys\[1\]~5 " "Register \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|pulsadores:pulsadores0\|last_keys\[1\]\" is converted into an equivalent circuit using register \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|pulsadores:pulsadores0\|last_keys\[1\]~_emulated\" and latch \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|pulsadores:pulsadores0\|last_keys\[1\]~5\"" {  } { { "input_controllers.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/input_controllers.vhd" 160 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1526916711401 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0|last_keys[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|pulsadores:pulsadores0\|last_keys\[2\] controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|pulsadores:pulsadores0\|last_keys\[2\]~_emulated controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|pulsadores:pulsadores0\|last_keys\[2\]~9 " "Register \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|pulsadores:pulsadores0\|last_keys\[2\]\" is converted into an equivalent circuit using register \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|pulsadores:pulsadores0\|last_keys\[2\]~_emulated\" and latch \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|pulsadores:pulsadores0\|last_keys\[2\]~9\"" {  } { { "input_controllers.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/input_controllers.vhd" 160 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1526916711401 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0|last_keys[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|pulsadores:pulsadores0\|last_keys\[3\] controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|pulsadores:pulsadores0\|last_keys\[3\]~_emulated controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|pulsadores:pulsadores0\|last_keys\[3\]~13 " "Register \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|pulsadores:pulsadores0\|last_keys\[3\]\" is converted into an equivalent circuit using register \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|pulsadores:pulsadores0\|last_keys\[3\]~_emulated\" and latch \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|pulsadores:pulsadores0\|last_keys\[3\]~13\"" {  } { { "input_controllers.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/input_controllers.vhd" 160 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1526916711401 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0|last_keys[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[0\] controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[0\]~_emulated controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[0\]~1 " "Register \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[0\]\" is converted into an equivalent circuit using register \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[0\]~_emulated\" and latch \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[0\]~1\"" {  } { { "input_controllers.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/input_controllers.vhd" 224 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1526916711401 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|last_sw[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[1\] controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[1\]~_emulated controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[1\]~5 " "Register \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[1\]\" is converted into an equivalent circuit using register \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[1\]~_emulated\" and latch \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[1\]~5\"" {  } { { "input_controllers.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/input_controllers.vhd" 224 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1526916711401 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|last_sw[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[2\] controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[2\]~_emulated controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[2\]~9 " "Register \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[2\]\" is converted into an equivalent circuit using register \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[2\]~_emulated\" and latch \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[2\]~9\"" {  } { { "input_controllers.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/input_controllers.vhd" 224 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1526916711401 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|last_sw[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[3\] controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[3\]~_emulated controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[3\]~13 " "Register \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[3\]\" is converted into an equivalent circuit using register \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[3\]~_emulated\" and latch \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[3\]~13\"" {  } { { "input_controllers.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/input_controllers.vhd" 224 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1526916711401 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|last_sw[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[4\] controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[4\]~_emulated controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[4\]~17 " "Register \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[4\]\" is converted into an equivalent circuit using register \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[4\]~_emulated\" and latch \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[4\]~17\"" {  } { { "input_controllers.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/input_controllers.vhd" 224 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1526916711401 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|last_sw[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[5\] controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[5\]~_emulated controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[5\]~21 " "Register \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[5\]\" is converted into an equivalent circuit using register \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[5\]~_emulated\" and latch \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[5\]~21\"" {  } { { "input_controllers.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/input_controllers.vhd" 224 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1526916711401 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|last_sw[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[6\] controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[6\]~_emulated controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[6\]~25 " "Register \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[6\]\" is converted into an equivalent circuit using register \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[6\]~_emulated\" and latch \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[6\]~25\"" {  } { { "input_controllers.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/input_controllers.vhd" 224 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1526916711401 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|last_sw[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[7\] controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[7\]~_emulated controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[7\]~29 " "Register \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[7\]\" is converted into an equivalent circuit using register \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[7\]~_emulated\" and latch \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\|last_sw\[7\]~29\"" {  } { { "input_controllers.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/input_controllers.vhd" 224 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1526916711401 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|last_sw[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1526916711401 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/sisa.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526916728189 "|sisa|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/sisa.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526916728189 "|sisa|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/sisa.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526916728189 "|sisa|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/sisa.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526916728189 "|sisa|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/sisa.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526916728189 "|sisa|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/sisa.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526916728189 "|sisa|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/sisa.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526916728189 "|sisa|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/sisa.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526916728189 "|sisa|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/sisa.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526916728189 "|sisa|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/sisa.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526916728189 "|sisa|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/sisa.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526916728189 "|sisa|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/sisa.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526916728189 "|sisa|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/sisa.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526916728189 "|sisa|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/sisa.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526916728189 "|sisa|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/sisa.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526916728189 "|sisa|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/sisa.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526916728189 "|sisa|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/sisa.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526916728189 "|sisa|VGA_B[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1526916728189 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "proc:proc0\|datapath:datapath0\|regfile:regfile0\|system_regfile:system_regfile0\|regs_sys\[7\]\[0\] High " "Register proc:proc0\|datapath:datapath0\|regfile:regfile0\|system_regfile:system_regfile0\|regs_sys\[7\]\[0\] will power up to High" {  } { { "regfile.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/regfile.vhd" 164 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1526916728388 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1526916728388 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1526916767743 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1526916768236 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1526916768237 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 942 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1526916769101 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1526916770709 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1526916770709 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526916770783 "|sisa|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1526916770783 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 317 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 317 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1526916772845 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1526916773142 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526916773142 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "sisa.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleModeSistema/sisa.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526916775042 "|sisa|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1526916775042 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14949 " "Implemented 14949 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1526916775043 ""} { "Info" "ICUT_CUT_TM_OPINS" "94 " "Implemented 94 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1526916775043 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1526916775043 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14642 " "Implemented 14642 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1526916775043 ""} { "Info" "ICUT_CUT_TM_RAMS" "172 " "Implemented 172 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1526916775043 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1526916775043 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1526916775043 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 178 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 178 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "684 " "Peak virtual memory: 684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526916775177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 21 17:32:55 2018 " "Processing ended: Mon May 21 17:32:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526916775177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:00 " "Elapsed time: 00:02:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526916775177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:52 " "Total CPU time (on all processors): 00:01:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526916775177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526916775177 ""}
