[Library]
others = $MODEL_TECH/../modelsim.ini
SmartFusion2 = /nfs/opt/microsemi/Libero_v11.7//Libero/lib/modelsim/precompiled/vhdl/smartfusion2

presynth = presynth


COREAPB3_LIB = ../component/Actel/DirectCore/CoreAPB3/4.0.4/mti/user_vlog/COREAPB3_LIB



COREAHBLITE_LIB = ../component/Actel/DirectCore/CoreAHBLite/5.2.100/mti/user_vhdl/COREAHBLITE_LIB
COREAHBTOAPB3_LIB = COREAHBTOAPB3_LIB






















postlayout = ../designer/Top_Fabric_Master/simulation/postlayout
postsynth = postsynth






























































































COREAHBLSRAM_LIB = COREAHBLSRAM_LIB
COREAXI_LIB = COREAXI_LIB
COREAXITOAHBL_LIB = COREAXITOAHBL_LIB
COREUARTAPB_LIB = COREUARTAPB_LIB
CORESPI_LIB = CORESPI_LIB
COREGPIO_LIB = COREGPIO_LIB
[vcom]
VHDL93 = 1

[vsim]
IterationLimit = 5000
