--------------------------------------------------------------------------------
Release 6.3.03i Trace G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

C:/Xilinx/bin/nt/trce.exe -intstyle ise -e 3 -l 3 -xml tri_level_module
tri_level_module.ncd -o tri_level_module.twr tri_level_module.pcf


Design file:              tri_level_module.ncd
Physical constraint file: tri_level_module.pcf
Device,speed:             xc3s200,-5 (ADVANCED 1.35 2004-11-11)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.

================================================================================
Timing constraint: NET "f1485_i_BUFGP/IBUFG" PERIOD =  6 nS   HIGH 50.000000 % ;

 3845 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   5.972ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "f1484_i_BUFGP/IBUFG" PERIOD =  6 nS   HIGH 50.000000 % ;

 2723 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   5.870ns.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock f1484_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
f1484_i        |    6.340|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock f1485_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
f1485_i        |    6.442|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 6568 paths, 0 nets, and 1025 connections

Design statistics:
   Minimum period:   5.972ns (Maximum frequency: 167.448MHz)


Analysis completed Thu Jun 09 17:01:09 2005
--------------------------------------------------------------------------------

Peak Memory Usage: 53 MB
