###############################################################
#  Generated by:      Cadence Innovus 21.15-s110_1
#  OS:                Linux x86_64(Host ID lnissrv4)
#  Generated on:      Thu Dec  5 21:05:41 2024
#  Design:            bridge_soc_top
#  Command:           summaryReport -noHtml -outfile ./RPT/summary_report.rpt
###############################################################


==============================
General Design Information
==============================
Design Status: Routed  
Design Name: bridge_soc_top  
# Instances: 3741  
# Hard Macros: 0  
# Std Cells: 3541  
    ------------------------------
    Standard Cells in Netlist
    ------------------------------
               Cell Type   Instance Count  Area (um^2)  
                  AND2X1               27         355.6224  
                 ANTENNA                2           8.7808  
                DFFQSRX1              301       29733.9840  
                   FILL1              474        1040.5248  
                  FILL16              232        8148.5824  
                   FILL2              469        2059.0976  
                  FILL32              553       38846.2592  
                   FILL4              441        3872.3328  
                   FILL8              295        5180.6720  
                   INVX1                2          13.1712  
                   INVX2               21         138.2976  
                   INVX4                1           8.7808  
                   INVX8                3          46.0992  
                  MUX2X1              161        3534.2720  
                 NAND2X1              392        4302.5920  
                 NAND3X1              105        1613.4720  
                  NOR2X1               30         329.2800  
                   OR2X1               24         316.1088  
                  XOR2X1                8         193.1776  
# Pads: 200  
    ------------------------------
    IO Cells in Netlist
    ------------------------------
                I/O Name   Instance Count  
              pad_corner                4  
            pad_fill_005               48  
             pad_fill_01               76  
             pad_fill_16               14  
              pad_fill_2               14  
             pad_fill_32               20  
              pad_fill_8               14  
                 pad_gnd                1  
                  pad_in                6  
                 pad_out                2  
                 pad_vdd                1  
# Net: 1169  
# Special Net: 2  
# IO Pins: 
    ------------------------------
    Issued IO Information
    ------------------------------
    # Unplaced IO Pin  0  
    # Floating IO  0  
    # IO Connected to Non-IO Inst  
        ------------------------------
        IO Connected to Non-IO Inst
        ------------------------------
                     IO Name      Non-IO Inst Name  
                       clock  soc_Bridge_Can_out_reg  1  8  
# Pins: 
    ------------------------------
    Correctness of Pin Connectivity for All Instances
    ------------------------------
    # Floating Terms  0  
    # Output Term Marked Tie Hi/Lo  0  
    # Output Term Shorted to PG Net  
        ------------------------------
        Output Term Shorted to PG Net
        ------------------------------
                   Term Name             Term Type         Instance Name         Instance Type           PG Net Name  
                           Z                Output           g4582__5122                                         VSS  
                           Z                Output           g4311__5107                                         VDD  
                           Z                Output           g4310__2398                                         VDD  3  4084  
# PG Pins: 
    ------------------------------
    Correctness of PG Pin Connectivity for All Instances
    ------------------------------
    # Instances that No Net Defined for Any PG Pin  0  
    # Floating PG Terms  0  
    # PG Pins Connect to Non-PG Net  0  
    # Power Pins Connect Ground Net  0  
    # Ground Pins Connect Power Net  0  2554  
Average Pins Per Net(Signal): 3.494  

==============================
General Library Information
==============================
# Routing Layers: 6  
# Masterslice Layers: 2  
# Pin Layers: 
    General Caution:
        1) Library have METAL1, METAL2, METAL3, METAL4 and METAL6 pins, you should setPlaceMode -prerouteAsObs {1 2 3}                                 to ensure these pins are accessible after placement

    ------------------------------
    Pin Layers
    ------------------------------
    METAL6  
    METAL4  
    METAL3  
    METAL2  
    METAL1  5  
# Layers: 
    ------------------------------
    Layer OVERLAP Information
    ------------------------------
    Type  Overlap  
    ------------------------------
    Layer METAL6 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.900 um  
    Wire Pitch Y  0.900 um  
    Offset X  0.280 um  
    Offset Y  0.280 um  
    Wire Width  0.440 um  
    Spacing  0.460 um  
    ------------------------------
    Layer VIA56 Information
    ------------------------------
    Type  Cut  
    Vias  
        ------------------------------
        Via list in layer VIA56
        ------------------------------
               Vias in VIA56  Default  
                    VIA5WEST      Yes  
                    VIA5EAST      Yes  
                        VIA5      Yes  For complete list click here  
    ------------------------------
    Layer METAL5 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.560 um  
    Wire Pitch Y  0.560 um  
    Offset X  0.280 um  
    Offset Y  0.280 um  
    Wire Width  0.280 um  
    Spacing  0.280 um  
    ------------------------------
    Layer VIA45 Information
    ------------------------------
    Type  Cut  
    Vias  
        ------------------------------
        Via list in layer VIA45
        ------------------------------
               Vias in VIA45  Default  
                   VIA4SOUTH      Yes  
                   VIA4NORTH      Yes  
                        VIA4      Yes  For complete list click here  
    ------------------------------
    Layer METAL4 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.560 um  
    Wire Pitch Y  0.560 um  
    Offset X  0.280 um  
    Offset Y  0.280 um  
    Wire Width  0.280 um  
    Spacing  0.280 um  
    ------------------------------
    Layer VIA34 Information
    ------------------------------
    Type  Cut  
    Vias  
        ------------------------------
        Via list in layer VIA34
        ------------------------------
               Vias in VIA34  Default  
                    VIA3WEST      Yes  
                    VIA3EAST      Yes  
                        VIA3      Yes  For complete list click here  
    ------------------------------
    Layer METAL3 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.560 um  
    Wire Pitch Y  0.560 um  
    Offset X  0.280 um  
    Offset Y  0.280 um  
    Wire Width  0.280 um  
    Spacing  0.280 um  
    ------------------------------
    Layer VIA23 Information
    ------------------------------
    Type  Cut  
    Vias  
        ------------------------------
        Via list in layer VIA23
        ------------------------------
               Vias in VIA23  Default  
                   VIA2SOUTH      Yes  
                   VIA2NORTH      Yes  
                        VIA2      Yes  For complete list click here  
    ------------------------------
    Layer METAL2 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.560 um  
    Wire Pitch Y  0.560 um  
    Offset X  0.280 um  
    Offset Y  0.280 um  
    Wire Width  0.280 um  
    Spacing  0.280 um  
    ------------------------------
    Layer VIA12 Information
    ------------------------------
    Type  Cut  
    Vias  
        ------------------------------
        Via list in layer VIA12
        ------------------------------
               Vias in VIA12  Default  
                    VIA12_VV      Yes  
                    VIA12_HH      Yes  
                    VIA12_VH      Yes  
                    VIA12_HV      Yes  For complete list click here  
    ------------------------------
    Layer METAL1 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.560 um  
    Wire Pitch Y  0.560 um  
    Offset X  0.280 um  
    Offset Y  0.280 um  
    Wire Width  0.230 um  
    Spacing  0.230 um  
    ------------------------------
    Layer CONT Information
    ------------------------------
    Type  Cut  
    Vias  
        ------------------------------
        Via list in layer CONT
        ------------------------------  
    ------------------------------
    Layer POLY2 Information
    ------------------------------
    Type  Masterslice  
    ------------------------------
    Layer POLY1 Information
    ------------------------------
    Type  Masterslice  15  
# Pins without Physical Port: 0  
# Pins in Library without Timing Lib: 0  
# Pins Missing Direction: 0  
Antenna Summary Report: 
    General Caution:
    ------------------------------
    These Layers have antenna info
    ------------------------------
    METAL6  
    VIA56  
    METAL5  
    VIA45  
    METAL4  
    VIA34  
    METAL3  
    VIA23  
    METAL2  
    VIA12  
    METAL1  
    ------------------------------
    These Layers have no antenna info
    ------------------------------
    CONT  
    ------------------------------
    These Pins have antenna info
    ------------------------------
               Cell Name      List of Pin Name  
                  AND2X1                     B  
                  AND2X1                     A  
                  AND2X1                     Z  
                 ANTENNA                     A  
                   BUFX1                     A  
                   BUFX1                     Z  
                 DFFQBX1                     D  
                 DFFQBX1                   CLK  
                 DFFQBX1                    QB  
                DFFQQBX1                     D  
                DFFQQBX1                   CLK  
                DFFQQBX1                    QB  
                DFFQQBX1                     Q  
                DFFQSRX1                  SETB  
                DFFQSRX1                RESETB  
                DFFQSRX1                     D  
                DFFQSRX1                   CLK  
                DFFQSRX1                     Q  
                  DFFQX1                     D  
                  DFFQX1                   CLK  
                  DFFQX1                     Q  
                   INVX1                     A  
                   INVX1                     Z  
                  INVX16                     A  
                  INVX16                     Z  
                   INVX2                     A  
                   INVX2                     Z  
                  INVX32                     A  
                  INVX32                     Z  
                   INVX4                     A  
                   INVX4                     Z  
                   INVX8                     A  
                   INVX8                     Z  
                  MUX2X1                     S  
                  MUX2X1                     B  
                  MUX2X1                     A  
                  MUX2X1                     Z  
                 NAND2X1                     B  
                 NAND2X1                     A  
                 NAND2X1                     Z  
                 NAND3X1                     C  
                 NAND3X1                     B  
                 NAND3X1                     A  
                 NAND3X1                     Z  
                  NOR2X1                     B  
                  NOR2X1                     A  
                  NOR2X1                     Z  
                   OR2X1                     B  
                   OR2X1                     A  
                   OR2X1                     Z  
                    TIE0                     Z  
                    TIE1                     Z  
                  XOR2X1                     B  
                  XOR2X1                     A  
                  XOR2X1                     Z  
               RA1SHD_RD                  D[0]  
               RA1SHD_RD                  D[1]  
               RA1SHD_RD                  D[2]  
               RA1SHD_RD                  D[3]  
               RA1SHD_RD                  D[4]  
               RA1SHD_RD                  D[5]  
               RA1SHD_RD                  D[6]  
               RA1SHD_RD                  D[7]  
               RA1SHD_RD                  D[8]  
               RA1SHD_RD                  D[9]  
               RA1SHD_RD                 D[10]  
               RA1SHD_RD                 D[11]  
               RA1SHD_RD                 D[12]  
               RA1SHD_RD                 D[13]  
               RA1SHD_RD                 D[14]  
               RA1SHD_RD                 D[15]  
               RA1SHD_RD                 D[16]  
               RA1SHD_RD                 D[17]  
               RA1SHD_RD                 D[18]  
               RA1SHD_RD                 D[19]  
               RA1SHD_RD                 D[20]  
               RA1SHD_RD                 D[21]  
               RA1SHD_RD                 D[22]  
               RA1SHD_RD                 D[23]  
               RA1SHD_RD                 D[24]  
               RA1SHD_RD                 D[25]  
               RA1SHD_RD                 D[26]  
               RA1SHD_RD                 D[27]  
               RA1SHD_RD                 D[28]  
               RA1SHD_RD                 D[29]  
               RA1SHD_RD                 D[30]  
               RA1SHD_RD                 D[31]  
               RA1SHD_RD                  A[0]  
               RA1SHD_RD                  A[1]  
               RA1SHD_RD                  A[2]  
               RA1SHD_RD                  A[3]  
               RA1SHD_RD                  A[4]  
               RA1SHD_RD                  A[5]  
               RA1SHD_RD                  A[6]  
               RA1SHD_RD                  A[7]  
               RA1SHD_RD                   WEN  
               RA1SHD_RD                   OEN  
               RA1SHD_RD                   CEN  
               RA1SHD_RD                   CLK  
                   RF2SH                  CLKA  
                   RF2SH                  CLKB  
                   RF2SH                 AA[0]  
                   RF2SH                 AA[1]  
                   RF2SH                 AA[2]  
                   RF2SH                 AA[3]  
                   RF2SH                 AA[4]  
                   RF2SH                  CENA  
                   RF2SH                 DB[0]  
                   RF2SH                 DB[1]  
                   RF2SH                 DB[2]  
                   RF2SH                 DB[3]  
                   RF2SH                 DB[4]  
                   RF2SH                 DB[5]  
                   RF2SH                 DB[6]  
                   RF2SH                 DB[7]  
                   RF2SH                 DB[8]  
                   RF2SH                 DB[9]  
                   RF2SH                DB[10]  
                   RF2SH                DB[11]  
                   RF2SH                DB[12]  
                   RF2SH                DB[13]  
                   RF2SH                DB[14]  
                   RF2SH                DB[15]  
                   RF2SH                DB[16]  
                   RF2SH                DB[17]  
                   RF2SH                DB[18]  
                   RF2SH                DB[19]  
                   RF2SH                DB[20]  
                   RF2SH                DB[21]  
                   RF2SH                DB[22]  
                   RF2SH                DB[23]  
                   RF2SH                DB[24]  
                   RF2SH                DB[25]  
                   RF2SH                DB[26]  
                   RF2SH                DB[27]  
                   RF2SH                DB[28]  
                   RF2SH                DB[29]  
                   RF2SH                DB[30]  
                   RF2SH                DB[31]  
                   RF2SH                 AB[0]  
                   RF2SH                 AB[1]  
                   RF2SH                 AB[2]  
                   RF2SH                 AB[3]  
                   RF2SH                 AB[4]  
                   RF2SH                  CENB  For more information click here  
# Cells Missing LEF Info: 0  
# Cells with Dimension Errors: 
    ------------------------------
    Size of cell is not an integer multiple of its site
    ------------------------------
               Cell Name        Tech Site name  
              pad_corner                   pad  
            pad_fill_005                   pad  
             pad_fill_01                   pad  3  

==============================
Netlist Information
==============================
# HFO (>200) Nets: 2  
    General Caution:
        1) These nets will affect your zero wireload timing analysis. You should cross-reference this list against your timing report to see if these nets are the reason for failing paths. Since physical buffer trees will be created during optimization, large delays should be reduced.

        2) Consider using CTS to build physical trees for these nets, if you are not satisfied with the default optimization output.

    HFO (>200) Nets  Fanout  
               n_19     301  
              clock     302  
# No-driven Nets: 78  
    General Caution:
        1) TODO
    No-driven Nets  
    soc_uart_rx_inst_state[2]  
    soc_uart_rx_inst_shift_reg[0]  
    soc_can_rx_inst_shift_reg[0]  
    soc_can_rx_inst_shift_reg[1]  
    soc_can_rx_inst_shift_reg[2]  
    soc_can_rx_inst_shift_reg[3]  
    soc_can_rx_inst_shift_reg[4]  
    soc_can_rx_inst_shift_reg[5]  
    soc_can_rx_inst_shift_reg[6]  
    soc_can_rx_inst_shift_reg[7]  
    soc_can_rx_inst_shift_reg[8]  
    soc_can_rx_inst_shift_reg[9]  
    soc_can_rx_inst_shift_reg[10]  
    soc_can_rx_inst_shift_reg[11]  
    soc_can_rx_inst_shift_reg[12]  
    soc_can_rx_inst_shift_reg[13]  
    soc_can_rx_inst_shift_reg[14]  
    soc_can_rx_inst_shift_reg[15]  
    soc_can_rx_inst_shift_reg[16]  
    soc_can_rx_inst_shift_reg[17]  
    soc_can_rx_inst_shift_reg[18]  
    soc_can_rx_inst_shift_reg[19]  
    soc_can_rx_inst_shift_reg[20]  
    soc_can_rx_inst_shift_reg[21]  
    soc_can_rx_inst_shift_reg[22]  
    soc_can_rx_inst_shift_reg[23]  
    soc_can_rx_inst_shift_reg[24]  
    soc_can_rx_inst_shift_reg[25]  
    soc_can_rx_inst_shift_reg[26]  
    soc_can_rx_inst_shift_reg[27]  
    soc_can_rx_inst_shift_reg[28]  
    soc_can_rx_inst_shift_reg[29]  
    soc_can_rx_inst_shift_reg[30]  
    soc_can_rx_inst_shift_reg[31]  
    soc_can_rx_inst_shift_reg[32]  
    soc_can_rx_inst_shift_reg[33]  
    soc_can_rx_inst_shift_reg[34]  
    soc_can_rx_inst_shift_reg[35]  
    soc_can_rx_inst_shift_reg[36]  
    soc_can_rx_inst_shift_reg[37]  
    soc_can_rx_inst_shift_reg[38]  
    soc_can_rx_inst_shift_reg[39]  
    soc_can_rx_inst_shift_reg[40]  
    soc_can_rx_inst_shift_reg[41]  
    soc_can_rx_inst_shift_reg[42]  
    soc_can_rx_inst_shift_reg[43]  
    soc_can_rx_inst_shift_reg[44]  
    soc_can_rx_inst_shift_reg[45]  
    soc_can_rx_inst_shift_reg[46]  
    soc_can_rx_inst_shift_reg[47]  
    soc_can_rx_inst_shift_reg[48]  
    soc_can_rx_inst_shift_reg[49]  
    soc_can_rx_inst_shift_reg[50]  
    soc_can_rx_inst_shift_reg[51]  
    soc_can_rx_inst_shift_reg[52]  
    soc_can_rx_inst_shift_reg[53]  
    soc_can_rx_inst_shift_reg[54]  
    soc_can_rx_inst_shift_reg[55]  
    soc_can_rx_inst_shift_reg[56]  
    soc_can_rx_inst_shift_reg[57]  
    soc_can_rx_inst_shift_reg[58]  
    soc_can_rx_inst_shift_reg[59]  
    soc_can_rx_inst_state[0]  
    soc_can_rx_inst_next_state[0]  
    soc_can_rx_inst_next_state[1]  
    soc_Can_ID_Bus[1]  
    soc_Can_ID_Bus[2]  
    soc_Can_ID_Bus[3]  
    soc_Can_ID_Bus[4]  
    soc_Can_ID_Bus[5]  
    soc_Can_ID_Bus[6]  
    soc_Can_ID_Bus[7]  
    soc_Can_ID_Bus[8]  
    soc_Can_ID_Bus[9]  
    soc_Can_ID_Bus[10]  
    soc_Can_ID_Bus[11]  
    soc_uart_tx_inst_state[2]  
    soc_can_tx_inst_state[2]  
# Multi-driven Nets: 0  
# Assign Statements: 0  
Is Design Uniquified: YES  
# Pins in Netlist without timing lib: 0  

==============================

==============================
: Internal  External  
No of Nets:       1086           0  
No of Connections:       2697           0  
Total Net Length (X): 1.8433e+04  0.0000e+00  
Total Net Length (Y): 1.5616e+04  0.0000e+00  
Total Net Length: 3.4050e+04  0.0000e+00  

==============================
Timing Information
==============================
# Clocks in design: 
    ------------------------------
    Clocks in Design
    ------------------------------
    bc/clock  
    wc/clock  2  
# Generated clocks: 0  
# "dont_use" cells from .libs: 
    ------------------------------
    Dont_use Cell List
    ------------------------------
    RA1SHD_RD  
    RF2SH  2  
# "dont_touch" cells from .libs: 
    ------------------------------
    Dont_touch Cell List
    ------------------------------
    RA1SHD_RD  
    RF2SH  2  
# Cells in .lib with max_tran: 
    ------------------------------
    Cell List with max_tran
    ------------------------------
               Cell Name  Max Transition (ps)  
                  AND2X1  1606  
                 ANTENNA  1606  
                   BUFX1  1606  
                 DFFQBX1  1606  
                DFFQQBX1  1606  
                DFFQSRX1  1606  
                  DFFQX1  1606  
                   INVX1  1606  
                  INVX16  1606  
                   INVX2  1606  
                  INVX32  1606  
                   INVX4  1606  
                   INVX8  1606  
                  MUX2X1  1606  
                 NAND2X1  1606  
                 NAND3X1  1606  
                  NOR2X1  1606  
                   OR2X1  1606  
                    TIE0  1606  
                    TIE1  1606  
                  XOR2X1  1606  21  
# Cells in .lib with max_cap: 
    ------------------------------
    Cell List with max_cap
    ------------------------------
               Cell Name  Max Capacitance (pf)  
                  AND2X1  0.297700  
                   BUFX1  0.297700  
                 DFFQBX1  0.297700  
                DFFQQBX1  0.297700  
                DFFQSRX1  0.297700  
                  DFFQX1  0.297700  
                   INVX1  0.297700  
                  INVX16  0.297700  
                   INVX2  0.297700  
                  INVX32  0.297700  
                   INVX4  0.297700  
                   INVX8  0.297700  
                  MUX2X1  0.297700  
                 NAND2X1  0.297700  
                 NAND3X1  0.297700  
                  NOR2X1  0.297700  
                   OR2X1  0.297700  
                  XOR2X1  0.297700  18  
# Cells in .lib with max_fanout: 0  
SDC max_cap: N/A  
SDC max_tran: N/A  
SDC max_fanout: N/A  
Default Ext. Scale Factor: 1.000  
Detail Ext. Scale Factor: 1.000  

==============================
Floorplan/Placement Information
==============================
Total area of Standard cells: 99741.107 um^2  
Total area of Standard cells(Subtracting Physical Cells): 40593.638 um^2  
Total area of Macros: 0.000 um^2  
Total area of Blockages: 0.000 um^2  
Total area of Pad cells: 663370.048 um^2  
Total area of Core: 100318.758 um^2  
Total area of Chip: 891137.728 um^2  
Effective Utilization: 1.0000e+00  
Number of Cell Rows: 74  
% Pure Gate Density #1 (Subtracting BLOCKAGES): 99.424%  
% Pure Gate Density #2 (Subtracting BLOCKAGES and Physical Cells): 40.465%  
% Pure Gate Density #3 (Subtracting MACROS): 99.424%  
% Pure Gate Density #4 (Subtracting MACROS and Physical Cells): 40.465%  
% Pure Gate Density #5 (Subtracting MACROS and BLOCKAGES): 99.424%  
% Pure Gate Density #6 (Subtracting MACROS and BLOCKAGES for insts are not placed): 40.465%  
% Core Density (Counting Std Cells and MACROs): 99.424%  
% Core Density #2(Subtracting Physical Cells): 40.465%  
% Chip Density (Counting Std Cells and MACROs and IOs): 85.633%  
% Chip Density #2(Subtracting Physical Cells): 78.996%  
# Macros within 5 sites of IO pad: No  
Macro halo defined?: No  

==============================
Wire Length Distribution
==============================
Total METAL1 wire length: 0.0000 um  
Total METAL2 wire length: 8413.8250 um  
Total METAL3 wire length: 25485.0450 um  
Total METAL4 wire length: 14354.2000 um  
Total METAL5 wire length: 0.0000 um  
Total METAL6 wire length: 0.0000 um  
Total wire length: 48253.0700 um  
Average wire length/net: 41.2772 um  
Area of Power Net Distribution: 
    ------------------------------
    Area of Power Net Distribution
    ------------------------------
    Layer Name  Area of Power Net  Routable Area  Percentage  
    METAL1  7519.3796  100318.7584  7.4955%  
    METAL2  0.0000  100318.7584  0.0000%  
    METAL3  196.2000  100318.7584  0.1956%  
    METAL4  1471.3200  100318.7584  1.4666%  
    METAL5  35693.2000  100318.7584  35.5798%  
    METAL6  33030.0000  100318.7584  32.9250%  For more information click here  
