ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"drv_usart.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.rodata.usart1Init.str1.4,"aMS",%progbits,1
  18              		.align	2
  19              	.LC0:
  20 0000 0A496E69 		.ascii	"\012Initializing USART 1\000"
  20      7469616C 
  20      697A696E 
  20      67205553 
  20      41525420 
  21              		.section	.text.usart1Init,"ax",%progbits
  22              		.align	1
  23              		.global	usart1Init
  24              		.arch armv7e-m
  25              		.syntax unified
  26              		.thumb
  27              		.thumb_func
  28              		.fpu fpv5-sp-d16
  30              	usart1Init:
  31              	.LFB187:
  32              		.file 1 "Src/drv/drv_usart.c"
   1:Src/drv/drv_usart.c **** /** @file 		drv_usart.c
   2:Src/drv/drv_usart.c ****  *  @brief
   3:Src/drv/drv_usart.c ****  *  	This file enables reading of usart data for use with a serial receiver.
   4:Src/drv/drv_usart.c ****  *
   5:Src/drv/drv_usart.c ****  *  @author 	Jeremy Wolfe
   6:Src/drv/drv_usart.c ****  *  @date 		23 FEB 2022
   7:Src/drv/drv_usart.c ****  */
   8:Src/drv/drv_usart.c **** 
   9:Src/drv/drv_usart.c **** /* Includes */
  10:Src/drv/drv_usart.c **** #include "board.h"
  11:Src/drv/drv_usart.c **** 
  12:Src/drv/drv_usart.c **** /* Global Variables */
  13:Src/drv/drv_usart.c **** uint8_t rx1Buf[RX1BUF_SIZE];
  14:Src/drv/drv_usart.c **** 
  15:Src/drv/drv_usart.c **** char read;
  16:Src/drv/drv_usart.c **** uint8_t readFlag = 0;
  17:Src/drv/drv_usart.c **** 
  18:Src/drv/drv_usart.c **** /** @brief Initializes the low level registers for usart1.
  19:Src/drv/drv_usart.c ****  *
  20:Src/drv/drv_usart.c ****  *  @return Void.
  21:Src/drv/drv_usart.c ****  */
  22:Src/drv/drv_usart.c **** void
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 2


  23:Src/drv/drv_usart.c **** usart1Init(void)
  24:Src/drv/drv_usart.c **** {
  33              		.loc 1 24 1 view -0
  34              		.cfi_startproc
  35              		@ args = 0, pretend = 0, frame = 0
  36              		@ frame_needed = 0, uses_anonymous_args = 0
  37 0000 08B5     		push	{r3, lr}
  38              		.cfi_def_cfa_offset 8
  39              		.cfi_offset 3, -8
  40              		.cfi_offset 14, -4
  25:Src/drv/drv_usart.c **** 	printf("\nInitializing USART 1\n");
  41              		.loc 1 25 2 view .LVU1
  42 0002 4B48     		ldr	r0, .L4
  43 0004 FFF7FEFF 		bl	puts
  44              	.LVL0:
  26:Src/drv/drv_usart.c **** 	/////////////////GPIO INIT///////////////////
  27:Src/drv/drv_usart.c **** 	// enable clock for GPIOB
  28:Src/drv/drv_usart.c **** 	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
  45              		.loc 1 28 2 view .LVU2
  46              		.loc 1 28 15 is_stmt 0 view .LVU3
  47 0008 4A4A     		ldr	r2, .L4+4
  48 000a 136B     		ldr	r3, [r2, #48]
  49 000c 43F00203 		orr	r3, r3, #2
  50 0010 1363     		str	r3, [r2, #48]
  29:Src/drv/drv_usart.c **** 	// set mode, speed, type, pull, AF
  30:Src/drv/drv_usart.c **** 	GPIOB->MODER 	&= ~GPIO_MODER_MODER7;
  51              		.loc 1 30 2 is_stmt 1 view .LVU4
  52              		.loc 1 30 16 is_stmt 0 view .LVU5
  53 0012 494B     		ldr	r3, .L4+8
  54 0014 1968     		ldr	r1, [r3]
  55 0016 21F44041 		bic	r1, r1, #49152
  56 001a 1960     		str	r1, [r3]
  31:Src/drv/drv_usart.c **** 	GPIOB->MODER 	|= GPIO_MODER_MODER7_1;
  57              		.loc 1 31 2 is_stmt 1 view .LVU6
  58              		.loc 1 31 16 is_stmt 0 view .LVU7
  59 001c 1968     		ldr	r1, [r3]
  60 001e 41F40041 		orr	r1, r1, #32768
  61 0022 1960     		str	r1, [r3]
  32:Src/drv/drv_usart.c **** 	GPIOB->OSPEEDR	|= GPIO_OSPEEDR_OSPEEDR7;
  62              		.loc 1 32 2 is_stmt 1 view .LVU8
  63              		.loc 1 32 17 is_stmt 0 view .LVU9
  64 0024 9968     		ldr	r1, [r3, #8]
  65 0026 41F44041 		orr	r1, r1, #49152
  66 002a 9960     		str	r1, [r3, #8]
  33:Src/drv/drv_usart.c **** 	GPIOB->OTYPER	&= ~GPIO_OTYPER_OT7;
  67              		.loc 1 33 2 is_stmt 1 view .LVU10
  68              		.loc 1 33 16 is_stmt 0 view .LVU11
  69 002c 5968     		ldr	r1, [r3, #4]
  70 002e 21F08001 		bic	r1, r1, #128
  71 0032 5960     		str	r1, [r3, #4]
  34:Src/drv/drv_usart.c **** 	GPIOB->PUPDR	&= ~GPIO_PUPDR_PUPDR7;
  72              		.loc 1 34 2 is_stmt 1 view .LVU12
  73              		.loc 1 34 15 is_stmt 0 view .LVU13
  74 0034 D968     		ldr	r1, [r3, #12]
  75 0036 21F44041 		bic	r1, r1, #49152
  76 003a D960     		str	r1, [r3, #12]
  35:Src/drv/drv_usart.c **** 	GPIOB->AFR[0]	&= ~GPIO_AFRL_AFRL7;
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 3


  77              		.loc 1 35 2 is_stmt 1 view .LVU14
  78              		.loc 1 35 16 is_stmt 0 view .LVU15
  79 003c 196A     		ldr	r1, [r3, #32]
  80 003e 21F07041 		bic	r1, r1, #-268435456
  81 0042 1962     		str	r1, [r3, #32]
  36:Src/drv/drv_usart.c **** 	GPIOB->AFR[0] 	|= (0x7 << (4U * 7U));
  82              		.loc 1 36 2 is_stmt 1 view .LVU16
  83              		.loc 1 36 17 is_stmt 0 view .LVU17
  84 0044 196A     		ldr	r1, [r3, #32]
  85 0046 41F0E041 		orr	r1, r1, #1879048192
  86 004a 1962     		str	r1, [r3, #32]
  37:Src/drv/drv_usart.c **** 
  38:Src/drv/drv_usart.c **** 	NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0));
  87              		.loc 1 38 2 is_stmt 1 view .LVU18
  88              	.LBB22:
  89              	.LBI22:
  90              		.file 2 "Libraries/CMSIS/Include/core_cm7.h"
   1:Libraries/CMSIS/Include/core_cm7.h **** /**************************************************************************//**
   2:Libraries/CMSIS/Include/core_cm7.h ****  * @file     core_cm7.h
   3:Libraries/CMSIS/Include/core_cm7.h ****  * @brief    CMSIS Cortex-M7 Core Peripheral Access Layer Header File
   4:Libraries/CMSIS/Include/core_cm7.h ****  * @version  V5.0.8
   5:Libraries/CMSIS/Include/core_cm7.h ****  * @date     04. June 2018
   6:Libraries/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
   7:Libraries/CMSIS/Include/core_cm7.h **** /*
   8:Libraries/CMSIS/Include/core_cm7.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Libraries/CMSIS/Include/core_cm7.h ****  *
  10:Libraries/CMSIS/Include/core_cm7.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Libraries/CMSIS/Include/core_cm7.h ****  *
  12:Libraries/CMSIS/Include/core_cm7.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Libraries/CMSIS/Include/core_cm7.h ****  * not use this file except in compliance with the License.
  14:Libraries/CMSIS/Include/core_cm7.h ****  * You may obtain a copy of the License at
  15:Libraries/CMSIS/Include/core_cm7.h ****  *
  16:Libraries/CMSIS/Include/core_cm7.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Libraries/CMSIS/Include/core_cm7.h ****  *
  18:Libraries/CMSIS/Include/core_cm7.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Libraries/CMSIS/Include/core_cm7.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Libraries/CMSIS/Include/core_cm7.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Libraries/CMSIS/Include/core_cm7.h ****  * See the License for the specific language governing permissions and
  22:Libraries/CMSIS/Include/core_cm7.h ****  * limitations under the License.
  23:Libraries/CMSIS/Include/core_cm7.h ****  */
  24:Libraries/CMSIS/Include/core_cm7.h **** 
  25:Libraries/CMSIS/Include/core_cm7.h **** #if   defined ( __ICCARM__ )
  26:Libraries/CMSIS/Include/core_cm7.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Libraries/CMSIS/Include/core_cm7.h **** #elif defined (__clang__)
  28:Libraries/CMSIS/Include/core_cm7.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Libraries/CMSIS/Include/core_cm7.h **** #endif
  30:Libraries/CMSIS/Include/core_cm7.h **** 
  31:Libraries/CMSIS/Include/core_cm7.h **** #ifndef __CORE_CM7_H_GENERIC
  32:Libraries/CMSIS/Include/core_cm7.h **** #define __CORE_CM7_H_GENERIC
  33:Libraries/CMSIS/Include/core_cm7.h **** 
  34:Libraries/CMSIS/Include/core_cm7.h **** #include <stdint.h>
  35:Libraries/CMSIS/Include/core_cm7.h **** 
  36:Libraries/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
  37:Libraries/CMSIS/Include/core_cm7.h ****  extern "C" {
  38:Libraries/CMSIS/Include/core_cm7.h **** #endif
  39:Libraries/CMSIS/Include/core_cm7.h **** 
  40:Libraries/CMSIS/Include/core_cm7.h **** /**
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 4


  41:Libraries/CMSIS/Include/core_cm7.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Libraries/CMSIS/Include/core_cm7.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Libraries/CMSIS/Include/core_cm7.h **** 
  44:Libraries/CMSIS/Include/core_cm7.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Libraries/CMSIS/Include/core_cm7.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Libraries/CMSIS/Include/core_cm7.h **** 
  47:Libraries/CMSIS/Include/core_cm7.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Libraries/CMSIS/Include/core_cm7.h ****      Unions are used for effective representation of core registers.
  49:Libraries/CMSIS/Include/core_cm7.h **** 
  50:Libraries/CMSIS/Include/core_cm7.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Libraries/CMSIS/Include/core_cm7.h ****      Function-like macros are used to allow more efficient code.
  52:Libraries/CMSIS/Include/core_cm7.h ****  */
  53:Libraries/CMSIS/Include/core_cm7.h **** 
  54:Libraries/CMSIS/Include/core_cm7.h **** 
  55:Libraries/CMSIS/Include/core_cm7.h **** /*******************************************************************************
  56:Libraries/CMSIS/Include/core_cm7.h ****  *                 CMSIS definitions
  57:Libraries/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
  58:Libraries/CMSIS/Include/core_cm7.h **** /**
  59:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup Cortex_M7
  60:Libraries/CMSIS/Include/core_cm7.h ****   @{
  61:Libraries/CMSIS/Include/core_cm7.h ****  */
  62:Libraries/CMSIS/Include/core_cm7.h **** 
  63:Libraries/CMSIS/Include/core_cm7.h **** #include "../../../Libraries/CMSIS/Include/cmsis_version.h"
  64:Libraries/CMSIS/Include/core_cm7.h **** 
  65:Libraries/CMSIS/Include/core_cm7.h **** /* CMSIS CM7 definitions */
  66:Libraries/CMSIS/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:1
  67:Libraries/CMSIS/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION_SUB   ( __CM_CMSIS_VERSION_SUB)                  /*!< \deprecated [15:0
  68:Libraries/CMSIS/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION       ((__CM7_CMSIS_VERSION_MAIN << 16U) | \
  69:Libraries/CMSIS/Include/core_cm7.h ****                                     __CM7_CMSIS_VERSION_SUB           )      /*!< \deprecated CMSIS
  70:Libraries/CMSIS/Include/core_cm7.h **** 
  71:Libraries/CMSIS/Include/core_cm7.h **** #define __CORTEX_M                (7U)                                       /*!< Cortex-M Core */
  72:Libraries/CMSIS/Include/core_cm7.h **** 
  73:Libraries/CMSIS/Include/core_cm7.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Libraries/CMSIS/Include/core_cm7.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Libraries/CMSIS/Include/core_cm7.h **** */
  76:Libraries/CMSIS/Include/core_cm7.h **** #if defined ( __CC_ARM )
  77:Libraries/CMSIS/Include/core_cm7.h ****   #if defined __TARGET_FPU_VFP
  78:Libraries/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
  80:Libraries/CMSIS/Include/core_cm7.h ****     #else
  81:Libraries/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
  83:Libraries/CMSIS/Include/core_cm7.h ****     #endif
  84:Libraries/CMSIS/Include/core_cm7.h ****   #else
  85:Libraries/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
  86:Libraries/CMSIS/Include/core_cm7.h ****   #endif
  87:Libraries/CMSIS/Include/core_cm7.h **** 
  88:Libraries/CMSIS/Include/core_cm7.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Libraries/CMSIS/Include/core_cm7.h ****   #if defined __ARM_PCS_VFP
  90:Libraries/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
  92:Libraries/CMSIS/Include/core_cm7.h ****     #else
  93:Libraries/CMSIS/Include/core_cm7.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
  95:Libraries/CMSIS/Include/core_cm7.h ****     #endif
  96:Libraries/CMSIS/Include/core_cm7.h ****   #else
  97:Libraries/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 5


  98:Libraries/CMSIS/Include/core_cm7.h ****   #endif
  99:Libraries/CMSIS/Include/core_cm7.h **** 
 100:Libraries/CMSIS/Include/core_cm7.h **** #elif defined ( __GNUC__ )
 101:Libraries/CMSIS/Include/core_cm7.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Libraries/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 104:Libraries/CMSIS/Include/core_cm7.h ****     #else
 105:Libraries/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 107:Libraries/CMSIS/Include/core_cm7.h ****     #endif
 108:Libraries/CMSIS/Include/core_cm7.h ****   #else
 109:Libraries/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 110:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 111:Libraries/CMSIS/Include/core_cm7.h **** 
 112:Libraries/CMSIS/Include/core_cm7.h **** #elif defined ( __ICCARM__ )
 113:Libraries/CMSIS/Include/core_cm7.h ****   #if defined __ARMVFP__
 114:Libraries/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 116:Libraries/CMSIS/Include/core_cm7.h ****     #else
 117:Libraries/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 119:Libraries/CMSIS/Include/core_cm7.h ****     #endif
 120:Libraries/CMSIS/Include/core_cm7.h ****   #else
 121:Libraries/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 122:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 123:Libraries/CMSIS/Include/core_cm7.h **** 
 124:Libraries/CMSIS/Include/core_cm7.h **** #elif defined ( __TI_ARM__ )
 125:Libraries/CMSIS/Include/core_cm7.h ****   #if defined __TI_VFP_SUPPORT__
 126:Libraries/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 128:Libraries/CMSIS/Include/core_cm7.h ****     #else
 129:Libraries/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 131:Libraries/CMSIS/Include/core_cm7.h ****     #endif
 132:Libraries/CMSIS/Include/core_cm7.h ****   #else
 133:Libraries/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 134:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 135:Libraries/CMSIS/Include/core_cm7.h **** 
 136:Libraries/CMSIS/Include/core_cm7.h **** #elif defined ( __TASKING__ )
 137:Libraries/CMSIS/Include/core_cm7.h ****   #if defined __FPU_VFP__
 138:Libraries/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 140:Libraries/CMSIS/Include/core_cm7.h ****     #else
 141:Libraries/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 143:Libraries/CMSIS/Include/core_cm7.h ****     #endif
 144:Libraries/CMSIS/Include/core_cm7.h ****   #else
 145:Libraries/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 146:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 147:Libraries/CMSIS/Include/core_cm7.h **** 
 148:Libraries/CMSIS/Include/core_cm7.h **** #elif defined ( __CSMC__ )
 149:Libraries/CMSIS/Include/core_cm7.h ****   #if ( __CSMC__ & 0x400U)
 150:Libraries/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 152:Libraries/CMSIS/Include/core_cm7.h ****     #else
 153:Libraries/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 6


 155:Libraries/CMSIS/Include/core_cm7.h ****     #endif
 156:Libraries/CMSIS/Include/core_cm7.h ****   #else
 157:Libraries/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 158:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 159:Libraries/CMSIS/Include/core_cm7.h **** 
 160:Libraries/CMSIS/Include/core_cm7.h **** #endif
 161:Libraries/CMSIS/Include/core_cm7.h **** 
 162:Libraries/CMSIS/Include/core_cm7.h **** #include "../../../Libraries/CMSIS/Include/cmsis_compiler.h"               /* CMSIS compiler specif
 163:Libraries/CMSIS/Include/core_cm7.h **** 
 164:Libraries/CMSIS/Include/core_cm7.h **** 
 165:Libraries/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
 166:Libraries/CMSIS/Include/core_cm7.h **** }
 167:Libraries/CMSIS/Include/core_cm7.h **** #endif
 168:Libraries/CMSIS/Include/core_cm7.h **** 
 169:Libraries/CMSIS/Include/core_cm7.h **** #endif /* __CORE_CM7_H_GENERIC */
 170:Libraries/CMSIS/Include/core_cm7.h **** 
 171:Libraries/CMSIS/Include/core_cm7.h **** #ifndef __CMSIS_GENERIC
 172:Libraries/CMSIS/Include/core_cm7.h **** 
 173:Libraries/CMSIS/Include/core_cm7.h **** #ifndef __CORE_CM7_H_DEPENDANT
 174:Libraries/CMSIS/Include/core_cm7.h **** #define __CORE_CM7_H_DEPENDANT
 175:Libraries/CMSIS/Include/core_cm7.h **** 
 176:Libraries/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
 177:Libraries/CMSIS/Include/core_cm7.h ****  extern "C" {
 178:Libraries/CMSIS/Include/core_cm7.h **** #endif
 179:Libraries/CMSIS/Include/core_cm7.h **** 
 180:Libraries/CMSIS/Include/core_cm7.h **** /* check device defines and use defaults */
 181:Libraries/CMSIS/Include/core_cm7.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Libraries/CMSIS/Include/core_cm7.h ****   #ifndef __CM7_REV
 183:Libraries/CMSIS/Include/core_cm7.h ****     #define __CM7_REV               0x0000U
 184:Libraries/CMSIS/Include/core_cm7.h ****     #warning "__CM7_REV not defined in device header file; using default!"
 185:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 186:Libraries/CMSIS/Include/core_cm7.h **** 
 187:Libraries/CMSIS/Include/core_cm7.h ****   #ifndef __FPU_PRESENT
 188:Libraries/CMSIS/Include/core_cm7.h ****     #define __FPU_PRESENT             0U
 189:Libraries/CMSIS/Include/core_cm7.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 191:Libraries/CMSIS/Include/core_cm7.h **** 
 192:Libraries/CMSIS/Include/core_cm7.h ****   #ifndef __MPU_PRESENT
 193:Libraries/CMSIS/Include/core_cm7.h ****     #define __MPU_PRESENT             0U
 194:Libraries/CMSIS/Include/core_cm7.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 196:Libraries/CMSIS/Include/core_cm7.h **** 
 197:Libraries/CMSIS/Include/core_cm7.h ****   #ifndef __ICACHE_PRESENT
 198:Libraries/CMSIS/Include/core_cm7.h ****     #define __ICACHE_PRESENT          0U
 199:Libraries/CMSIS/Include/core_cm7.h ****     #warning "__ICACHE_PRESENT not defined in device header file; using default!"
 200:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 201:Libraries/CMSIS/Include/core_cm7.h **** 
 202:Libraries/CMSIS/Include/core_cm7.h ****   #ifndef __DCACHE_PRESENT
 203:Libraries/CMSIS/Include/core_cm7.h ****     #define __DCACHE_PRESENT          0U
 204:Libraries/CMSIS/Include/core_cm7.h ****     #warning "__DCACHE_PRESENT not defined in device header file; using default!"
 205:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 206:Libraries/CMSIS/Include/core_cm7.h **** 
 207:Libraries/CMSIS/Include/core_cm7.h ****   #ifndef __DTCM_PRESENT
 208:Libraries/CMSIS/Include/core_cm7.h ****     #define __DTCM_PRESENT            0U
 209:Libraries/CMSIS/Include/core_cm7.h ****     #warning "__DTCM_PRESENT        not defined in device header file; using default!"
 210:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 211:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 7


 212:Libraries/CMSIS/Include/core_cm7.h ****   #ifndef __NVIC_PRIO_BITS
 213:Libraries/CMSIS/Include/core_cm7.h ****     #define __NVIC_PRIO_BITS          3U
 214:Libraries/CMSIS/Include/core_cm7.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 215:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 216:Libraries/CMSIS/Include/core_cm7.h **** 
 217:Libraries/CMSIS/Include/core_cm7.h ****   #ifndef __Vendor_SysTickConfig
 218:Libraries/CMSIS/Include/core_cm7.h ****     #define __Vendor_SysTickConfig    0U
 219:Libraries/CMSIS/Include/core_cm7.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 220:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 221:Libraries/CMSIS/Include/core_cm7.h **** #endif
 222:Libraries/CMSIS/Include/core_cm7.h **** 
 223:Libraries/CMSIS/Include/core_cm7.h **** /* IO definitions (access restrictions to peripheral registers) */
 224:Libraries/CMSIS/Include/core_cm7.h **** /**
 225:Libraries/CMSIS/Include/core_cm7.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 226:Libraries/CMSIS/Include/core_cm7.h **** 
 227:Libraries/CMSIS/Include/core_cm7.h ****     <strong>IO Type Qualifiers</strong> are used
 228:Libraries/CMSIS/Include/core_cm7.h ****     \li to specify the access to peripheral variables.
 229:Libraries/CMSIS/Include/core_cm7.h ****     \li for automatic generation of peripheral register debug information.
 230:Libraries/CMSIS/Include/core_cm7.h **** */
 231:Libraries/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
 232:Libraries/CMSIS/Include/core_cm7.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 233:Libraries/CMSIS/Include/core_cm7.h **** #else
 234:Libraries/CMSIS/Include/core_cm7.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 235:Libraries/CMSIS/Include/core_cm7.h **** #endif
 236:Libraries/CMSIS/Include/core_cm7.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 237:Libraries/CMSIS/Include/core_cm7.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 238:Libraries/CMSIS/Include/core_cm7.h **** 
 239:Libraries/CMSIS/Include/core_cm7.h **** /* following defines should be used for structure members */
 240:Libraries/CMSIS/Include/core_cm7.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 241:Libraries/CMSIS/Include/core_cm7.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 242:Libraries/CMSIS/Include/core_cm7.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 243:Libraries/CMSIS/Include/core_cm7.h **** 
 244:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of group Cortex_M7 */
 245:Libraries/CMSIS/Include/core_cm7.h **** 
 246:Libraries/CMSIS/Include/core_cm7.h **** 
 247:Libraries/CMSIS/Include/core_cm7.h **** 
 248:Libraries/CMSIS/Include/core_cm7.h **** /*******************************************************************************
 249:Libraries/CMSIS/Include/core_cm7.h ****  *                 Register Abstraction
 250:Libraries/CMSIS/Include/core_cm7.h ****   Core Register contain:
 251:Libraries/CMSIS/Include/core_cm7.h ****   - Core Register
 252:Libraries/CMSIS/Include/core_cm7.h ****   - Core NVIC Register
 253:Libraries/CMSIS/Include/core_cm7.h ****   - Core SCB Register
 254:Libraries/CMSIS/Include/core_cm7.h ****   - Core SysTick Register
 255:Libraries/CMSIS/Include/core_cm7.h ****   - Core Debug Register
 256:Libraries/CMSIS/Include/core_cm7.h ****   - Core MPU Register
 257:Libraries/CMSIS/Include/core_cm7.h ****   - Core FPU Register
 258:Libraries/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
 259:Libraries/CMSIS/Include/core_cm7.h **** /**
 260:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 261:Libraries/CMSIS/Include/core_cm7.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 262:Libraries/CMSIS/Include/core_cm7.h **** */
 263:Libraries/CMSIS/Include/core_cm7.h **** 
 264:Libraries/CMSIS/Include/core_cm7.h **** /**
 265:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
 266:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 267:Libraries/CMSIS/Include/core_cm7.h ****   \brief      Core Register type definitions.
 268:Libraries/CMSIS/Include/core_cm7.h ****   @{
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 8


 269:Libraries/CMSIS/Include/core_cm7.h ****  */
 270:Libraries/CMSIS/Include/core_cm7.h **** 
 271:Libraries/CMSIS/Include/core_cm7.h **** /**
 272:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 273:Libraries/CMSIS/Include/core_cm7.h ****  */
 274:Libraries/CMSIS/Include/core_cm7.h **** typedef union
 275:Libraries/CMSIS/Include/core_cm7.h **** {
 276:Libraries/CMSIS/Include/core_cm7.h ****   struct
 277:Libraries/CMSIS/Include/core_cm7.h ****   {
 278:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 279:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 280:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 281:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 282:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 283:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 284:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 285:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 286:Libraries/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 287:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 288:Libraries/CMSIS/Include/core_cm7.h **** } APSR_Type;
 289:Libraries/CMSIS/Include/core_cm7.h **** 
 290:Libraries/CMSIS/Include/core_cm7.h **** /* APSR Register Definitions */
 291:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 292:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 293:Libraries/CMSIS/Include/core_cm7.h **** 
 294:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 295:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 296:Libraries/CMSIS/Include/core_cm7.h **** 
 297:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 298:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 299:Libraries/CMSIS/Include/core_cm7.h **** 
 300:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 301:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 302:Libraries/CMSIS/Include/core_cm7.h **** 
 303:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 304:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 305:Libraries/CMSIS/Include/core_cm7.h **** 
 306:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 307:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 308:Libraries/CMSIS/Include/core_cm7.h **** 
 309:Libraries/CMSIS/Include/core_cm7.h **** 
 310:Libraries/CMSIS/Include/core_cm7.h **** /**
 311:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 312:Libraries/CMSIS/Include/core_cm7.h ****  */
 313:Libraries/CMSIS/Include/core_cm7.h **** typedef union
 314:Libraries/CMSIS/Include/core_cm7.h **** {
 315:Libraries/CMSIS/Include/core_cm7.h ****   struct
 316:Libraries/CMSIS/Include/core_cm7.h ****   {
 317:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 318:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 319:Libraries/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 320:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 321:Libraries/CMSIS/Include/core_cm7.h **** } IPSR_Type;
 322:Libraries/CMSIS/Include/core_cm7.h **** 
 323:Libraries/CMSIS/Include/core_cm7.h **** /* IPSR Register Definitions */
 324:Libraries/CMSIS/Include/core_cm7.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 325:Libraries/CMSIS/Include/core_cm7.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 9


 326:Libraries/CMSIS/Include/core_cm7.h **** 
 327:Libraries/CMSIS/Include/core_cm7.h **** 
 328:Libraries/CMSIS/Include/core_cm7.h **** /**
 329:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 330:Libraries/CMSIS/Include/core_cm7.h ****  */
 331:Libraries/CMSIS/Include/core_cm7.h **** typedef union
 332:Libraries/CMSIS/Include/core_cm7.h **** {
 333:Libraries/CMSIS/Include/core_cm7.h ****   struct
 334:Libraries/CMSIS/Include/core_cm7.h ****   {
 335:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 336:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 337:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 338:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 339:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 340:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 341:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 342:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 343:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 344:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 345:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 346:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 347:Libraries/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 348:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 349:Libraries/CMSIS/Include/core_cm7.h **** } xPSR_Type;
 350:Libraries/CMSIS/Include/core_cm7.h **** 
 351:Libraries/CMSIS/Include/core_cm7.h **** /* xPSR Register Definitions */
 352:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 353:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 354:Libraries/CMSIS/Include/core_cm7.h **** 
 355:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 356:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 357:Libraries/CMSIS/Include/core_cm7.h **** 
 358:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 359:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 360:Libraries/CMSIS/Include/core_cm7.h **** 
 361:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 362:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 363:Libraries/CMSIS/Include/core_cm7.h **** 
 364:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 365:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 366:Libraries/CMSIS/Include/core_cm7.h **** 
 367:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 368:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 369:Libraries/CMSIS/Include/core_cm7.h **** 
 370:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 371:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 372:Libraries/CMSIS/Include/core_cm7.h **** 
 373:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 374:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 375:Libraries/CMSIS/Include/core_cm7.h **** 
 376:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 377:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 378:Libraries/CMSIS/Include/core_cm7.h **** 
 379:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 380:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 381:Libraries/CMSIS/Include/core_cm7.h **** 
 382:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 10


 383:Libraries/CMSIS/Include/core_cm7.h **** /**
 384:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Control Registers (CONTROL).
 385:Libraries/CMSIS/Include/core_cm7.h ****  */
 386:Libraries/CMSIS/Include/core_cm7.h **** typedef union
 387:Libraries/CMSIS/Include/core_cm7.h **** {
 388:Libraries/CMSIS/Include/core_cm7.h ****   struct
 389:Libraries/CMSIS/Include/core_cm7.h ****   {
 390:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 391:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 392:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 393:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 394:Libraries/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 395:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 396:Libraries/CMSIS/Include/core_cm7.h **** } CONTROL_Type;
 397:Libraries/CMSIS/Include/core_cm7.h **** 
 398:Libraries/CMSIS/Include/core_cm7.h **** /* CONTROL Register Definitions */
 399:Libraries/CMSIS/Include/core_cm7.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 400:Libraries/CMSIS/Include/core_cm7.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 401:Libraries/CMSIS/Include/core_cm7.h **** 
 402:Libraries/CMSIS/Include/core_cm7.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 403:Libraries/CMSIS/Include/core_cm7.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 404:Libraries/CMSIS/Include/core_cm7.h **** 
 405:Libraries/CMSIS/Include/core_cm7.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 406:Libraries/CMSIS/Include/core_cm7.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 407:Libraries/CMSIS/Include/core_cm7.h **** 
 408:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_CORE */
 409:Libraries/CMSIS/Include/core_cm7.h **** 
 410:Libraries/CMSIS/Include/core_cm7.h **** 
 411:Libraries/CMSIS/Include/core_cm7.h **** /**
 412:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
 413:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 414:Libraries/CMSIS/Include/core_cm7.h ****   \brief      Type definitions for the NVIC Registers
 415:Libraries/CMSIS/Include/core_cm7.h ****   @{
 416:Libraries/CMSIS/Include/core_cm7.h ****  */
 417:Libraries/CMSIS/Include/core_cm7.h **** 
 418:Libraries/CMSIS/Include/core_cm7.h **** /**
 419:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 420:Libraries/CMSIS/Include/core_cm7.h ****  */
 421:Libraries/CMSIS/Include/core_cm7.h **** typedef struct
 422:Libraries/CMSIS/Include/core_cm7.h **** {
 423:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 424:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[24U];
 425:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 426:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RSERVED1[24U];
 427:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 428:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[24U];
 429:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 430:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[24U];
 431:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 432:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[56U];
 433:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 434:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[644U];
 435:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 436:Libraries/CMSIS/Include/core_cm7.h **** }  NVIC_Type;
 437:Libraries/CMSIS/Include/core_cm7.h **** 
 438:Libraries/CMSIS/Include/core_cm7.h **** /* Software Triggered Interrupt Register Definitions */
 439:Libraries/CMSIS/Include/core_cm7.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 11


 440:Libraries/CMSIS/Include/core_cm7.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 441:Libraries/CMSIS/Include/core_cm7.h **** 
 442:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_NVIC */
 443:Libraries/CMSIS/Include/core_cm7.h **** 
 444:Libraries/CMSIS/Include/core_cm7.h **** 
 445:Libraries/CMSIS/Include/core_cm7.h **** /**
 446:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 447:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 448:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the System Control Block Registers
 449:Libraries/CMSIS/Include/core_cm7.h ****   @{
 450:Libraries/CMSIS/Include/core_cm7.h ****  */
 451:Libraries/CMSIS/Include/core_cm7.h **** 
 452:Libraries/CMSIS/Include/core_cm7.h **** /**
 453:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the System Control Block (SCB).
 454:Libraries/CMSIS/Include/core_cm7.h ****  */
 455:Libraries/CMSIS/Include/core_cm7.h **** typedef struct
 456:Libraries/CMSIS/Include/core_cm7.h **** {
 457:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 458:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 459:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 460:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 461:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 462:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 463:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 464:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 465:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 466:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 467:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 468:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 469:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 470:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 471:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 472:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 473:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 474:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_MFR[4U];             /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 475:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_ISAR[5U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 476:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
 477:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
 478:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
 479:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
 480:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
 481:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 482:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[93U];
 483:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Reg
 484:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[15U];
 485:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0
 486:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1
 487:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2
 488:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[1U];
 489:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
 490:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED6[1U];
 491:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU
 492:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC
 493:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
 494:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
 495:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
 496:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 12


 497:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by 
 498:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by 
 499:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED7[6U];
 500:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ITCMCR;                 /*!< Offset: 0x290 (R/W)  Instruction Tightly-Coupled Memo
 501:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DTCMCR;                 /*!< Offset: 0x294 (R/W)  Data Tightly-Coupled Memory Cont
 502:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AHBPCR;                 /*!< Offset: 0x298 (R/W)  AHBP Control Register */
 503:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CACR;                   /*!< Offset: 0x29C (R/W)  L1 Cache Control Register */
 504:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AHBSCR;                 /*!< Offset: 0x2A0 (R/W)  AHB Slave Control Register */
 505:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED8[1U];
 506:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ABFSR;                  /*!< Offset: 0x2A8 (R/W)  Auxiliary Bus Fault Status Regis
 507:Libraries/CMSIS/Include/core_cm7.h **** } SCB_Type;
 508:Libraries/CMSIS/Include/core_cm7.h **** 
 509:Libraries/CMSIS/Include/core_cm7.h **** /* SCB CPUID Register Definitions */
 510:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 511:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 512:Libraries/CMSIS/Include/core_cm7.h **** 
 513:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 514:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 515:Libraries/CMSIS/Include/core_cm7.h **** 
 516:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 517:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 518:Libraries/CMSIS/Include/core_cm7.h **** 
 519:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 520:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 521:Libraries/CMSIS/Include/core_cm7.h **** 
 522:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 523:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 524:Libraries/CMSIS/Include/core_cm7.h **** 
 525:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Interrupt Control State Register Definitions */
 526:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 527:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 528:Libraries/CMSIS/Include/core_cm7.h **** 
 529:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 530:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 531:Libraries/CMSIS/Include/core_cm7.h **** 
 532:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 533:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 534:Libraries/CMSIS/Include/core_cm7.h **** 
 535:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 536:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 537:Libraries/CMSIS/Include/core_cm7.h **** 
 538:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 539:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 540:Libraries/CMSIS/Include/core_cm7.h **** 
 541:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 542:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 543:Libraries/CMSIS/Include/core_cm7.h **** 
 544:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 545:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 546:Libraries/CMSIS/Include/core_cm7.h **** 
 547:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 548:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 549:Libraries/CMSIS/Include/core_cm7.h **** 
 550:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 551:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 552:Libraries/CMSIS/Include/core_cm7.h **** 
 553:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 13


 554:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 555:Libraries/CMSIS/Include/core_cm7.h **** 
 556:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Vector Table Offset Register Definitions */
 557:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 558:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 559:Libraries/CMSIS/Include/core_cm7.h **** 
 560:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 561:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 562:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 563:Libraries/CMSIS/Include/core_cm7.h **** 
 564:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 565:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 566:Libraries/CMSIS/Include/core_cm7.h **** 
 567:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 568:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 569:Libraries/CMSIS/Include/core_cm7.h **** 
 570:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 571:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 572:Libraries/CMSIS/Include/core_cm7.h **** 
 573:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 574:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 575:Libraries/CMSIS/Include/core_cm7.h **** 
 576:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 577:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 578:Libraries/CMSIS/Include/core_cm7.h **** 
 579:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 580:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 581:Libraries/CMSIS/Include/core_cm7.h **** 
 582:Libraries/CMSIS/Include/core_cm7.h **** /* SCB System Control Register Definitions */
 583:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 584:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 585:Libraries/CMSIS/Include/core_cm7.h **** 
 586:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 587:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 588:Libraries/CMSIS/Include/core_cm7.h **** 
 589:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 590:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 591:Libraries/CMSIS/Include/core_cm7.h **** 
 592:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Configuration Control Register Definitions */
 593:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BP_Pos                      18U                                           /*!< SCB 
 594:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB 
 595:Libraries/CMSIS/Include/core_cm7.h **** 
 596:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_IC_Pos                      17U                                           /*!< SCB 
 597:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB 
 598:Libraries/CMSIS/Include/core_cm7.h **** 
 599:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DC_Pos                      16U                                           /*!< SCB 
 600:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB 
 601:Libraries/CMSIS/Include/core_cm7.h **** 
 602:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 603:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 604:Libraries/CMSIS/Include/core_cm7.h **** 
 605:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 606:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 607:Libraries/CMSIS/Include/core_cm7.h **** 
 608:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 609:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 610:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 14


 611:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 612:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 613:Libraries/CMSIS/Include/core_cm7.h **** 
 614:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 615:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 616:Libraries/CMSIS/Include/core_cm7.h **** 
 617:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 618:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 619:Libraries/CMSIS/Include/core_cm7.h **** 
 620:Libraries/CMSIS/Include/core_cm7.h **** /* SCB System Handler Control and State Register Definitions */
 621:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 622:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 623:Libraries/CMSIS/Include/core_cm7.h **** 
 624:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 625:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 626:Libraries/CMSIS/Include/core_cm7.h **** 
 627:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 628:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 629:Libraries/CMSIS/Include/core_cm7.h **** 
 630:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 631:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 632:Libraries/CMSIS/Include/core_cm7.h **** 
 633:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 634:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 635:Libraries/CMSIS/Include/core_cm7.h **** 
 636:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 637:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 638:Libraries/CMSIS/Include/core_cm7.h **** 
 639:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 640:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 641:Libraries/CMSIS/Include/core_cm7.h **** 
 642:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 643:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 644:Libraries/CMSIS/Include/core_cm7.h **** 
 645:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 646:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 647:Libraries/CMSIS/Include/core_cm7.h **** 
 648:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 649:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 650:Libraries/CMSIS/Include/core_cm7.h **** 
 651:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 652:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 653:Libraries/CMSIS/Include/core_cm7.h **** 
 654:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 655:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 656:Libraries/CMSIS/Include/core_cm7.h **** 
 657:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 658:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 659:Libraries/CMSIS/Include/core_cm7.h **** 
 660:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 661:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 662:Libraries/CMSIS/Include/core_cm7.h **** 
 663:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Configurable Fault Status Register Definitions */
 664:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 665:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 666:Libraries/CMSIS/Include/core_cm7.h **** 
 667:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 15


 668:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 669:Libraries/CMSIS/Include/core_cm7.h **** 
 670:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 671:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 672:Libraries/CMSIS/Include/core_cm7.h **** 
 673:Libraries/CMSIS/Include/core_cm7.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 674:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 675:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 676:Libraries/CMSIS/Include/core_cm7.h **** 
 677:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 678:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 679:Libraries/CMSIS/Include/core_cm7.h **** 
 680:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 681:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 682:Libraries/CMSIS/Include/core_cm7.h **** 
 683:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 684:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 685:Libraries/CMSIS/Include/core_cm7.h **** 
 686:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 687:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 688:Libraries/CMSIS/Include/core_cm7.h **** 
 689:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 690:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 691:Libraries/CMSIS/Include/core_cm7.h **** 
 692:Libraries/CMSIS/Include/core_cm7.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 693:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 694:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 695:Libraries/CMSIS/Include/core_cm7.h **** 
 696:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 697:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 698:Libraries/CMSIS/Include/core_cm7.h **** 
 699:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 700:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 701:Libraries/CMSIS/Include/core_cm7.h **** 
 702:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 703:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 704:Libraries/CMSIS/Include/core_cm7.h **** 
 705:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 706:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 707:Libraries/CMSIS/Include/core_cm7.h **** 
 708:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 709:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 710:Libraries/CMSIS/Include/core_cm7.h **** 
 711:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 712:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 713:Libraries/CMSIS/Include/core_cm7.h **** 
 714:Libraries/CMSIS/Include/core_cm7.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 715:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 716:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 717:Libraries/CMSIS/Include/core_cm7.h **** 
 718:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 719:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 720:Libraries/CMSIS/Include/core_cm7.h **** 
 721:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 722:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 723:Libraries/CMSIS/Include/core_cm7.h **** 
 724:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 16


 725:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 726:Libraries/CMSIS/Include/core_cm7.h **** 
 727:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 728:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 729:Libraries/CMSIS/Include/core_cm7.h **** 
 730:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 731:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 732:Libraries/CMSIS/Include/core_cm7.h **** 
 733:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Hard Fault Status Register Definitions */
 734:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 735:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 736:Libraries/CMSIS/Include/core_cm7.h **** 
 737:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 738:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 739:Libraries/CMSIS/Include/core_cm7.h **** 
 740:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 741:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 742:Libraries/CMSIS/Include/core_cm7.h **** 
 743:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Debug Fault Status Register Definitions */
 744:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 745:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 746:Libraries/CMSIS/Include/core_cm7.h **** 
 747:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 748:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 749:Libraries/CMSIS/Include/core_cm7.h **** 
 750:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 751:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 752:Libraries/CMSIS/Include/core_cm7.h **** 
 753:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 754:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 755:Libraries/CMSIS/Include/core_cm7.h **** 
 756:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 757:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 758:Libraries/CMSIS/Include/core_cm7.h **** 
 759:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Cache Level ID Register Definitions */
 760:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB 
 761:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB 
 762:Libraries/CMSIS/Include/core_cm7.h **** 
 763:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB 
 764:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB 
 765:Libraries/CMSIS/Include/core_cm7.h **** 
 766:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Cache Type Register Definitions */
 767:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB 
 768:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB 
 769:Libraries/CMSIS/Include/core_cm7.h **** 
 770:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB 
 771:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB 
 772:Libraries/CMSIS/Include/core_cm7.h **** 
 773:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB 
 774:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB 
 775:Libraries/CMSIS/Include/core_cm7.h **** 
 776:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB 
 777:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB 
 778:Libraries/CMSIS/Include/core_cm7.h **** 
 779:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB 
 780:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB 
 781:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 17


 782:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Cache Size ID Register Definitions */
 783:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB 
 784:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB 
 785:Libraries/CMSIS/Include/core_cm7.h **** 
 786:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB 
 787:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB 
 788:Libraries/CMSIS/Include/core_cm7.h **** 
 789:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB 
 790:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB 
 791:Libraries/CMSIS/Include/core_cm7.h **** 
 792:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB 
 793:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB 
 794:Libraries/CMSIS/Include/core_cm7.h **** 
 795:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB 
 796:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB 
 797:Libraries/CMSIS/Include/core_cm7.h **** 
 798:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB 
 799:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB 
 800:Libraries/CMSIS/Include/core_cm7.h **** 
 801:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB 
 802:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB 
 803:Libraries/CMSIS/Include/core_cm7.h **** 
 804:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Cache Size Selection Register Definitions */
 805:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB 
 806:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB 
 807:Libraries/CMSIS/Include/core_cm7.h **** 
 808:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB 
 809:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB 
 810:Libraries/CMSIS/Include/core_cm7.h **** 
 811:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Software Triggered Interrupt Register Definitions */
 812:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB 
 813:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB 
 814:Libraries/CMSIS/Include/core_cm7.h **** 
 815:Libraries/CMSIS/Include/core_cm7.h **** /* SCB D-Cache Invalidate by Set-way Register Definitions */
 816:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB 
 817:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB 
 818:Libraries/CMSIS/Include/core_cm7.h **** 
 819:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB 
 820:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB 
 821:Libraries/CMSIS/Include/core_cm7.h **** 
 822:Libraries/CMSIS/Include/core_cm7.h **** /* SCB D-Cache Clean by Set-way Register Definitions */
 823:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB 
 824:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB 
 825:Libraries/CMSIS/Include/core_cm7.h **** 
 826:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB 
 827:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB 
 828:Libraries/CMSIS/Include/core_cm7.h **** 
 829:Libraries/CMSIS/Include/core_cm7.h **** /* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
 830:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB 
 831:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB 
 832:Libraries/CMSIS/Include/core_cm7.h **** 
 833:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB 
 834:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB 
 835:Libraries/CMSIS/Include/core_cm7.h **** 
 836:Libraries/CMSIS/Include/core_cm7.h **** /* Instruction Tightly-Coupled Memory Control Register Definitions */
 837:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_SZ_Pos                   3U                                            /*!< SCB 
 838:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_SZ_Msk                  (0xFUL << SCB_ITCMCR_SZ_Pos)                   /*!< SCB 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 18


 839:Libraries/CMSIS/Include/core_cm7.h **** 
 840:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RETEN_Pos                2U                                            /*!< SCB 
 841:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RETEN_Msk               (1UL << SCB_ITCMCR_RETEN_Pos)                  /*!< SCB 
 842:Libraries/CMSIS/Include/core_cm7.h **** 
 843:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RMW_Pos                  1U                                            /*!< SCB 
 844:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RMW_Msk                 (1UL << SCB_ITCMCR_RMW_Pos)                    /*!< SCB 
 845:Libraries/CMSIS/Include/core_cm7.h **** 
 846:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_EN_Pos                   0U                                            /*!< SCB 
 847:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_EN_Msk                  (1UL /*<< SCB_ITCMCR_EN_Pos*/)                 /*!< SCB 
 848:Libraries/CMSIS/Include/core_cm7.h **** 
 849:Libraries/CMSIS/Include/core_cm7.h **** /* Data Tightly-Coupled Memory Control Register Definitions */
 850:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_SZ_Pos                   3U                                            /*!< SCB 
 851:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_SZ_Msk                  (0xFUL << SCB_DTCMCR_SZ_Pos)                   /*!< SCB 
 852:Libraries/CMSIS/Include/core_cm7.h **** 
 853:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RETEN_Pos                2U                                            /*!< SCB 
 854:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RETEN_Msk               (1UL << SCB_DTCMCR_RETEN_Pos)                   /*!< SCB
 855:Libraries/CMSIS/Include/core_cm7.h **** 
 856:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RMW_Pos                  1U                                            /*!< SCB 
 857:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RMW_Msk                 (1UL << SCB_DTCMCR_RMW_Pos)                    /*!< SCB 
 858:Libraries/CMSIS/Include/core_cm7.h **** 
 859:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_EN_Pos                   0U                                            /*!< SCB 
 860:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_EN_Msk                  (1UL /*<< SCB_DTCMCR_EN_Pos*/)                 /*!< SCB 
 861:Libraries/CMSIS/Include/core_cm7.h **** 
 862:Libraries/CMSIS/Include/core_cm7.h **** /* AHBP Control Register Definitions */
 863:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_SZ_Pos                   1U                                            /*!< SCB 
 864:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_SZ_Msk                  (7UL << SCB_AHBPCR_SZ_Pos)                     /*!< SCB 
 865:Libraries/CMSIS/Include/core_cm7.h **** 
 866:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_EN_Pos                   0U                                            /*!< SCB 
 867:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_EN_Msk                  (1UL /*<< SCB_AHBPCR_EN_Pos*/)                 /*!< SCB 
 868:Libraries/CMSIS/Include/core_cm7.h **** 
 869:Libraries/CMSIS/Include/core_cm7.h **** /* L1 Cache Control Register Definitions */
 870:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CACR_FORCEWT_Pos                2U                                            /*!< SCB 
 871:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CACR_FORCEWT_Msk               (1UL << SCB_CACR_FORCEWT_Pos)                  /*!< SCB 
 872:Libraries/CMSIS/Include/core_cm7.h **** 
 873:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CACR_ECCEN_Pos                  1U                                            /*!< SCB 
 874:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CACR_ECCEN_Msk                 (1UL << SCB_CACR_ECCEN_Pos)                    /*!< SCB 
 875:Libraries/CMSIS/Include/core_cm7.h **** 
 876:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CACR_SIWT_Pos                   0U                                            /*!< SCB 
 877:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CACR_SIWT_Msk                  (1UL /*<< SCB_CACR_SIWT_Pos*/)                 /*!< SCB 
 878:Libraries/CMSIS/Include/core_cm7.h **** 
 879:Libraries/CMSIS/Include/core_cm7.h **** /* AHBS Control Register Definitions */
 880:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Pos           11U                                            /*!< SCB 
 881:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Msk           (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos)           /*!< SCB 
 882:Libraries/CMSIS/Include/core_cm7.h **** 
 883:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_TPRI_Pos                 2U                                            /*!< SCB 
 884:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_TPRI_Msk                (0x1FFUL << SCB_AHBPCR_TPRI_Pos)               /*!< SCB 
 885:Libraries/CMSIS/Include/core_cm7.h **** 
 886:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_CTL_Pos                  0U                                            /*!< SCB 
 887:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_CTL_Msk                 (3UL /*<< SCB_AHBPCR_CTL_Pos*/)                /*!< SCB 
 888:Libraries/CMSIS/Include/core_cm7.h **** 
 889:Libraries/CMSIS/Include/core_cm7.h **** /* Auxiliary Bus Fault Status Register Definitions */
 890:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Pos              8U                                            /*!< SCB 
 891:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Msk             (3UL << SCB_ABFSR_AXIMTYPE_Pos)                /*!< SCB 
 892:Libraries/CMSIS/Include/core_cm7.h **** 
 893:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_EPPB_Pos                  4U                                            /*!< SCB 
 894:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_EPPB_Msk                 (1UL << SCB_ABFSR_EPPB_Pos)                    /*!< SCB 
 895:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 19


 896:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIM_Pos                  3U                                            /*!< SCB 
 897:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIM_Msk                 (1UL << SCB_ABFSR_AXIM_Pos)                    /*!< SCB 
 898:Libraries/CMSIS/Include/core_cm7.h **** 
 899:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AHBP_Pos                  2U                                            /*!< SCB 
 900:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AHBP_Msk                 (1UL << SCB_ABFSR_AHBP_Pos)                    /*!< SCB 
 901:Libraries/CMSIS/Include/core_cm7.h **** 
 902:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_DTCM_Pos                  1U                                            /*!< SCB 
 903:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_DTCM_Msk                 (1UL << SCB_ABFSR_DTCM_Pos)                    /*!< SCB 
 904:Libraries/CMSIS/Include/core_cm7.h **** 
 905:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_ITCM_Pos                  0U                                            /*!< SCB 
 906:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_ITCM_Msk                 (1UL /*<< SCB_ABFSR_ITCM_Pos*/)                /*!< SCB 
 907:Libraries/CMSIS/Include/core_cm7.h **** 
 908:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_SCB */
 909:Libraries/CMSIS/Include/core_cm7.h **** 
 910:Libraries/CMSIS/Include/core_cm7.h **** 
 911:Libraries/CMSIS/Include/core_cm7.h **** /**
 912:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 913:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 914:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 915:Libraries/CMSIS/Include/core_cm7.h ****   @{
 916:Libraries/CMSIS/Include/core_cm7.h ****  */
 917:Libraries/CMSIS/Include/core_cm7.h **** 
 918:Libraries/CMSIS/Include/core_cm7.h **** /**
 919:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 920:Libraries/CMSIS/Include/core_cm7.h ****  */
 921:Libraries/CMSIS/Include/core_cm7.h **** typedef struct
 922:Libraries/CMSIS/Include/core_cm7.h **** {
 923:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
 924:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 925:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 926:Libraries/CMSIS/Include/core_cm7.h **** } SCnSCB_Type;
 927:Libraries/CMSIS/Include/core_cm7.h **** 
 928:Libraries/CMSIS/Include/core_cm7.h **** /* Interrupt Controller Type Register Definitions */
 929:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 930:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 931:Libraries/CMSIS/Include/core_cm7.h **** 
 932:Libraries/CMSIS/Include/core_cm7.h **** /* Auxiliary Control Register Definitions */
 933:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Pos    12U                                         /*!< ACTLR: 
 934:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Msk    (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos)    /*!< ACTLR: 
 935:Libraries/CMSIS/Include/core_cm7.h **** 
 936:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Pos         11U                                         /*!< ACTLR: 
 937:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Msk         (1UL << SCnSCB_ACTLR_DISRAMODE_Pos)         /*!< ACTLR: 
 938:Libraries/CMSIS/Include/core_cm7.h **** 
 939:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Pos         10U                                         /*!< ACTLR: 
 940:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Msk         (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos)         /*!< ACTLR: 
 941:Libraries/CMSIS/Include/core_cm7.h **** 
 942:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 943:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 944:Libraries/CMSIS/Include/core_cm7.h **** 
 945:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 946:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 947:Libraries/CMSIS/Include/core_cm7.h **** 
 948:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_SCnotSCB */
 949:Libraries/CMSIS/Include/core_cm7.h **** 
 950:Libraries/CMSIS/Include/core_cm7.h **** 
 951:Libraries/CMSIS/Include/core_cm7.h **** /**
 952:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 20


 953:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 954:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the System Timer Registers.
 955:Libraries/CMSIS/Include/core_cm7.h ****   @{
 956:Libraries/CMSIS/Include/core_cm7.h ****  */
 957:Libraries/CMSIS/Include/core_cm7.h **** 
 958:Libraries/CMSIS/Include/core_cm7.h **** /**
 959:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the System Timer (SysTick).
 960:Libraries/CMSIS/Include/core_cm7.h ****  */
 961:Libraries/CMSIS/Include/core_cm7.h **** typedef struct
 962:Libraries/CMSIS/Include/core_cm7.h **** {
 963:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 964:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 965:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 966:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 967:Libraries/CMSIS/Include/core_cm7.h **** } SysTick_Type;
 968:Libraries/CMSIS/Include/core_cm7.h **** 
 969:Libraries/CMSIS/Include/core_cm7.h **** /* SysTick Control / Status Register Definitions */
 970:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 971:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 972:Libraries/CMSIS/Include/core_cm7.h **** 
 973:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 974:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 975:Libraries/CMSIS/Include/core_cm7.h **** 
 976:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 977:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 978:Libraries/CMSIS/Include/core_cm7.h **** 
 979:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 980:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 981:Libraries/CMSIS/Include/core_cm7.h **** 
 982:Libraries/CMSIS/Include/core_cm7.h **** /* SysTick Reload Register Definitions */
 983:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 984:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 985:Libraries/CMSIS/Include/core_cm7.h **** 
 986:Libraries/CMSIS/Include/core_cm7.h **** /* SysTick Current Register Definitions */
 987:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 988:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 989:Libraries/CMSIS/Include/core_cm7.h **** 
 990:Libraries/CMSIS/Include/core_cm7.h **** /* SysTick Calibration Register Definitions */
 991:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 992:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 993:Libraries/CMSIS/Include/core_cm7.h **** 
 994:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 995:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 996:Libraries/CMSIS/Include/core_cm7.h **** 
 997:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 998:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 999:Libraries/CMSIS/Include/core_cm7.h **** 
1000:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_SysTick */
1001:Libraries/CMSIS/Include/core_cm7.h **** 
1002:Libraries/CMSIS/Include/core_cm7.h **** 
1003:Libraries/CMSIS/Include/core_cm7.h **** /**
1004:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1005:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
1006:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
1007:Libraries/CMSIS/Include/core_cm7.h ****   @{
1008:Libraries/CMSIS/Include/core_cm7.h ****  */
1009:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 21


1010:Libraries/CMSIS/Include/core_cm7.h **** /**
1011:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
1012:Libraries/CMSIS/Include/core_cm7.h ****  */
1013:Libraries/CMSIS/Include/core_cm7.h **** typedef struct
1014:Libraries/CMSIS/Include/core_cm7.h **** {
1015:Libraries/CMSIS/Include/core_cm7.h ****   __OM  union
1016:Libraries/CMSIS/Include/core_cm7.h ****   {
1017:Libraries/CMSIS/Include/core_cm7.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
1018:Libraries/CMSIS/Include/core_cm7.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
1019:Libraries/CMSIS/Include/core_cm7.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
1020:Libraries/CMSIS/Include/core_cm7.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
1021:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[864U];
1022:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
1023:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED1[15U];
1024:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
1025:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[15U];
1026:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
1027:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[29U];
1028:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
1029:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
1030:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
1031:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[43U];
1032:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
1033:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
1034:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[6U];
1035:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
1036:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
1037:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
1038:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
1039:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
1040:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
1041:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
1042:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
1043:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
1044:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
1045:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
1046:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
1047:Libraries/CMSIS/Include/core_cm7.h **** } ITM_Type;
1048:Libraries/CMSIS/Include/core_cm7.h **** 
1049:Libraries/CMSIS/Include/core_cm7.h **** /* ITM Trace Privilege Register Definitions */
1050:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
1051:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
1052:Libraries/CMSIS/Include/core_cm7.h **** 
1053:Libraries/CMSIS/Include/core_cm7.h **** /* ITM Trace Control Register Definitions */
1054:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
1055:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
1056:Libraries/CMSIS/Include/core_cm7.h **** 
1057:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
1058:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
1059:Libraries/CMSIS/Include/core_cm7.h **** 
1060:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
1061:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
1062:Libraries/CMSIS/Include/core_cm7.h **** 
1063:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
1064:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
1065:Libraries/CMSIS/Include/core_cm7.h **** 
1066:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 22


1067:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
1068:Libraries/CMSIS/Include/core_cm7.h **** 
1069:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
1070:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
1071:Libraries/CMSIS/Include/core_cm7.h **** 
1072:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
1073:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
1074:Libraries/CMSIS/Include/core_cm7.h **** 
1075:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
1076:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
1077:Libraries/CMSIS/Include/core_cm7.h **** 
1078:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
1079:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
1080:Libraries/CMSIS/Include/core_cm7.h **** 
1081:Libraries/CMSIS/Include/core_cm7.h **** /* ITM Integration Write Register Definitions */
1082:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
1083:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
1084:Libraries/CMSIS/Include/core_cm7.h **** 
1085:Libraries/CMSIS/Include/core_cm7.h **** /* ITM Integration Read Register Definitions */
1086:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
1087:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
1088:Libraries/CMSIS/Include/core_cm7.h **** 
1089:Libraries/CMSIS/Include/core_cm7.h **** /* ITM Integration Mode Control Register Definitions */
1090:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
1091:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
1092:Libraries/CMSIS/Include/core_cm7.h **** 
1093:Libraries/CMSIS/Include/core_cm7.h **** /* ITM Lock Status Register Definitions */
1094:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
1095:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
1096:Libraries/CMSIS/Include/core_cm7.h **** 
1097:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
1098:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
1099:Libraries/CMSIS/Include/core_cm7.h **** 
1100:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
1101:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
1102:Libraries/CMSIS/Include/core_cm7.h **** 
1103:Libraries/CMSIS/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_ITM */
1104:Libraries/CMSIS/Include/core_cm7.h **** 
1105:Libraries/CMSIS/Include/core_cm7.h **** 
1106:Libraries/CMSIS/Include/core_cm7.h **** /**
1107:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1108:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
1109:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
1110:Libraries/CMSIS/Include/core_cm7.h ****   @{
1111:Libraries/CMSIS/Include/core_cm7.h ****  */
1112:Libraries/CMSIS/Include/core_cm7.h **** 
1113:Libraries/CMSIS/Include/core_cm7.h **** /**
1114:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
1115:Libraries/CMSIS/Include/core_cm7.h ****  */
1116:Libraries/CMSIS/Include/core_cm7.h **** typedef struct
1117:Libraries/CMSIS/Include/core_cm7.h **** {
1118:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
1119:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
1120:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
1121:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
1122:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
1123:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 23


1124:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
1125:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
1126:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
1127:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
1128:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
1129:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
1130:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
1131:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
1132:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
1133:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED1[1U];
1134:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
1135:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
1136:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
1137:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[1U];
1138:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
1139:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
1140:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
1141:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[981U];
1142:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 (  W)  Lock Access Register */
1143:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
1144:Libraries/CMSIS/Include/core_cm7.h **** } DWT_Type;
1145:Libraries/CMSIS/Include/core_cm7.h **** 
1146:Libraries/CMSIS/Include/core_cm7.h **** /* DWT Control Register Definitions */
1147:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
1148:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
1149:Libraries/CMSIS/Include/core_cm7.h **** 
1150:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
1151:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
1152:Libraries/CMSIS/Include/core_cm7.h **** 
1153:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
1154:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
1155:Libraries/CMSIS/Include/core_cm7.h **** 
1156:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
1157:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
1158:Libraries/CMSIS/Include/core_cm7.h **** 
1159:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
1160:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
1161:Libraries/CMSIS/Include/core_cm7.h **** 
1162:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
1163:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
1164:Libraries/CMSIS/Include/core_cm7.h **** 
1165:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
1166:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
1167:Libraries/CMSIS/Include/core_cm7.h **** 
1168:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
1169:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
1170:Libraries/CMSIS/Include/core_cm7.h **** 
1171:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
1172:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
1173:Libraries/CMSIS/Include/core_cm7.h **** 
1174:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
1175:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
1176:Libraries/CMSIS/Include/core_cm7.h **** 
1177:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
1178:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
1179:Libraries/CMSIS/Include/core_cm7.h **** 
1180:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 24


1181:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
1182:Libraries/CMSIS/Include/core_cm7.h **** 
1183:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
1184:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
1185:Libraries/CMSIS/Include/core_cm7.h **** 
1186:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
1187:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
1188:Libraries/CMSIS/Include/core_cm7.h **** 
1189:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
1190:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
1191:Libraries/CMSIS/Include/core_cm7.h **** 
1192:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
1193:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
1194:Libraries/CMSIS/Include/core_cm7.h **** 
1195:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
1196:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
1197:Libraries/CMSIS/Include/core_cm7.h **** 
1198:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
1199:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
1200:Libraries/CMSIS/Include/core_cm7.h **** 
1201:Libraries/CMSIS/Include/core_cm7.h **** /* DWT CPI Count Register Definitions */
1202:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
1203:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
1204:Libraries/CMSIS/Include/core_cm7.h **** 
1205:Libraries/CMSIS/Include/core_cm7.h **** /* DWT Exception Overhead Count Register Definitions */
1206:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1207:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1208:Libraries/CMSIS/Include/core_cm7.h **** 
1209:Libraries/CMSIS/Include/core_cm7.h **** /* DWT Sleep Count Register Definitions */
1210:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1211:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1212:Libraries/CMSIS/Include/core_cm7.h **** 
1213:Libraries/CMSIS/Include/core_cm7.h **** /* DWT LSU Count Register Definitions */
1214:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1215:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1216:Libraries/CMSIS/Include/core_cm7.h **** 
1217:Libraries/CMSIS/Include/core_cm7.h **** /* DWT Folded-instruction Count Register Definitions */
1218:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1219:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1220:Libraries/CMSIS/Include/core_cm7.h **** 
1221:Libraries/CMSIS/Include/core_cm7.h **** /* DWT Comparator Mask Register Definitions */
1222:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1223:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1224:Libraries/CMSIS/Include/core_cm7.h **** 
1225:Libraries/CMSIS/Include/core_cm7.h **** /* DWT Comparator Function Register Definitions */
1226:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1227:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1228:Libraries/CMSIS/Include/core_cm7.h **** 
1229:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1230:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1231:Libraries/CMSIS/Include/core_cm7.h **** 
1232:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1233:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1234:Libraries/CMSIS/Include/core_cm7.h **** 
1235:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1236:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1237:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 25


1238:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1239:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1240:Libraries/CMSIS/Include/core_cm7.h **** 
1241:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1242:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1243:Libraries/CMSIS/Include/core_cm7.h **** 
1244:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1245:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1246:Libraries/CMSIS/Include/core_cm7.h **** 
1247:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1248:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1249:Libraries/CMSIS/Include/core_cm7.h **** 
1250:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1251:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1252:Libraries/CMSIS/Include/core_cm7.h **** 
1253:Libraries/CMSIS/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_DWT */
1254:Libraries/CMSIS/Include/core_cm7.h **** 
1255:Libraries/CMSIS/Include/core_cm7.h **** 
1256:Libraries/CMSIS/Include/core_cm7.h **** /**
1257:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1258:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1259:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1260:Libraries/CMSIS/Include/core_cm7.h ****   @{
1261:Libraries/CMSIS/Include/core_cm7.h ****  */
1262:Libraries/CMSIS/Include/core_cm7.h **** 
1263:Libraries/CMSIS/Include/core_cm7.h **** /**
1264:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1265:Libraries/CMSIS/Include/core_cm7.h ****  */
1266:Libraries/CMSIS/Include/core_cm7.h **** typedef struct
1267:Libraries/CMSIS/Include/core_cm7.h **** {
1268:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1269:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1270:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[2U];
1271:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1272:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED1[55U];
1273:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1274:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[131U];
1275:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1276:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1277:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1278:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[759U];
1279:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1280:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1281:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1282:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[1U];
1283:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1284:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1285:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1286:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[39U];
1287:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1288:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1289:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED7[8U];
1290:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1291:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1292:Libraries/CMSIS/Include/core_cm7.h **** } TPI_Type;
1293:Libraries/CMSIS/Include/core_cm7.h **** 
1294:Libraries/CMSIS/Include/core_cm7.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 26


1295:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1296:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1297:Libraries/CMSIS/Include/core_cm7.h **** 
1298:Libraries/CMSIS/Include/core_cm7.h **** /* TPI Selected Pin Protocol Register Definitions */
1299:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1300:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1301:Libraries/CMSIS/Include/core_cm7.h **** 
1302:Libraries/CMSIS/Include/core_cm7.h **** /* TPI Formatter and Flush Status Register Definitions */
1303:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1304:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1305:Libraries/CMSIS/Include/core_cm7.h **** 
1306:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1307:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1308:Libraries/CMSIS/Include/core_cm7.h **** 
1309:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1310:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1311:Libraries/CMSIS/Include/core_cm7.h **** 
1312:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1313:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1314:Libraries/CMSIS/Include/core_cm7.h **** 
1315:Libraries/CMSIS/Include/core_cm7.h **** /* TPI Formatter and Flush Control Register Definitions */
1316:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1317:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1318:Libraries/CMSIS/Include/core_cm7.h **** 
1319:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1320:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1321:Libraries/CMSIS/Include/core_cm7.h **** 
1322:Libraries/CMSIS/Include/core_cm7.h **** /* TPI TRIGGER Register Definitions */
1323:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1324:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1325:Libraries/CMSIS/Include/core_cm7.h **** 
1326:Libraries/CMSIS/Include/core_cm7.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1327:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1328:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1329:Libraries/CMSIS/Include/core_cm7.h **** 
1330:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1331:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1332:Libraries/CMSIS/Include/core_cm7.h **** 
1333:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1334:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1335:Libraries/CMSIS/Include/core_cm7.h **** 
1336:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1337:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1338:Libraries/CMSIS/Include/core_cm7.h **** 
1339:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1340:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1341:Libraries/CMSIS/Include/core_cm7.h **** 
1342:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1343:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1344:Libraries/CMSIS/Include/core_cm7.h **** 
1345:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1346:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1347:Libraries/CMSIS/Include/core_cm7.h **** 
1348:Libraries/CMSIS/Include/core_cm7.h **** /* TPI ITATBCTR2 Register Definitions */
1349:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1350:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1351:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 27


1352:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1353:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1354:Libraries/CMSIS/Include/core_cm7.h **** 
1355:Libraries/CMSIS/Include/core_cm7.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1356:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1357:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1358:Libraries/CMSIS/Include/core_cm7.h **** 
1359:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1360:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1361:Libraries/CMSIS/Include/core_cm7.h **** 
1362:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1363:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1364:Libraries/CMSIS/Include/core_cm7.h **** 
1365:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1366:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1367:Libraries/CMSIS/Include/core_cm7.h **** 
1368:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1369:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1370:Libraries/CMSIS/Include/core_cm7.h **** 
1371:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1372:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1373:Libraries/CMSIS/Include/core_cm7.h **** 
1374:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1375:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1376:Libraries/CMSIS/Include/core_cm7.h **** 
1377:Libraries/CMSIS/Include/core_cm7.h **** /* TPI ITATBCTR0 Register Definitions */
1378:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1379:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1380:Libraries/CMSIS/Include/core_cm7.h **** 
1381:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1382:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1383:Libraries/CMSIS/Include/core_cm7.h **** 
1384:Libraries/CMSIS/Include/core_cm7.h **** /* TPI Integration Mode Control Register Definitions */
1385:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1386:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1387:Libraries/CMSIS/Include/core_cm7.h **** 
1388:Libraries/CMSIS/Include/core_cm7.h **** /* TPI DEVID Register Definitions */
1389:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1390:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1391:Libraries/CMSIS/Include/core_cm7.h **** 
1392:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1393:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1394:Libraries/CMSIS/Include/core_cm7.h **** 
1395:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1396:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1397:Libraries/CMSIS/Include/core_cm7.h **** 
1398:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1399:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1400:Libraries/CMSIS/Include/core_cm7.h **** 
1401:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1402:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1403:Libraries/CMSIS/Include/core_cm7.h **** 
1404:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1405:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1406:Libraries/CMSIS/Include/core_cm7.h **** 
1407:Libraries/CMSIS/Include/core_cm7.h **** /* TPI DEVTYPE Register Definitions */
1408:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 28


1409:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1410:Libraries/CMSIS/Include/core_cm7.h **** 
1411:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1412:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1413:Libraries/CMSIS/Include/core_cm7.h **** 
1414:Libraries/CMSIS/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_TPI */
1415:Libraries/CMSIS/Include/core_cm7.h **** 
1416:Libraries/CMSIS/Include/core_cm7.h **** 
1417:Libraries/CMSIS/Include/core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1418:Libraries/CMSIS/Include/core_cm7.h **** /**
1419:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1420:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1421:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1422:Libraries/CMSIS/Include/core_cm7.h ****   @{
1423:Libraries/CMSIS/Include/core_cm7.h ****  */
1424:Libraries/CMSIS/Include/core_cm7.h **** 
1425:Libraries/CMSIS/Include/core_cm7.h **** /**
1426:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1427:Libraries/CMSIS/Include/core_cm7.h ****  */
1428:Libraries/CMSIS/Include/core_cm7.h **** typedef struct
1429:Libraries/CMSIS/Include/core_cm7.h **** {
1430:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1431:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1432:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1433:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1434:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1435:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1436:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1437:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1438:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1439:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1440:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1441:Libraries/CMSIS/Include/core_cm7.h **** } MPU_Type;
1442:Libraries/CMSIS/Include/core_cm7.h **** 
1443:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_RALIASES                  4U
1444:Libraries/CMSIS/Include/core_cm7.h **** 
1445:Libraries/CMSIS/Include/core_cm7.h **** /* MPU Type Register Definitions */
1446:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1447:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1448:Libraries/CMSIS/Include/core_cm7.h **** 
1449:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1450:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1451:Libraries/CMSIS/Include/core_cm7.h **** 
1452:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1453:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1454:Libraries/CMSIS/Include/core_cm7.h **** 
1455:Libraries/CMSIS/Include/core_cm7.h **** /* MPU Control Register Definitions */
1456:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1457:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1458:Libraries/CMSIS/Include/core_cm7.h **** 
1459:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1460:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1461:Libraries/CMSIS/Include/core_cm7.h **** 
1462:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1463:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1464:Libraries/CMSIS/Include/core_cm7.h **** 
1465:Libraries/CMSIS/Include/core_cm7.h **** /* MPU Region Number Register Definitions */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 29


1466:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1467:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1468:Libraries/CMSIS/Include/core_cm7.h **** 
1469:Libraries/CMSIS/Include/core_cm7.h **** /* MPU Region Base Address Register Definitions */
1470:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1471:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1472:Libraries/CMSIS/Include/core_cm7.h **** 
1473:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1474:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1475:Libraries/CMSIS/Include/core_cm7.h **** 
1476:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1477:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1478:Libraries/CMSIS/Include/core_cm7.h **** 
1479:Libraries/CMSIS/Include/core_cm7.h **** /* MPU Region Attribute and Size Register Definitions */
1480:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1481:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1482:Libraries/CMSIS/Include/core_cm7.h **** 
1483:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1484:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1485:Libraries/CMSIS/Include/core_cm7.h **** 
1486:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1487:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1488:Libraries/CMSIS/Include/core_cm7.h **** 
1489:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1490:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1491:Libraries/CMSIS/Include/core_cm7.h **** 
1492:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1493:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1494:Libraries/CMSIS/Include/core_cm7.h **** 
1495:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1496:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1497:Libraries/CMSIS/Include/core_cm7.h **** 
1498:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1499:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1500:Libraries/CMSIS/Include/core_cm7.h **** 
1501:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1502:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1503:Libraries/CMSIS/Include/core_cm7.h **** 
1504:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1505:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1506:Libraries/CMSIS/Include/core_cm7.h **** 
1507:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1508:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1509:Libraries/CMSIS/Include/core_cm7.h **** 
1510:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_MPU */
1511:Libraries/CMSIS/Include/core_cm7.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1512:Libraries/CMSIS/Include/core_cm7.h **** 
1513:Libraries/CMSIS/Include/core_cm7.h **** 
1514:Libraries/CMSIS/Include/core_cm7.h **** /**
1515:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1516:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1517:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1518:Libraries/CMSIS/Include/core_cm7.h ****   @{
1519:Libraries/CMSIS/Include/core_cm7.h ****  */
1520:Libraries/CMSIS/Include/core_cm7.h **** 
1521:Libraries/CMSIS/Include/core_cm7.h **** /**
1522:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 30


1523:Libraries/CMSIS/Include/core_cm7.h ****  */
1524:Libraries/CMSIS/Include/core_cm7.h **** typedef struct
1525:Libraries/CMSIS/Include/core_cm7.h **** {
1526:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
1527:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1528:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1529:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1530:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1531:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1532:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1533:Libraries/CMSIS/Include/core_cm7.h **** } FPU_Type;
1534:Libraries/CMSIS/Include/core_cm7.h **** 
1535:Libraries/CMSIS/Include/core_cm7.h **** /* Floating-Point Context Control Register Definitions */
1536:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1537:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1538:Libraries/CMSIS/Include/core_cm7.h **** 
1539:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1540:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1541:Libraries/CMSIS/Include/core_cm7.h **** 
1542:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1543:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1544:Libraries/CMSIS/Include/core_cm7.h **** 
1545:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1546:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1547:Libraries/CMSIS/Include/core_cm7.h **** 
1548:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1549:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1550:Libraries/CMSIS/Include/core_cm7.h **** 
1551:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1552:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1553:Libraries/CMSIS/Include/core_cm7.h **** 
1554:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1555:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1556:Libraries/CMSIS/Include/core_cm7.h **** 
1557:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1558:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1559:Libraries/CMSIS/Include/core_cm7.h **** 
1560:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1561:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1562:Libraries/CMSIS/Include/core_cm7.h **** 
1563:Libraries/CMSIS/Include/core_cm7.h **** /* Floating-Point Context Address Register Definitions */
1564:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1565:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1566:Libraries/CMSIS/Include/core_cm7.h **** 
1567:Libraries/CMSIS/Include/core_cm7.h **** /* Floating-Point Default Status Control Register Definitions */
1568:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1569:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1570:Libraries/CMSIS/Include/core_cm7.h **** 
1571:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1572:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1573:Libraries/CMSIS/Include/core_cm7.h **** 
1574:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1575:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1576:Libraries/CMSIS/Include/core_cm7.h **** 
1577:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1578:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1579:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 31


1580:Libraries/CMSIS/Include/core_cm7.h **** /* Media and FP Feature Register 0 Definitions */
1581:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1582:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1583:Libraries/CMSIS/Include/core_cm7.h **** 
1584:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1585:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1586:Libraries/CMSIS/Include/core_cm7.h **** 
1587:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1588:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1589:Libraries/CMSIS/Include/core_cm7.h **** 
1590:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1591:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1592:Libraries/CMSIS/Include/core_cm7.h **** 
1593:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1594:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1595:Libraries/CMSIS/Include/core_cm7.h **** 
1596:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1597:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1598:Libraries/CMSIS/Include/core_cm7.h **** 
1599:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1600:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1601:Libraries/CMSIS/Include/core_cm7.h **** 
1602:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1603:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1604:Libraries/CMSIS/Include/core_cm7.h **** 
1605:Libraries/CMSIS/Include/core_cm7.h **** /* Media and FP Feature Register 1 Definitions */
1606:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1607:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1608:Libraries/CMSIS/Include/core_cm7.h **** 
1609:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1610:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1611:Libraries/CMSIS/Include/core_cm7.h **** 
1612:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1613:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1614:Libraries/CMSIS/Include/core_cm7.h **** 
1615:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1616:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1617:Libraries/CMSIS/Include/core_cm7.h **** 
1618:Libraries/CMSIS/Include/core_cm7.h **** /* Media and FP Feature Register 2 Definitions */
1619:Libraries/CMSIS/Include/core_cm7.h **** 
1620:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_FPU */
1621:Libraries/CMSIS/Include/core_cm7.h **** 
1622:Libraries/CMSIS/Include/core_cm7.h **** 
1623:Libraries/CMSIS/Include/core_cm7.h **** /**
1624:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1625:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1626:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Core Debug Registers
1627:Libraries/CMSIS/Include/core_cm7.h ****   @{
1628:Libraries/CMSIS/Include/core_cm7.h ****  */
1629:Libraries/CMSIS/Include/core_cm7.h **** 
1630:Libraries/CMSIS/Include/core_cm7.h **** /**
1631:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1632:Libraries/CMSIS/Include/core_cm7.h ****  */
1633:Libraries/CMSIS/Include/core_cm7.h **** typedef struct
1634:Libraries/CMSIS/Include/core_cm7.h **** {
1635:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1636:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 32


1637:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1638:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1639:Libraries/CMSIS/Include/core_cm7.h **** } CoreDebug_Type;
1640:Libraries/CMSIS/Include/core_cm7.h **** 
1641:Libraries/CMSIS/Include/core_cm7.h **** /* Debug Halting Control and Status Register Definitions */
1642:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1643:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1644:Libraries/CMSIS/Include/core_cm7.h **** 
1645:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1646:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1647:Libraries/CMSIS/Include/core_cm7.h **** 
1648:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1649:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1650:Libraries/CMSIS/Include/core_cm7.h **** 
1651:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1652:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1653:Libraries/CMSIS/Include/core_cm7.h **** 
1654:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1655:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1656:Libraries/CMSIS/Include/core_cm7.h **** 
1657:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1658:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1659:Libraries/CMSIS/Include/core_cm7.h **** 
1660:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1661:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1662:Libraries/CMSIS/Include/core_cm7.h **** 
1663:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1664:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1665:Libraries/CMSIS/Include/core_cm7.h **** 
1666:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1667:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1668:Libraries/CMSIS/Include/core_cm7.h **** 
1669:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1670:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1671:Libraries/CMSIS/Include/core_cm7.h **** 
1672:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1673:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1674:Libraries/CMSIS/Include/core_cm7.h **** 
1675:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1676:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1677:Libraries/CMSIS/Include/core_cm7.h **** 
1678:Libraries/CMSIS/Include/core_cm7.h **** /* Debug Core Register Selector Register Definitions */
1679:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1680:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1681:Libraries/CMSIS/Include/core_cm7.h **** 
1682:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1683:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1684:Libraries/CMSIS/Include/core_cm7.h **** 
1685:Libraries/CMSIS/Include/core_cm7.h **** /* Debug Exception and Monitor Control Register Definitions */
1686:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1687:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1688:Libraries/CMSIS/Include/core_cm7.h **** 
1689:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1690:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1691:Libraries/CMSIS/Include/core_cm7.h **** 
1692:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1693:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 33


1694:Libraries/CMSIS/Include/core_cm7.h **** 
1695:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1696:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1697:Libraries/CMSIS/Include/core_cm7.h **** 
1698:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1699:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1700:Libraries/CMSIS/Include/core_cm7.h **** 
1701:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1702:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1703:Libraries/CMSIS/Include/core_cm7.h **** 
1704:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1705:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1706:Libraries/CMSIS/Include/core_cm7.h **** 
1707:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1708:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1709:Libraries/CMSIS/Include/core_cm7.h **** 
1710:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1711:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1712:Libraries/CMSIS/Include/core_cm7.h **** 
1713:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1714:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1715:Libraries/CMSIS/Include/core_cm7.h **** 
1716:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1717:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1718:Libraries/CMSIS/Include/core_cm7.h **** 
1719:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1720:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1721:Libraries/CMSIS/Include/core_cm7.h **** 
1722:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1723:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1724:Libraries/CMSIS/Include/core_cm7.h **** 
1725:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_CoreDebug */
1726:Libraries/CMSIS/Include/core_cm7.h **** 
1727:Libraries/CMSIS/Include/core_cm7.h **** 
1728:Libraries/CMSIS/Include/core_cm7.h **** /**
1729:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
1730:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1731:Libraries/CMSIS/Include/core_cm7.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1732:Libraries/CMSIS/Include/core_cm7.h ****   @{
1733:Libraries/CMSIS/Include/core_cm7.h ****  */
1734:Libraries/CMSIS/Include/core_cm7.h **** 
1735:Libraries/CMSIS/Include/core_cm7.h **** /**
1736:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1737:Libraries/CMSIS/Include/core_cm7.h ****   \param[in] field  Name of the register bit field.
1738:Libraries/CMSIS/Include/core_cm7.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1739:Libraries/CMSIS/Include/core_cm7.h ****   \return           Masked and shifted value.
1740:Libraries/CMSIS/Include/core_cm7.h **** */
1741:Libraries/CMSIS/Include/core_cm7.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1742:Libraries/CMSIS/Include/core_cm7.h **** 
1743:Libraries/CMSIS/Include/core_cm7.h **** /**
1744:Libraries/CMSIS/Include/core_cm7.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1745:Libraries/CMSIS/Include/core_cm7.h ****   \param[in] field  Name of the register bit field.
1746:Libraries/CMSIS/Include/core_cm7.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1747:Libraries/CMSIS/Include/core_cm7.h ****   \return           Masked and shifted bit field value.
1748:Libraries/CMSIS/Include/core_cm7.h **** */
1749:Libraries/CMSIS/Include/core_cm7.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1750:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 34


1751:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_core_bitfield */
1752:Libraries/CMSIS/Include/core_cm7.h **** 
1753:Libraries/CMSIS/Include/core_cm7.h **** 
1754:Libraries/CMSIS/Include/core_cm7.h **** /**
1755:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
1756:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_core_base     Core Definitions
1757:Libraries/CMSIS/Include/core_cm7.h ****   \brief      Definitions for base addresses, unions, and structures.
1758:Libraries/CMSIS/Include/core_cm7.h ****   @{
1759:Libraries/CMSIS/Include/core_cm7.h ****  */
1760:Libraries/CMSIS/Include/core_cm7.h **** 
1761:Libraries/CMSIS/Include/core_cm7.h **** /* Memory mapping of Core Hardware */
1762:Libraries/CMSIS/Include/core_cm7.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1763:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1764:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1765:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1766:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1767:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1768:Libraries/CMSIS/Include/core_cm7.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1769:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1770:Libraries/CMSIS/Include/core_cm7.h **** 
1771:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1772:Libraries/CMSIS/Include/core_cm7.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1773:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1774:Libraries/CMSIS/Include/core_cm7.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1775:Libraries/CMSIS/Include/core_cm7.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1776:Libraries/CMSIS/Include/core_cm7.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1777:Libraries/CMSIS/Include/core_cm7.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1778:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1779:Libraries/CMSIS/Include/core_cm7.h **** 
1780:Libraries/CMSIS/Include/core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1781:Libraries/CMSIS/Include/core_cm7.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1782:Libraries/CMSIS/Include/core_cm7.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1783:Libraries/CMSIS/Include/core_cm7.h **** #endif
1784:Libraries/CMSIS/Include/core_cm7.h **** 
1785:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1786:Libraries/CMSIS/Include/core_cm7.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1787:Libraries/CMSIS/Include/core_cm7.h **** 
1788:Libraries/CMSIS/Include/core_cm7.h **** /*@} */
1789:Libraries/CMSIS/Include/core_cm7.h **** 
1790:Libraries/CMSIS/Include/core_cm7.h **** 
1791:Libraries/CMSIS/Include/core_cm7.h **** 
1792:Libraries/CMSIS/Include/core_cm7.h **** /*******************************************************************************
1793:Libraries/CMSIS/Include/core_cm7.h ****  *                Hardware Abstraction Layer
1794:Libraries/CMSIS/Include/core_cm7.h ****   Core Function Interface contains:
1795:Libraries/CMSIS/Include/core_cm7.h ****   - Core NVIC Functions
1796:Libraries/CMSIS/Include/core_cm7.h ****   - Core SysTick Functions
1797:Libraries/CMSIS/Include/core_cm7.h ****   - Core Debug Functions
1798:Libraries/CMSIS/Include/core_cm7.h ****   - Core Register Access Functions
1799:Libraries/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
1800:Libraries/CMSIS/Include/core_cm7.h **** /**
1801:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1802:Libraries/CMSIS/Include/core_cm7.h **** */
1803:Libraries/CMSIS/Include/core_cm7.h **** 
1804:Libraries/CMSIS/Include/core_cm7.h **** 
1805:Libraries/CMSIS/Include/core_cm7.h **** 
1806:Libraries/CMSIS/Include/core_cm7.h **** /* ##########################   NVIC functions  #################################### */
1807:Libraries/CMSIS/Include/core_cm7.h **** /**
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 35


1808:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
1809:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1810:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1811:Libraries/CMSIS/Include/core_cm7.h ****   @{
1812:Libraries/CMSIS/Include/core_cm7.h ****  */
1813:Libraries/CMSIS/Include/core_cm7.h **** 
1814:Libraries/CMSIS/Include/core_cm7.h **** #ifdef CMSIS_NVIC_VIRTUAL
1815:Libraries/CMSIS/Include/core_cm7.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1816:Libraries/CMSIS/Include/core_cm7.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1817:Libraries/CMSIS/Include/core_cm7.h ****   #endif
1818:Libraries/CMSIS/Include/core_cm7.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1819:Libraries/CMSIS/Include/core_cm7.h **** #else
1820:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1821:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1822:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1823:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1824:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1825:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1826:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1827:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1828:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_GetActive              __NVIC_GetActive
1829:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1830:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1831:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1832:Libraries/CMSIS/Include/core_cm7.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1833:Libraries/CMSIS/Include/core_cm7.h **** 
1834:Libraries/CMSIS/Include/core_cm7.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1835:Libraries/CMSIS/Include/core_cm7.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1836:Libraries/CMSIS/Include/core_cm7.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1837:Libraries/CMSIS/Include/core_cm7.h ****   #endif
1838:Libraries/CMSIS/Include/core_cm7.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1839:Libraries/CMSIS/Include/core_cm7.h **** #else
1840:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_SetVector              __NVIC_SetVector
1841:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_GetVector              __NVIC_GetVector
1842:Libraries/CMSIS/Include/core_cm7.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1843:Libraries/CMSIS/Include/core_cm7.h **** 
1844:Libraries/CMSIS/Include/core_cm7.h **** #define NVIC_USER_IRQ_OFFSET          16
1845:Libraries/CMSIS/Include/core_cm7.h **** 
1846:Libraries/CMSIS/Include/core_cm7.h **** 
1847:Libraries/CMSIS/Include/core_cm7.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1848:Libraries/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1849:Libraries/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1850:Libraries/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1851:Libraries/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1852:Libraries/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1853:Libraries/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1854:Libraries/CMSIS/Include/core_cm7.h **** 
1855:Libraries/CMSIS/Include/core_cm7.h **** 
1856:Libraries/CMSIS/Include/core_cm7.h **** /**
1857:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Set Priority Grouping
1858:Libraries/CMSIS/Include/core_cm7.h ****   \details Sets the priority grouping field using the required unlock sequence.
1859:Libraries/CMSIS/Include/core_cm7.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1860:Libraries/CMSIS/Include/core_cm7.h ****            Only values from 0..7 are used.
1861:Libraries/CMSIS/Include/core_cm7.h ****            In case of a conflict between priority grouping and available
1862:Libraries/CMSIS/Include/core_cm7.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1863:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]      PriorityGroup  Priority grouping field.
1864:Libraries/CMSIS/Include/core_cm7.h ****  */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 36


1865:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1866:Libraries/CMSIS/Include/core_cm7.h **** {
1867:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t reg_value;
1868:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1869:Libraries/CMSIS/Include/core_cm7.h **** 
1870:Libraries/CMSIS/Include/core_cm7.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1871:Libraries/CMSIS/Include/core_cm7.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1872:Libraries/CMSIS/Include/core_cm7.h ****   reg_value  =  (reg_value                                   |
1873:Libraries/CMSIS/Include/core_cm7.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1874:Libraries/CMSIS/Include/core_cm7.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1875:Libraries/CMSIS/Include/core_cm7.h ****   SCB->AIRCR =  reg_value;
1876:Libraries/CMSIS/Include/core_cm7.h **** }
1877:Libraries/CMSIS/Include/core_cm7.h **** 
1878:Libraries/CMSIS/Include/core_cm7.h **** 
1879:Libraries/CMSIS/Include/core_cm7.h **** /**
1880:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Get Priority Grouping
1881:Libraries/CMSIS/Include/core_cm7.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1882:Libraries/CMSIS/Include/core_cm7.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1883:Libraries/CMSIS/Include/core_cm7.h ****  */
1884:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
  91              		.loc 2 1884 26 view .LVU19
  92              	.LBB23:
1885:Libraries/CMSIS/Include/core_cm7.h **** {
1886:Libraries/CMSIS/Include/core_cm7.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
  93              		.loc 2 1886 3 view .LVU20
  94              		.loc 2 1886 26 is_stmt 0 view .LVU21
  95 004c 3B4B     		ldr	r3, .L4+12
  96 004e DB68     		ldr	r3, [r3, #12]
  97              	.LVL1:
  98              		.loc 2 1886 26 view .LVU22
  99              	.LBE23:
 100              	.LBE22:
 101              	.LBB24:
 102              	.LBI24:
1887:Libraries/CMSIS/Include/core_cm7.h **** }
1888:Libraries/CMSIS/Include/core_cm7.h **** 
1889:Libraries/CMSIS/Include/core_cm7.h **** 
1890:Libraries/CMSIS/Include/core_cm7.h **** /**
1891:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Enable Interrupt
1892:Libraries/CMSIS/Include/core_cm7.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1893:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1894:Libraries/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1895:Libraries/CMSIS/Include/core_cm7.h ****  */
1896:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1897:Libraries/CMSIS/Include/core_cm7.h **** {
1898:Libraries/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1899:Libraries/CMSIS/Include/core_cm7.h ****   {
1900:Libraries/CMSIS/Include/core_cm7.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1901:Libraries/CMSIS/Include/core_cm7.h ****   }
1902:Libraries/CMSIS/Include/core_cm7.h **** }
1903:Libraries/CMSIS/Include/core_cm7.h **** 
1904:Libraries/CMSIS/Include/core_cm7.h **** 
1905:Libraries/CMSIS/Include/core_cm7.h **** /**
1906:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Get Interrupt Enable status
1907:Libraries/CMSIS/Include/core_cm7.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1908:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1909:Libraries/CMSIS/Include/core_cm7.h ****   \return             0  Interrupt is not enabled.
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 37


1910:Libraries/CMSIS/Include/core_cm7.h ****   \return             1  Interrupt is enabled.
1911:Libraries/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1912:Libraries/CMSIS/Include/core_cm7.h ****  */
1913:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1914:Libraries/CMSIS/Include/core_cm7.h **** {
1915:Libraries/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1916:Libraries/CMSIS/Include/core_cm7.h ****   {
1917:Libraries/CMSIS/Include/core_cm7.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1918:Libraries/CMSIS/Include/core_cm7.h ****   }
1919:Libraries/CMSIS/Include/core_cm7.h ****   else
1920:Libraries/CMSIS/Include/core_cm7.h ****   {
1921:Libraries/CMSIS/Include/core_cm7.h ****     return(0U);
1922:Libraries/CMSIS/Include/core_cm7.h ****   }
1923:Libraries/CMSIS/Include/core_cm7.h **** }
1924:Libraries/CMSIS/Include/core_cm7.h **** 
1925:Libraries/CMSIS/Include/core_cm7.h **** 
1926:Libraries/CMSIS/Include/core_cm7.h **** /**
1927:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Disable Interrupt
1928:Libraries/CMSIS/Include/core_cm7.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1929:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1930:Libraries/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1931:Libraries/CMSIS/Include/core_cm7.h ****  */
1932:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1933:Libraries/CMSIS/Include/core_cm7.h **** {
1934:Libraries/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1935:Libraries/CMSIS/Include/core_cm7.h ****   {
1936:Libraries/CMSIS/Include/core_cm7.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1937:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
1938:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
1939:Libraries/CMSIS/Include/core_cm7.h ****   }
1940:Libraries/CMSIS/Include/core_cm7.h **** }
1941:Libraries/CMSIS/Include/core_cm7.h **** 
1942:Libraries/CMSIS/Include/core_cm7.h **** 
1943:Libraries/CMSIS/Include/core_cm7.h **** /**
1944:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Get Pending Interrupt
1945:Libraries/CMSIS/Include/core_cm7.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1946:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1947:Libraries/CMSIS/Include/core_cm7.h ****   \return             0  Interrupt status is not pending.
1948:Libraries/CMSIS/Include/core_cm7.h ****   \return             1  Interrupt status is pending.
1949:Libraries/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1950:Libraries/CMSIS/Include/core_cm7.h ****  */
1951:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1952:Libraries/CMSIS/Include/core_cm7.h **** {
1953:Libraries/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1954:Libraries/CMSIS/Include/core_cm7.h ****   {
1955:Libraries/CMSIS/Include/core_cm7.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1956:Libraries/CMSIS/Include/core_cm7.h ****   }
1957:Libraries/CMSIS/Include/core_cm7.h ****   else
1958:Libraries/CMSIS/Include/core_cm7.h ****   {
1959:Libraries/CMSIS/Include/core_cm7.h ****     return(0U);
1960:Libraries/CMSIS/Include/core_cm7.h ****   }
1961:Libraries/CMSIS/Include/core_cm7.h **** }
1962:Libraries/CMSIS/Include/core_cm7.h **** 
1963:Libraries/CMSIS/Include/core_cm7.h **** 
1964:Libraries/CMSIS/Include/core_cm7.h **** /**
1965:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Set Pending Interrupt
1966:Libraries/CMSIS/Include/core_cm7.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 38


1967:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1968:Libraries/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1969:Libraries/CMSIS/Include/core_cm7.h ****  */
1970:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1971:Libraries/CMSIS/Include/core_cm7.h **** {
1972:Libraries/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1973:Libraries/CMSIS/Include/core_cm7.h ****   {
1974:Libraries/CMSIS/Include/core_cm7.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1975:Libraries/CMSIS/Include/core_cm7.h ****   }
1976:Libraries/CMSIS/Include/core_cm7.h **** }
1977:Libraries/CMSIS/Include/core_cm7.h **** 
1978:Libraries/CMSIS/Include/core_cm7.h **** 
1979:Libraries/CMSIS/Include/core_cm7.h **** /**
1980:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Clear Pending Interrupt
1981:Libraries/CMSIS/Include/core_cm7.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1982:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1983:Libraries/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1984:Libraries/CMSIS/Include/core_cm7.h ****  */
1985:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1986:Libraries/CMSIS/Include/core_cm7.h **** {
1987:Libraries/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1988:Libraries/CMSIS/Include/core_cm7.h ****   {
1989:Libraries/CMSIS/Include/core_cm7.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1990:Libraries/CMSIS/Include/core_cm7.h ****   }
1991:Libraries/CMSIS/Include/core_cm7.h **** }
1992:Libraries/CMSIS/Include/core_cm7.h **** 
1993:Libraries/CMSIS/Include/core_cm7.h **** 
1994:Libraries/CMSIS/Include/core_cm7.h **** /**
1995:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Get Active Interrupt
1996:Libraries/CMSIS/Include/core_cm7.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1997:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1998:Libraries/CMSIS/Include/core_cm7.h ****   \return             0  Interrupt status is not active.
1999:Libraries/CMSIS/Include/core_cm7.h ****   \return             1  Interrupt status is active.
2000:Libraries/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
2001:Libraries/CMSIS/Include/core_cm7.h ****  */
2002:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
2003:Libraries/CMSIS/Include/core_cm7.h **** {
2004:Libraries/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2005:Libraries/CMSIS/Include/core_cm7.h ****   {
2006:Libraries/CMSIS/Include/core_cm7.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2007:Libraries/CMSIS/Include/core_cm7.h ****   }
2008:Libraries/CMSIS/Include/core_cm7.h ****   else
2009:Libraries/CMSIS/Include/core_cm7.h ****   {
2010:Libraries/CMSIS/Include/core_cm7.h ****     return(0U);
2011:Libraries/CMSIS/Include/core_cm7.h ****   }
2012:Libraries/CMSIS/Include/core_cm7.h **** }
2013:Libraries/CMSIS/Include/core_cm7.h **** 
2014:Libraries/CMSIS/Include/core_cm7.h **** 
2015:Libraries/CMSIS/Include/core_cm7.h **** /**
2016:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Set Interrupt Priority
2017:Libraries/CMSIS/Include/core_cm7.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
2018:Libraries/CMSIS/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2019:Libraries/CMSIS/Include/core_cm7.h ****            or negative to specify a processor exception.
2020:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Interrupt number.
2021:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]  priority  Priority to set.
2022:Libraries/CMSIS/Include/core_cm7.h ****   \note    The priority cannot be set for every processor exception.
2023:Libraries/CMSIS/Include/core_cm7.h ****  */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 39


2024:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
2025:Libraries/CMSIS/Include/core_cm7.h **** {
2026:Libraries/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2027:Libraries/CMSIS/Include/core_cm7.h ****   {
2028:Libraries/CMSIS/Include/core_cm7.h ****     NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
2029:Libraries/CMSIS/Include/core_cm7.h ****   }
2030:Libraries/CMSIS/Include/core_cm7.h ****   else
2031:Libraries/CMSIS/Include/core_cm7.h ****   {
2032:Libraries/CMSIS/Include/core_cm7.h ****     SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
2033:Libraries/CMSIS/Include/core_cm7.h ****   }
2034:Libraries/CMSIS/Include/core_cm7.h **** }
2035:Libraries/CMSIS/Include/core_cm7.h **** 
2036:Libraries/CMSIS/Include/core_cm7.h **** 
2037:Libraries/CMSIS/Include/core_cm7.h **** /**
2038:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Get Interrupt Priority
2039:Libraries/CMSIS/Include/core_cm7.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
2040:Libraries/CMSIS/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2041:Libraries/CMSIS/Include/core_cm7.h ****            or negative to specify a processor exception.
2042:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]   IRQn  Interrupt number.
2043:Libraries/CMSIS/Include/core_cm7.h ****   \return             Interrupt Priority.
2044:Libraries/CMSIS/Include/core_cm7.h ****                       Value is aligned automatically to the implemented priority bits of the microc
2045:Libraries/CMSIS/Include/core_cm7.h ****  */
2046:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
2047:Libraries/CMSIS/Include/core_cm7.h **** {
2048:Libraries/CMSIS/Include/core_cm7.h **** 
2049:Libraries/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2050:Libraries/CMSIS/Include/core_cm7.h ****   {
2051:Libraries/CMSIS/Include/core_cm7.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]                >> (8U - __NVIC_PRIO_BITS)));
2052:Libraries/CMSIS/Include/core_cm7.h ****   }
2053:Libraries/CMSIS/Include/core_cm7.h ****   else
2054:Libraries/CMSIS/Include/core_cm7.h ****   {
2055:Libraries/CMSIS/Include/core_cm7.h ****     return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
2056:Libraries/CMSIS/Include/core_cm7.h ****   }
2057:Libraries/CMSIS/Include/core_cm7.h **** }
2058:Libraries/CMSIS/Include/core_cm7.h **** 
2059:Libraries/CMSIS/Include/core_cm7.h **** 
2060:Libraries/CMSIS/Include/core_cm7.h **** /**
2061:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Encode Priority
2062:Libraries/CMSIS/Include/core_cm7.h ****   \details Encodes the priority for an interrupt with the given priority group,
2063:Libraries/CMSIS/Include/core_cm7.h ****            preemptive priority value, and subpriority value.
2064:Libraries/CMSIS/Include/core_cm7.h ****            In case of a conflict between priority grouping and available
2065:Libraries/CMSIS/Include/core_cm7.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
2066:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]     PriorityGroup  Used priority group.
2067:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
2068:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
2069:Libraries/CMSIS/Include/core_cm7.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
2070:Libraries/CMSIS/Include/core_cm7.h ****  */
2071:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
 103              		.loc 2 2071 26 is_stmt 1 view .LVU23
 104              	.LBB25:
2072:Libraries/CMSIS/Include/core_cm7.h **** {
2073:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 105              		.loc 2 2073 3 view .LVU24
2074:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t PreemptPriorityBits;
 106              		.loc 2 2074 3 view .LVU25
2075:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t SubPriorityBits;
 107              		.loc 2 2075 3 view .LVU26
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 40


2076:Libraries/CMSIS/Include/core_cm7.h **** 
2077:Libraries/CMSIS/Include/core_cm7.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 108              		.loc 2 2077 3 view .LVU27
2078:Libraries/CMSIS/Include/core_cm7.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 109              		.loc 2 2078 3 view .LVU28
2079:Libraries/CMSIS/Include/core_cm7.h **** 
2080:Libraries/CMSIS/Include/core_cm7.h ****   return (
 110              		.loc 2 2080 3 view .LVU29
 111              		.loc 2 2080 3 is_stmt 0 view .LVU30
 112              	.LBE25:
 113              	.LBE24:
 114              	.LBB26:
 115              	.LBI26:
2024:Libraries/CMSIS/Include/core_cm7.h **** {
 116              		.loc 2 2024 22 is_stmt 1 view .LVU31
 117              	.LBB27:
2026:Libraries/CMSIS/Include/core_cm7.h ****   {
 118              		.loc 2 2026 3 view .LVU32
2028:Libraries/CMSIS/Include/core_cm7.h ****   }
 119              		.loc 2 2028 5 view .LVU33
2028:Libraries/CMSIS/Include/core_cm7.h ****   }
 120              		.loc 2 2028 47 is_stmt 0 view .LVU34
 121 0050 3B4B     		ldr	r3, .L4+16
 122 0052 0021     		movs	r1, #0
 123 0054 83F82513 		strb	r1, [r3, #805]
 124              	.LVL2:
2028:Libraries/CMSIS/Include/core_cm7.h ****   }
 125              		.loc 2 2028 47 view .LVU35
 126              	.LBE27:
 127              	.LBE26:
  39:Src/drv/drv_usart.c **** 	NVIC_EnableIRQ(USART1_IRQn);
 128              		.loc 1 39 2 is_stmt 1 view .LVU36
 129              	.LBB28:
 130              	.LBI28:
1896:Libraries/CMSIS/Include/core_cm7.h **** {
 131              		.loc 2 1896 22 view .LVU37
 132              	.LBB29:
1898:Libraries/CMSIS/Include/core_cm7.h ****   {
 133              		.loc 2 1898 3 view .LVU38
1900:Libraries/CMSIS/Include/core_cm7.h ****   }
 134              		.loc 2 1900 5 view .LVU39
1900:Libraries/CMSIS/Include/core_cm7.h ****   }
 135              		.loc 2 1900 43 is_stmt 0 view .LVU40
 136 0058 2021     		movs	r1, #32
 137 005a 5960     		str	r1, [r3, #4]
 138              	.LVL3:
1900:Libraries/CMSIS/Include/core_cm7.h ****   }
 139              		.loc 2 1900 43 view .LVU41
 140              	.LBE29:
 141              	.LBE28:
  40:Src/drv/drv_usart.c **** 
  41:Src/drv/drv_usart.c **** 	/////////////////USART INIT///////////////////
  42:Src/drv/drv_usart.c **** 	RCC->APB2ENR	|= RCC_APB2ENR_USART1EN;
 142              		.loc 1 42 2 is_stmt 1 view .LVU42
 143              		.loc 1 42 15 is_stmt 0 view .LVU43
 144 005c 536C     		ldr	r3, [r2, #68]
 145 005e 43F01003 		orr	r3, r3, #16
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 41


 146 0062 5364     		str	r3, [r2, #68]
  43:Src/drv/drv_usart.c **** 
  44:Src/drv/drv_usart.c **** 	USART1->CR1		&= ~USART_CR1_UE;		// disable usart
 147              		.loc 1 44 2 is_stmt 1 view .LVU44
 148              		.loc 1 44 15 is_stmt 0 view .LVU45
 149 0064 374B     		ldr	r3, .L4+20
 150 0066 1A68     		ldr	r2, [r3]
 151 0068 22F00102 		bic	r2, r2, #1
 152 006c 1A60     		str	r2, [r3]
  45:Src/drv/drv_usart.c **** 	USART1->BRR		= 0x3AA;				// 115200 BR
 153              		.loc 1 45 2 is_stmt 1 view .LVU46
 154              		.loc 1 45 15 is_stmt 0 view .LVU47
 155 006e 40F2AA32 		movw	r2, #938
 156 0072 DA60     		str	r2, [r3, #12]
  46:Src/drv/drv_usart.c **** 	USART1->CR1		&= ~USART_CR1_M;		// 8 bit transfer
 157              		.loc 1 46 2 is_stmt 1 view .LVU48
 158              		.loc 1 46 15 is_stmt 0 view .LVU49
 159 0074 1A68     		ldr	r2, [r3]
 160 0076 22F01022 		bic	r2, r2, #268439552
 161 007a 1A60     		str	r2, [r3]
  47:Src/drv/drv_usart.c **** 	USART1->CR2		&= ~USART_CR2_STOP;
 162              		.loc 1 47 2 is_stmt 1 view .LVU50
 163              		.loc 1 47 15 is_stmt 0 view .LVU51
 164 007c 5A68     		ldr	r2, [r3, #4]
 165 007e 22F44052 		bic	r2, r2, #12288
 166 0082 5A60     		str	r2, [r3, #4]
  48:Src/drv/drv_usart.c **** 	USART1->CR1		&= ~USART_CR1_PCE;
 167              		.loc 1 48 2 is_stmt 1 view .LVU52
 168              		.loc 1 48 15 is_stmt 0 view .LVU53
 169 0084 1A68     		ldr	r2, [r3]
 170 0086 22F48062 		bic	r2, r2, #1024
 171 008a 1A60     		str	r2, [r3]
  49:Src/drv/drv_usart.c **** 	USART1->CR1		|= USART_CR1_RE;
 172              		.loc 1 49 2 is_stmt 1 view .LVU54
 173              		.loc 1 49 15 is_stmt 0 view .LVU55
 174 008c 1A68     		ldr	r2, [r3]
 175 008e 42F00402 		orr	r2, r2, #4
 176 0092 1A60     		str	r2, [r3]
  50:Src/drv/drv_usart.c **** 	USART1->CR3		&= ~(USART_CR3_CTSE |
 177              		.loc 1 50 2 is_stmt 1 view .LVU56
 178              		.loc 1 50 15 is_stmt 0 view .LVU57
 179 0094 9A68     		ldr	r2, [r3, #8]
 180 0096 22F44072 		bic	r2, r2, #768
 181 009a 9A60     		str	r2, [r3, #8]
  51:Src/drv/drv_usart.c **** 			USART_CR3_RTSE);
  52:Src/drv/drv_usart.c **** 	USART1->CR1		&= ~USART_CR1_OVER8;
 182              		.loc 1 52 2 is_stmt 1 view .LVU58
 183              		.loc 1 52 15 is_stmt 0 view .LVU59
 184 009c 1A68     		ldr	r2, [r3]
 185 009e 22F40042 		bic	r2, r2, #32768
 186 00a2 1A60     		str	r2, [r3]
  53:Src/drv/drv_usart.c **** 
  54:Src/drv/drv_usart.c **** 	/////////////////DMA INIT///////////////////
  55:Src/drv/drv_usart.c **** 
  56:Src/drv/drv_usart.c **** 	// disable DMA 1 stream 1
  57:Src/drv/drv_usart.c **** 	DMA2_Stream2->CR 	&= ~DMA_SxCR_EN;
 187              		.loc 1 57 2 is_stmt 1 view .LVU60
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 42


 188              		.loc 1 57 20 is_stmt 0 view .LVU61
 189 00a4 284A     		ldr	r2, .L4+24
 190 00a6 136C     		ldr	r3, [r2, #64]
 191 00a8 23F00103 		bic	r3, r3, #1
 192 00ac 1364     		str	r3, [r2, #64]
  58:Src/drv/drv_usart.c **** 	while(DMA2_Stream2->CR & DMA_SxCR_EN){}
 193              		.loc 1 58 2 is_stmt 1 view .LVU62
 194              	.L2:
 195              		.loc 1 58 40 discriminator 1 view .LVU63
 196              		.loc 1 58 7 discriminator 1 view .LVU64
 197              		.loc 1 58 20 is_stmt 0 discriminator 1 view .LVU65
 198 00ae 264B     		ldr	r3, .L4+24
 199 00b0 1B6C     		ldr	r3, [r3, #64]
 200              		.loc 1 58 7 discriminator 1 view .LVU66
 201 00b2 13F0010F 		tst	r3, #1
 202 00b6 FAD1     		bne	.L2
  59:Src/drv/drv_usart.c **** 	DMA2_Stream2->CR	= 0;
 203              		.loc 1 59 2 is_stmt 1 view .LVU67
 204              		.loc 1 59 19 is_stmt 0 view .LVU68
 205 00b8 234B     		ldr	r3, .L4+24
 206 00ba 0022     		movs	r2, #0
 207 00bc 1A64     		str	r2, [r3, #64]
  60:Src/drv/drv_usart.c **** 	DMA2_Stream2->NDTR	= 0;
 208              		.loc 1 60 2 is_stmt 1 view .LVU69
 209              		.loc 1 60 21 is_stmt 0 view .LVU70
 210 00be 5A64     		str	r2, [r3, #68]
  61:Src/drv/drv_usart.c **** 	DMA2_Stream2->PAR	= 0;
 211              		.loc 1 61 2 is_stmt 1 view .LVU71
 212              		.loc 1 61 20 is_stmt 0 view .LVU72
 213 00c0 9A64     		str	r2, [r3, #72]
  62:Src/drv/drv_usart.c **** 	DMA2_Stream2->M0AR	= 0;
 214              		.loc 1 62 2 is_stmt 1 view .LVU73
 215              		.loc 1 62 21 is_stmt 0 view .LVU74
 216 00c2 DA64     		str	r2, [r3, #76]
  63:Src/drv/drv_usart.c **** 	DMA2_Stream2->M1AR	= 0;
 217              		.loc 1 63 2 is_stmt 1 view .LVU75
 218              		.loc 1 63 21 is_stmt 0 view .LVU76
 219 00c4 1A65     		str	r2, [r3, #80]
  64:Src/drv/drv_usart.c **** 	DMA2_Stream2->FCR	= 0x00000021U;
 220              		.loc 1 64 2 is_stmt 1 view .LVU77
 221              		.loc 1 64 20 is_stmt 0 view .LVU78
 222 00c6 2122     		movs	r2, #33
 223 00c8 5A65     		str	r2, [r3, #84]
  65:Src/drv/drv_usart.c **** 	DMA2_Stream2->CR	&= ~DMA_SxCR_CHSEL;
 224              		.loc 1 65 2 is_stmt 1 view .LVU79
 225              		.loc 1 65 19 is_stmt 0 view .LVU80
 226 00ca 1A6C     		ldr	r2, [r3, #64]
 227 00cc 22F0F052 		bic	r2, r2, #503316480
 228 00d0 1A64     		str	r2, [r3, #64]
  66:Src/drv/drv_usart.c **** 	DMA2->LIFCR			|= (0x3F << 16U); //0x00000F40U;
 229              		.loc 1 66 2 is_stmt 1 view .LVU81
 230              		.loc 1 66 16 is_stmt 0 view .LVU82
 231 00d2 9A68     		ldr	r2, [r3, #8]
 232 00d4 42F47C12 		orr	r2, r2, #4128768
 233 00d8 9A60     		str	r2, [r3, #8]
  67:Src/drv/drv_usart.c **** 
  68:Src/drv/drv_usart.c **** 	// stream 1 ch 4 DMA settings
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 43


  69:Src/drv/drv_usart.c **** 	DMA2_Stream2->CR 	&= ~DMA_SxCR_DIR;			// per to mem
 234              		.loc 1 69 2 is_stmt 1 view .LVU83
 235              		.loc 1 69 20 is_stmt 0 view .LVU84
 236 00da 1A6C     		ldr	r2, [r3, #64]
 237 00dc 22F0C002 		bic	r2, r2, #192
 238 00e0 1A64     		str	r2, [r3, #64]
  70:Src/drv/drv_usart.c **** 	DMA2_Stream2->FCR	&= ~DMA_SxFCR_DMDIS;		// fifo dis
 239              		.loc 1 70 2 is_stmt 1 view .LVU85
 240              		.loc 1 70 20 is_stmt 0 view .LVU86
 241 00e2 5A6D     		ldr	r2, [r3, #84]
 242 00e4 22F00402 		bic	r2, r2, #4
 243 00e8 5A65     		str	r2, [r3, #84]
  71:Src/drv/drv_usart.c **** 	DMA2_Stream2->CR 	&= ~DMA_SxCR_MBURST;
 244              		.loc 1 71 2 is_stmt 1 view .LVU87
 245              		.loc 1 71 20 is_stmt 0 view .LVU88
 246 00ea 1A6C     		ldr	r2, [r3, #64]
 247 00ec 22F0C072 		bic	r2, r2, #25165824
 248 00f0 1A64     		str	r2, [r3, #64]
  72:Src/drv/drv_usart.c **** 	DMA2_Stream2->CR 	&= ~DMA_SxCR_PBURST;
 249              		.loc 1 72 2 is_stmt 1 view .LVU89
 250              		.loc 1 72 20 is_stmt 0 view .LVU90
 251 00f2 1A6C     		ldr	r2, [r3, #64]
 252 00f4 22F4C002 		bic	r2, r2, #6291456
 253 00f8 1A64     		str	r2, [r3, #64]
  73:Src/drv/drv_usart.c **** 	DMA2_Stream2->PAR 	= (uint32_t)(&(USART1->RDR));// set per address
 254              		.loc 1 73 2 is_stmt 1 view .LVU91
 255              		.loc 1 73 21 is_stmt 0 view .LVU92
 256 00fa 144A     		ldr	r2, .L4+28
 257 00fc 9A64     		str	r2, [r3, #72]
  74:Src/drv/drv_usart.c **** 	DMA2_Stream2->CR 	&= ~DMA_SxCR_PINC;			// don't inc per
 258              		.loc 1 74 2 is_stmt 1 view .LVU93
 259              		.loc 1 74 20 is_stmt 0 view .LVU94
 260 00fe 1A6C     		ldr	r2, [r3, #64]
 261 0100 22F40072 		bic	r2, r2, #512
 262 0104 1A64     		str	r2, [r3, #64]
  75:Src/drv/drv_usart.c **** 	DMA2_Stream2->CR 	|= DMA_SxCR_MINC;			// increment mem
 263              		.loc 1 75 2 is_stmt 1 view .LVU95
 264              		.loc 1 75 20 is_stmt 0 view .LVU96
 265 0106 1A6C     		ldr	r2, [r3, #64]
 266 0108 42F48062 		orr	r2, r2, #1024
 267 010c 1A64     		str	r2, [r3, #64]
  76:Src/drv/drv_usart.c **** 	DMA2_Stream2->CR 	&= ~DMA_SxCR_MSIZE;			// 8 bit size
 268              		.loc 1 76 2 is_stmt 1 view .LVU97
 269              		.loc 1 76 20 is_stmt 0 view .LVU98
 270 010e 1A6C     		ldr	r2, [r3, #64]
 271 0110 22F4C042 		bic	r2, r2, #24576
 272 0114 1A64     		str	r2, [r3, #64]
  77:Src/drv/drv_usart.c **** 	DMA2_Stream2->CR 	&= ~DMA_SxCR_PSIZE;			// 8 bit size
 273              		.loc 1 77 2 is_stmt 1 view .LVU99
 274              		.loc 1 77 20 is_stmt 0 view .LVU100
 275 0116 1A6C     		ldr	r2, [r3, #64]
 276 0118 22F4C052 		bic	r2, r2, #6144
 277 011c 1A64     		str	r2, [r3, #64]
  78:Src/drv/drv_usart.c **** 	DMA2_Stream2->CR 	|= DMA_SxCR_CIRC;			// circ mode en
 278              		.loc 1 78 2 is_stmt 1 view .LVU101
 279              		.loc 1 78 20 is_stmt 0 view .LVU102
 280 011e 1A6C     		ldr	r2, [r3, #64]
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 44


 281 0120 42F48072 		orr	r2, r2, #256
 282 0124 1A64     		str	r2, [r3, #64]
  79:Src/drv/drv_usart.c **** 	DMA2_Stream2->CR 	|= DMA_SxCR_PL;			// medium priority
 283              		.loc 1 79 2 is_stmt 1 view .LVU103
 284              		.loc 1 79 20 is_stmt 0 view .LVU104
 285 0126 1A6C     		ldr	r2, [r3, #64]
 286 0128 42F44032 		orr	r2, r2, #196608
 287 012c 1A64     		str	r2, [r3, #64]
  80:Src/drv/drv_usart.c **** }
 288              		.loc 1 80 1 view .LVU105
 289 012e 08BD     		pop	{r3, pc}
 290              	.L5:
 291              		.align	2
 292              	.L4:
 293 0130 00000000 		.word	.LC0
 294 0134 00380240 		.word	1073887232
 295 0138 00040240 		.word	1073873920
 296 013c 00ED00E0 		.word	-536810240
 297 0140 00E100E0 		.word	-536813312
 298 0144 00100140 		.word	1073811456
 299 0148 00640240 		.word	1073898496
 300 014c 24100140 		.word	1073811492
 301              		.cfi_endproc
 302              	.LFE187:
 304              		.section	.text.usart1Read,"ax",%progbits
 305              		.align	1
 306              		.global	usart1Read
 307              		.syntax unified
 308              		.thumb
 309              		.thumb_func
 310              		.fpu fpv5-sp-d16
 312              	usart1Read:
 313              	.LVL4:
 314              	.LFB188:
  81:Src/drv/drv_usart.c **** 
  82:Src/drv/drv_usart.c **** /** @brief Reads in data form usart1 with DMA.
  83:Src/drv/drv_usart.c ****  *
  84:Src/drv/drv_usart.c ****  *  @param *pData A pointer to location where you want to read data to.
  85:Src/drv/drv_usart.c ****  *  @param size The amount of bytes to be read.
  86:Src/drv/drv_usart.c ****  *  @return Void.
  87:Src/drv/drv_usart.c ****  */
  88:Src/drv/drv_usart.c **** void
  89:Src/drv/drv_usart.c **** usart1Read(uint8_t *pData, uint8_t size)
  90:Src/drv/drv_usart.c **** {
 315              		.loc 1 90 1 is_stmt 1 view -0
 316              		.cfi_startproc
 317              		@ args = 0, pretend = 0, frame = 0
 318              		@ frame_needed = 0, uses_anonymous_args = 0
 319              		@ link register save eliminated.
  91:Src/drv/drv_usart.c **** 	if(!(USART1->ISR & USART_ISR_BUSY)){		// wait for UART to be ready
 320              		.loc 1 91 2 view .LVU107
 321              		.loc 1 91 13 is_stmt 0 view .LVU108
 322 0000 164B     		ldr	r3, .L9
 323 0002 DB69     		ldr	r3, [r3, #28]
 324              		.loc 1 91 4 view .LVU109
 325 0004 13F4803F 		tst	r3, #65536
 326 0008 26D1     		bne	.L6
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 45


  92:Src/drv/drv_usart.c **** 		DMA2_Stream2->CR	&= ~DMA_SxCR_EN;	// disable DMA
 327              		.loc 1 92 3 is_stmt 1 view .LVU110
 328              		.loc 1 92 20 is_stmt 0 view .LVU111
 329 000a 154A     		ldr	r2, .L9+4
 330 000c 136C     		ldr	r3, [r2, #64]
 331 000e 23F00103 		bic	r3, r3, #1
 332 0012 1364     		str	r3, [r2, #64]
  93:Src/drv/drv_usart.c **** 		while(DMA2_Stream2->CR & DMA_SxCR_EN);
 333              		.loc 1 93 3 is_stmt 1 view .LVU112
 334              	.L8:
 335              		.loc 1 93 40 discriminator 1 view .LVU113
 336              		.loc 1 93 8 discriminator 1 view .LVU114
 337              		.loc 1 93 21 is_stmt 0 discriminator 1 view .LVU115
 338 0014 124B     		ldr	r3, .L9+4
 339 0016 1B6C     		ldr	r3, [r3, #64]
 340              		.loc 1 93 8 discriminator 1 view .LVU116
 341 0018 13F0010F 		tst	r3, #1
 342 001c FAD1     		bne	.L8
  94:Src/drv/drv_usart.c **** 		DMA2_Stream2->CR	|= (0x4 << 25U);	// set DMA channel
 343              		.loc 1 94 3 is_stmt 1 view .LVU117
 344              		.loc 1 94 20 is_stmt 0 view .LVU118
 345 001e 104B     		ldr	r3, .L9+4
 346 0020 1A6C     		ldr	r2, [r3, #64]
 347 0022 42F00062 		orr	r2, r2, #134217728
 348 0026 1A64     		str	r2, [r3, #64]
  95:Src/drv/drv_usart.c **** 		DMA2_Stream2->NDTR	= size;				// set transfer size
 349              		.loc 1 95 3 is_stmt 1 view .LVU119
 350              		.loc 1 95 22 is_stmt 0 view .LVU120
 351 0028 5964     		str	r1, [r3, #68]
  96:Src/drv/drv_usart.c **** 		DMA2_Stream2->M0AR	= (uint32_t)pData;	// set memory address
 352              		.loc 1 96 3 is_stmt 1 view .LVU121
 353              		.loc 1 96 22 is_stmt 0 view .LVU122
 354 002a D864     		str	r0, [r3, #76]
  97:Src/drv/drv_usart.c **** 
  98:Src/drv/drv_usart.c **** 		DMA2->LIFCR			|= (0x3F << 16U);	// clear flags
 355              		.loc 1 98 3 is_stmt 1 view .LVU123
 356              		.loc 1 98 17 is_stmt 0 view .LVU124
 357 002c 9A68     		ldr	r2, [r3, #8]
 358 002e 42F47C12 		orr	r2, r2, #4128768
 359 0032 9A60     		str	r2, [r3, #8]
  99:Src/drv/drv_usart.c **** 
 100:Src/drv/drv_usart.c **** 		DMA2_Stream2->CR 	|= DMA_SxCR_TCIE;	// set transfer complete interrupts
 360              		.loc 1 100 3 is_stmt 1 view .LVU125
 361              		.loc 1 100 21 is_stmt 0 view .LVU126
 362 0034 1A6C     		ldr	r2, [r3, #64]
 363 0036 42F01002 		orr	r2, r2, #16
 364 003a 1A64     		str	r2, [r3, #64]
 101:Src/drv/drv_usart.c **** 
 102:Src/drv/drv_usart.c **** 		DMA2_Stream2->CR	|= DMA_SxCR_EN;		// enable DMA
 365              		.loc 1 102 3 is_stmt 1 view .LVU127
 366              		.loc 1 102 20 is_stmt 0 view .LVU128
 367 003c 1A6C     		ldr	r2, [r3, #64]
 368 003e 42F00102 		orr	r2, r2, #1
 369 0042 1A64     		str	r2, [r3, #64]
 103:Src/drv/drv_usart.c **** 
 104:Src/drv/drv_usart.c **** 		USART1->CR3			|= USART_CR3_DMAR;	// enable DMA for UART
 370              		.loc 1 104 3 is_stmt 1 view .LVU129
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 46


 371              		.loc 1 104 17 is_stmt 0 view .LVU130
 372 0044 A3F5AA33 		sub	r3, r3, #87040
 373 0048 9A68     		ldr	r2, [r3, #8]
 374 004a 42F04002 		orr	r2, r2, #64
 375 004e 9A60     		str	r2, [r3, #8]
 105:Src/drv/drv_usart.c **** 
 106:Src/drv/drv_usart.c **** 		USART1->CR1			|= USART_CR1_UE;	// enable usart
 376              		.loc 1 106 3 is_stmt 1 view .LVU131
 377              		.loc 1 106 17 is_stmt 0 view .LVU132
 378 0050 1A68     		ldr	r2, [r3]
 379 0052 42F00102 		orr	r2, r2, #1
 380 0056 1A60     		str	r2, [r3]
 381              	.L6:
 107:Src/drv/drv_usart.c **** 	}
 108:Src/drv/drv_usart.c **** }
 382              		.loc 1 108 1 view .LVU133
 383 0058 7047     		bx	lr
 384              	.L10:
 385 005a 00BF     		.align	2
 386              	.L9:
 387 005c 00100140 		.word	1073811456
 388 0060 00640240 		.word	1073898496
 389              		.cfi_endproc
 390              	.LFE188:
 392              		.section	.rodata.usart6Init.str1.4,"aMS",%progbits,1
 393              		.align	2
 394              	.LC1:
 395 0000 0A496E69 		.ascii	"\012Initializing USART 6\000"
 395      7469616C 
 395      697A696E 
 395      67205553 
 395      41525420 
 396              		.section	.text.usart6Init,"ax",%progbits
 397              		.align	1
 398              		.global	usart6Init
 399              		.syntax unified
 400              		.thumb
 401              		.thumb_func
 402              		.fpu fpv5-sp-d16
 404              	usart6Init:
 405              	.LFB189:
 109:Src/drv/drv_usart.c **** 
 110:Src/drv/drv_usart.c **** /** @brief Initializes the low level registers for usart1.
 111:Src/drv/drv_usart.c ****  *
 112:Src/drv/drv_usart.c ****  *  @return Void.
 113:Src/drv/drv_usart.c ****  */
 114:Src/drv/drv_usart.c **** void
 115:Src/drv/drv_usart.c **** usart6Init(void)
 116:Src/drv/drv_usart.c **** {
 406              		.loc 1 116 1 is_stmt 1 view -0
 407              		.cfi_startproc
 408              		@ args = 0, pretend = 0, frame = 0
 409              		@ frame_needed = 0, uses_anonymous_args = 0
 410 0000 08B5     		push	{r3, lr}
 411              		.cfi_def_cfa_offset 8
 412              		.cfi_offset 3, -8
 413              		.cfi_offset 14, -4
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 47


 117:Src/drv/drv_usart.c **** 	printf("\nInitializing USART 6\n");
 414              		.loc 1 117 2 view .LVU135
 415 0002 6148     		ldr	r0, .L14
 416 0004 FFF7FEFF 		bl	puts
 417              	.LVL5:
 118:Src/drv/drv_usart.c **** 	/////////////////GPIO INIT///////////////////
 119:Src/drv/drv_usart.c **** 	// enable clock for GPIOC
 120:Src/drv/drv_usart.c **** 	RCC->DCKCFGR2	&= ~RCC_DCKCFGR2_USART6SEL;
 418              		.loc 1 120 2 view .LVU136
 419              		.loc 1 120 16 is_stmt 0 view .LVU137
 420 0008 604A     		ldr	r2, .L14+4
 421 000a D2F89030 		ldr	r3, [r2, #144]
 422 000e 23F44063 		bic	r3, r3, #3072
 423 0012 C2F89030 		str	r3, [r2, #144]
 121:Src/drv/drv_usart.c **** 	RCC->DCKCFGR2	|= RCC_DCKCFGR2_USART6SEL_0;		// choose SysClk (216MHz) as clock source
 424              		.loc 1 121 2 is_stmt 1 view .LVU138
 425              		.loc 1 121 16 is_stmt 0 view .LVU139
 426 0016 D2F89030 		ldr	r3, [r2, #144]
 427 001a 43F48063 		orr	r3, r3, #1024
 428 001e C2F89030 		str	r3, [r2, #144]
 122:Src/drv/drv_usart.c **** 
 123:Src/drv/drv_usart.c **** 	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 429              		.loc 1 123 2 is_stmt 1 view .LVU140
 430              		.loc 1 123 15 is_stmt 0 view .LVU141
 431 0022 136B     		ldr	r3, [r2, #48]
 432 0024 43F00403 		orr	r3, r3, #4
 433 0028 1363     		str	r3, [r2, #48]
 124:Src/drv/drv_usart.c **** 	// set mode, speed, type, pull, AF
 125:Src/drv/drv_usart.c **** 	GPIOC->MODER 	&= ~GPIO_MODER_MODER6;
 434              		.loc 1 125 2 is_stmt 1 view .LVU142
 435              		.loc 1 125 16 is_stmt 0 view .LVU143
 436 002a 594B     		ldr	r3, .L14+8
 437 002c 1968     		ldr	r1, [r3]
 438 002e 21F44051 		bic	r1, r1, #12288
 439 0032 1960     		str	r1, [r3]
 126:Src/drv/drv_usart.c **** 	GPIOC->MODER 	|= GPIO_MODER_MODER6_1;
 440              		.loc 1 126 2 is_stmt 1 view .LVU144
 441              		.loc 1 126 16 is_stmt 0 view .LVU145
 442 0034 1968     		ldr	r1, [r3]
 443 0036 41F40051 		orr	r1, r1, #8192
 444 003a 1960     		str	r1, [r3]
 127:Src/drv/drv_usart.c **** 	GPIOC->OSPEEDR	|= GPIO_OSPEEDR_OSPEEDR6;
 445              		.loc 1 127 2 is_stmt 1 view .LVU146
 446              		.loc 1 127 17 is_stmt 0 view .LVU147
 447 003c 9968     		ldr	r1, [r3, #8]
 448 003e 41F44051 		orr	r1, r1, #12288
 449 0042 9960     		str	r1, [r3, #8]
 128:Src/drv/drv_usart.c **** 	GPIOC->OTYPER	&= ~GPIO_OTYPER_OT6;
 450              		.loc 1 128 2 is_stmt 1 view .LVU148
 451              		.loc 1 128 16 is_stmt 0 view .LVU149
 452 0044 5968     		ldr	r1, [r3, #4]
 453 0046 21F04001 		bic	r1, r1, #64
 454 004a 5960     		str	r1, [r3, #4]
 129:Src/drv/drv_usart.c **** 	GPIOC->PUPDR	&= ~GPIO_PUPDR_PUPDR6;
 455              		.loc 1 129 2 is_stmt 1 view .LVU150
 456              		.loc 1 129 15 is_stmt 0 view .LVU151
 457 004c D968     		ldr	r1, [r3, #12]
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 48


 458 004e 21F44051 		bic	r1, r1, #12288
 459 0052 D960     		str	r1, [r3, #12]
 130:Src/drv/drv_usart.c **** 	GPIOC->AFR[0]	&= ~GPIO_AFRL_AFRL6;
 460              		.loc 1 130 2 is_stmt 1 view .LVU152
 461              		.loc 1 130 16 is_stmt 0 view .LVU153
 462 0054 196A     		ldr	r1, [r3, #32]
 463 0056 21F07061 		bic	r1, r1, #251658240
 464 005a 1962     		str	r1, [r3, #32]
 131:Src/drv/drv_usart.c **** 	GPIOC->AFR[0] 	|= (0x8 << (4U * 6U));
 465              		.loc 1 131 2 is_stmt 1 view .LVU154
 466              		.loc 1 131 17 is_stmt 0 view .LVU155
 467 005c 196A     		ldr	r1, [r3, #32]
 468 005e 41F00061 		orr	r1, r1, #134217728
 469 0062 1962     		str	r1, [r3, #32]
 132:Src/drv/drv_usart.c **** 
 133:Src/drv/drv_usart.c **** 	NVIC_SetPriority(USART6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0));
 470              		.loc 1 133 2 is_stmt 1 view .LVU156
 471              	.LBB38:
 472              	.LBI38:
1884:Libraries/CMSIS/Include/core_cm7.h **** {
 473              		.loc 2 1884 26 view .LVU157
 474              	.LBB39:
1886:Libraries/CMSIS/Include/core_cm7.h **** }
 475              		.loc 2 1886 3 view .LVU158
1886:Libraries/CMSIS/Include/core_cm7.h **** }
 476              		.loc 2 1886 26 is_stmt 0 view .LVU159
 477 0064 4B4B     		ldr	r3, .L14+12
 478 0066 DB68     		ldr	r3, [r3, #12]
 479              	.LVL6:
1886:Libraries/CMSIS/Include/core_cm7.h **** }
 480              		.loc 2 1886 26 view .LVU160
 481              	.LBE39:
 482              	.LBE38:
 483              	.LBB40:
 484              	.LBI40:
2071:Libraries/CMSIS/Include/core_cm7.h **** {
 485              		.loc 2 2071 26 is_stmt 1 view .LVU161
 486              	.LBB41:
2073:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t PreemptPriorityBits;
 487              		.loc 2 2073 3 view .LVU162
2074:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t SubPriorityBits;
 488              		.loc 2 2074 3 view .LVU163
2075:Libraries/CMSIS/Include/core_cm7.h **** 
 489              		.loc 2 2075 3 view .LVU164
2077:Libraries/CMSIS/Include/core_cm7.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 490              		.loc 2 2077 3 view .LVU165
2078:Libraries/CMSIS/Include/core_cm7.h **** 
 491              		.loc 2 2078 3 view .LVU166
 492              		.loc 2 2080 3 view .LVU167
 493              		.loc 2 2080 3 is_stmt 0 view .LVU168
 494              	.LBE41:
 495              	.LBE40:
 496              	.LBB42:
 497              	.LBI42:
2024:Libraries/CMSIS/Include/core_cm7.h **** {
 498              		.loc 2 2024 22 is_stmt 1 view .LVU169
 499              	.LBB43:
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 49


2026:Libraries/CMSIS/Include/core_cm7.h ****   {
 500              		.loc 2 2026 3 view .LVU170
2028:Libraries/CMSIS/Include/core_cm7.h ****   }
 501              		.loc 2 2028 5 view .LVU171
2028:Libraries/CMSIS/Include/core_cm7.h ****   }
 502              		.loc 2 2028 47 is_stmt 0 view .LVU172
 503 0068 4B4B     		ldr	r3, .L14+16
 504 006a 0021     		movs	r1, #0
 505 006c 83F84713 		strb	r1, [r3, #839]
 506              	.LVL7:
2028:Libraries/CMSIS/Include/core_cm7.h ****   }
 507              		.loc 2 2028 47 view .LVU173
 508              	.LBE43:
 509              	.LBE42:
 134:Src/drv/drv_usart.c **** 	NVIC_EnableIRQ(USART6_IRQn);
 510              		.loc 1 134 2 is_stmt 1 view .LVU174
 511              	.LBB44:
 512              	.LBI44:
1896:Libraries/CMSIS/Include/core_cm7.h **** {
 513              		.loc 2 1896 22 view .LVU175
 514              	.LBB45:
1898:Libraries/CMSIS/Include/core_cm7.h ****   {
 515              		.loc 2 1898 3 view .LVU176
1900:Libraries/CMSIS/Include/core_cm7.h ****   }
 516              		.loc 2 1900 5 view .LVU177
1900:Libraries/CMSIS/Include/core_cm7.h ****   }
 517              		.loc 2 1900 43 is_stmt 0 view .LVU178
 518 0070 8021     		movs	r1, #128
 519 0072 9960     		str	r1, [r3, #8]
 520              	.LVL8:
1900:Libraries/CMSIS/Include/core_cm7.h ****   }
 521              		.loc 2 1900 43 view .LVU179
 522              	.LBE45:
 523              	.LBE44:
 135:Src/drv/drv_usart.c **** 
 136:Src/drv/drv_usart.c **** 	/////////////////USART INIT///////////////////
 137:Src/drv/drv_usart.c **** 	RCC->APB2ENR	|= RCC_APB2ENR_USART6EN;
 524              		.loc 1 137 2 is_stmt 1 view .LVU180
 525              		.loc 1 137 15 is_stmt 0 view .LVU181
 526 0074 536C     		ldr	r3, [r2, #68]
 527 0076 43F02003 		orr	r3, r3, #32
 528 007a 5364     		str	r3, [r2, #68]
 138:Src/drv/drv_usart.c **** 
 139:Src/drv/drv_usart.c **** 	USART6->CR1		&= ~USART_CR1_UE;		// disable usart
 529              		.loc 1 139 2 is_stmt 1 view .LVU182
 530              		.loc 1 139 15 is_stmt 0 view .LVU183
 531 007c 474B     		ldr	r3, .L14+20
 532 007e 1A68     		ldr	r2, [r3]
 533 0080 22F00102 		bic	r2, r2, #1
 534 0084 1A60     		str	r2, [r3]
 140:Src/drv/drv_usart.c **** 	USART6->BRR		= 0x6C;					// 2000000 BR
 535              		.loc 1 140 2 is_stmt 1 view .LVU184
 536              		.loc 1 140 15 is_stmt 0 view .LVU185
 537 0086 6C22     		movs	r2, #108
 538 0088 DA60     		str	r2, [r3, #12]
 141:Src/drv/drv_usart.c **** 	USART6->CR1		&= ~USART_CR1_M;		// 8 bit transfer
 539              		.loc 1 141 2 is_stmt 1 view .LVU186
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 50


 540              		.loc 1 141 15 is_stmt 0 view .LVU187
 541 008a 1A68     		ldr	r2, [r3]
 542 008c 22F01022 		bic	r2, r2, #268439552
 543 0090 1A60     		str	r2, [r3]
 142:Src/drv/drv_usart.c **** 	USART6->CR2		&= ~USART_CR2_STOP;
 544              		.loc 1 142 2 is_stmt 1 view .LVU188
 545              		.loc 1 142 15 is_stmt 0 view .LVU189
 546 0092 5A68     		ldr	r2, [r3, #4]
 547 0094 22F44052 		bic	r2, r2, #12288
 548 0098 5A60     		str	r2, [r3, #4]
 143:Src/drv/drv_usart.c **** 	USART6->CR1		&= ~USART_CR1_PCE;
 549              		.loc 1 143 2 is_stmt 1 view .LVU190
 550              		.loc 1 143 15 is_stmt 0 view .LVU191
 551 009a 1A68     		ldr	r2, [r3]
 552 009c 22F48062 		bic	r2, r2, #1024
 553 00a0 1A60     		str	r2, [r3]
 144:Src/drv/drv_usart.c **** 	USART6->CR1		|= USART_CR1_TE;
 554              		.loc 1 144 2 is_stmt 1 view .LVU192
 555              		.loc 1 144 15 is_stmt 0 view .LVU193
 556 00a2 1A68     		ldr	r2, [r3]
 557 00a4 42F00802 		orr	r2, r2, #8
 558 00a8 1A60     		str	r2, [r3]
 145:Src/drv/drv_usart.c **** 	USART6->CR3		&= ~(USART_CR3_CTSE |
 559              		.loc 1 145 2 is_stmt 1 view .LVU194
 560              		.loc 1 145 15 is_stmt 0 view .LVU195
 561 00aa 9A68     		ldr	r2, [r3, #8]
 562 00ac 22F44072 		bic	r2, r2, #768
 563 00b0 9A60     		str	r2, [r3, #8]
 146:Src/drv/drv_usart.c **** 			USART_CR3_RTSE);
 147:Src/drv/drv_usart.c **** 	USART6->CR1		&= ~USART_CR1_OVER8;
 564              		.loc 1 147 2 is_stmt 1 view .LVU196
 565              		.loc 1 147 15 is_stmt 0 view .LVU197
 566 00b2 1A68     		ldr	r2, [r3]
 567 00b4 22F40042 		bic	r2, r2, #32768
 568 00b8 1A60     		str	r2, [r3]
 148:Src/drv/drv_usart.c **** 
 149:Src/drv/drv_usart.c **** 	/////////////////DMA INIT///////////////////
 150:Src/drv/drv_usart.c **** 
 151:Src/drv/drv_usart.c **** 	// disable DMA 1 stream 1
 152:Src/drv/drv_usart.c **** 	DMA2_Stream6->CR 	&= ~DMA_SxCR_EN;
 569              		.loc 1 152 2 is_stmt 1 view .LVU198
 570              		.loc 1 152 20 is_stmt 0 view .LVU199
 571 00ba 394A     		ldr	r2, .L14+24
 572 00bc D2F8A030 		ldr	r3, [r2, #160]
 573 00c0 23F00103 		bic	r3, r3, #1
 574 00c4 C2F8A030 		str	r3, [r2, #160]
 153:Src/drv/drv_usart.c **** 	while(DMA2_Stream6->CR & DMA_SxCR_EN){}
 575              		.loc 1 153 2 is_stmt 1 view .LVU200
 576              	.L12:
 577              		.loc 1 153 40 discriminator 1 view .LVU201
 578              		.loc 1 153 7 discriminator 1 view .LVU202
 579              		.loc 1 153 20 is_stmt 0 discriminator 1 view .LVU203
 580 00c8 354B     		ldr	r3, .L14+24
 581 00ca D3F8A030 		ldr	r3, [r3, #160]
 582              		.loc 1 153 7 discriminator 1 view .LVU204
 583 00ce 13F0010F 		tst	r3, #1
 584 00d2 F9D1     		bne	.L12
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 51


 154:Src/drv/drv_usart.c **** 	DMA2_Stream6->CR	= 0;
 585              		.loc 1 154 2 is_stmt 1 view .LVU205
 586              		.loc 1 154 19 is_stmt 0 view .LVU206
 587 00d4 324B     		ldr	r3, .L14+24
 588 00d6 0022     		movs	r2, #0
 589 00d8 C3F8A020 		str	r2, [r3, #160]
 155:Src/drv/drv_usart.c **** 	DMA2_Stream6->NDTR	= 0;
 590              		.loc 1 155 2 is_stmt 1 view .LVU207
 591              		.loc 1 155 21 is_stmt 0 view .LVU208
 592 00dc C3F8A420 		str	r2, [r3, #164]
 156:Src/drv/drv_usart.c **** 	DMA2_Stream6->PAR	= 0;
 593              		.loc 1 156 2 is_stmt 1 view .LVU209
 594              		.loc 1 156 20 is_stmt 0 view .LVU210
 595 00e0 C3F8A820 		str	r2, [r3, #168]
 157:Src/drv/drv_usart.c **** 	DMA2_Stream6->M0AR	= 0;
 596              		.loc 1 157 2 is_stmt 1 view .LVU211
 597              		.loc 1 157 21 is_stmt 0 view .LVU212
 598 00e4 C3F8AC20 		str	r2, [r3, #172]
 158:Src/drv/drv_usart.c **** 	DMA2_Stream6->M1AR	= 0;
 599              		.loc 1 158 2 is_stmt 1 view .LVU213
 600              		.loc 1 158 21 is_stmt 0 view .LVU214
 601 00e8 C3F8B020 		str	r2, [r3, #176]
 159:Src/drv/drv_usart.c **** 	DMA2_Stream6->FCR	= 0x00000021U;
 602              		.loc 1 159 2 is_stmt 1 view .LVU215
 603              		.loc 1 159 20 is_stmt 0 view .LVU216
 604 00ec 2122     		movs	r2, #33
 605 00ee C3F8B420 		str	r2, [r3, #180]
 160:Src/drv/drv_usart.c **** 	DMA2_Stream6->CR	&= ~DMA_SxCR_CHSEL;
 606              		.loc 1 160 2 is_stmt 1 view .LVU217
 607              		.loc 1 160 19 is_stmt 0 view .LVU218
 608 00f2 D3F8A020 		ldr	r2, [r3, #160]
 609 00f6 22F0F052 		bic	r2, r2, #503316480
 610 00fa C3F8A020 		str	r2, [r3, #160]
 161:Src/drv/drv_usart.c **** 	DMA2->HIFCR			|= (0x3F << 16U); //0x00000F40U;
 611              		.loc 1 161 2 is_stmt 1 view .LVU219
 612              		.loc 1 161 16 is_stmt 0 view .LVU220
 613 00fe DA68     		ldr	r2, [r3, #12]
 614 0100 42F47C12 		orr	r2, r2, #4128768
 615 0104 DA60     		str	r2, [r3, #12]
 162:Src/drv/drv_usart.c **** 
 163:Src/drv/drv_usart.c **** 	// stream 1 ch 4 DMA settings
 164:Src/drv/drv_usart.c **** 	DMA2_Stream6->CR 	|= DMA_SxCR_DIR_0;			// mem to per
 616              		.loc 1 164 2 is_stmt 1 view .LVU221
 617              		.loc 1 164 20 is_stmt 0 view .LVU222
 618 0106 D3F8A020 		ldr	r2, [r3, #160]
 619 010a 42F04002 		orr	r2, r2, #64
 620 010e C3F8A020 		str	r2, [r3, #160]
 165:Src/drv/drv_usart.c **** 	DMA2_Stream6->FCR	&= ~DMA_SxFCR_DMDIS;		// fifo dis
 621              		.loc 1 165 2 is_stmt 1 view .LVU223
 622              		.loc 1 165 20 is_stmt 0 view .LVU224
 623 0112 D3F8B420 		ldr	r2, [r3, #180]
 624 0116 22F00402 		bic	r2, r2, #4
 625 011a C3F8B420 		str	r2, [r3, #180]
 166:Src/drv/drv_usart.c **** 	DMA2_Stream6->CR 	&= ~DMA_SxCR_MBURST;
 626              		.loc 1 166 2 is_stmt 1 view .LVU225
 627              		.loc 1 166 20 is_stmt 0 view .LVU226
 628 011e D3F8A020 		ldr	r2, [r3, #160]
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 52


 629 0122 22F0C072 		bic	r2, r2, #25165824
 630 0126 C3F8A020 		str	r2, [r3, #160]
 167:Src/drv/drv_usart.c **** 	DMA2_Stream6->CR 	&= ~DMA_SxCR_PBURST;
 631              		.loc 1 167 2 is_stmt 1 view .LVU227
 632              		.loc 1 167 20 is_stmt 0 view .LVU228
 633 012a D3F8A020 		ldr	r2, [r3, #160]
 634 012e 22F4C002 		bic	r2, r2, #6291456
 635 0132 C3F8A020 		str	r2, [r3, #160]
 168:Src/drv/drv_usart.c **** 	DMA2_Stream6->PAR 	= (uint32_t)(&(USART6->TDR));// set per address
 636              		.loc 1 168 2 is_stmt 1 view .LVU229
 637              		.loc 1 168 21 is_stmt 0 view .LVU230
 638 0136 1B4A     		ldr	r2, .L14+28
 639 0138 C3F8A820 		str	r2, [r3, #168]
 169:Src/drv/drv_usart.c **** 	DMA2_Stream6->CR 	&= ~DMA_SxCR_PINC;			// don't inc per
 640              		.loc 1 169 2 is_stmt 1 view .LVU231
 641              		.loc 1 169 20 is_stmt 0 view .LVU232
 642 013c D3F8A020 		ldr	r2, [r3, #160]
 643 0140 22F40072 		bic	r2, r2, #512
 644 0144 C3F8A020 		str	r2, [r3, #160]
 170:Src/drv/drv_usart.c **** 	DMA2_Stream6->CR 	|= DMA_SxCR_MINC;			// increment mem
 645              		.loc 1 170 2 is_stmt 1 view .LVU233
 646              		.loc 1 170 20 is_stmt 0 view .LVU234
 647 0148 D3F8A020 		ldr	r2, [r3, #160]
 648 014c 42F48062 		orr	r2, r2, #1024
 649 0150 C3F8A020 		str	r2, [r3, #160]
 171:Src/drv/drv_usart.c **** 	DMA2_Stream6->CR 	&= ~DMA_SxCR_MSIZE;			// 8 bit size
 650              		.loc 1 171 2 is_stmt 1 view .LVU235
 651              		.loc 1 171 20 is_stmt 0 view .LVU236
 652 0154 D3F8A020 		ldr	r2, [r3, #160]
 653 0158 22F4C042 		bic	r2, r2, #24576
 654 015c C3F8A020 		str	r2, [r3, #160]
 172:Src/drv/drv_usart.c **** 	DMA2_Stream6->CR 	&= ~DMA_SxCR_PSIZE;			// 8 bit size
 655              		.loc 1 172 2 is_stmt 1 view .LVU237
 656              		.loc 1 172 20 is_stmt 0 view .LVU238
 657 0160 D3F8A020 		ldr	r2, [r3, #160]
 658 0164 22F4C052 		bic	r2, r2, #6144
 659 0168 C3F8A020 		str	r2, [r3, #160]
 173:Src/drv/drv_usart.c **** 	DMA2_Stream6->CR 	&= ~DMA_SxCR_CIRC;			// circ mode dis
 660              		.loc 1 173 2 is_stmt 1 view .LVU239
 661              		.loc 1 173 20 is_stmt 0 view .LVU240
 662 016c D3F8A020 		ldr	r2, [r3, #160]
 663 0170 22F48072 		bic	r2, r2, #256
 664 0174 C3F8A020 		str	r2, [r3, #160]
 174:Src/drv/drv_usart.c **** 	DMA2_Stream6->CR 	|= DMA_SxCR_PL;				// medium priority
 665              		.loc 1 174 2 is_stmt 1 view .LVU241
 666              		.loc 1 174 20 is_stmt 0 view .LVU242
 667 0178 D3F8A020 		ldr	r2, [r3, #160]
 668 017c 42F44032 		orr	r2, r2, #196608
 669 0180 C3F8A020 		str	r2, [r3, #160]
 175:Src/drv/drv_usart.c **** 
 176:Src/drv/drv_usart.c **** }
 670              		.loc 1 176 1 view .LVU243
 671 0184 08BD     		pop	{r3, pc}
 672              	.L15:
 673 0186 00BF     		.align	2
 674              	.L14:
 675 0188 00000000 		.word	.LC1
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 53


 676 018c 00380240 		.word	1073887232
 677 0190 00080240 		.word	1073874944
 678 0194 00ED00E0 		.word	-536810240
 679 0198 00E100E0 		.word	-536813312
 680 019c 00140140 		.word	1073812480
 681 01a0 00640240 		.word	1073898496
 682 01a4 28140140 		.word	1073812520
 683              		.cfi_endproc
 684              	.LFE189:
 686              		.section	.text.usart6Write,"ax",%progbits
 687              		.align	1
 688              		.global	usart6Write
 689              		.syntax unified
 690              		.thumb
 691              		.thumb_func
 692              		.fpu fpv5-sp-d16
 694              	usart6Write:
 695              	.LVL9:
 696              	.LFB190:
 177:Src/drv/drv_usart.c **** 
 178:Src/drv/drv_usart.c **** /** @brief Reads in data form usart1 with DMA.
 179:Src/drv/drv_usart.c ****  *
 180:Src/drv/drv_usart.c ****  *  @param *pData A pointer to location where you want to read data to.
 181:Src/drv/drv_usart.c ****  *  @param size The amount of bytes to be read.
 182:Src/drv/drv_usart.c ****  *  @return Void.
 183:Src/drv/drv_usart.c ****  */
 184:Src/drv/drv_usart.c **** void
 185:Src/drv/drv_usart.c **** usart6Write(char *pData, uint8_t size)
 186:Src/drv/drv_usart.c **** {
 697              		.loc 1 186 1 is_stmt 1 view -0
 698              		.cfi_startproc
 699              		@ args = 0, pretend = 0, frame = 0
 700              		@ frame_needed = 0, uses_anonymous_args = 0
 701              		@ link register save eliminated.
 187:Src/drv/drv_usart.c **** 	DMA2_Stream6->CR	&= ~DMA_SxCR_EN;	// disable DMA
 702              		.loc 1 187 2 view .LVU245
 703              		.loc 1 187 19 is_stmt 0 view .LVU246
 704 0000 1B4A     		ldr	r2, .L18
 705 0002 D2F8A030 		ldr	r3, [r2, #160]
 706 0006 23F00103 		bic	r3, r3, #1
 707 000a C2F8A030 		str	r3, [r2, #160]
 188:Src/drv/drv_usart.c **** 	while(DMA2_Stream6->CR & DMA_SxCR_EN);
 708              		.loc 1 188 2 is_stmt 1 view .LVU247
 709              	.L17:
 710              		.loc 1 188 39 discriminator 1 view .LVU248
 711              		.loc 1 188 7 discriminator 1 view .LVU249
 712              		.loc 1 188 20 is_stmt 0 discriminator 1 view .LVU250
 713 000e 184B     		ldr	r3, .L18
 714 0010 D3F8A030 		ldr	r3, [r3, #160]
 715              		.loc 1 188 7 discriminator 1 view .LVU251
 716 0014 13F0010F 		tst	r3, #1
 717 0018 F9D1     		bne	.L17
 189:Src/drv/drv_usart.c **** 	DMA2_Stream6->M0AR	= (uint32_t)pData;
 718              		.loc 1 189 2 is_stmt 1 view .LVU252
 719              		.loc 1 189 21 is_stmt 0 view .LVU253
 720 001a 154B     		ldr	r3, .L18
 721 001c C3F8AC00 		str	r0, [r3, #172]
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 54


 190:Src/drv/drv_usart.c **** 	DMA2_Stream6->CR	|= (0x5 << 25U);	// set DMA channel
 722              		.loc 1 190 2 is_stmt 1 view .LVU254
 723              		.loc 1 190 19 is_stmt 0 view .LVU255
 724 0020 D3F8A020 		ldr	r2, [r3, #160]
 725 0024 42F02062 		orr	r2, r2, #167772160
 726 0028 C3F8A020 		str	r2, [r3, #160]
 191:Src/drv/drv_usart.c **** 	DMA2_Stream6->NDTR	= size;				// set transfer size
 727              		.loc 1 191 2 is_stmt 1 view .LVU256
 728              		.loc 1 191 21 is_stmt 0 view .LVU257
 729 002c C3F8A410 		str	r1, [r3, #164]
 192:Src/drv/drv_usart.c **** 
 193:Src/drv/drv_usart.c **** 	DMA2->HIFCR			|= (0x3F << 16U);	// clear flags
 730              		.loc 1 193 2 is_stmt 1 view .LVU258
 731              		.loc 1 193 16 is_stmt 0 view .LVU259
 732 0030 DA68     		ldr	r2, [r3, #12]
 733 0032 42F47C12 		orr	r2, r2, #4128768
 734 0036 DA60     		str	r2, [r3, #12]
 194:Src/drv/drv_usart.c **** 
 195:Src/drv/drv_usart.c **** 	DMA2_Stream6->CR 	|= DMA_SxCR_TCIE;	// set transfer complete interrupts
 735              		.loc 1 195 2 is_stmt 1 view .LVU260
 736              		.loc 1 195 20 is_stmt 0 view .LVU261
 737 0038 D3F8A020 		ldr	r2, [r3, #160]
 738 003c 42F01002 		orr	r2, r2, #16
 739 0040 C3F8A020 		str	r2, [r3, #160]
 196:Src/drv/drv_usart.c **** 
 197:Src/drv/drv_usart.c **** 	DMA2_Stream6->CR	|= DMA_SxCR_EN;		// enable DMA
 740              		.loc 1 197 2 is_stmt 1 view .LVU262
 741              		.loc 1 197 19 is_stmt 0 view .LVU263
 742 0044 D3F8A020 		ldr	r2, [r3, #160]
 743 0048 42F00102 		orr	r2, r2, #1
 744 004c C3F8A020 		str	r2, [r3, #160]
 198:Src/drv/drv_usart.c **** 
 199:Src/drv/drv_usart.c **** 	USART6->CR3			|= USART_CR3_DMAT;	// enable DMA for UART
 745              		.loc 1 199 2 is_stmt 1 view .LVU264
 746              		.loc 1 199 16 is_stmt 0 view .LVU265
 747 0050 A3F5A833 		sub	r3, r3, #86016
 748 0054 9A68     		ldr	r2, [r3, #8]
 749 0056 42F08002 		orr	r2, r2, #128
 750 005a 9A60     		str	r2, [r3, #8]
 200:Src/drv/drv_usart.c **** 
 201:Src/drv/drv_usart.c **** 	USART6->ICR			|= USART_ICR_TCCF;
 751              		.loc 1 201 2 is_stmt 1 view .LVU266
 752              		.loc 1 201 16 is_stmt 0 view .LVU267
 753 005c 1A6A     		ldr	r2, [r3, #32]
 754 005e 42F04002 		orr	r2, r2, #64
 755 0062 1A62     		str	r2, [r3, #32]
 202:Src/drv/drv_usart.c **** 	USART6->CR1			|= USART_CR1_UE;	// enable usart
 756              		.loc 1 202 2 is_stmt 1 view .LVU268
 757              		.loc 1 202 16 is_stmt 0 view .LVU269
 758 0064 1A68     		ldr	r2, [r3]
 759 0066 42F00102 		orr	r2, r2, #1
 760 006a 1A60     		str	r2, [r3]
 203:Src/drv/drv_usart.c **** }
 761              		.loc 1 203 1 view .LVU270
 762 006c 7047     		bx	lr
 763              	.L19:
 764 006e 00BF     		.align	2
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 55


 765              	.L18:
 766 0070 00640240 		.word	1073898496
 767              		.cfi_endproc
 768              	.LFE190:
 770              		.section	.text.USART6_IRQHandler,"ax",%progbits
 771              		.align	1
 772              		.global	USART6_IRQHandler
 773              		.syntax unified
 774              		.thumb
 775              		.thumb_func
 776              		.fpu fpv5-sp-d16
 778              	USART6_IRQHandler:
 779              	.LFB191:
 204:Src/drv/drv_usart.c **** 
 205:Src/drv/drv_usart.c **** /* Interrupt Handlers */
 206:Src/drv/drv_usart.c **** 
 207:Src/drv/drv_usart.c **** /** @brief	USART6 global interrupt handler
 208:Src/drv/drv_usart.c ****  *
 209:Src/drv/drv_usart.c ****  * 	@return Void.
 210:Src/drv/drv_usart.c ****  */
 211:Src/drv/drv_usart.c **** void
 212:Src/drv/drv_usart.c **** USART6_IRQHandler(void) {
 780              		.loc 1 212 25 is_stmt 1 view -0
 781              		.cfi_startproc
 782              		@ args = 0, pretend = 0, frame = 0
 783              		@ frame_needed = 0, uses_anonymous_args = 0
 784              		@ link register save eliminated.
 213:Src/drv/drv_usart.c **** 	/* Check for IDLE line interrupt */
 214:Src/drv/drv_usart.c **** 	if ((USART6->ISR & USART_ISR_TC) && (USART6->CR1 & USART_CR1_TCIE)) {
 785              		.loc 1 214 2 view .LVU272
 786              		.loc 1 214 13 is_stmt 0 view .LVU273
 787 0000 074B     		ldr	r3, .L22
 788 0002 DB69     		ldr	r3, [r3, #28]
 789              		.loc 1 214 5 view .LVU274
 790 0004 13F0400F 		tst	r3, #64
 791 0008 09D0     		beq	.L20
 792              		.loc 1 214 45 discriminator 1 view .LVU275
 793 000a 054B     		ldr	r3, .L22
 794 000c 1B68     		ldr	r3, [r3]
 795              		.loc 1 214 35 discriminator 1 view .LVU276
 796 000e 13F0400F 		tst	r3, #64
 797 0012 04D0     		beq	.L20
 215:Src/drv/drv_usart.c **** 		USART6->ICR		|= USART_ICR_TCCF;	/* Clear IDLE line flag */
 798              		.loc 1 215 3 is_stmt 1 view .LVU277
 799              		.loc 1 215 16 is_stmt 0 view .LVU278
 800 0014 024A     		ldr	r2, .L22
 801 0016 136A     		ldr	r3, [r2, #32]
 802 0018 43F04003 		orr	r3, r3, #64
 803 001c 1362     		str	r3, [r2, #32]
 804              	.L20:
 216:Src/drv/drv_usart.c **** 	}
 217:Src/drv/drv_usart.c **** }
 805              		.loc 1 217 1 view .LVU279
 806 001e 7047     		bx	lr
 807              	.L23:
 808              		.align	2
 809              	.L22:
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 56


 810 0020 00140140 		.word	1073812480
 811              		.cfi_endproc
 812              	.LFE191:
 814              		.section	.text.DMA2_Stream2_IRQHandler,"ax",%progbits
 815              		.align	1
 816              		.global	DMA2_Stream2_IRQHandler
 817              		.syntax unified
 818              		.thumb
 819              		.thumb_func
 820              		.fpu fpv5-sp-d16
 822              	DMA2_Stream2_IRQHandler:
 823              	.LFB192:
 218:Src/drv/drv_usart.c **** 
 219:Src/drv/drv_usart.c **** /** @brief	DMA2_Stream2 global interrupt handler
 220:Src/drv/drv_usart.c ****  *
 221:Src/drv/drv_usart.c ****  * 	@return Void.
 222:Src/drv/drv_usart.c ****  */
 223:Src/drv/drv_usart.c **** void
 224:Src/drv/drv_usart.c **** DMA2_Stream2_IRQHandler(void) {
 824              		.loc 1 224 31 is_stmt 1 view -0
 825              		.cfi_startproc
 826              		@ args = 0, pretend = 0, frame = 0
 827              		@ frame_needed = 0, uses_anonymous_args = 0
 828              		@ link register save eliminated.
 225:Src/drv/drv_usart.c **** 	/* Check half-transfer complete interrupt */
 226:Src/drv/drv_usart.c **** 	if(DMA2->LISR & DMA_LISR_TCIF2){
 829              		.loc 1 226 2 view .LVU281
 830              		.loc 1 226 9 is_stmt 0 view .LVU282
 831 0000 054B     		ldr	r3, .L26
 832 0002 1B68     		ldr	r3, [r3]
 833              		.loc 1 226 4 view .LVU283
 834 0004 13F4001F 		tst	r3, #2097152
 835 0008 04D0     		beq	.L24
 227:Src/drv/drv_usart.c **** 		DMA2->LIFCR		|= DMA_LIFCR_CTCIF2;	/* Clear half-transfer complete flag */
 836              		.loc 1 227 3 is_stmt 1 view .LVU284
 837              		.loc 1 227 16 is_stmt 0 view .LVU285
 838 000a 034A     		ldr	r2, .L26
 839 000c 9368     		ldr	r3, [r2, #8]
 840 000e 43F40013 		orr	r3, r3, #2097152
 841 0012 9360     		str	r3, [r2, #8]
 842              	.L24:
 228:Src/drv/drv_usart.c **** 	}
 229:Src/drv/drv_usart.c **** }
 843              		.loc 1 229 1 view .LVU286
 844 0014 7047     		bx	lr
 845              	.L27:
 846 0016 00BF     		.align	2
 847              	.L26:
 848 0018 00640240 		.word	1073898496
 849              		.cfi_endproc
 850              	.LFE192:
 852              		.section	.text.DMA2_Stream6_IRQHandler,"ax",%progbits
 853              		.align	1
 854              		.global	DMA2_Stream6_IRQHandler
 855              		.syntax unified
 856              		.thumb
 857              		.thumb_func
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 57


 858              		.fpu fpv5-sp-d16
 860              	DMA2_Stream6_IRQHandler:
 861              	.LFB193:
 230:Src/drv/drv_usart.c **** 
 231:Src/drv/drv_usart.c **** /** @brief	DMA2_Stream6 global interrupt handler
 232:Src/drv/drv_usart.c ****  *
 233:Src/drv/drv_usart.c ****  * 	@return Void.
 234:Src/drv/drv_usart.c ****  */
 235:Src/drv/drv_usart.c **** void
 236:Src/drv/drv_usart.c **** DMA2_Stream6_IRQHandler(void) {
 862              		.loc 1 236 31 is_stmt 1 view -0
 863              		.cfi_startproc
 864              		@ args = 0, pretend = 0, frame = 0
 865              		@ frame_needed = 0, uses_anonymous_args = 0
 866              		@ link register save eliminated.
 237:Src/drv/drv_usart.c **** 	/* Check half-transfer complete interrupt */
 238:Src/drv/drv_usart.c **** 	if(DMA2->HISR & DMA_HISR_TCIF6){
 867              		.loc 1 238 2 view .LVU288
 868              		.loc 1 238 9 is_stmt 0 view .LVU289
 869 0000 054B     		ldr	r3, .L30
 870 0002 5B68     		ldr	r3, [r3, #4]
 871              		.loc 1 238 4 view .LVU290
 872 0004 13F4001F 		tst	r3, #2097152
 873 0008 04D0     		beq	.L28
 239:Src/drv/drv_usart.c **** 		DMA2->HIFCR		|= DMA_HIFCR_CTCIF6;	/* Clear half-transfer complete flag */
 874              		.loc 1 239 3 is_stmt 1 view .LVU291
 875              		.loc 1 239 16 is_stmt 0 view .LVU292
 876 000a 034A     		ldr	r2, .L30
 877 000c D368     		ldr	r3, [r2, #12]
 878 000e 43F40013 		orr	r3, r3, #2097152
 879 0012 D360     		str	r3, [r2, #12]
 880              	.L28:
 240:Src/drv/drv_usart.c **** 	}
 241:Src/drv/drv_usart.c **** }
 881              		.loc 1 241 1 view .LVU293
 882 0014 7047     		bx	lr
 883              	.L31:
 884 0016 00BF     		.align	2
 885              	.L30:
 886 0018 00640240 		.word	1073898496
 887              		.cfi_endproc
 888              	.LFE193:
 890              		.global	readFlag
 891              		.global	read
 892              		.global	rx1Buf
 893              		.section	.bss.read,"aw",%nobits
 896              	read:
 897 0000 00       		.space	1
 898              		.section	.bss.readFlag,"aw",%nobits
 901              	readFlag:
 902 0000 00       		.space	1
 903              		.section	.bss.rx1Buf,"aw",%nobits
 904              		.align	2
 907              	rx1Buf:
 908 0000 00000000 		.space	32
 908      00000000 
 908      00000000 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 58


 908      00000000 
 908      00000000 
 909              		.text
 910              	.Letext0:
 911              		.file 3 "/opt/homebrew/Cellar/arm-none-eabi-gcc/10.3-2021.07/gcc/arm-none-eabi/include/machine/_de
 912              		.file 4 "/opt/homebrew/Cellar/arm-none-eabi-gcc/10.3-2021.07/gcc/arm-none-eabi/include/sys/_stdint
 913              		.file 5 "Libraries/CMSIS/Device/ST/STM32F7xx/Include/stm32f722xx.h"
 914              		.file 6 "Src/drv/drv_usart.h"
 915              		.file 7 "<built-in>"
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s 			page 59


DEFINED SYMBOLS
                            *ABS*:0000000000000000 drv_usart.c
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s:18     .rodata.usart1Init.str1.4:0000000000000000 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s:22     .text.usart1Init:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s:30     .text.usart1Init:0000000000000000 usart1Init
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s:293    .text.usart1Init:0000000000000130 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s:305    .text.usart1Read:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s:312    .text.usart1Read:0000000000000000 usart1Read
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s:387    .text.usart1Read:000000000000005c $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s:393    .rodata.usart6Init.str1.4:0000000000000000 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s:397    .text.usart6Init:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s:404    .text.usart6Init:0000000000000000 usart6Init
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s:675    .text.usart6Init:0000000000000188 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s:687    .text.usart6Write:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s:694    .text.usart6Write:0000000000000000 usart6Write
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s:766    .text.usart6Write:0000000000000070 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s:771    .text.USART6_IRQHandler:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s:778    .text.USART6_IRQHandler:0000000000000000 USART6_IRQHandler
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s:810    .text.USART6_IRQHandler:0000000000000020 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s:815    .text.DMA2_Stream2_IRQHandler:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s:822    .text.DMA2_Stream2_IRQHandler:0000000000000000 DMA2_Stream2_IRQHandler
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s:848    .text.DMA2_Stream2_IRQHandler:0000000000000018 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s:853    .text.DMA2_Stream6_IRQHandler:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s:860    .text.DMA2_Stream6_IRQHandler:0000000000000000 DMA2_Stream6_IRQHandler
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s:886    .text.DMA2_Stream6_IRQHandler:0000000000000018 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s:901    .bss.readFlag:0000000000000000 readFlag
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s:896    .bss.read:0000000000000000 read
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s:907    .bss.rx1Buf:0000000000000000 rx1Buf
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s:897    .bss.read:0000000000000000 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s:902    .bss.readFlag:0000000000000000 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cc6esFBl.s:904    .bss.rx1Buf:0000000000000000 $d

UNDEFINED SYMBOLS
puts
