# 
# Synthesis run script generated by Vivado
# 

set TIME_start [clock seconds] 
proc create_report { reportName command } {
  set status "."
  append status $reportName ".fail"
  if { [file exists $status] } {
    eval file delete [glob $status]
  }
  send_msg_id runtcl-4 info "Executing : $command"
  set retval [eval catch { $command } msg]
  if { $retval != 0 } {
    set fp [open $status w]
    close $fp
    send_msg_id runtcl-5 warning "$msg"
  }
}
create_project -in_memory -part xc7a200tfbg676-2

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.cache/wt [current_project]
set_property parent.project_path D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.xpr [current_project]
set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_repo_paths {
  c:/Users/tian/Downloads/lab4/lcd_controller/lcd_controller.srcs/sources_1
  c:/Users/tian/Downloads/lab4/ma_river_core/ma_river_core.srcs/sources_1
} [current_project]
update_ip_catalog
set_property ip_output_repo d:/ComputerScience/CPU_design/project_4_new/project_4/project_4.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
add_files D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom.coe
add_files D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/lcd_controller_0/ip/font_rom.coe
add_files D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/hitcoa_at2024/decoder_checker.coe
add_files D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/hitcoa_at2024/decoder_code.coe
add_files D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/hitcoa_at2024/decoder_ans.coe
read_verilog -library xil_defaultlib {
  D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/checker_wrapper.v
  D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v
  D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/new/inst_decoder.v
  D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/new/soc_top.v
}
read_ip -quiet D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/axi_bus/axi_bus.xci
set_property used_in_implementation false [get_files -all d:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/axi_bus/axi_bus_ooc.xdc]

read_ip -quiet D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/clk_pll/clk_pll.xci
set_property used_in_implementation false [get_files -all d:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/clk_pll/clk_pll_board.xdc]
set_property used_in_implementation false [get_files -all d:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/clk_pll/clk_pll.xdc]
set_property used_in_implementation false [get_files -all d:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/clk_pll/clk_pll_ooc.xdc]

read_ip -quiet D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/ma_river_core_0/ma_river_core_0.xci
set_property used_in_implementation false [get_files -all d:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/bram_sd_ooc.xdc]
set_property used_in_implementation false [get_files -all d:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/bram_td_ooc.xdc]

read_ip -quiet D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/lcd_controller_0/lcd_controller_0.xci
set_property used_in_implementation false [get_files -all d:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/font_rom_ooc.xdc]
set_property used_in_implementation false [get_files -all d:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/rst_rom_ooc.xdc]
set_property used_in_implementation false [get_files -all d:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/text_bram_ooc.xdc]

read_ip -quiet D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/mr_bram/mr_bram.xci
set_property used_in_implementation false [get_files -all d:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/mr_bram/mr_bram_ooc.xdc]

read_ip -quiet D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/input_ram/input_ram.xci
set_property used_in_implementation false [get_files -all d:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/input_ram/input_ram_ooc.xdc]

read_ip -quiet D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/ans_ram/ans_ram.xci
set_property used_in_implementation false [get_files -all d:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/ans_ram/ans_ram_ooc.xdc]

# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/constrs_1/imports/new/cons.xdc
set_property used_in_implementation false [get_files D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/constrs_1/imports/new/cons.xdc]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]
set_param ips.enableIPCacheLiteLoad 1
close [open __synthesis_is_running__ w]

synth_design -top soc_top -part xc7a200tfbg676-2


# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef soc_top.dcp
create_report "synth_1_synth_report_utilization_0" "report_utilization -file soc_top_utilization_synth.rpt -pb soc_top_utilization_synth.pb"
file delete __synthesis_is_running__
close [open __synthesis_is_complete__ w]
