|cpu
clk => clk.IN7
nreset => nreset.IN7
led <= <VCC>
debug_port1[0] <= <GND>
debug_port1[1] <= <GND>
debug_port1[2] <= <GND>
debug_port1[3] <= <GND>
debug_port1[4] <= <GND>
debug_port1[5] <= <GND>
debug_port1[6] <= <GND>
debug_port1[7] <= <GND>
debug_port2[0] <= <GND>
debug_port2[1] <= <GND>
debug_port2[2] <= <GND>
debug_port2[3] <= <GND>
debug_port2[4] <= <GND>
debug_port2[5] <= <GND>
debug_port2[6] <= <GND>
debug_port2[7] <= <GND>
debug_port3[0] <= <GND>
debug_port3[1] <= <GND>
debug_port3[2] <= <GND>
debug_port3[3] <= <GND>
debug_port3[4] <= <GND>
debug_port3[5] <= <GND>
debug_port3[6] <= <GND>
debug_port3[7] <= <GND>
debug_port4[0] <= <GND>
debug_port4[1] <= <GND>
debug_port4[2] <= <GND>
debug_port4[3] <= <GND>
debug_port4[4] <= <GND>
debug_port4[5] <= <GND>
debug_port4[6] <= <GND>
debug_port4[7] <= <GND>
debug_port5[0] <= <GND>
debug_port5[1] <= <GND>
debug_port5[2] <= <GND>
debug_port5[3] <= <GND>
debug_port5[4] <= <GND>
debug_port5[5] <= <GND>
debug_port5[6] <= <GND>
debug_port5[7] <= <GND>
debug_port6[0] <= <GND>
debug_port6[1] <= <GND>
debug_port6[2] <= <GND>
debug_port6[3] <= <GND>
debug_port6[4] <= <GND>
debug_port6[5] <= <GND>
debug_port6[6] <= <GND>
debug_port6[7] <= <GND>
debug_port7[0] <= <GND>
debug_port7[1] <= <GND>
debug_port7[2] <= <GND>
debug_port7[3] <= <GND>
debug_port7[4] <= <GND>
debug_port7[5] <= <GND>
debug_port7[6] <= <GND>
debug_port7[7] <= <GND>


|cpu|programCounter:PC
Branch => nextData[31].OUTPUTSELECT
Branch => nextData[30].OUTPUTSELECT
Branch => nextData[29].OUTPUTSELECT
Branch => nextData[28].OUTPUTSELECT
Branch => nextData[27].OUTPUTSELECT
Branch => nextData[26].OUTPUTSELECT
Branch => nextData[25].OUTPUTSELECT
Branch => nextData[24].OUTPUTSELECT
Branch => nextData[23].OUTPUTSELECT
Branch => nextData[22].OUTPUTSELECT
Branch => nextData[21].OUTPUTSELECT
Branch => nextData[20].OUTPUTSELECT
Branch => nextData[19].OUTPUTSELECT
Branch => nextData[18].OUTPUTSELECT
Branch => nextData[17].OUTPUTSELECT
Branch => nextData[16].OUTPUTSELECT
Branch => nextData[15].OUTPUTSELECT
Branch => nextData[14].OUTPUTSELECT
Branch => nextData[13].OUTPUTSELECT
Branch => nextData[12].OUTPUTSELECT
Branch => nextData[11].OUTPUTSELECT
Branch => nextData[10].OUTPUTSELECT
Branch => nextData[9].OUTPUTSELECT
Branch => nextData[8].OUTPUTSELECT
Branch => nextData[7].OUTPUTSELECT
Branch => nextData[6].OUTPUTSELECT
Branch => nextData[5].OUTPUTSELECT
Branch => nextData[4].OUTPUTSELECT
Branch => nextData[3].OUTPUTSELECT
Branch => nextData[2].OUTPUTSELECT
Branch => nextData[1].OUTPUTSELECT
Branch => nextData[0].OUTPUTSELECT
Reset => currData.OUTPUTSELECT
Reset => currData.OUTPUTSELECT
Reset => currData.OUTPUTSELECT
Reset => currData.OUTPUTSELECT
Reset => currData.OUTPUTSELECT
Reset => currData.OUTPUTSELECT
Reset => currData.OUTPUTSELECT
Reset => currData.OUTPUTSELECT
Reset => currData.OUTPUTSELECT
Reset => currData.OUTPUTSELECT
Reset => currData.OUTPUTSELECT
Reset => currData.OUTPUTSELECT
Reset => currData.OUTPUTSELECT
Reset => currData.OUTPUTSELECT
Reset => currData.OUTPUTSELECT
Reset => currData.OUTPUTSELECT
Reset => currData.OUTPUTSELECT
Reset => currData.OUTPUTSELECT
Reset => currData.OUTPUTSELECT
Reset => currData.OUTPUTSELECT
Reset => currData.OUTPUTSELECT
Reset => currData.OUTPUTSELECT
Reset => currData.OUTPUTSELECT
Reset => currData.OUTPUTSELECT
Reset => currData.OUTPUTSELECT
Reset => currData.OUTPUTSELECT
Reset => currData.OUTPUTSELECT
Reset => currData.OUTPUTSELECT
Reset => currData.OUTPUTSELECT
Reset => currData.OUTPUTSELECT
Reset => currData.OUTPUTSELECT
Reset => currData.OUTPUTSELECT
currData[0] <= currData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currData[1] <= currData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currData[2] <= currData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currData[3] <= currData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currData[4] <= currData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currData[5] <= currData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currData[6] <= currData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currData[7] <= currData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currData[8] <= currData[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currData[9] <= currData[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currData[10] <= currData[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currData[11] <= currData[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currData[12] <= currData[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currData[13] <= currData[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currData[14] <= currData[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currData[15] <= currData[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currData[16] <= currData[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currData[17] <= currData[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currData[18] <= currData[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currData[19] <= currData[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currData[20] <= currData[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currData[21] <= currData[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currData[22] <= currData[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currData[23] <= currData[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currData[24] <= currData[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currData[25] <= currData[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currData[26] <= currData[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currData[27] <= currData[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currData[28] <= currData[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currData[29] <= currData[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currData[30] <= currData[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currData[31] <= currData[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchImmediate[0] => Add0.IN32
branchImmediate[1] => Add0.IN31
branchImmediate[2] => Add0.IN30
branchImmediate[3] => Add0.IN29
branchImmediate[4] => Add0.IN28
branchImmediate[5] => Add0.IN27
branchImmediate[6] => Add0.IN26
branchImmediate[7] => Add0.IN25
branchImmediate[8] => Add0.IN24
branchImmediate[9] => Add0.IN23
branchImmediate[10] => Add0.IN22
branchImmediate[11] => Add0.IN21
branchImmediate[12] => Add0.IN20
branchImmediate[13] => Add0.IN19
branchImmediate[14] => Add0.IN18
branchImmediate[15] => Add0.IN17
branchImmediate[16] => Add0.IN16
branchImmediate[17] => Add0.IN15
branchImmediate[18] => Add0.IN14
branchImmediate[19] => Add0.IN13
branchImmediate[20] => Add0.IN12
branchImmediate[21] => Add0.IN11
branchImmediate[22] => Add0.IN10
branchImmediate[23] => Add0.IN9
clk => currData[0]~reg0.CLK
clk => currData[1]~reg0.CLK
clk => currData[2]~reg0.CLK
clk => currData[3]~reg0.CLK
clk => currData[4]~reg0.CLK
clk => currData[5]~reg0.CLK
clk => currData[6]~reg0.CLK
clk => currData[7]~reg0.CLK
clk => currData[8]~reg0.CLK
clk => currData[9]~reg0.CLK
clk => currData[10]~reg0.CLK
clk => currData[11]~reg0.CLK
clk => currData[12]~reg0.CLK
clk => currData[13]~reg0.CLK
clk => currData[14]~reg0.CLK
clk => currData[15]~reg0.CLK
clk => currData[16]~reg0.CLK
clk => currData[17]~reg0.CLK
clk => currData[18]~reg0.CLK
clk => currData[19]~reg0.CLK
clk => currData[20]~reg0.CLK
clk => currData[21]~reg0.CLK
clk => currData[22]~reg0.CLK
clk => currData[23]~reg0.CLK
clk => currData[24]~reg0.CLK
clk => currData[25]~reg0.CLK
clk => currData[26]~reg0.CLK
clk => currData[27]~reg0.CLK
clk => currData[28]~reg0.CLK
clk => currData[29]~reg0.CLK
clk => currData[30]~reg0.CLK
clk => currData[31]~reg0.CLK


|cpu|instructionMemory:Memory
clk => ~NO_FANOUT~
nreset => ~NO_FANOUT~
addr[0] => Mux0.IN134
addr[0] => Mux1.IN134
addr[0] => Mux2.IN134
addr[0] => Mux3.IN134
addr[0] => Mux4.IN134
addr[0] => Mux5.IN134
addr[0] => Mux6.IN134
addr[0] => Mux7.IN134
addr[0] => Mux8.IN134
addr[0] => Mux9.IN134
addr[0] => Mux10.IN134
addr[0] => Mux11.IN134
addr[0] => Mux12.IN134
addr[0] => Mux13.IN134
addr[0] => Mux14.IN134
addr[0] => Mux15.IN134
addr[0] => Mux16.IN134
addr[0] => Mux17.IN134
addr[0] => Mux18.IN134
addr[0] => Mux19.IN134
addr[0] => Mux20.IN134
addr[0] => Mux21.IN134
addr[0] => Mux22.IN134
addr[0] => Mux23.IN134
addr[0] => Mux24.IN134
addr[0] => Mux25.IN134
addr[0] => Mux26.IN134
addr[0] => Mux27.IN134
addr[0] => Mux28.IN134
addr[0] => Mux29.IN134
addr[0] => Mux30.IN134
addr[0] => Mux31.IN134
addr[1] => Mux0.IN133
addr[1] => Mux1.IN133
addr[1] => Mux2.IN133
addr[1] => Mux3.IN133
addr[1] => Mux4.IN133
addr[1] => Mux5.IN133
addr[1] => Mux6.IN133
addr[1] => Mux7.IN133
addr[1] => Mux8.IN133
addr[1] => Mux9.IN133
addr[1] => Mux10.IN133
addr[1] => Mux11.IN133
addr[1] => Mux12.IN133
addr[1] => Mux13.IN133
addr[1] => Mux14.IN133
addr[1] => Mux15.IN133
addr[1] => Mux16.IN133
addr[1] => Mux17.IN133
addr[1] => Mux18.IN133
addr[1] => Mux19.IN133
addr[1] => Mux20.IN133
addr[1] => Mux21.IN133
addr[1] => Mux22.IN133
addr[1] => Mux23.IN133
addr[1] => Mux24.IN133
addr[1] => Mux25.IN133
addr[1] => Mux26.IN133
addr[1] => Mux27.IN133
addr[1] => Mux28.IN133
addr[1] => Mux29.IN133
addr[1] => Mux30.IN133
addr[1] => Mux31.IN133
addr[2] => Mux0.IN132
addr[2] => Mux1.IN132
addr[2] => Mux2.IN132
addr[2] => Mux3.IN132
addr[2] => Mux4.IN132
addr[2] => Mux5.IN132
addr[2] => Mux6.IN132
addr[2] => Mux7.IN132
addr[2] => Add0.IN60
addr[2] => Mux16.IN132
addr[2] => Mux17.IN132
addr[2] => Mux18.IN132
addr[2] => Mux19.IN132
addr[2] => Mux20.IN132
addr[2] => Mux21.IN132
addr[2] => Mux22.IN132
addr[2] => Mux23.IN132
addr[2] => Add2.IN60
addr[3] => Mux0.IN131
addr[3] => Mux1.IN131
addr[3] => Mux2.IN131
addr[3] => Mux3.IN131
addr[3] => Mux4.IN131
addr[3] => Mux5.IN131
addr[3] => Mux6.IN131
addr[3] => Mux7.IN131
addr[3] => Add0.IN59
addr[3] => Add1.IN58
addr[3] => Add2.IN59
addr[4] => Mux0.IN130
addr[4] => Mux1.IN130
addr[4] => Mux2.IN130
addr[4] => Mux3.IN130
addr[4] => Mux4.IN130
addr[4] => Mux5.IN130
addr[4] => Mux6.IN130
addr[4] => Mux7.IN130
addr[4] => Add0.IN58
addr[4] => Add1.IN57
addr[4] => Add2.IN58
addr[5] => Mux0.IN129
addr[5] => Mux1.IN129
addr[5] => Mux2.IN129
addr[5] => Mux3.IN129
addr[5] => Mux4.IN129
addr[5] => Mux5.IN129
addr[5] => Mux6.IN129
addr[5] => Mux7.IN129
addr[5] => Add0.IN57
addr[5] => Add1.IN56
addr[5] => Add2.IN57
addr[6] => Mux0.IN128
addr[6] => Mux1.IN128
addr[6] => Mux2.IN128
addr[6] => Mux3.IN128
addr[6] => Mux4.IN128
addr[6] => Mux5.IN128
addr[6] => Mux6.IN128
addr[6] => Mux7.IN128
addr[6] => Add0.IN56
addr[6] => Add1.IN55
addr[6] => Add2.IN56
addr[7] => Add0.IN55
addr[7] => Add1.IN54
addr[7] => Add2.IN55
addr[8] => Add0.IN54
addr[8] => Add1.IN53
addr[8] => Add2.IN54
addr[9] => Add0.IN53
addr[9] => Add1.IN52
addr[9] => Add2.IN53
addr[10] => Add0.IN52
addr[10] => Add1.IN51
addr[10] => Add2.IN52
addr[11] => Add0.IN51
addr[11] => Add1.IN50
addr[11] => Add2.IN51
addr[12] => Add0.IN50
addr[12] => Add1.IN49
addr[12] => Add2.IN50
addr[13] => Add0.IN49
addr[13] => Add1.IN48
addr[13] => Add2.IN49
addr[14] => Add0.IN48
addr[14] => Add1.IN47
addr[14] => Add2.IN48
addr[15] => Add0.IN47
addr[15] => Add1.IN46
addr[15] => Add2.IN47
addr[16] => Add0.IN46
addr[16] => Add1.IN45
addr[16] => Add2.IN46
addr[17] => Add0.IN45
addr[17] => Add1.IN44
addr[17] => Add2.IN45
addr[18] => Add0.IN44
addr[18] => Add1.IN43
addr[18] => Add2.IN44
addr[19] => Add0.IN43
addr[19] => Add1.IN42
addr[19] => Add2.IN43
addr[20] => Add0.IN42
addr[20] => Add1.IN41
addr[20] => Add2.IN42
addr[21] => Add0.IN41
addr[21] => Add1.IN40
addr[21] => Add2.IN41
addr[22] => Add0.IN40
addr[22] => Add1.IN39
addr[22] => Add2.IN40
addr[23] => Add0.IN39
addr[23] => Add1.IN38
addr[23] => Add2.IN39
addr[24] => Add0.IN38
addr[24] => Add1.IN37
addr[24] => Add2.IN38
addr[25] => Add0.IN37
addr[25] => Add1.IN36
addr[25] => Add2.IN37
addr[26] => Add0.IN36
addr[26] => Add1.IN35
addr[26] => Add2.IN36
addr[27] => Add0.IN35
addr[27] => Add1.IN34
addr[27] => Add2.IN35
addr[28] => Add0.IN34
addr[28] => Add1.IN33
addr[28] => Add2.IN34
addr[29] => Add0.IN33
addr[29] => Add1.IN32
addr[29] => Add2.IN33
addr[30] => Add0.IN32
addr[30] => Add1.IN31
addr[30] => Add2.IN32
addr[31] => Add0.IN31
addr[31] => Add1.IN30
addr[31] => Add2.IN31
dataOut[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE


|cpu|sortInstruction:sortInstr
instruction[0] => branchImmediate.DATAB
instruction[0] => rm.DATAB
instruction[0] => rm.DATAB
instruction[0] => immediateVal.DATAB
instruction[1] => branchImmediate.DATAB
instruction[1] => rm.DATAB
instruction[1] => rm.DATAB
instruction[1] => immediateVal.DATAB
instruction[2] => branchImmediate.DATAB
instruction[2] => rm.DATAB
instruction[2] => rm.DATAB
instruction[2] => immediateVal.DATAB
instruction[3] => branchImmediate.DATAB
instruction[3] => rm.DATAB
instruction[3] => rm.DATAB
instruction[3] => immediateVal.DATAB
instruction[4] => branchImmediate.DATAB
instruction[4] => immediateOffset.DATAB
instruction[4] => immediateVal.DATAB
instruction[5] => branchImmediate.DATAB
instruction[5] => immediateOffset.DATAB
instruction[5] => shiftType.DATAB
instruction[5] => immediateVal.DATAB
instruction[6] => branchImmediate.DATAB
instruction[6] => immediateOffset.DATAB
instruction[6] => shiftType.DATAB
instruction[6] => immediateVal.DATAB
instruction[7] => branchImmediate.DATAB
instruction[7] => immediateOffset.DATAB
instruction[7] => rm_shift.DATAB
instruction[7] => immediateVal.DATAB
instruction[8] => branchImmediate.DATAB
instruction[8] => immediateOffset.DATAB
instruction[8] => rm_shift.DATAB
instruction[8] => rotateVal.DATAB
instruction[9] => branchImmediate.DATAB
instruction[9] => immediateOffset.DATAB
instruction[9] => rm_shift.DATAB
instruction[9] => rotateVal.DATAB
instruction[10] => branchImmediate.DATAB
instruction[10] => immediateOffset.DATAB
instruction[10] => rm_shift.DATAB
instruction[10] => rotateVal.DATAB
instruction[11] => branchImmediate.DATAB
instruction[11] => immediateOffset.DATAB
instruction[11] => rm_shift.DATAB
instruction[11] => rotateVal.DATAB
instruction[12] => branchImmediate.DATAB
instruction[12] => rd.DATAB
instruction[12] => rd.DATAB
instruction[13] => branchImmediate.DATAB
instruction[13] => rd.DATAB
instruction[13] => rd.DATAB
instruction[14] => branchImmediate.DATAB
instruction[14] => rd.DATAB
instruction[14] => rd.DATAB
instruction[15] => branchImmediate.DATAB
instruction[15] => rd.DATAB
instruction[15] => rd.DATAB
instruction[16] => branchImmediate.DATAB
instruction[16] => rn.DATAB
instruction[16] => rn.DATAB
instruction[17] => branchImmediate.DATAB
instruction[17] => rn.DATAB
instruction[17] => rn.DATAB
instruction[18] => branchImmediate.DATAB
instruction[18] => rn.DATAB
instruction[18] => rn.DATAB
instruction[19] => branchImmediate.DATAB
instruction[19] => rn.DATAB
instruction[19] => rn.DATAB
instruction[20] => branchImmediate.DATAB
instruction[20] => loadStore.DATAB
instruction[20] => CPSRwrite.DATAB
instruction[21] => branchImmediate.DATAB
instruction[21] => writeBack.DATAB
instruction[21] => opcode.DATAB
instruction[22] => branchImmediate.DATAB
instruction[22] => byteOrWord.DATAB
instruction[22] => opcode.DATAB
instruction[23] => branchImmediate.DATAB
instruction[23] => upDownOffset.DATAB
instruction[23] => opcode.DATAB
instruction[24] => linkBit.DATAB
instruction[24] => prePostAddOffset.DATAB
instruction[24] => opcode.DATAB
instruction[25] => immediateOperand.DATAB
instruction[25] => immediateOperand.DATAB
instruction[25] => Equal2.IN1
instruction[26] => Equal0.IN1
instruction[26] => Equal1.IN0
instruction[26] => Equal2.IN2
instruction[27] => Equal0.IN0
instruction[27] => Equal1.IN1
instruction[27] => Equal2.IN0
instruction[28] => cond[0].DATAIN
instruction[29] => cond[1].DATAIN
instruction[30] => cond[2].DATAIN
instruction[31] => cond[3].DATAIN
linkBit <= linkBit.DB_MAX_OUTPUT_PORT_TYPE
prePostAddOffset <= prePostAddOffset.DB_MAX_OUTPUT_PORT_TYPE
upDownOffset <= upDownOffset.DB_MAX_OUTPUT_PORT_TYPE
byteOrWord <= byteOrWord.DB_MAX_OUTPUT_PORT_TYPE
writeBack <= writeBack.DB_MAX_OUTPUT_PORT_TYPE
loadStore <= loadStore.DB_MAX_OUTPUT_PORT_TYPE
rd[0] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= rd.DB_MAX_OUTPUT_PORT_TYPE
rn[0] <= rn.DB_MAX_OUTPUT_PORT_TYPE
rn[1] <= rn.DB_MAX_OUTPUT_PORT_TYPE
rn[2] <= rn.DB_MAX_OUTPUT_PORT_TYPE
rn[3] <= rn.DB_MAX_OUTPUT_PORT_TYPE
rm[0] <= rm.DB_MAX_OUTPUT_PORT_TYPE
rm[1] <= rm.DB_MAX_OUTPUT_PORT_TYPE
rm[2] <= rm.DB_MAX_OUTPUT_PORT_TYPE
rm[3] <= rm.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] <= opcode.DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= opcode.DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= opcode.DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= opcode.DB_MAX_OUTPUT_PORT_TYPE
opcode[4] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
cond[0] <= instruction[28].DB_MAX_OUTPUT_PORT_TYPE
cond[1] <= instruction[29].DB_MAX_OUTPUT_PORT_TYPE
cond[2] <= instruction[30].DB_MAX_OUTPUT_PORT_TYPE
cond[3] <= instruction[31].DB_MAX_OUTPUT_PORT_TYPE
rotateVal[0] <= rotateVal.DB_MAX_OUTPUT_PORT_TYPE
rotateVal[1] <= rotateVal.DB_MAX_OUTPUT_PORT_TYPE
rotateVal[2] <= rotateVal.DB_MAX_OUTPUT_PORT_TYPE
rotateVal[3] <= rotateVal.DB_MAX_OUTPUT_PORT_TYPE
rm_shift[0] <= rm_shift.DB_MAX_OUTPUT_PORT_TYPE
rm_shift[1] <= rm_shift.DB_MAX_OUTPUT_PORT_TYPE
rm_shift[2] <= rm_shift.DB_MAX_OUTPUT_PORT_TYPE
rm_shift[3] <= rm_shift.DB_MAX_OUTPUT_PORT_TYPE
rm_shift[4] <= rm_shift.DB_MAX_OUTPUT_PORT_TYPE
immediateVal[0] <= immediateVal.DB_MAX_OUTPUT_PORT_TYPE
immediateVal[1] <= immediateVal.DB_MAX_OUTPUT_PORT_TYPE
immediateVal[2] <= immediateVal.DB_MAX_OUTPUT_PORT_TYPE
immediateVal[3] <= immediateVal.DB_MAX_OUTPUT_PORT_TYPE
immediateVal[4] <= immediateVal.DB_MAX_OUTPUT_PORT_TYPE
immediateVal[5] <= immediateVal.DB_MAX_OUTPUT_PORT_TYPE
immediateVal[6] <= immediateVal.DB_MAX_OUTPUT_PORT_TYPE
immediateVal[7] <= immediateVal.DB_MAX_OUTPUT_PORT_TYPE
immediateOffset[0] <= immediateOffset.DB_MAX_OUTPUT_PORT_TYPE
immediateOffset[1] <= immediateOffset.DB_MAX_OUTPUT_PORT_TYPE
immediateOffset[2] <= immediateOffset.DB_MAX_OUTPUT_PORT_TYPE
immediateOffset[3] <= immediateOffset.DB_MAX_OUTPUT_PORT_TYPE
immediateOffset[4] <= immediateOffset.DB_MAX_OUTPUT_PORT_TYPE
immediateOffset[5] <= immediateOffset.DB_MAX_OUTPUT_PORT_TYPE
immediateOffset[6] <= immediateOffset.DB_MAX_OUTPUT_PORT_TYPE
immediateOffset[7] <= immediateOffset.DB_MAX_OUTPUT_PORT_TYPE
immediateOffset[8] <= immediateOffset.DB_MAX_OUTPUT_PORT_TYPE
immediateOffset[9] <= immediateOffset.DB_MAX_OUTPUT_PORT_TYPE
immediateOffset[10] <= immediateOffset.DB_MAX_OUTPUT_PORT_TYPE
immediateOffset[11] <= immediateOffset.DB_MAX_OUTPUT_PORT_TYPE
branchImmediate[0] <= branchImmediate.DB_MAX_OUTPUT_PORT_TYPE
branchImmediate[1] <= branchImmediate.DB_MAX_OUTPUT_PORT_TYPE
branchImmediate[2] <= branchImmediate.DB_MAX_OUTPUT_PORT_TYPE
branchImmediate[3] <= branchImmediate.DB_MAX_OUTPUT_PORT_TYPE
branchImmediate[4] <= branchImmediate.DB_MAX_OUTPUT_PORT_TYPE
branchImmediate[5] <= branchImmediate.DB_MAX_OUTPUT_PORT_TYPE
branchImmediate[6] <= branchImmediate.DB_MAX_OUTPUT_PORT_TYPE
branchImmediate[7] <= branchImmediate.DB_MAX_OUTPUT_PORT_TYPE
branchImmediate[8] <= branchImmediate.DB_MAX_OUTPUT_PORT_TYPE
branchImmediate[9] <= branchImmediate.DB_MAX_OUTPUT_PORT_TYPE
branchImmediate[10] <= branchImmediate.DB_MAX_OUTPUT_PORT_TYPE
branchImmediate[11] <= branchImmediate.DB_MAX_OUTPUT_PORT_TYPE
branchImmediate[12] <= branchImmediate.DB_MAX_OUTPUT_PORT_TYPE
branchImmediate[13] <= branchImmediate.DB_MAX_OUTPUT_PORT_TYPE
branchImmediate[14] <= branchImmediate.DB_MAX_OUTPUT_PORT_TYPE
branchImmediate[15] <= branchImmediate.DB_MAX_OUTPUT_PORT_TYPE
branchImmediate[16] <= branchImmediate.DB_MAX_OUTPUT_PORT_TYPE
branchImmediate[17] <= branchImmediate.DB_MAX_OUTPUT_PORT_TYPE
branchImmediate[18] <= branchImmediate.DB_MAX_OUTPUT_PORT_TYPE
branchImmediate[19] <= branchImmediate.DB_MAX_OUTPUT_PORT_TYPE
branchImmediate[20] <= branchImmediate.DB_MAX_OUTPUT_PORT_TYPE
branchImmediate[21] <= branchImmediate.DB_MAX_OUTPUT_PORT_TYPE
branchImmediate[22] <= branchImmediate.DB_MAX_OUTPUT_PORT_TYPE
branchImmediate[23] <= branchImmediate.DB_MAX_OUTPUT_PORT_TYPE
reset => ~NO_FANOUT~
clk => ~NO_FANOUT~
CPSRwrite <= CPSRwrite.DB_MAX_OUTPUT_PORT_TYPE
shiftType[0] <= shiftType.DB_MAX_OUTPUT_PORT_TYPE
shiftType[1] <= shiftType.DB_MAX_OUTPUT_PORT_TYPE
immediateOperand <= immediateOperand.DB_MAX_OUTPUT_PORT_TYPE
rm_shiftSDT[0] <= rm_shiftSDT.DB_MAX_OUTPUT_PORT_TYPE
rm_shiftSDT[1] <= rm_shiftSDT.DB_MAX_OUTPUT_PORT_TYPE
rm_shiftSDT[2] <= rm_shiftSDT.DB_MAX_OUTPUT_PORT_TYPE
rm_shiftSDT[3] <= rm_shiftSDT.DB_MAX_OUTPUT_PORT_TYPE
rm_shiftSDT[4] <= rm_shiftSDT.DB_MAX_OUTPUT_PORT_TYPE
rm_shiftSDT[5] <= rm_shiftSDT.DB_MAX_OUTPUT_PORT_TYPE
rm_shiftSDT[6] <= rm_shiftSDT.DB_MAX_OUTPUT_PORT_TYPE
rm_shiftSDT[7] <= rm_shiftSDT.DB_MAX_OUTPUT_PORT_TYPE


|cpu|registerFile:reg_file
writeDestination[0] => Decoder0.IN3
writeDestination[0] => Decoder1.IN3
writeDestination[0] => Decoder2.IN3
writeDestination[0] => Decoder3.IN3
writeDestination[0] => Decoder4.IN3
writeDestination[0] => Decoder5.IN3
writeDestination[0] => Decoder6.IN3
writeDestination[0] => Decoder7.IN3
writeDestination[0] => Decoder8.IN3
writeDestination[0] => Decoder9.IN3
writeDestination[0] => Decoder10.IN3
writeDestination[0] => Decoder11.IN3
writeDestination[0] => Decoder12.IN3
writeDestination[0] => Decoder13.IN3
writeDestination[0] => Decoder14.IN3
writeDestination[0] => Decoder15.IN3
writeDestination[1] => Decoder0.IN2
writeDestination[1] => Decoder1.IN2
writeDestination[1] => Decoder2.IN2
writeDestination[1] => Decoder3.IN2
writeDestination[1] => Decoder4.IN2
writeDestination[1] => Decoder5.IN2
writeDestination[1] => Decoder6.IN2
writeDestination[1] => Decoder7.IN2
writeDestination[1] => Decoder8.IN2
writeDestination[1] => Decoder9.IN2
writeDestination[1] => Decoder10.IN2
writeDestination[1] => Decoder11.IN2
writeDestination[1] => Decoder12.IN2
writeDestination[1] => Decoder13.IN2
writeDestination[1] => Decoder14.IN2
writeDestination[1] => Decoder15.IN2
writeDestination[2] => Decoder0.IN1
writeDestination[2] => Decoder1.IN1
writeDestination[2] => Decoder2.IN1
writeDestination[2] => Decoder3.IN1
writeDestination[2] => Decoder4.IN1
writeDestination[2] => Decoder5.IN1
writeDestination[2] => Decoder6.IN1
writeDestination[2] => Decoder7.IN1
writeDestination[2] => Decoder8.IN1
writeDestination[2] => Decoder9.IN1
writeDestination[2] => Decoder10.IN1
writeDestination[2] => Decoder11.IN1
writeDestination[2] => Decoder12.IN1
writeDestination[2] => Decoder13.IN1
writeDestination[2] => Decoder14.IN1
writeDestination[2] => Decoder15.IN1
writeDestination[3] => Decoder0.IN0
writeDestination[3] => Decoder1.IN0
writeDestination[3] => Decoder2.IN0
writeDestination[3] => Decoder3.IN0
writeDestination[3] => Decoder4.IN0
writeDestination[3] => Decoder5.IN0
writeDestination[3] => Decoder6.IN0
writeDestination[3] => Decoder7.IN0
writeDestination[3] => Decoder8.IN0
writeDestination[3] => Decoder9.IN0
writeDestination[3] => Decoder10.IN0
writeDestination[3] => Decoder11.IN0
writeDestination[3] => Decoder12.IN0
writeDestination[3] => Decoder13.IN0
writeDestination[3] => Decoder14.IN0
writeDestination[3] => Decoder15.IN0
writeEnable => writeTo_R15.OUTPUTSELECT
writeEnable => writeTo_R14.OUTPUTSELECT
writeEnable => writeTo_R13.OUTPUTSELECT
writeEnable => writeTo_R12.OUTPUTSELECT
writeEnable => writeTo_R11.OUTPUTSELECT
writeEnable => writeTo_R10.OUTPUTSELECT
writeEnable => writeTo_R9.OUTPUTSELECT
writeEnable => writeTo_R8.OUTPUTSELECT
writeEnable => writeTo_R7.OUTPUTSELECT
writeEnable => writeTo_R6.OUTPUTSELECT
writeEnable => writeTo_R5.OUTPUTSELECT
writeEnable => writeTo_R4.OUTPUTSELECT
writeEnable => writeTo_R3.OUTPUTSELECT
writeEnable => writeTo_R2.OUTPUTSELECT
writeEnable => writeTo_R1.OUTPUTSELECT
writeEnable => writeTo_R0.OUTPUTSELECT
readReg1[0] => readReg1[0].IN1
readReg1[1] => readReg1[1].IN1
readReg1[2] => readReg1[2].IN1
readReg1[3] => readReg1[3].IN1
readReg2[0] => readReg2[0].IN1
readReg2[1] => readReg2[1].IN1
readReg2[2] => readReg2[2].IN1
readReg2[3] => readReg2[3].IN1
writeData[0] => writeData[0].IN16
writeData[1] => writeData[1].IN16
writeData[2] => writeData[2].IN16
writeData[3] => writeData[3].IN16
writeData[4] => writeData[4].IN16
writeData[5] => writeData[5].IN16
writeData[6] => writeData[6].IN16
writeData[7] => writeData[7].IN16
writeData[8] => writeData[8].IN16
writeData[9] => writeData[9].IN16
writeData[10] => writeData[10].IN16
writeData[11] => writeData[11].IN16
writeData[12] => writeData[12].IN16
writeData[13] => writeData[13].IN16
writeData[14] => writeData[14].IN16
writeData[15] => writeData[15].IN16
writeData[16] => writeData[16].IN16
writeData[17] => writeData[17].IN16
writeData[18] => writeData[18].IN16
writeData[19] => writeData[19].IN16
writeData[20] => writeData[20].IN16
writeData[21] => writeData[21].IN16
writeData[22] => writeData[22].IN16
writeData[23] => writeData[23].IN16
writeData[24] => writeData[24].IN16
writeData[25] => writeData[25].IN16
writeData[26] => writeData[26].IN16
writeData[27] => writeData[27].IN16
writeData[28] => writeData[28].IN16
writeData[29] => writeData[29].IN16
writeData[30] => writeData[30].IN16
writeData[31] => writeData[31].IN16
readData1[0] <= readData:readDataOne.readData
readData1[1] <= readData:readDataOne.readData
readData1[2] <= readData:readDataOne.readData
readData1[3] <= readData:readDataOne.readData
readData1[4] <= readData:readDataOne.readData
readData1[5] <= readData:readDataOne.readData
readData1[6] <= readData:readDataOne.readData
readData1[7] <= readData:readDataOne.readData
readData1[8] <= readData:readDataOne.readData
readData1[9] <= readData:readDataOne.readData
readData1[10] <= readData:readDataOne.readData
readData1[11] <= readData:readDataOne.readData
readData1[12] <= readData:readDataOne.readData
readData1[13] <= readData:readDataOne.readData
readData1[14] <= readData:readDataOne.readData
readData1[15] <= readData:readDataOne.readData
readData1[16] <= readData:readDataOne.readData
readData1[17] <= readData:readDataOne.readData
readData1[18] <= readData:readDataOne.readData
readData1[19] <= readData:readDataOne.readData
readData1[20] <= readData:readDataOne.readData
readData1[21] <= readData:readDataOne.readData
readData1[22] <= readData:readDataOne.readData
readData1[23] <= readData:readDataOne.readData
readData1[24] <= readData:readDataOne.readData
readData1[25] <= readData:readDataOne.readData
readData1[26] <= readData:readDataOne.readData
readData1[27] <= readData:readDataOne.readData
readData1[28] <= readData:readDataOne.readData
readData1[29] <= readData:readDataOne.readData
readData1[30] <= readData:readDataOne.readData
readData1[31] <= readData:readDataOne.readData
readData2[0] <= readData:readDataTwo.readData
readData2[1] <= readData:readDataTwo.readData
readData2[2] <= readData:readDataTwo.readData
readData2[3] <= readData:readDataTwo.readData
readData2[4] <= readData:readDataTwo.readData
readData2[5] <= readData:readDataTwo.readData
readData2[6] <= readData:readDataTwo.readData
readData2[7] <= readData:readDataTwo.readData
readData2[8] <= readData:readDataTwo.readData
readData2[9] <= readData:readDataTwo.readData
readData2[10] <= readData:readDataTwo.readData
readData2[11] <= readData:readDataTwo.readData
readData2[12] <= readData:readDataTwo.readData
readData2[13] <= readData:readDataTwo.readData
readData2[14] <= readData:readDataTwo.readData
readData2[15] <= readData:readDataTwo.readData
readData2[16] <= readData:readDataTwo.readData
readData2[17] <= readData:readDataTwo.readData
readData2[18] <= readData:readDataTwo.readData
readData2[19] <= readData:readDataTwo.readData
readData2[20] <= readData:readDataTwo.readData
readData2[21] <= readData:readDataTwo.readData
readData2[22] <= readData:readDataTwo.readData
readData2[23] <= readData:readDataTwo.readData
readData2[24] <= readData:readDataTwo.readData
readData2[25] <= readData:readDataTwo.readData
readData2[26] <= readData:readDataTwo.readData
readData2[27] <= readData:readDataTwo.readData
readData2[28] <= readData:readDataTwo.readData
readData2[29] <= readData:readDataTwo.readData
readData2[30] <= readData:readDataTwo.readData
readData2[31] <= readData:readDataTwo.readData
reset => reset.IN18
clk => clk.IN18


|cpu|registerFile:reg_file|register:R15
regin[0] => registerd.DATAB
regin[1] => registerd.DATAB
regin[2] => registerd.DATAB
regin[3] => registerd.DATAB
regin[4] => registerd.DATAB
regin[5] => registerd.DATAB
regin[6] => registerd.DATAB
regin[7] => registerd.DATAB
regin[8] => registerd.DATAB
regin[9] => registerd.DATAB
regin[10] => registerd.DATAB
regin[11] => registerd.DATAB
regin[12] => registerd.DATAB
regin[13] => registerd.DATAB
regin[14] => registerd.DATAB
regin[15] => registerd.DATAB
regin[16] => registerd.DATAB
regin[17] => registerd.DATAB
regin[18] => registerd.DATAB
regin[19] => registerd.DATAB
regin[20] => registerd.DATAB
regin[21] => registerd.DATAB
regin[22] => registerd.DATAB
regin[23] => registerd.DATAB
regin[24] => registerd.DATAB
regin[25] => registerd.DATAB
regin[26] => registerd.DATAB
regin[27] => registerd.DATAB
regin[28] => registerd.DATAB
regin[29] => registerd.DATAB
regin[30] => registerd.DATAB
regin[31] => registerd.DATAB
regout[0] <= D_FF:bit00.q
regout[1] <= D_FF:bit01.q
regout[2] <= D_FF:bit02.q
regout[3] <= D_FF:bit03.q
regout[4] <= D_FF:bit04.q
regout[5] <= D_FF:bit05.q
regout[6] <= D_FF:bit06.q
regout[7] <= D_FF:bit07.q
regout[8] <= D_FF:bit08.q
regout[9] <= D_FF:bit09.q
regout[10] <= D_FF:bit10.q
regout[11] <= D_FF:bit11.q
regout[12] <= D_FF:bit12.q
regout[13] <= D_FF:bit13.q
regout[14] <= D_FF:bit14.q
regout[15] <= D_FF:bit15.q
regout[16] <= D_FF:bit16.q
regout[17] <= D_FF:bit17.q
regout[18] <= D_FF:bit18.q
regout[19] <= D_FF:bit19.q
regout[20] <= D_FF:bit20.q
regout[21] <= D_FF:bit21.q
regout[22] <= D_FF:bit22.q
regout[23] <= D_FF:bit23.q
regout[24] <= D_FF:bit24.q
regout[25] <= D_FF:bit25.q
regout[26] <= D_FF:bit26.q
regout[27] <= D_FF:bit27.q
regout[28] <= D_FF:bit28.q
regout[29] <= D_FF:bit29.q
regout[30] <= D_FF:bit30.q
regout[31] <= D_FF:bit31.q
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
reset => reset.IN32
clk => clk.IN32


|cpu|registerFile:reg_file|register:R15|D_FF:bit31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R15|D_FF:bit30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R15|D_FF:bit29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R15|D_FF:bit28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R15|D_FF:bit27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R15|D_FF:bit26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R15|D_FF:bit25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R15|D_FF:bit24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R15|D_FF:bit23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R15|D_FF:bit22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R15|D_FF:bit21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R15|D_FF:bit20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R15|D_FF:bit19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R15|D_FF:bit18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R15|D_FF:bit17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R15|D_FF:bit16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R15|D_FF:bit15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R15|D_FF:bit14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R15|D_FF:bit13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R15|D_FF:bit12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R15|D_FF:bit11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R15|D_FF:bit10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R15|D_FF:bit09
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R15|D_FF:bit08
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R15|D_FF:bit07
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R15|D_FF:bit06
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R15|D_FF:bit05
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R15|D_FF:bit04
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R15|D_FF:bit03
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R15|D_FF:bit02
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R15|D_FF:bit01
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R15|D_FF:bit00
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R14
regin[0] => registerd.DATAB
regin[1] => registerd.DATAB
regin[2] => registerd.DATAB
regin[3] => registerd.DATAB
regin[4] => registerd.DATAB
regin[5] => registerd.DATAB
regin[6] => registerd.DATAB
regin[7] => registerd.DATAB
regin[8] => registerd.DATAB
regin[9] => registerd.DATAB
regin[10] => registerd.DATAB
regin[11] => registerd.DATAB
regin[12] => registerd.DATAB
regin[13] => registerd.DATAB
regin[14] => registerd.DATAB
regin[15] => registerd.DATAB
regin[16] => registerd.DATAB
regin[17] => registerd.DATAB
regin[18] => registerd.DATAB
regin[19] => registerd.DATAB
regin[20] => registerd.DATAB
regin[21] => registerd.DATAB
regin[22] => registerd.DATAB
regin[23] => registerd.DATAB
regin[24] => registerd.DATAB
regin[25] => registerd.DATAB
regin[26] => registerd.DATAB
regin[27] => registerd.DATAB
regin[28] => registerd.DATAB
regin[29] => registerd.DATAB
regin[30] => registerd.DATAB
regin[31] => registerd.DATAB
regout[0] <= D_FF:bit00.q
regout[1] <= D_FF:bit01.q
regout[2] <= D_FF:bit02.q
regout[3] <= D_FF:bit03.q
regout[4] <= D_FF:bit04.q
regout[5] <= D_FF:bit05.q
regout[6] <= D_FF:bit06.q
regout[7] <= D_FF:bit07.q
regout[8] <= D_FF:bit08.q
regout[9] <= D_FF:bit09.q
regout[10] <= D_FF:bit10.q
regout[11] <= D_FF:bit11.q
regout[12] <= D_FF:bit12.q
regout[13] <= D_FF:bit13.q
regout[14] <= D_FF:bit14.q
regout[15] <= D_FF:bit15.q
regout[16] <= D_FF:bit16.q
regout[17] <= D_FF:bit17.q
regout[18] <= D_FF:bit18.q
regout[19] <= D_FF:bit19.q
regout[20] <= D_FF:bit20.q
regout[21] <= D_FF:bit21.q
regout[22] <= D_FF:bit22.q
regout[23] <= D_FF:bit23.q
regout[24] <= D_FF:bit24.q
regout[25] <= D_FF:bit25.q
regout[26] <= D_FF:bit26.q
regout[27] <= D_FF:bit27.q
regout[28] <= D_FF:bit28.q
regout[29] <= D_FF:bit29.q
regout[30] <= D_FF:bit30.q
regout[31] <= D_FF:bit31.q
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
reset => reset.IN32
clk => clk.IN32


|cpu|registerFile:reg_file|register:R14|D_FF:bit31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R14|D_FF:bit30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R14|D_FF:bit29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R14|D_FF:bit28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R14|D_FF:bit27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R14|D_FF:bit26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R14|D_FF:bit25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R14|D_FF:bit24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R14|D_FF:bit23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R14|D_FF:bit22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R14|D_FF:bit21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R14|D_FF:bit20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R14|D_FF:bit19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R14|D_FF:bit18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R14|D_FF:bit17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R14|D_FF:bit16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R14|D_FF:bit15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R14|D_FF:bit14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R14|D_FF:bit13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R14|D_FF:bit12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R14|D_FF:bit11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R14|D_FF:bit10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R14|D_FF:bit09
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R14|D_FF:bit08
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R14|D_FF:bit07
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R14|D_FF:bit06
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R14|D_FF:bit05
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R14|D_FF:bit04
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R14|D_FF:bit03
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R14|D_FF:bit02
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R14|D_FF:bit01
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R14|D_FF:bit00
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R13
regin[0] => registerd.DATAB
regin[1] => registerd.DATAB
regin[2] => registerd.DATAB
regin[3] => registerd.DATAB
regin[4] => registerd.DATAB
regin[5] => registerd.DATAB
regin[6] => registerd.DATAB
regin[7] => registerd.DATAB
regin[8] => registerd.DATAB
regin[9] => registerd.DATAB
regin[10] => registerd.DATAB
regin[11] => registerd.DATAB
regin[12] => registerd.DATAB
regin[13] => registerd.DATAB
regin[14] => registerd.DATAB
regin[15] => registerd.DATAB
regin[16] => registerd.DATAB
regin[17] => registerd.DATAB
regin[18] => registerd.DATAB
regin[19] => registerd.DATAB
regin[20] => registerd.DATAB
regin[21] => registerd.DATAB
regin[22] => registerd.DATAB
regin[23] => registerd.DATAB
regin[24] => registerd.DATAB
regin[25] => registerd.DATAB
regin[26] => registerd.DATAB
regin[27] => registerd.DATAB
regin[28] => registerd.DATAB
regin[29] => registerd.DATAB
regin[30] => registerd.DATAB
regin[31] => registerd.DATAB
regout[0] <= D_FF:bit00.q
regout[1] <= D_FF:bit01.q
regout[2] <= D_FF:bit02.q
regout[3] <= D_FF:bit03.q
regout[4] <= D_FF:bit04.q
regout[5] <= D_FF:bit05.q
regout[6] <= D_FF:bit06.q
regout[7] <= D_FF:bit07.q
regout[8] <= D_FF:bit08.q
regout[9] <= D_FF:bit09.q
regout[10] <= D_FF:bit10.q
regout[11] <= D_FF:bit11.q
regout[12] <= D_FF:bit12.q
regout[13] <= D_FF:bit13.q
regout[14] <= D_FF:bit14.q
regout[15] <= D_FF:bit15.q
regout[16] <= D_FF:bit16.q
regout[17] <= D_FF:bit17.q
regout[18] <= D_FF:bit18.q
regout[19] <= D_FF:bit19.q
regout[20] <= D_FF:bit20.q
regout[21] <= D_FF:bit21.q
regout[22] <= D_FF:bit22.q
regout[23] <= D_FF:bit23.q
regout[24] <= D_FF:bit24.q
regout[25] <= D_FF:bit25.q
regout[26] <= D_FF:bit26.q
regout[27] <= D_FF:bit27.q
regout[28] <= D_FF:bit28.q
regout[29] <= D_FF:bit29.q
regout[30] <= D_FF:bit30.q
regout[31] <= D_FF:bit31.q
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
reset => reset.IN32
clk => clk.IN32


|cpu|registerFile:reg_file|register:R13|D_FF:bit31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R13|D_FF:bit30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R13|D_FF:bit29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R13|D_FF:bit28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R13|D_FF:bit27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R13|D_FF:bit26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R13|D_FF:bit25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R13|D_FF:bit24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R13|D_FF:bit23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R13|D_FF:bit22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R13|D_FF:bit21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R13|D_FF:bit20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R13|D_FF:bit19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R13|D_FF:bit18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R13|D_FF:bit17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R13|D_FF:bit16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R13|D_FF:bit15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R13|D_FF:bit14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R13|D_FF:bit13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R13|D_FF:bit12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R13|D_FF:bit11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R13|D_FF:bit10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R13|D_FF:bit09
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R13|D_FF:bit08
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R13|D_FF:bit07
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R13|D_FF:bit06
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R13|D_FF:bit05
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R13|D_FF:bit04
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R13|D_FF:bit03
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R13|D_FF:bit02
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R13|D_FF:bit01
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R13|D_FF:bit00
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R12
regin[0] => registerd.DATAB
regin[1] => registerd.DATAB
regin[2] => registerd.DATAB
regin[3] => registerd.DATAB
regin[4] => registerd.DATAB
regin[5] => registerd.DATAB
regin[6] => registerd.DATAB
regin[7] => registerd.DATAB
regin[8] => registerd.DATAB
regin[9] => registerd.DATAB
regin[10] => registerd.DATAB
regin[11] => registerd.DATAB
regin[12] => registerd.DATAB
regin[13] => registerd.DATAB
regin[14] => registerd.DATAB
regin[15] => registerd.DATAB
regin[16] => registerd.DATAB
regin[17] => registerd.DATAB
regin[18] => registerd.DATAB
regin[19] => registerd.DATAB
regin[20] => registerd.DATAB
regin[21] => registerd.DATAB
regin[22] => registerd.DATAB
regin[23] => registerd.DATAB
regin[24] => registerd.DATAB
regin[25] => registerd.DATAB
regin[26] => registerd.DATAB
regin[27] => registerd.DATAB
regin[28] => registerd.DATAB
regin[29] => registerd.DATAB
regin[30] => registerd.DATAB
regin[31] => registerd.DATAB
regout[0] <= D_FF:bit00.q
regout[1] <= D_FF:bit01.q
regout[2] <= D_FF:bit02.q
regout[3] <= D_FF:bit03.q
regout[4] <= D_FF:bit04.q
regout[5] <= D_FF:bit05.q
regout[6] <= D_FF:bit06.q
regout[7] <= D_FF:bit07.q
regout[8] <= D_FF:bit08.q
regout[9] <= D_FF:bit09.q
regout[10] <= D_FF:bit10.q
regout[11] <= D_FF:bit11.q
regout[12] <= D_FF:bit12.q
regout[13] <= D_FF:bit13.q
regout[14] <= D_FF:bit14.q
regout[15] <= D_FF:bit15.q
regout[16] <= D_FF:bit16.q
regout[17] <= D_FF:bit17.q
regout[18] <= D_FF:bit18.q
regout[19] <= D_FF:bit19.q
regout[20] <= D_FF:bit20.q
regout[21] <= D_FF:bit21.q
regout[22] <= D_FF:bit22.q
regout[23] <= D_FF:bit23.q
regout[24] <= D_FF:bit24.q
regout[25] <= D_FF:bit25.q
regout[26] <= D_FF:bit26.q
regout[27] <= D_FF:bit27.q
regout[28] <= D_FF:bit28.q
regout[29] <= D_FF:bit29.q
regout[30] <= D_FF:bit30.q
regout[31] <= D_FF:bit31.q
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
reset => reset.IN32
clk => clk.IN32


|cpu|registerFile:reg_file|register:R12|D_FF:bit31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R12|D_FF:bit30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R12|D_FF:bit29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R12|D_FF:bit28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R12|D_FF:bit27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R12|D_FF:bit26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R12|D_FF:bit25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R12|D_FF:bit24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R12|D_FF:bit23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R12|D_FF:bit22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R12|D_FF:bit21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R12|D_FF:bit20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R12|D_FF:bit19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R12|D_FF:bit18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R12|D_FF:bit17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R12|D_FF:bit16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R12|D_FF:bit15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R12|D_FF:bit14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R12|D_FF:bit13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R12|D_FF:bit12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R12|D_FF:bit11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R12|D_FF:bit10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R12|D_FF:bit09
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R12|D_FF:bit08
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R12|D_FF:bit07
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R12|D_FF:bit06
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R12|D_FF:bit05
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R12|D_FF:bit04
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R12|D_FF:bit03
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R12|D_FF:bit02
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R12|D_FF:bit01
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R12|D_FF:bit00
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R11
regin[0] => registerd.DATAB
regin[1] => registerd.DATAB
regin[2] => registerd.DATAB
regin[3] => registerd.DATAB
regin[4] => registerd.DATAB
regin[5] => registerd.DATAB
regin[6] => registerd.DATAB
regin[7] => registerd.DATAB
regin[8] => registerd.DATAB
regin[9] => registerd.DATAB
regin[10] => registerd.DATAB
regin[11] => registerd.DATAB
regin[12] => registerd.DATAB
regin[13] => registerd.DATAB
regin[14] => registerd.DATAB
regin[15] => registerd.DATAB
regin[16] => registerd.DATAB
regin[17] => registerd.DATAB
regin[18] => registerd.DATAB
regin[19] => registerd.DATAB
regin[20] => registerd.DATAB
regin[21] => registerd.DATAB
regin[22] => registerd.DATAB
regin[23] => registerd.DATAB
regin[24] => registerd.DATAB
regin[25] => registerd.DATAB
regin[26] => registerd.DATAB
regin[27] => registerd.DATAB
regin[28] => registerd.DATAB
regin[29] => registerd.DATAB
regin[30] => registerd.DATAB
regin[31] => registerd.DATAB
regout[0] <= D_FF:bit00.q
regout[1] <= D_FF:bit01.q
regout[2] <= D_FF:bit02.q
regout[3] <= D_FF:bit03.q
regout[4] <= D_FF:bit04.q
regout[5] <= D_FF:bit05.q
regout[6] <= D_FF:bit06.q
regout[7] <= D_FF:bit07.q
regout[8] <= D_FF:bit08.q
regout[9] <= D_FF:bit09.q
regout[10] <= D_FF:bit10.q
regout[11] <= D_FF:bit11.q
regout[12] <= D_FF:bit12.q
regout[13] <= D_FF:bit13.q
regout[14] <= D_FF:bit14.q
regout[15] <= D_FF:bit15.q
regout[16] <= D_FF:bit16.q
regout[17] <= D_FF:bit17.q
regout[18] <= D_FF:bit18.q
regout[19] <= D_FF:bit19.q
regout[20] <= D_FF:bit20.q
regout[21] <= D_FF:bit21.q
regout[22] <= D_FF:bit22.q
regout[23] <= D_FF:bit23.q
regout[24] <= D_FF:bit24.q
regout[25] <= D_FF:bit25.q
regout[26] <= D_FF:bit26.q
regout[27] <= D_FF:bit27.q
regout[28] <= D_FF:bit28.q
regout[29] <= D_FF:bit29.q
regout[30] <= D_FF:bit30.q
regout[31] <= D_FF:bit31.q
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
reset => reset.IN32
clk => clk.IN32


|cpu|registerFile:reg_file|register:R11|D_FF:bit31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R11|D_FF:bit30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R11|D_FF:bit29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R11|D_FF:bit28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R11|D_FF:bit27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R11|D_FF:bit26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R11|D_FF:bit25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R11|D_FF:bit24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R11|D_FF:bit23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R11|D_FF:bit22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R11|D_FF:bit21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R11|D_FF:bit20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R11|D_FF:bit19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R11|D_FF:bit18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R11|D_FF:bit17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R11|D_FF:bit16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R11|D_FF:bit15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R11|D_FF:bit14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R11|D_FF:bit13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R11|D_FF:bit12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R11|D_FF:bit11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R11|D_FF:bit10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R11|D_FF:bit09
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R11|D_FF:bit08
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R11|D_FF:bit07
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R11|D_FF:bit06
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R11|D_FF:bit05
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R11|D_FF:bit04
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R11|D_FF:bit03
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R11|D_FF:bit02
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R11|D_FF:bit01
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R11|D_FF:bit00
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R10
regin[0] => registerd.DATAB
regin[1] => registerd.DATAB
regin[2] => registerd.DATAB
regin[3] => registerd.DATAB
regin[4] => registerd.DATAB
regin[5] => registerd.DATAB
regin[6] => registerd.DATAB
regin[7] => registerd.DATAB
regin[8] => registerd.DATAB
regin[9] => registerd.DATAB
regin[10] => registerd.DATAB
regin[11] => registerd.DATAB
regin[12] => registerd.DATAB
regin[13] => registerd.DATAB
regin[14] => registerd.DATAB
regin[15] => registerd.DATAB
regin[16] => registerd.DATAB
regin[17] => registerd.DATAB
regin[18] => registerd.DATAB
regin[19] => registerd.DATAB
regin[20] => registerd.DATAB
regin[21] => registerd.DATAB
regin[22] => registerd.DATAB
regin[23] => registerd.DATAB
regin[24] => registerd.DATAB
regin[25] => registerd.DATAB
regin[26] => registerd.DATAB
regin[27] => registerd.DATAB
regin[28] => registerd.DATAB
regin[29] => registerd.DATAB
regin[30] => registerd.DATAB
regin[31] => registerd.DATAB
regout[0] <= D_FF:bit00.q
regout[1] <= D_FF:bit01.q
regout[2] <= D_FF:bit02.q
regout[3] <= D_FF:bit03.q
regout[4] <= D_FF:bit04.q
regout[5] <= D_FF:bit05.q
regout[6] <= D_FF:bit06.q
regout[7] <= D_FF:bit07.q
regout[8] <= D_FF:bit08.q
regout[9] <= D_FF:bit09.q
regout[10] <= D_FF:bit10.q
regout[11] <= D_FF:bit11.q
regout[12] <= D_FF:bit12.q
regout[13] <= D_FF:bit13.q
regout[14] <= D_FF:bit14.q
regout[15] <= D_FF:bit15.q
regout[16] <= D_FF:bit16.q
regout[17] <= D_FF:bit17.q
regout[18] <= D_FF:bit18.q
regout[19] <= D_FF:bit19.q
regout[20] <= D_FF:bit20.q
regout[21] <= D_FF:bit21.q
regout[22] <= D_FF:bit22.q
regout[23] <= D_FF:bit23.q
regout[24] <= D_FF:bit24.q
regout[25] <= D_FF:bit25.q
regout[26] <= D_FF:bit26.q
regout[27] <= D_FF:bit27.q
regout[28] <= D_FF:bit28.q
regout[29] <= D_FF:bit29.q
regout[30] <= D_FF:bit30.q
regout[31] <= D_FF:bit31.q
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
reset => reset.IN32
clk => clk.IN32


|cpu|registerFile:reg_file|register:R10|D_FF:bit31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R10|D_FF:bit30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R10|D_FF:bit29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R10|D_FF:bit28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R10|D_FF:bit27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R10|D_FF:bit26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R10|D_FF:bit25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R10|D_FF:bit24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R10|D_FF:bit23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R10|D_FF:bit22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R10|D_FF:bit21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R10|D_FF:bit20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R10|D_FF:bit19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R10|D_FF:bit18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R10|D_FF:bit17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R10|D_FF:bit16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R10|D_FF:bit15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R10|D_FF:bit14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R10|D_FF:bit13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R10|D_FF:bit12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R10|D_FF:bit11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R10|D_FF:bit10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R10|D_FF:bit09
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R10|D_FF:bit08
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R10|D_FF:bit07
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R10|D_FF:bit06
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R10|D_FF:bit05
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R10|D_FF:bit04
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R10|D_FF:bit03
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R10|D_FF:bit02
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R10|D_FF:bit01
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R10|D_FF:bit00
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R9
regin[0] => registerd.DATAB
regin[1] => registerd.DATAB
regin[2] => registerd.DATAB
regin[3] => registerd.DATAB
regin[4] => registerd.DATAB
regin[5] => registerd.DATAB
regin[6] => registerd.DATAB
regin[7] => registerd.DATAB
regin[8] => registerd.DATAB
regin[9] => registerd.DATAB
regin[10] => registerd.DATAB
regin[11] => registerd.DATAB
regin[12] => registerd.DATAB
regin[13] => registerd.DATAB
regin[14] => registerd.DATAB
regin[15] => registerd.DATAB
regin[16] => registerd.DATAB
regin[17] => registerd.DATAB
regin[18] => registerd.DATAB
regin[19] => registerd.DATAB
regin[20] => registerd.DATAB
regin[21] => registerd.DATAB
regin[22] => registerd.DATAB
regin[23] => registerd.DATAB
regin[24] => registerd.DATAB
regin[25] => registerd.DATAB
regin[26] => registerd.DATAB
regin[27] => registerd.DATAB
regin[28] => registerd.DATAB
regin[29] => registerd.DATAB
regin[30] => registerd.DATAB
regin[31] => registerd.DATAB
regout[0] <= D_FF:bit00.q
regout[1] <= D_FF:bit01.q
regout[2] <= D_FF:bit02.q
regout[3] <= D_FF:bit03.q
regout[4] <= D_FF:bit04.q
regout[5] <= D_FF:bit05.q
regout[6] <= D_FF:bit06.q
regout[7] <= D_FF:bit07.q
regout[8] <= D_FF:bit08.q
regout[9] <= D_FF:bit09.q
regout[10] <= D_FF:bit10.q
regout[11] <= D_FF:bit11.q
regout[12] <= D_FF:bit12.q
regout[13] <= D_FF:bit13.q
regout[14] <= D_FF:bit14.q
regout[15] <= D_FF:bit15.q
regout[16] <= D_FF:bit16.q
regout[17] <= D_FF:bit17.q
regout[18] <= D_FF:bit18.q
regout[19] <= D_FF:bit19.q
regout[20] <= D_FF:bit20.q
regout[21] <= D_FF:bit21.q
regout[22] <= D_FF:bit22.q
regout[23] <= D_FF:bit23.q
regout[24] <= D_FF:bit24.q
regout[25] <= D_FF:bit25.q
regout[26] <= D_FF:bit26.q
regout[27] <= D_FF:bit27.q
regout[28] <= D_FF:bit28.q
regout[29] <= D_FF:bit29.q
regout[30] <= D_FF:bit30.q
regout[31] <= D_FF:bit31.q
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
reset => reset.IN32
clk => clk.IN32


|cpu|registerFile:reg_file|register:R9|D_FF:bit31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R9|D_FF:bit30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R9|D_FF:bit29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R9|D_FF:bit28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R9|D_FF:bit27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R9|D_FF:bit26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R9|D_FF:bit25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R9|D_FF:bit24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R9|D_FF:bit23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R9|D_FF:bit22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R9|D_FF:bit21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R9|D_FF:bit20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R9|D_FF:bit19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R9|D_FF:bit18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R9|D_FF:bit17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R9|D_FF:bit16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R9|D_FF:bit15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R9|D_FF:bit14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R9|D_FF:bit13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R9|D_FF:bit12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R9|D_FF:bit11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R9|D_FF:bit10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R9|D_FF:bit09
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R9|D_FF:bit08
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R9|D_FF:bit07
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R9|D_FF:bit06
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R9|D_FF:bit05
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R9|D_FF:bit04
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R9|D_FF:bit03
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R9|D_FF:bit02
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R9|D_FF:bit01
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R9|D_FF:bit00
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R8
regin[0] => registerd.DATAB
regin[1] => registerd.DATAB
regin[2] => registerd.DATAB
regin[3] => registerd.DATAB
regin[4] => registerd.DATAB
regin[5] => registerd.DATAB
regin[6] => registerd.DATAB
regin[7] => registerd.DATAB
regin[8] => registerd.DATAB
regin[9] => registerd.DATAB
regin[10] => registerd.DATAB
regin[11] => registerd.DATAB
regin[12] => registerd.DATAB
regin[13] => registerd.DATAB
regin[14] => registerd.DATAB
regin[15] => registerd.DATAB
regin[16] => registerd.DATAB
regin[17] => registerd.DATAB
regin[18] => registerd.DATAB
regin[19] => registerd.DATAB
regin[20] => registerd.DATAB
regin[21] => registerd.DATAB
regin[22] => registerd.DATAB
regin[23] => registerd.DATAB
regin[24] => registerd.DATAB
regin[25] => registerd.DATAB
regin[26] => registerd.DATAB
regin[27] => registerd.DATAB
regin[28] => registerd.DATAB
regin[29] => registerd.DATAB
regin[30] => registerd.DATAB
regin[31] => registerd.DATAB
regout[0] <= D_FF:bit00.q
regout[1] <= D_FF:bit01.q
regout[2] <= D_FF:bit02.q
regout[3] <= D_FF:bit03.q
regout[4] <= D_FF:bit04.q
regout[5] <= D_FF:bit05.q
regout[6] <= D_FF:bit06.q
regout[7] <= D_FF:bit07.q
regout[8] <= D_FF:bit08.q
regout[9] <= D_FF:bit09.q
regout[10] <= D_FF:bit10.q
regout[11] <= D_FF:bit11.q
regout[12] <= D_FF:bit12.q
regout[13] <= D_FF:bit13.q
regout[14] <= D_FF:bit14.q
regout[15] <= D_FF:bit15.q
regout[16] <= D_FF:bit16.q
regout[17] <= D_FF:bit17.q
regout[18] <= D_FF:bit18.q
regout[19] <= D_FF:bit19.q
regout[20] <= D_FF:bit20.q
regout[21] <= D_FF:bit21.q
regout[22] <= D_FF:bit22.q
regout[23] <= D_FF:bit23.q
regout[24] <= D_FF:bit24.q
regout[25] <= D_FF:bit25.q
regout[26] <= D_FF:bit26.q
regout[27] <= D_FF:bit27.q
regout[28] <= D_FF:bit28.q
regout[29] <= D_FF:bit29.q
regout[30] <= D_FF:bit30.q
regout[31] <= D_FF:bit31.q
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
reset => reset.IN32
clk => clk.IN32


|cpu|registerFile:reg_file|register:R8|D_FF:bit31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R8|D_FF:bit30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R8|D_FF:bit29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R8|D_FF:bit28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R8|D_FF:bit27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R8|D_FF:bit26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R8|D_FF:bit25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R8|D_FF:bit24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R8|D_FF:bit23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R8|D_FF:bit22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R8|D_FF:bit21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R8|D_FF:bit20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R8|D_FF:bit19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R8|D_FF:bit18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R8|D_FF:bit17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R8|D_FF:bit16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R8|D_FF:bit15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R8|D_FF:bit14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R8|D_FF:bit13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R8|D_FF:bit12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R8|D_FF:bit11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R8|D_FF:bit10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R8|D_FF:bit09
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R8|D_FF:bit08
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R8|D_FF:bit07
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R8|D_FF:bit06
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R8|D_FF:bit05
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R8|D_FF:bit04
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R8|D_FF:bit03
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R8|D_FF:bit02
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R8|D_FF:bit01
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R8|D_FF:bit00
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R7
regin[0] => registerd.DATAB
regin[1] => registerd.DATAB
regin[2] => registerd.DATAB
regin[3] => registerd.DATAB
regin[4] => registerd.DATAB
regin[5] => registerd.DATAB
regin[6] => registerd.DATAB
regin[7] => registerd.DATAB
regin[8] => registerd.DATAB
regin[9] => registerd.DATAB
regin[10] => registerd.DATAB
regin[11] => registerd.DATAB
regin[12] => registerd.DATAB
regin[13] => registerd.DATAB
regin[14] => registerd.DATAB
regin[15] => registerd.DATAB
regin[16] => registerd.DATAB
regin[17] => registerd.DATAB
regin[18] => registerd.DATAB
regin[19] => registerd.DATAB
regin[20] => registerd.DATAB
regin[21] => registerd.DATAB
regin[22] => registerd.DATAB
regin[23] => registerd.DATAB
regin[24] => registerd.DATAB
regin[25] => registerd.DATAB
regin[26] => registerd.DATAB
regin[27] => registerd.DATAB
regin[28] => registerd.DATAB
regin[29] => registerd.DATAB
regin[30] => registerd.DATAB
regin[31] => registerd.DATAB
regout[0] <= D_FF:bit00.q
regout[1] <= D_FF:bit01.q
regout[2] <= D_FF:bit02.q
regout[3] <= D_FF:bit03.q
regout[4] <= D_FF:bit04.q
regout[5] <= D_FF:bit05.q
regout[6] <= D_FF:bit06.q
regout[7] <= D_FF:bit07.q
regout[8] <= D_FF:bit08.q
regout[9] <= D_FF:bit09.q
regout[10] <= D_FF:bit10.q
regout[11] <= D_FF:bit11.q
regout[12] <= D_FF:bit12.q
regout[13] <= D_FF:bit13.q
regout[14] <= D_FF:bit14.q
regout[15] <= D_FF:bit15.q
regout[16] <= D_FF:bit16.q
regout[17] <= D_FF:bit17.q
regout[18] <= D_FF:bit18.q
regout[19] <= D_FF:bit19.q
regout[20] <= D_FF:bit20.q
regout[21] <= D_FF:bit21.q
regout[22] <= D_FF:bit22.q
regout[23] <= D_FF:bit23.q
regout[24] <= D_FF:bit24.q
regout[25] <= D_FF:bit25.q
regout[26] <= D_FF:bit26.q
regout[27] <= D_FF:bit27.q
regout[28] <= D_FF:bit28.q
regout[29] <= D_FF:bit29.q
regout[30] <= D_FF:bit30.q
regout[31] <= D_FF:bit31.q
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
reset => reset.IN32
clk => clk.IN32


|cpu|registerFile:reg_file|register:R7|D_FF:bit31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R7|D_FF:bit30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R7|D_FF:bit29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R7|D_FF:bit28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R7|D_FF:bit27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R7|D_FF:bit26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R7|D_FF:bit25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R7|D_FF:bit24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R7|D_FF:bit23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R7|D_FF:bit22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R7|D_FF:bit21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R7|D_FF:bit20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R7|D_FF:bit19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R7|D_FF:bit18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R7|D_FF:bit17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R7|D_FF:bit16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R7|D_FF:bit15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R7|D_FF:bit14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R7|D_FF:bit13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R7|D_FF:bit12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R7|D_FF:bit11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R7|D_FF:bit10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R7|D_FF:bit09
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R7|D_FF:bit08
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R7|D_FF:bit07
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R7|D_FF:bit06
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R7|D_FF:bit05
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R7|D_FF:bit04
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R7|D_FF:bit03
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R7|D_FF:bit02
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R7|D_FF:bit01
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R7|D_FF:bit00
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R6
regin[0] => registerd.DATAB
regin[1] => registerd.DATAB
regin[2] => registerd.DATAB
regin[3] => registerd.DATAB
regin[4] => registerd.DATAB
regin[5] => registerd.DATAB
regin[6] => registerd.DATAB
regin[7] => registerd.DATAB
regin[8] => registerd.DATAB
regin[9] => registerd.DATAB
regin[10] => registerd.DATAB
regin[11] => registerd.DATAB
regin[12] => registerd.DATAB
regin[13] => registerd.DATAB
regin[14] => registerd.DATAB
regin[15] => registerd.DATAB
regin[16] => registerd.DATAB
regin[17] => registerd.DATAB
regin[18] => registerd.DATAB
regin[19] => registerd.DATAB
regin[20] => registerd.DATAB
regin[21] => registerd.DATAB
regin[22] => registerd.DATAB
regin[23] => registerd.DATAB
regin[24] => registerd.DATAB
regin[25] => registerd.DATAB
regin[26] => registerd.DATAB
regin[27] => registerd.DATAB
regin[28] => registerd.DATAB
regin[29] => registerd.DATAB
regin[30] => registerd.DATAB
regin[31] => registerd.DATAB
regout[0] <= D_FF:bit00.q
regout[1] <= D_FF:bit01.q
regout[2] <= D_FF:bit02.q
regout[3] <= D_FF:bit03.q
regout[4] <= D_FF:bit04.q
regout[5] <= D_FF:bit05.q
regout[6] <= D_FF:bit06.q
regout[7] <= D_FF:bit07.q
regout[8] <= D_FF:bit08.q
regout[9] <= D_FF:bit09.q
regout[10] <= D_FF:bit10.q
regout[11] <= D_FF:bit11.q
regout[12] <= D_FF:bit12.q
regout[13] <= D_FF:bit13.q
regout[14] <= D_FF:bit14.q
regout[15] <= D_FF:bit15.q
regout[16] <= D_FF:bit16.q
regout[17] <= D_FF:bit17.q
regout[18] <= D_FF:bit18.q
regout[19] <= D_FF:bit19.q
regout[20] <= D_FF:bit20.q
regout[21] <= D_FF:bit21.q
regout[22] <= D_FF:bit22.q
regout[23] <= D_FF:bit23.q
regout[24] <= D_FF:bit24.q
regout[25] <= D_FF:bit25.q
regout[26] <= D_FF:bit26.q
regout[27] <= D_FF:bit27.q
regout[28] <= D_FF:bit28.q
regout[29] <= D_FF:bit29.q
regout[30] <= D_FF:bit30.q
regout[31] <= D_FF:bit31.q
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
reset => reset.IN32
clk => clk.IN32


|cpu|registerFile:reg_file|register:R6|D_FF:bit31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R6|D_FF:bit30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R6|D_FF:bit29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R6|D_FF:bit28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R6|D_FF:bit27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R6|D_FF:bit26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R6|D_FF:bit25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R6|D_FF:bit24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R6|D_FF:bit23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R6|D_FF:bit22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R6|D_FF:bit21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R6|D_FF:bit20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R6|D_FF:bit19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R6|D_FF:bit18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R6|D_FF:bit17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R6|D_FF:bit16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R6|D_FF:bit15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R6|D_FF:bit14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R6|D_FF:bit13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R6|D_FF:bit12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R6|D_FF:bit11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R6|D_FF:bit10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R6|D_FF:bit09
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R6|D_FF:bit08
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R6|D_FF:bit07
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R6|D_FF:bit06
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R6|D_FF:bit05
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R6|D_FF:bit04
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R6|D_FF:bit03
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R6|D_FF:bit02
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R6|D_FF:bit01
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R6|D_FF:bit00
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R5
regin[0] => registerd.DATAB
regin[1] => registerd.DATAB
regin[2] => registerd.DATAB
regin[3] => registerd.DATAB
regin[4] => registerd.DATAB
regin[5] => registerd.DATAB
regin[6] => registerd.DATAB
regin[7] => registerd.DATAB
regin[8] => registerd.DATAB
regin[9] => registerd.DATAB
regin[10] => registerd.DATAB
regin[11] => registerd.DATAB
regin[12] => registerd.DATAB
regin[13] => registerd.DATAB
regin[14] => registerd.DATAB
regin[15] => registerd.DATAB
regin[16] => registerd.DATAB
regin[17] => registerd.DATAB
regin[18] => registerd.DATAB
regin[19] => registerd.DATAB
regin[20] => registerd.DATAB
regin[21] => registerd.DATAB
regin[22] => registerd.DATAB
regin[23] => registerd.DATAB
regin[24] => registerd.DATAB
regin[25] => registerd.DATAB
regin[26] => registerd.DATAB
regin[27] => registerd.DATAB
regin[28] => registerd.DATAB
regin[29] => registerd.DATAB
regin[30] => registerd.DATAB
regin[31] => registerd.DATAB
regout[0] <= D_FF:bit00.q
regout[1] <= D_FF:bit01.q
regout[2] <= D_FF:bit02.q
regout[3] <= D_FF:bit03.q
regout[4] <= D_FF:bit04.q
regout[5] <= D_FF:bit05.q
regout[6] <= D_FF:bit06.q
regout[7] <= D_FF:bit07.q
regout[8] <= D_FF:bit08.q
regout[9] <= D_FF:bit09.q
regout[10] <= D_FF:bit10.q
regout[11] <= D_FF:bit11.q
regout[12] <= D_FF:bit12.q
regout[13] <= D_FF:bit13.q
regout[14] <= D_FF:bit14.q
regout[15] <= D_FF:bit15.q
regout[16] <= D_FF:bit16.q
regout[17] <= D_FF:bit17.q
regout[18] <= D_FF:bit18.q
regout[19] <= D_FF:bit19.q
regout[20] <= D_FF:bit20.q
regout[21] <= D_FF:bit21.q
regout[22] <= D_FF:bit22.q
regout[23] <= D_FF:bit23.q
regout[24] <= D_FF:bit24.q
regout[25] <= D_FF:bit25.q
regout[26] <= D_FF:bit26.q
regout[27] <= D_FF:bit27.q
regout[28] <= D_FF:bit28.q
regout[29] <= D_FF:bit29.q
regout[30] <= D_FF:bit30.q
regout[31] <= D_FF:bit31.q
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
reset => reset.IN32
clk => clk.IN32


|cpu|registerFile:reg_file|register:R5|D_FF:bit31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R5|D_FF:bit30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R5|D_FF:bit29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R5|D_FF:bit28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R5|D_FF:bit27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R5|D_FF:bit26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R5|D_FF:bit25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R5|D_FF:bit24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R5|D_FF:bit23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R5|D_FF:bit22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R5|D_FF:bit21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R5|D_FF:bit20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R5|D_FF:bit19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R5|D_FF:bit18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R5|D_FF:bit17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R5|D_FF:bit16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R5|D_FF:bit15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R5|D_FF:bit14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R5|D_FF:bit13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R5|D_FF:bit12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R5|D_FF:bit11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R5|D_FF:bit10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R5|D_FF:bit09
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R5|D_FF:bit08
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R5|D_FF:bit07
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R5|D_FF:bit06
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R5|D_FF:bit05
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R5|D_FF:bit04
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R5|D_FF:bit03
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R5|D_FF:bit02
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R5|D_FF:bit01
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R5|D_FF:bit00
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R4
regin[0] => registerd.DATAB
regin[1] => registerd.DATAB
regin[2] => registerd.DATAB
regin[3] => registerd.DATAB
regin[4] => registerd.DATAB
regin[5] => registerd.DATAB
regin[6] => registerd.DATAB
regin[7] => registerd.DATAB
regin[8] => registerd.DATAB
regin[9] => registerd.DATAB
regin[10] => registerd.DATAB
regin[11] => registerd.DATAB
regin[12] => registerd.DATAB
regin[13] => registerd.DATAB
regin[14] => registerd.DATAB
regin[15] => registerd.DATAB
regin[16] => registerd.DATAB
regin[17] => registerd.DATAB
regin[18] => registerd.DATAB
regin[19] => registerd.DATAB
regin[20] => registerd.DATAB
regin[21] => registerd.DATAB
regin[22] => registerd.DATAB
regin[23] => registerd.DATAB
regin[24] => registerd.DATAB
regin[25] => registerd.DATAB
regin[26] => registerd.DATAB
regin[27] => registerd.DATAB
regin[28] => registerd.DATAB
regin[29] => registerd.DATAB
regin[30] => registerd.DATAB
regin[31] => registerd.DATAB
regout[0] <= D_FF:bit00.q
regout[1] <= D_FF:bit01.q
regout[2] <= D_FF:bit02.q
regout[3] <= D_FF:bit03.q
regout[4] <= D_FF:bit04.q
regout[5] <= D_FF:bit05.q
regout[6] <= D_FF:bit06.q
regout[7] <= D_FF:bit07.q
regout[8] <= D_FF:bit08.q
regout[9] <= D_FF:bit09.q
regout[10] <= D_FF:bit10.q
regout[11] <= D_FF:bit11.q
regout[12] <= D_FF:bit12.q
regout[13] <= D_FF:bit13.q
regout[14] <= D_FF:bit14.q
regout[15] <= D_FF:bit15.q
regout[16] <= D_FF:bit16.q
regout[17] <= D_FF:bit17.q
regout[18] <= D_FF:bit18.q
regout[19] <= D_FF:bit19.q
regout[20] <= D_FF:bit20.q
regout[21] <= D_FF:bit21.q
regout[22] <= D_FF:bit22.q
regout[23] <= D_FF:bit23.q
regout[24] <= D_FF:bit24.q
regout[25] <= D_FF:bit25.q
regout[26] <= D_FF:bit26.q
regout[27] <= D_FF:bit27.q
regout[28] <= D_FF:bit28.q
regout[29] <= D_FF:bit29.q
regout[30] <= D_FF:bit30.q
regout[31] <= D_FF:bit31.q
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
reset => reset.IN32
clk => clk.IN32


|cpu|registerFile:reg_file|register:R4|D_FF:bit31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R4|D_FF:bit30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R4|D_FF:bit29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R4|D_FF:bit28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R4|D_FF:bit27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R4|D_FF:bit26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R4|D_FF:bit25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R4|D_FF:bit24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R4|D_FF:bit23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R4|D_FF:bit22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R4|D_FF:bit21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R4|D_FF:bit20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R4|D_FF:bit19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R4|D_FF:bit18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R4|D_FF:bit17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R4|D_FF:bit16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R4|D_FF:bit15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R4|D_FF:bit14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R4|D_FF:bit13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R4|D_FF:bit12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R4|D_FF:bit11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R4|D_FF:bit10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R4|D_FF:bit09
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R4|D_FF:bit08
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R4|D_FF:bit07
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R4|D_FF:bit06
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R4|D_FF:bit05
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R4|D_FF:bit04
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R4|D_FF:bit03
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R4|D_FF:bit02
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R4|D_FF:bit01
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R4|D_FF:bit00
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R3
regin[0] => registerd.DATAB
regin[1] => registerd.DATAB
regin[2] => registerd.DATAB
regin[3] => registerd.DATAB
regin[4] => registerd.DATAB
regin[5] => registerd.DATAB
regin[6] => registerd.DATAB
regin[7] => registerd.DATAB
regin[8] => registerd.DATAB
regin[9] => registerd.DATAB
regin[10] => registerd.DATAB
regin[11] => registerd.DATAB
regin[12] => registerd.DATAB
regin[13] => registerd.DATAB
regin[14] => registerd.DATAB
regin[15] => registerd.DATAB
regin[16] => registerd.DATAB
regin[17] => registerd.DATAB
regin[18] => registerd.DATAB
regin[19] => registerd.DATAB
regin[20] => registerd.DATAB
regin[21] => registerd.DATAB
regin[22] => registerd.DATAB
regin[23] => registerd.DATAB
regin[24] => registerd.DATAB
regin[25] => registerd.DATAB
regin[26] => registerd.DATAB
regin[27] => registerd.DATAB
regin[28] => registerd.DATAB
regin[29] => registerd.DATAB
regin[30] => registerd.DATAB
regin[31] => registerd.DATAB
regout[0] <= D_FF:bit00.q
regout[1] <= D_FF:bit01.q
regout[2] <= D_FF:bit02.q
regout[3] <= D_FF:bit03.q
regout[4] <= D_FF:bit04.q
regout[5] <= D_FF:bit05.q
regout[6] <= D_FF:bit06.q
regout[7] <= D_FF:bit07.q
regout[8] <= D_FF:bit08.q
regout[9] <= D_FF:bit09.q
regout[10] <= D_FF:bit10.q
regout[11] <= D_FF:bit11.q
regout[12] <= D_FF:bit12.q
regout[13] <= D_FF:bit13.q
regout[14] <= D_FF:bit14.q
regout[15] <= D_FF:bit15.q
regout[16] <= D_FF:bit16.q
regout[17] <= D_FF:bit17.q
regout[18] <= D_FF:bit18.q
regout[19] <= D_FF:bit19.q
regout[20] <= D_FF:bit20.q
regout[21] <= D_FF:bit21.q
regout[22] <= D_FF:bit22.q
regout[23] <= D_FF:bit23.q
regout[24] <= D_FF:bit24.q
regout[25] <= D_FF:bit25.q
regout[26] <= D_FF:bit26.q
regout[27] <= D_FF:bit27.q
regout[28] <= D_FF:bit28.q
regout[29] <= D_FF:bit29.q
regout[30] <= D_FF:bit30.q
regout[31] <= D_FF:bit31.q
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
reset => reset.IN32
clk => clk.IN32


|cpu|registerFile:reg_file|register:R3|D_FF:bit31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R3|D_FF:bit30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R3|D_FF:bit29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R3|D_FF:bit28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R3|D_FF:bit27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R3|D_FF:bit26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R3|D_FF:bit25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R3|D_FF:bit24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R3|D_FF:bit23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R3|D_FF:bit22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R3|D_FF:bit21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R3|D_FF:bit20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R3|D_FF:bit19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R3|D_FF:bit18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R3|D_FF:bit17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R3|D_FF:bit16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R3|D_FF:bit15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R3|D_FF:bit14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R3|D_FF:bit13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R3|D_FF:bit12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R3|D_FF:bit11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R3|D_FF:bit10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R3|D_FF:bit09
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R3|D_FF:bit08
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R3|D_FF:bit07
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R3|D_FF:bit06
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R3|D_FF:bit05
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R3|D_FF:bit04
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R3|D_FF:bit03
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R3|D_FF:bit02
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R3|D_FF:bit01
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R3|D_FF:bit00
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R2
regin[0] => registerd.DATAB
regin[1] => registerd.DATAB
regin[2] => registerd.DATAB
regin[3] => registerd.DATAB
regin[4] => registerd.DATAB
regin[5] => registerd.DATAB
regin[6] => registerd.DATAB
regin[7] => registerd.DATAB
regin[8] => registerd.DATAB
regin[9] => registerd.DATAB
regin[10] => registerd.DATAB
regin[11] => registerd.DATAB
regin[12] => registerd.DATAB
regin[13] => registerd.DATAB
regin[14] => registerd.DATAB
regin[15] => registerd.DATAB
regin[16] => registerd.DATAB
regin[17] => registerd.DATAB
regin[18] => registerd.DATAB
regin[19] => registerd.DATAB
regin[20] => registerd.DATAB
regin[21] => registerd.DATAB
regin[22] => registerd.DATAB
regin[23] => registerd.DATAB
regin[24] => registerd.DATAB
regin[25] => registerd.DATAB
regin[26] => registerd.DATAB
regin[27] => registerd.DATAB
regin[28] => registerd.DATAB
regin[29] => registerd.DATAB
regin[30] => registerd.DATAB
regin[31] => registerd.DATAB
regout[0] <= D_FF:bit00.q
regout[1] <= D_FF:bit01.q
regout[2] <= D_FF:bit02.q
regout[3] <= D_FF:bit03.q
regout[4] <= D_FF:bit04.q
regout[5] <= D_FF:bit05.q
regout[6] <= D_FF:bit06.q
regout[7] <= D_FF:bit07.q
regout[8] <= D_FF:bit08.q
regout[9] <= D_FF:bit09.q
regout[10] <= D_FF:bit10.q
regout[11] <= D_FF:bit11.q
regout[12] <= D_FF:bit12.q
regout[13] <= D_FF:bit13.q
regout[14] <= D_FF:bit14.q
regout[15] <= D_FF:bit15.q
regout[16] <= D_FF:bit16.q
regout[17] <= D_FF:bit17.q
regout[18] <= D_FF:bit18.q
regout[19] <= D_FF:bit19.q
regout[20] <= D_FF:bit20.q
regout[21] <= D_FF:bit21.q
regout[22] <= D_FF:bit22.q
regout[23] <= D_FF:bit23.q
regout[24] <= D_FF:bit24.q
regout[25] <= D_FF:bit25.q
regout[26] <= D_FF:bit26.q
regout[27] <= D_FF:bit27.q
regout[28] <= D_FF:bit28.q
regout[29] <= D_FF:bit29.q
regout[30] <= D_FF:bit30.q
regout[31] <= D_FF:bit31.q
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
reset => reset.IN32
clk => clk.IN32


|cpu|registerFile:reg_file|register:R2|D_FF:bit31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R2|D_FF:bit30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R2|D_FF:bit29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R2|D_FF:bit28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R2|D_FF:bit27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R2|D_FF:bit26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R2|D_FF:bit25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R2|D_FF:bit24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R2|D_FF:bit23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R2|D_FF:bit22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R2|D_FF:bit21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R2|D_FF:bit20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R2|D_FF:bit19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R2|D_FF:bit18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R2|D_FF:bit17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R2|D_FF:bit16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R2|D_FF:bit15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R2|D_FF:bit14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R2|D_FF:bit13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R2|D_FF:bit12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R2|D_FF:bit11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R2|D_FF:bit10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R2|D_FF:bit09
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R2|D_FF:bit08
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R2|D_FF:bit07
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R2|D_FF:bit06
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R2|D_FF:bit05
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R2|D_FF:bit04
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R2|D_FF:bit03
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R2|D_FF:bit02
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R2|D_FF:bit01
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R2|D_FF:bit00
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R1
regin[0] => registerd.DATAB
regin[1] => registerd.DATAB
regin[2] => registerd.DATAB
regin[3] => registerd.DATAB
regin[4] => registerd.DATAB
regin[5] => registerd.DATAB
regin[6] => registerd.DATAB
regin[7] => registerd.DATAB
regin[8] => registerd.DATAB
regin[9] => registerd.DATAB
regin[10] => registerd.DATAB
regin[11] => registerd.DATAB
regin[12] => registerd.DATAB
regin[13] => registerd.DATAB
regin[14] => registerd.DATAB
regin[15] => registerd.DATAB
regin[16] => registerd.DATAB
regin[17] => registerd.DATAB
regin[18] => registerd.DATAB
regin[19] => registerd.DATAB
regin[20] => registerd.DATAB
regin[21] => registerd.DATAB
regin[22] => registerd.DATAB
regin[23] => registerd.DATAB
regin[24] => registerd.DATAB
regin[25] => registerd.DATAB
regin[26] => registerd.DATAB
regin[27] => registerd.DATAB
regin[28] => registerd.DATAB
regin[29] => registerd.DATAB
regin[30] => registerd.DATAB
regin[31] => registerd.DATAB
regout[0] <= D_FF:bit00.q
regout[1] <= D_FF:bit01.q
regout[2] <= D_FF:bit02.q
regout[3] <= D_FF:bit03.q
regout[4] <= D_FF:bit04.q
regout[5] <= D_FF:bit05.q
regout[6] <= D_FF:bit06.q
regout[7] <= D_FF:bit07.q
regout[8] <= D_FF:bit08.q
regout[9] <= D_FF:bit09.q
regout[10] <= D_FF:bit10.q
regout[11] <= D_FF:bit11.q
regout[12] <= D_FF:bit12.q
regout[13] <= D_FF:bit13.q
regout[14] <= D_FF:bit14.q
regout[15] <= D_FF:bit15.q
regout[16] <= D_FF:bit16.q
regout[17] <= D_FF:bit17.q
regout[18] <= D_FF:bit18.q
regout[19] <= D_FF:bit19.q
regout[20] <= D_FF:bit20.q
regout[21] <= D_FF:bit21.q
regout[22] <= D_FF:bit22.q
regout[23] <= D_FF:bit23.q
regout[24] <= D_FF:bit24.q
regout[25] <= D_FF:bit25.q
regout[26] <= D_FF:bit26.q
regout[27] <= D_FF:bit27.q
regout[28] <= D_FF:bit28.q
regout[29] <= D_FF:bit29.q
regout[30] <= D_FF:bit30.q
regout[31] <= D_FF:bit31.q
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
reset => reset.IN32
clk => clk.IN32


|cpu|registerFile:reg_file|register:R1|D_FF:bit31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R1|D_FF:bit30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R1|D_FF:bit29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R1|D_FF:bit28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R1|D_FF:bit27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R1|D_FF:bit26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R1|D_FF:bit25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R1|D_FF:bit24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R1|D_FF:bit23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R1|D_FF:bit22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R1|D_FF:bit21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R1|D_FF:bit20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R1|D_FF:bit19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R1|D_FF:bit18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R1|D_FF:bit17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R1|D_FF:bit16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R1|D_FF:bit15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R1|D_FF:bit14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R1|D_FF:bit13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R1|D_FF:bit12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R1|D_FF:bit11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R1|D_FF:bit10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R1|D_FF:bit09
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R1|D_FF:bit08
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R1|D_FF:bit07
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R1|D_FF:bit06
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R1|D_FF:bit05
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R1|D_FF:bit04
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R1|D_FF:bit03
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R1|D_FF:bit02
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R1|D_FF:bit01
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R1|D_FF:bit00
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R0
regin[0] => registerd.DATAB
regin[1] => registerd.DATAB
regin[2] => registerd.DATAB
regin[3] => registerd.DATAB
regin[4] => registerd.DATAB
regin[5] => registerd.DATAB
regin[6] => registerd.DATAB
regin[7] => registerd.DATAB
regin[8] => registerd.DATAB
regin[9] => registerd.DATAB
regin[10] => registerd.DATAB
regin[11] => registerd.DATAB
regin[12] => registerd.DATAB
regin[13] => registerd.DATAB
regin[14] => registerd.DATAB
regin[15] => registerd.DATAB
regin[16] => registerd.DATAB
regin[17] => registerd.DATAB
regin[18] => registerd.DATAB
regin[19] => registerd.DATAB
regin[20] => registerd.DATAB
regin[21] => registerd.DATAB
regin[22] => registerd.DATAB
regin[23] => registerd.DATAB
regin[24] => registerd.DATAB
regin[25] => registerd.DATAB
regin[26] => registerd.DATAB
regin[27] => registerd.DATAB
regin[28] => registerd.DATAB
regin[29] => registerd.DATAB
regin[30] => registerd.DATAB
regin[31] => registerd.DATAB
regout[0] <= D_FF:bit00.q
regout[1] <= D_FF:bit01.q
regout[2] <= D_FF:bit02.q
regout[3] <= D_FF:bit03.q
regout[4] <= D_FF:bit04.q
regout[5] <= D_FF:bit05.q
regout[6] <= D_FF:bit06.q
regout[7] <= D_FF:bit07.q
regout[8] <= D_FF:bit08.q
regout[9] <= D_FF:bit09.q
regout[10] <= D_FF:bit10.q
regout[11] <= D_FF:bit11.q
regout[12] <= D_FF:bit12.q
regout[13] <= D_FF:bit13.q
regout[14] <= D_FF:bit14.q
regout[15] <= D_FF:bit15.q
regout[16] <= D_FF:bit16.q
regout[17] <= D_FF:bit17.q
regout[18] <= D_FF:bit18.q
regout[19] <= D_FF:bit19.q
regout[20] <= D_FF:bit20.q
regout[21] <= D_FF:bit21.q
regout[22] <= D_FF:bit22.q
regout[23] <= D_FF:bit23.q
regout[24] <= D_FF:bit24.q
regout[25] <= D_FF:bit25.q
regout[26] <= D_FF:bit26.q
regout[27] <= D_FF:bit27.q
regout[28] <= D_FF:bit28.q
regout[29] <= D_FF:bit29.q
regout[30] <= D_FF:bit30.q
regout[31] <= D_FF:bit31.q
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
writeEnable => registerd.OUTPUTSELECT
reset => reset.IN32
clk => clk.IN32


|cpu|registerFile:reg_file|register:R0|D_FF:bit31
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R0|D_FF:bit30
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R0|D_FF:bit29
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R0|D_FF:bit28
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R0|D_FF:bit27
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R0|D_FF:bit26
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R0|D_FF:bit25
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R0|D_FF:bit24
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R0|D_FF:bit23
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R0|D_FF:bit22
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R0|D_FF:bit21
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R0|D_FF:bit20
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R0|D_FF:bit19
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R0|D_FF:bit18
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R0|D_FF:bit17
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R0|D_FF:bit16
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R0|D_FF:bit15
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R0|D_FF:bit14
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R0|D_FF:bit13
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R0|D_FF:bit12
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R0|D_FF:bit11
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R0|D_FF:bit10
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R0|D_FF:bit09
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R0|D_FF:bit08
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R0|D_FF:bit07
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R0|D_FF:bit06
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R0|D_FF:bit05
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R0|D_FF:bit04
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R0|D_FF:bit03
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R0|D_FF:bit02
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R0|D_FF:bit01
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|register:R0|D_FF:bit00
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q.DATAA
reset => q.OUTPUTSELECT
clk => q~reg0.CLK


|cpu|registerFile:reg_file|readData:readDataOne
readRegister[0] => Mux0.IN3
readRegister[0] => Mux1.IN3
readRegister[0] => Mux2.IN3
readRegister[0] => Mux3.IN3
readRegister[0] => Mux4.IN3
readRegister[0] => Mux5.IN3
readRegister[0] => Mux6.IN3
readRegister[0] => Mux7.IN3
readRegister[0] => Mux8.IN3
readRegister[0] => Mux9.IN3
readRegister[0] => Mux10.IN3
readRegister[0] => Mux11.IN3
readRegister[0] => Mux12.IN3
readRegister[0] => Mux13.IN3
readRegister[0] => Mux14.IN3
readRegister[0] => Mux15.IN3
readRegister[0] => Mux16.IN3
readRegister[0] => Mux17.IN3
readRegister[0] => Mux18.IN3
readRegister[0] => Mux19.IN3
readRegister[0] => Mux20.IN3
readRegister[0] => Mux21.IN3
readRegister[0] => Mux22.IN3
readRegister[0] => Mux23.IN3
readRegister[0] => Mux24.IN3
readRegister[0] => Mux25.IN3
readRegister[0] => Mux26.IN3
readRegister[0] => Mux27.IN3
readRegister[0] => Mux28.IN3
readRegister[0] => Mux29.IN3
readRegister[0] => Mux30.IN3
readRegister[0] => Mux31.IN3
readRegister[1] => Mux0.IN2
readRegister[1] => Mux1.IN2
readRegister[1] => Mux2.IN2
readRegister[1] => Mux3.IN2
readRegister[1] => Mux4.IN2
readRegister[1] => Mux5.IN2
readRegister[1] => Mux6.IN2
readRegister[1] => Mux7.IN2
readRegister[1] => Mux8.IN2
readRegister[1] => Mux9.IN2
readRegister[1] => Mux10.IN2
readRegister[1] => Mux11.IN2
readRegister[1] => Mux12.IN2
readRegister[1] => Mux13.IN2
readRegister[1] => Mux14.IN2
readRegister[1] => Mux15.IN2
readRegister[1] => Mux16.IN2
readRegister[1] => Mux17.IN2
readRegister[1] => Mux18.IN2
readRegister[1] => Mux19.IN2
readRegister[1] => Mux20.IN2
readRegister[1] => Mux21.IN2
readRegister[1] => Mux22.IN2
readRegister[1] => Mux23.IN2
readRegister[1] => Mux24.IN2
readRegister[1] => Mux25.IN2
readRegister[1] => Mux26.IN2
readRegister[1] => Mux27.IN2
readRegister[1] => Mux28.IN2
readRegister[1] => Mux29.IN2
readRegister[1] => Mux30.IN2
readRegister[1] => Mux31.IN2
readRegister[2] => Mux0.IN1
readRegister[2] => Mux1.IN1
readRegister[2] => Mux2.IN1
readRegister[2] => Mux3.IN1
readRegister[2] => Mux4.IN1
readRegister[2] => Mux5.IN1
readRegister[2] => Mux6.IN1
readRegister[2] => Mux7.IN1
readRegister[2] => Mux8.IN1
readRegister[2] => Mux9.IN1
readRegister[2] => Mux10.IN1
readRegister[2] => Mux11.IN1
readRegister[2] => Mux12.IN1
readRegister[2] => Mux13.IN1
readRegister[2] => Mux14.IN1
readRegister[2] => Mux15.IN1
readRegister[2] => Mux16.IN1
readRegister[2] => Mux17.IN1
readRegister[2] => Mux18.IN1
readRegister[2] => Mux19.IN1
readRegister[2] => Mux20.IN1
readRegister[2] => Mux21.IN1
readRegister[2] => Mux22.IN1
readRegister[2] => Mux23.IN1
readRegister[2] => Mux24.IN1
readRegister[2] => Mux25.IN1
readRegister[2] => Mux26.IN1
readRegister[2] => Mux27.IN1
readRegister[2] => Mux28.IN1
readRegister[2] => Mux29.IN1
readRegister[2] => Mux30.IN1
readRegister[2] => Mux31.IN1
readRegister[3] => Mux0.IN0
readRegister[3] => Mux1.IN0
readRegister[3] => Mux2.IN0
readRegister[3] => Mux3.IN0
readRegister[3] => Mux4.IN0
readRegister[3] => Mux5.IN0
readRegister[3] => Mux6.IN0
readRegister[3] => Mux7.IN0
readRegister[3] => Mux8.IN0
readRegister[3] => Mux9.IN0
readRegister[3] => Mux10.IN0
readRegister[3] => Mux11.IN0
readRegister[3] => Mux12.IN0
readRegister[3] => Mux13.IN0
readRegister[3] => Mux14.IN0
readRegister[3] => Mux15.IN0
readRegister[3] => Mux16.IN0
readRegister[3] => Mux17.IN0
readRegister[3] => Mux18.IN0
readRegister[3] => Mux19.IN0
readRegister[3] => Mux20.IN0
readRegister[3] => Mux21.IN0
readRegister[3] => Mux22.IN0
readRegister[3] => Mux23.IN0
readRegister[3] => Mux24.IN0
readRegister[3] => Mux25.IN0
readRegister[3] => Mux26.IN0
readRegister[3] => Mux27.IN0
readRegister[3] => Mux28.IN0
readRegister[3] => Mux29.IN0
readRegister[3] => Mux30.IN0
readRegister[3] => Mux31.IN0
regupdate_R15[0] => Mux31.IN4
regupdate_R15[1] => Mux30.IN4
regupdate_R15[2] => Mux29.IN4
regupdate_R15[3] => Mux28.IN4
regupdate_R15[4] => Mux27.IN4
regupdate_R15[5] => Mux26.IN4
regupdate_R15[6] => Mux25.IN4
regupdate_R15[7] => Mux24.IN4
regupdate_R15[8] => Mux23.IN4
regupdate_R15[9] => Mux22.IN4
regupdate_R15[10] => Mux21.IN4
regupdate_R15[11] => Mux20.IN4
regupdate_R15[12] => Mux19.IN4
regupdate_R15[13] => Mux18.IN4
regupdate_R15[14] => Mux17.IN4
regupdate_R15[15] => Mux16.IN4
regupdate_R15[16] => Mux15.IN4
regupdate_R15[17] => Mux14.IN4
regupdate_R15[18] => Mux13.IN4
regupdate_R15[19] => Mux12.IN4
regupdate_R15[20] => Mux11.IN4
regupdate_R15[21] => Mux10.IN4
regupdate_R15[22] => Mux9.IN4
regupdate_R15[23] => Mux8.IN4
regupdate_R15[24] => Mux7.IN4
regupdate_R15[25] => Mux6.IN4
regupdate_R15[26] => Mux5.IN4
regupdate_R15[27] => Mux4.IN4
regupdate_R15[28] => Mux3.IN4
regupdate_R15[29] => Mux2.IN4
regupdate_R15[30] => Mux1.IN4
regupdate_R15[31] => Mux0.IN4
regupdate_R14[0] => Mux31.IN5
regupdate_R14[1] => Mux30.IN5
regupdate_R14[2] => Mux29.IN5
regupdate_R14[3] => Mux28.IN5
regupdate_R14[4] => Mux27.IN5
regupdate_R14[5] => Mux26.IN5
regupdate_R14[6] => Mux25.IN5
regupdate_R14[7] => Mux24.IN5
regupdate_R14[8] => Mux23.IN5
regupdate_R14[9] => Mux22.IN5
regupdate_R14[10] => Mux21.IN5
regupdate_R14[11] => Mux20.IN5
regupdate_R14[12] => Mux19.IN5
regupdate_R14[13] => Mux18.IN5
regupdate_R14[14] => Mux17.IN5
regupdate_R14[15] => Mux16.IN5
regupdate_R14[16] => Mux15.IN5
regupdate_R14[17] => Mux14.IN5
regupdate_R14[18] => Mux13.IN5
regupdate_R14[19] => Mux12.IN5
regupdate_R14[20] => Mux11.IN5
regupdate_R14[21] => Mux10.IN5
regupdate_R14[22] => Mux9.IN5
regupdate_R14[23] => Mux8.IN5
regupdate_R14[24] => Mux7.IN5
regupdate_R14[25] => Mux6.IN5
regupdate_R14[26] => Mux5.IN5
regupdate_R14[27] => Mux4.IN5
regupdate_R14[28] => Mux3.IN5
regupdate_R14[29] => Mux2.IN5
regupdate_R14[30] => Mux1.IN5
regupdate_R14[31] => Mux0.IN5
regupdate_R13[0] => Mux31.IN6
regupdate_R13[1] => Mux30.IN6
regupdate_R13[2] => Mux29.IN6
regupdate_R13[3] => Mux28.IN6
regupdate_R13[4] => Mux27.IN6
regupdate_R13[5] => Mux26.IN6
regupdate_R13[6] => Mux25.IN6
regupdate_R13[7] => Mux24.IN6
regupdate_R13[8] => Mux23.IN6
regupdate_R13[9] => Mux22.IN6
regupdate_R13[10] => Mux21.IN6
regupdate_R13[11] => Mux20.IN6
regupdate_R13[12] => Mux19.IN6
regupdate_R13[13] => Mux18.IN6
regupdate_R13[14] => Mux17.IN6
regupdate_R13[15] => Mux16.IN6
regupdate_R13[16] => Mux15.IN6
regupdate_R13[17] => Mux14.IN6
regupdate_R13[18] => Mux13.IN6
regupdate_R13[19] => Mux12.IN6
regupdate_R13[20] => Mux11.IN6
regupdate_R13[21] => Mux10.IN6
regupdate_R13[22] => Mux9.IN6
regupdate_R13[23] => Mux8.IN6
regupdate_R13[24] => Mux7.IN6
regupdate_R13[25] => Mux6.IN6
regupdate_R13[26] => Mux5.IN6
regupdate_R13[27] => Mux4.IN6
regupdate_R13[28] => Mux3.IN6
regupdate_R13[29] => Mux2.IN6
regupdate_R13[30] => Mux1.IN6
regupdate_R13[31] => Mux0.IN6
regupdate_R12[0] => Mux31.IN7
regupdate_R12[1] => Mux30.IN7
regupdate_R12[2] => Mux29.IN7
regupdate_R12[3] => Mux28.IN7
regupdate_R12[4] => Mux27.IN7
regupdate_R12[5] => Mux26.IN7
regupdate_R12[6] => Mux25.IN7
regupdate_R12[7] => Mux24.IN7
regupdate_R12[8] => Mux23.IN7
regupdate_R12[9] => Mux22.IN7
regupdate_R12[10] => Mux21.IN7
regupdate_R12[11] => Mux20.IN7
regupdate_R12[12] => Mux19.IN7
regupdate_R12[13] => Mux18.IN7
regupdate_R12[14] => Mux17.IN7
regupdate_R12[15] => Mux16.IN7
regupdate_R12[16] => Mux15.IN7
regupdate_R12[17] => Mux14.IN7
regupdate_R12[18] => Mux13.IN7
regupdate_R12[19] => Mux12.IN7
regupdate_R12[20] => Mux11.IN7
regupdate_R12[21] => Mux10.IN7
regupdate_R12[22] => Mux9.IN7
regupdate_R12[23] => Mux8.IN7
regupdate_R12[24] => Mux7.IN7
regupdate_R12[25] => Mux6.IN7
regupdate_R12[26] => Mux5.IN7
regupdate_R12[27] => Mux4.IN7
regupdate_R12[28] => Mux3.IN7
regupdate_R12[29] => Mux2.IN7
regupdate_R12[30] => Mux1.IN7
regupdate_R12[31] => Mux0.IN7
regupdate_R11[0] => Mux31.IN8
regupdate_R11[1] => Mux30.IN8
regupdate_R11[2] => Mux29.IN8
regupdate_R11[3] => Mux28.IN8
regupdate_R11[4] => Mux27.IN8
regupdate_R11[5] => Mux26.IN8
regupdate_R11[6] => Mux25.IN8
regupdate_R11[7] => Mux24.IN8
regupdate_R11[8] => Mux23.IN8
regupdate_R11[9] => Mux22.IN8
regupdate_R11[10] => Mux21.IN8
regupdate_R11[11] => Mux20.IN8
regupdate_R11[12] => Mux19.IN8
regupdate_R11[13] => Mux18.IN8
regupdate_R11[14] => Mux17.IN8
regupdate_R11[15] => Mux16.IN8
regupdate_R11[16] => Mux15.IN8
regupdate_R11[17] => Mux14.IN8
regupdate_R11[18] => Mux13.IN8
regupdate_R11[19] => Mux12.IN8
regupdate_R11[20] => Mux11.IN8
regupdate_R11[21] => Mux10.IN8
regupdate_R11[22] => Mux9.IN8
regupdate_R11[23] => Mux8.IN8
regupdate_R11[24] => Mux7.IN8
regupdate_R11[25] => Mux6.IN8
regupdate_R11[26] => Mux5.IN8
regupdate_R11[27] => Mux4.IN8
regupdate_R11[28] => Mux3.IN8
regupdate_R11[29] => Mux2.IN8
regupdate_R11[30] => Mux1.IN8
regupdate_R11[31] => Mux0.IN8
regupdate_R10[0] => Mux31.IN9
regupdate_R10[1] => Mux30.IN9
regupdate_R10[2] => Mux29.IN9
regupdate_R10[3] => Mux28.IN9
regupdate_R10[4] => Mux27.IN9
regupdate_R10[5] => Mux26.IN9
regupdate_R10[6] => Mux25.IN9
regupdate_R10[7] => Mux24.IN9
regupdate_R10[8] => Mux23.IN9
regupdate_R10[9] => Mux22.IN9
regupdate_R10[10] => Mux21.IN9
regupdate_R10[11] => Mux20.IN9
regupdate_R10[12] => Mux19.IN9
regupdate_R10[13] => Mux18.IN9
regupdate_R10[14] => Mux17.IN9
regupdate_R10[15] => Mux16.IN9
regupdate_R10[16] => Mux15.IN9
regupdate_R10[17] => Mux14.IN9
regupdate_R10[18] => Mux13.IN9
regupdate_R10[19] => Mux12.IN9
regupdate_R10[20] => Mux11.IN9
regupdate_R10[21] => Mux10.IN9
regupdate_R10[22] => Mux9.IN9
regupdate_R10[23] => Mux8.IN9
regupdate_R10[24] => Mux7.IN9
regupdate_R10[25] => Mux6.IN9
regupdate_R10[26] => Mux5.IN9
regupdate_R10[27] => Mux4.IN9
regupdate_R10[28] => Mux3.IN9
regupdate_R10[29] => Mux2.IN9
regupdate_R10[30] => Mux1.IN9
regupdate_R10[31] => Mux0.IN9
regupdate_R9[0] => Mux31.IN10
regupdate_R9[1] => Mux30.IN10
regupdate_R9[2] => Mux29.IN10
regupdate_R9[3] => Mux28.IN10
regupdate_R9[4] => Mux27.IN10
regupdate_R9[5] => Mux26.IN10
regupdate_R9[6] => Mux25.IN10
regupdate_R9[7] => Mux24.IN10
regupdate_R9[8] => Mux23.IN10
regupdate_R9[9] => Mux22.IN10
regupdate_R9[10] => Mux21.IN10
regupdate_R9[11] => Mux20.IN10
regupdate_R9[12] => Mux19.IN10
regupdate_R9[13] => Mux18.IN10
regupdate_R9[14] => Mux17.IN10
regupdate_R9[15] => Mux16.IN10
regupdate_R9[16] => Mux15.IN10
regupdate_R9[17] => Mux14.IN10
regupdate_R9[18] => Mux13.IN10
regupdate_R9[19] => Mux12.IN10
regupdate_R9[20] => Mux11.IN10
regupdate_R9[21] => Mux10.IN10
regupdate_R9[22] => Mux9.IN10
regupdate_R9[23] => Mux8.IN10
regupdate_R9[24] => Mux7.IN10
regupdate_R9[25] => Mux6.IN10
regupdate_R9[26] => Mux5.IN10
regupdate_R9[27] => Mux4.IN10
regupdate_R9[28] => Mux3.IN10
regupdate_R9[29] => Mux2.IN10
regupdate_R9[30] => Mux1.IN10
regupdate_R9[31] => Mux0.IN10
regupdate_R8[0] => Mux31.IN11
regupdate_R8[1] => Mux30.IN11
regupdate_R8[2] => Mux29.IN11
regupdate_R8[3] => Mux28.IN11
regupdate_R8[4] => Mux27.IN11
regupdate_R8[5] => Mux26.IN11
regupdate_R8[6] => Mux25.IN11
regupdate_R8[7] => Mux24.IN11
regupdate_R8[8] => Mux23.IN11
regupdate_R8[9] => Mux22.IN11
regupdate_R8[10] => Mux21.IN11
regupdate_R8[11] => Mux20.IN11
regupdate_R8[12] => Mux19.IN11
regupdate_R8[13] => Mux18.IN11
regupdate_R8[14] => Mux17.IN11
regupdate_R8[15] => Mux16.IN11
regupdate_R8[16] => Mux15.IN11
regupdate_R8[17] => Mux14.IN11
regupdate_R8[18] => Mux13.IN11
regupdate_R8[19] => Mux12.IN11
regupdate_R8[20] => Mux11.IN11
regupdate_R8[21] => Mux10.IN11
regupdate_R8[22] => Mux9.IN11
regupdate_R8[23] => Mux8.IN11
regupdate_R8[24] => Mux7.IN11
regupdate_R8[25] => Mux6.IN11
regupdate_R8[26] => Mux5.IN11
regupdate_R8[27] => Mux4.IN11
regupdate_R8[28] => Mux3.IN11
regupdate_R8[29] => Mux2.IN11
regupdate_R8[30] => Mux1.IN11
regupdate_R8[31] => Mux0.IN11
regupdate_R7[0] => Mux31.IN12
regupdate_R7[1] => Mux30.IN12
regupdate_R7[2] => Mux29.IN12
regupdate_R7[3] => Mux28.IN12
regupdate_R7[4] => Mux27.IN12
regupdate_R7[5] => Mux26.IN12
regupdate_R7[6] => Mux25.IN12
regupdate_R7[7] => Mux24.IN12
regupdate_R7[8] => Mux23.IN12
regupdate_R7[9] => Mux22.IN12
regupdate_R7[10] => Mux21.IN12
regupdate_R7[11] => Mux20.IN12
regupdate_R7[12] => Mux19.IN12
regupdate_R7[13] => Mux18.IN12
regupdate_R7[14] => Mux17.IN12
regupdate_R7[15] => Mux16.IN12
regupdate_R7[16] => Mux15.IN12
regupdate_R7[17] => Mux14.IN12
regupdate_R7[18] => Mux13.IN12
regupdate_R7[19] => Mux12.IN12
regupdate_R7[20] => Mux11.IN12
regupdate_R7[21] => Mux10.IN12
regupdate_R7[22] => Mux9.IN12
regupdate_R7[23] => Mux8.IN12
regupdate_R7[24] => Mux7.IN12
regupdate_R7[25] => Mux6.IN12
regupdate_R7[26] => Mux5.IN12
regupdate_R7[27] => Mux4.IN12
regupdate_R7[28] => Mux3.IN12
regupdate_R7[29] => Mux2.IN12
regupdate_R7[30] => Mux1.IN12
regupdate_R7[31] => Mux0.IN12
regupdate_R6[0] => Mux31.IN13
regupdate_R6[1] => Mux30.IN13
regupdate_R6[2] => Mux29.IN13
regupdate_R6[3] => Mux28.IN13
regupdate_R6[4] => Mux27.IN13
regupdate_R6[5] => Mux26.IN13
regupdate_R6[6] => Mux25.IN13
regupdate_R6[7] => Mux24.IN13
regupdate_R6[8] => Mux23.IN13
regupdate_R6[9] => Mux22.IN13
regupdate_R6[10] => Mux21.IN13
regupdate_R6[11] => Mux20.IN13
regupdate_R6[12] => Mux19.IN13
regupdate_R6[13] => Mux18.IN13
regupdate_R6[14] => Mux17.IN13
regupdate_R6[15] => Mux16.IN13
regupdate_R6[16] => Mux15.IN13
regupdate_R6[17] => Mux14.IN13
regupdate_R6[18] => Mux13.IN13
regupdate_R6[19] => Mux12.IN13
regupdate_R6[20] => Mux11.IN13
regupdate_R6[21] => Mux10.IN13
regupdate_R6[22] => Mux9.IN13
regupdate_R6[23] => Mux8.IN13
regupdate_R6[24] => Mux7.IN13
regupdate_R6[25] => Mux6.IN13
regupdate_R6[26] => Mux5.IN13
regupdate_R6[27] => Mux4.IN13
regupdate_R6[28] => Mux3.IN13
regupdate_R6[29] => Mux2.IN13
regupdate_R6[30] => Mux1.IN13
regupdate_R6[31] => Mux0.IN13
regupdate_R5[0] => Mux31.IN14
regupdate_R5[1] => Mux30.IN14
regupdate_R5[2] => Mux29.IN14
regupdate_R5[3] => Mux28.IN14
regupdate_R5[4] => Mux27.IN14
regupdate_R5[5] => Mux26.IN14
regupdate_R5[6] => Mux25.IN14
regupdate_R5[7] => Mux24.IN14
regupdate_R5[8] => Mux23.IN14
regupdate_R5[9] => Mux22.IN14
regupdate_R5[10] => Mux21.IN14
regupdate_R5[11] => Mux20.IN14
regupdate_R5[12] => Mux19.IN14
regupdate_R5[13] => Mux18.IN14
regupdate_R5[14] => Mux17.IN14
regupdate_R5[15] => Mux16.IN14
regupdate_R5[16] => Mux15.IN14
regupdate_R5[17] => Mux14.IN14
regupdate_R5[18] => Mux13.IN14
regupdate_R5[19] => Mux12.IN14
regupdate_R5[20] => Mux11.IN14
regupdate_R5[21] => Mux10.IN14
regupdate_R5[22] => Mux9.IN14
regupdate_R5[23] => Mux8.IN14
regupdate_R5[24] => Mux7.IN14
regupdate_R5[25] => Mux6.IN14
regupdate_R5[26] => Mux5.IN14
regupdate_R5[27] => Mux4.IN14
regupdate_R5[28] => Mux3.IN14
regupdate_R5[29] => Mux2.IN14
regupdate_R5[30] => Mux1.IN14
regupdate_R5[31] => Mux0.IN14
regupdate_R4[0] => Mux31.IN15
regupdate_R4[1] => Mux30.IN15
regupdate_R4[2] => Mux29.IN15
regupdate_R4[3] => Mux28.IN15
regupdate_R4[4] => Mux27.IN15
regupdate_R4[5] => Mux26.IN15
regupdate_R4[6] => Mux25.IN15
regupdate_R4[7] => Mux24.IN15
regupdate_R4[8] => Mux23.IN15
regupdate_R4[9] => Mux22.IN15
regupdate_R4[10] => Mux21.IN15
regupdate_R4[11] => Mux20.IN15
regupdate_R4[12] => Mux19.IN15
regupdate_R4[13] => Mux18.IN15
regupdate_R4[14] => Mux17.IN15
regupdate_R4[15] => Mux16.IN15
regupdate_R4[16] => Mux15.IN15
regupdate_R4[17] => Mux14.IN15
regupdate_R4[18] => Mux13.IN15
regupdate_R4[19] => Mux12.IN15
regupdate_R4[20] => Mux11.IN15
regupdate_R4[21] => Mux10.IN15
regupdate_R4[22] => Mux9.IN15
regupdate_R4[23] => Mux8.IN15
regupdate_R4[24] => Mux7.IN15
regupdate_R4[25] => Mux6.IN15
regupdate_R4[26] => Mux5.IN15
regupdate_R4[27] => Mux4.IN15
regupdate_R4[28] => Mux3.IN15
regupdate_R4[29] => Mux2.IN15
regupdate_R4[30] => Mux1.IN15
regupdate_R4[31] => Mux0.IN15
regupdate_R3[0] => Mux31.IN16
regupdate_R3[1] => Mux30.IN16
regupdate_R3[2] => Mux29.IN16
regupdate_R3[3] => Mux28.IN16
regupdate_R3[4] => Mux27.IN16
regupdate_R3[5] => Mux26.IN16
regupdate_R3[6] => Mux25.IN16
regupdate_R3[7] => Mux24.IN16
regupdate_R3[8] => Mux23.IN16
regupdate_R3[9] => Mux22.IN16
regupdate_R3[10] => Mux21.IN16
regupdate_R3[11] => Mux20.IN16
regupdate_R3[12] => Mux19.IN16
regupdate_R3[13] => Mux18.IN16
regupdate_R3[14] => Mux17.IN16
regupdate_R3[15] => Mux16.IN16
regupdate_R3[16] => Mux15.IN16
regupdate_R3[17] => Mux14.IN16
regupdate_R3[18] => Mux13.IN16
regupdate_R3[19] => Mux12.IN16
regupdate_R3[20] => Mux11.IN16
regupdate_R3[21] => Mux10.IN16
regupdate_R3[22] => Mux9.IN16
regupdate_R3[23] => Mux8.IN16
regupdate_R3[24] => Mux7.IN16
regupdate_R3[25] => Mux6.IN16
regupdate_R3[26] => Mux5.IN16
regupdate_R3[27] => Mux4.IN16
regupdate_R3[28] => Mux3.IN16
regupdate_R3[29] => Mux2.IN16
regupdate_R3[30] => Mux1.IN16
regupdate_R3[31] => Mux0.IN16
regupdate_R2[0] => Mux31.IN17
regupdate_R2[1] => Mux30.IN17
regupdate_R2[2] => Mux29.IN17
regupdate_R2[3] => Mux28.IN17
regupdate_R2[4] => Mux27.IN17
regupdate_R2[5] => Mux26.IN17
regupdate_R2[6] => Mux25.IN17
regupdate_R2[7] => Mux24.IN17
regupdate_R2[8] => Mux23.IN17
regupdate_R2[9] => Mux22.IN17
regupdate_R2[10] => Mux21.IN17
regupdate_R2[11] => Mux20.IN17
regupdate_R2[12] => Mux19.IN17
regupdate_R2[13] => Mux18.IN17
regupdate_R2[14] => Mux17.IN17
regupdate_R2[15] => Mux16.IN17
regupdate_R2[16] => Mux15.IN17
regupdate_R2[17] => Mux14.IN17
regupdate_R2[18] => Mux13.IN17
regupdate_R2[19] => Mux12.IN17
regupdate_R2[20] => Mux11.IN17
regupdate_R2[21] => Mux10.IN17
regupdate_R2[22] => Mux9.IN17
regupdate_R2[23] => Mux8.IN17
regupdate_R2[24] => Mux7.IN17
regupdate_R2[25] => Mux6.IN17
regupdate_R2[26] => Mux5.IN17
regupdate_R2[27] => Mux4.IN17
regupdate_R2[28] => Mux3.IN17
regupdate_R2[29] => Mux2.IN17
regupdate_R2[30] => Mux1.IN17
regupdate_R2[31] => Mux0.IN17
regupdate_R1[0] => Mux31.IN18
regupdate_R1[1] => Mux30.IN18
regupdate_R1[2] => Mux29.IN18
regupdate_R1[3] => Mux28.IN18
regupdate_R1[4] => Mux27.IN18
regupdate_R1[5] => Mux26.IN18
regupdate_R1[6] => Mux25.IN18
regupdate_R1[7] => Mux24.IN18
regupdate_R1[8] => Mux23.IN18
regupdate_R1[9] => Mux22.IN18
regupdate_R1[10] => Mux21.IN18
regupdate_R1[11] => Mux20.IN18
regupdate_R1[12] => Mux19.IN18
regupdate_R1[13] => Mux18.IN18
regupdate_R1[14] => Mux17.IN18
regupdate_R1[15] => Mux16.IN18
regupdate_R1[16] => Mux15.IN18
regupdate_R1[17] => Mux14.IN18
regupdate_R1[18] => Mux13.IN18
regupdate_R1[19] => Mux12.IN18
regupdate_R1[20] => Mux11.IN18
regupdate_R1[21] => Mux10.IN18
regupdate_R1[22] => Mux9.IN18
regupdate_R1[23] => Mux8.IN18
regupdate_R1[24] => Mux7.IN18
regupdate_R1[25] => Mux6.IN18
regupdate_R1[26] => Mux5.IN18
regupdate_R1[27] => Mux4.IN18
regupdate_R1[28] => Mux3.IN18
regupdate_R1[29] => Mux2.IN18
regupdate_R1[30] => Mux1.IN18
regupdate_R1[31] => Mux0.IN18
regupdate_R0[0] => Mux31.IN19
regupdate_R0[1] => Mux30.IN19
regupdate_R0[2] => Mux29.IN19
regupdate_R0[3] => Mux28.IN19
regupdate_R0[4] => Mux27.IN19
regupdate_R0[5] => Mux26.IN19
regupdate_R0[6] => Mux25.IN19
regupdate_R0[7] => Mux24.IN19
regupdate_R0[8] => Mux23.IN19
regupdate_R0[9] => Mux22.IN19
regupdate_R0[10] => Mux21.IN19
regupdate_R0[11] => Mux20.IN19
regupdate_R0[12] => Mux19.IN19
regupdate_R0[13] => Mux18.IN19
regupdate_R0[14] => Mux17.IN19
regupdate_R0[15] => Mux16.IN19
regupdate_R0[16] => Mux15.IN19
regupdate_R0[17] => Mux14.IN19
regupdate_R0[18] => Mux13.IN19
regupdate_R0[19] => Mux12.IN19
regupdate_R0[20] => Mux11.IN19
regupdate_R0[21] => Mux10.IN19
regupdate_R0[22] => Mux9.IN19
regupdate_R0[23] => Mux8.IN19
regupdate_R0[24] => Mux7.IN19
regupdate_R0[25] => Mux6.IN19
regupdate_R0[26] => Mux5.IN19
regupdate_R0[27] => Mux4.IN19
regupdate_R0[28] => Mux3.IN19
regupdate_R0[29] => Mux2.IN19
regupdate_R0[30] => Mux1.IN19
regupdate_R0[31] => Mux0.IN19
readData[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
readData[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
readData[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
readData[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
readData[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
readData[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
readData[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
readData[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
readData[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
readData[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
readData[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
readData[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
readData[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
readData[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
readData[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
readData[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
readData[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
readData[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
readData[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
readData[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
readData[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
readData[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
readData[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
readData[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
readData[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
readData[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
readData[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
readData[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
readData[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
readData[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
readData[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
readData[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reset => ~NO_FANOUT~
clk => ~NO_FANOUT~


|cpu|registerFile:reg_file|readData:readDataTwo
readRegister[0] => Mux0.IN3
readRegister[0] => Mux1.IN3
readRegister[0] => Mux2.IN3
readRegister[0] => Mux3.IN3
readRegister[0] => Mux4.IN3
readRegister[0] => Mux5.IN3
readRegister[0] => Mux6.IN3
readRegister[0] => Mux7.IN3
readRegister[0] => Mux8.IN3
readRegister[0] => Mux9.IN3
readRegister[0] => Mux10.IN3
readRegister[0] => Mux11.IN3
readRegister[0] => Mux12.IN3
readRegister[0] => Mux13.IN3
readRegister[0] => Mux14.IN3
readRegister[0] => Mux15.IN3
readRegister[0] => Mux16.IN3
readRegister[0] => Mux17.IN3
readRegister[0] => Mux18.IN3
readRegister[0] => Mux19.IN3
readRegister[0] => Mux20.IN3
readRegister[0] => Mux21.IN3
readRegister[0] => Mux22.IN3
readRegister[0] => Mux23.IN3
readRegister[0] => Mux24.IN3
readRegister[0] => Mux25.IN3
readRegister[0] => Mux26.IN3
readRegister[0] => Mux27.IN3
readRegister[0] => Mux28.IN3
readRegister[0] => Mux29.IN3
readRegister[0] => Mux30.IN3
readRegister[0] => Mux31.IN3
readRegister[1] => Mux0.IN2
readRegister[1] => Mux1.IN2
readRegister[1] => Mux2.IN2
readRegister[1] => Mux3.IN2
readRegister[1] => Mux4.IN2
readRegister[1] => Mux5.IN2
readRegister[1] => Mux6.IN2
readRegister[1] => Mux7.IN2
readRegister[1] => Mux8.IN2
readRegister[1] => Mux9.IN2
readRegister[1] => Mux10.IN2
readRegister[1] => Mux11.IN2
readRegister[1] => Mux12.IN2
readRegister[1] => Mux13.IN2
readRegister[1] => Mux14.IN2
readRegister[1] => Mux15.IN2
readRegister[1] => Mux16.IN2
readRegister[1] => Mux17.IN2
readRegister[1] => Mux18.IN2
readRegister[1] => Mux19.IN2
readRegister[1] => Mux20.IN2
readRegister[1] => Mux21.IN2
readRegister[1] => Mux22.IN2
readRegister[1] => Mux23.IN2
readRegister[1] => Mux24.IN2
readRegister[1] => Mux25.IN2
readRegister[1] => Mux26.IN2
readRegister[1] => Mux27.IN2
readRegister[1] => Mux28.IN2
readRegister[1] => Mux29.IN2
readRegister[1] => Mux30.IN2
readRegister[1] => Mux31.IN2
readRegister[2] => Mux0.IN1
readRegister[2] => Mux1.IN1
readRegister[2] => Mux2.IN1
readRegister[2] => Mux3.IN1
readRegister[2] => Mux4.IN1
readRegister[2] => Mux5.IN1
readRegister[2] => Mux6.IN1
readRegister[2] => Mux7.IN1
readRegister[2] => Mux8.IN1
readRegister[2] => Mux9.IN1
readRegister[2] => Mux10.IN1
readRegister[2] => Mux11.IN1
readRegister[2] => Mux12.IN1
readRegister[2] => Mux13.IN1
readRegister[2] => Mux14.IN1
readRegister[2] => Mux15.IN1
readRegister[2] => Mux16.IN1
readRegister[2] => Mux17.IN1
readRegister[2] => Mux18.IN1
readRegister[2] => Mux19.IN1
readRegister[2] => Mux20.IN1
readRegister[2] => Mux21.IN1
readRegister[2] => Mux22.IN1
readRegister[2] => Mux23.IN1
readRegister[2] => Mux24.IN1
readRegister[2] => Mux25.IN1
readRegister[2] => Mux26.IN1
readRegister[2] => Mux27.IN1
readRegister[2] => Mux28.IN1
readRegister[2] => Mux29.IN1
readRegister[2] => Mux30.IN1
readRegister[2] => Mux31.IN1
readRegister[3] => Mux0.IN0
readRegister[3] => Mux1.IN0
readRegister[3] => Mux2.IN0
readRegister[3] => Mux3.IN0
readRegister[3] => Mux4.IN0
readRegister[3] => Mux5.IN0
readRegister[3] => Mux6.IN0
readRegister[3] => Mux7.IN0
readRegister[3] => Mux8.IN0
readRegister[3] => Mux9.IN0
readRegister[3] => Mux10.IN0
readRegister[3] => Mux11.IN0
readRegister[3] => Mux12.IN0
readRegister[3] => Mux13.IN0
readRegister[3] => Mux14.IN0
readRegister[3] => Mux15.IN0
readRegister[3] => Mux16.IN0
readRegister[3] => Mux17.IN0
readRegister[3] => Mux18.IN0
readRegister[3] => Mux19.IN0
readRegister[3] => Mux20.IN0
readRegister[3] => Mux21.IN0
readRegister[3] => Mux22.IN0
readRegister[3] => Mux23.IN0
readRegister[3] => Mux24.IN0
readRegister[3] => Mux25.IN0
readRegister[3] => Mux26.IN0
readRegister[3] => Mux27.IN0
readRegister[3] => Mux28.IN0
readRegister[3] => Mux29.IN0
readRegister[3] => Mux30.IN0
readRegister[3] => Mux31.IN0
regupdate_R15[0] => Mux31.IN4
regupdate_R15[1] => Mux30.IN4
regupdate_R15[2] => Mux29.IN4
regupdate_R15[3] => Mux28.IN4
regupdate_R15[4] => Mux27.IN4
regupdate_R15[5] => Mux26.IN4
regupdate_R15[6] => Mux25.IN4
regupdate_R15[7] => Mux24.IN4
regupdate_R15[8] => Mux23.IN4
regupdate_R15[9] => Mux22.IN4
regupdate_R15[10] => Mux21.IN4
regupdate_R15[11] => Mux20.IN4
regupdate_R15[12] => Mux19.IN4
regupdate_R15[13] => Mux18.IN4
regupdate_R15[14] => Mux17.IN4
regupdate_R15[15] => Mux16.IN4
regupdate_R15[16] => Mux15.IN4
regupdate_R15[17] => Mux14.IN4
regupdate_R15[18] => Mux13.IN4
regupdate_R15[19] => Mux12.IN4
regupdate_R15[20] => Mux11.IN4
regupdate_R15[21] => Mux10.IN4
regupdate_R15[22] => Mux9.IN4
regupdate_R15[23] => Mux8.IN4
regupdate_R15[24] => Mux7.IN4
regupdate_R15[25] => Mux6.IN4
regupdate_R15[26] => Mux5.IN4
regupdate_R15[27] => Mux4.IN4
regupdate_R15[28] => Mux3.IN4
regupdate_R15[29] => Mux2.IN4
regupdate_R15[30] => Mux1.IN4
regupdate_R15[31] => Mux0.IN4
regupdate_R14[0] => Mux31.IN5
regupdate_R14[1] => Mux30.IN5
regupdate_R14[2] => Mux29.IN5
regupdate_R14[3] => Mux28.IN5
regupdate_R14[4] => Mux27.IN5
regupdate_R14[5] => Mux26.IN5
regupdate_R14[6] => Mux25.IN5
regupdate_R14[7] => Mux24.IN5
regupdate_R14[8] => Mux23.IN5
regupdate_R14[9] => Mux22.IN5
regupdate_R14[10] => Mux21.IN5
regupdate_R14[11] => Mux20.IN5
regupdate_R14[12] => Mux19.IN5
regupdate_R14[13] => Mux18.IN5
regupdate_R14[14] => Mux17.IN5
regupdate_R14[15] => Mux16.IN5
regupdate_R14[16] => Mux15.IN5
regupdate_R14[17] => Mux14.IN5
regupdate_R14[18] => Mux13.IN5
regupdate_R14[19] => Mux12.IN5
regupdate_R14[20] => Mux11.IN5
regupdate_R14[21] => Mux10.IN5
regupdate_R14[22] => Mux9.IN5
regupdate_R14[23] => Mux8.IN5
regupdate_R14[24] => Mux7.IN5
regupdate_R14[25] => Mux6.IN5
regupdate_R14[26] => Mux5.IN5
regupdate_R14[27] => Mux4.IN5
regupdate_R14[28] => Mux3.IN5
regupdate_R14[29] => Mux2.IN5
regupdate_R14[30] => Mux1.IN5
regupdate_R14[31] => Mux0.IN5
regupdate_R13[0] => Mux31.IN6
regupdate_R13[1] => Mux30.IN6
regupdate_R13[2] => Mux29.IN6
regupdate_R13[3] => Mux28.IN6
regupdate_R13[4] => Mux27.IN6
regupdate_R13[5] => Mux26.IN6
regupdate_R13[6] => Mux25.IN6
regupdate_R13[7] => Mux24.IN6
regupdate_R13[8] => Mux23.IN6
regupdate_R13[9] => Mux22.IN6
regupdate_R13[10] => Mux21.IN6
regupdate_R13[11] => Mux20.IN6
regupdate_R13[12] => Mux19.IN6
regupdate_R13[13] => Mux18.IN6
regupdate_R13[14] => Mux17.IN6
regupdate_R13[15] => Mux16.IN6
regupdate_R13[16] => Mux15.IN6
regupdate_R13[17] => Mux14.IN6
regupdate_R13[18] => Mux13.IN6
regupdate_R13[19] => Mux12.IN6
regupdate_R13[20] => Mux11.IN6
regupdate_R13[21] => Mux10.IN6
regupdate_R13[22] => Mux9.IN6
regupdate_R13[23] => Mux8.IN6
regupdate_R13[24] => Mux7.IN6
regupdate_R13[25] => Mux6.IN6
regupdate_R13[26] => Mux5.IN6
regupdate_R13[27] => Mux4.IN6
regupdate_R13[28] => Mux3.IN6
regupdate_R13[29] => Mux2.IN6
regupdate_R13[30] => Mux1.IN6
regupdate_R13[31] => Mux0.IN6
regupdate_R12[0] => Mux31.IN7
regupdate_R12[1] => Mux30.IN7
regupdate_R12[2] => Mux29.IN7
regupdate_R12[3] => Mux28.IN7
regupdate_R12[4] => Mux27.IN7
regupdate_R12[5] => Mux26.IN7
regupdate_R12[6] => Mux25.IN7
regupdate_R12[7] => Mux24.IN7
regupdate_R12[8] => Mux23.IN7
regupdate_R12[9] => Mux22.IN7
regupdate_R12[10] => Mux21.IN7
regupdate_R12[11] => Mux20.IN7
regupdate_R12[12] => Mux19.IN7
regupdate_R12[13] => Mux18.IN7
regupdate_R12[14] => Mux17.IN7
regupdate_R12[15] => Mux16.IN7
regupdate_R12[16] => Mux15.IN7
regupdate_R12[17] => Mux14.IN7
regupdate_R12[18] => Mux13.IN7
regupdate_R12[19] => Mux12.IN7
regupdate_R12[20] => Mux11.IN7
regupdate_R12[21] => Mux10.IN7
regupdate_R12[22] => Mux9.IN7
regupdate_R12[23] => Mux8.IN7
regupdate_R12[24] => Mux7.IN7
regupdate_R12[25] => Mux6.IN7
regupdate_R12[26] => Mux5.IN7
regupdate_R12[27] => Mux4.IN7
regupdate_R12[28] => Mux3.IN7
regupdate_R12[29] => Mux2.IN7
regupdate_R12[30] => Mux1.IN7
regupdate_R12[31] => Mux0.IN7
regupdate_R11[0] => Mux31.IN8
regupdate_R11[1] => Mux30.IN8
regupdate_R11[2] => Mux29.IN8
regupdate_R11[3] => Mux28.IN8
regupdate_R11[4] => Mux27.IN8
regupdate_R11[5] => Mux26.IN8
regupdate_R11[6] => Mux25.IN8
regupdate_R11[7] => Mux24.IN8
regupdate_R11[8] => Mux23.IN8
regupdate_R11[9] => Mux22.IN8
regupdate_R11[10] => Mux21.IN8
regupdate_R11[11] => Mux20.IN8
regupdate_R11[12] => Mux19.IN8
regupdate_R11[13] => Mux18.IN8
regupdate_R11[14] => Mux17.IN8
regupdate_R11[15] => Mux16.IN8
regupdate_R11[16] => Mux15.IN8
regupdate_R11[17] => Mux14.IN8
regupdate_R11[18] => Mux13.IN8
regupdate_R11[19] => Mux12.IN8
regupdate_R11[20] => Mux11.IN8
regupdate_R11[21] => Mux10.IN8
regupdate_R11[22] => Mux9.IN8
regupdate_R11[23] => Mux8.IN8
regupdate_R11[24] => Mux7.IN8
regupdate_R11[25] => Mux6.IN8
regupdate_R11[26] => Mux5.IN8
regupdate_R11[27] => Mux4.IN8
regupdate_R11[28] => Mux3.IN8
regupdate_R11[29] => Mux2.IN8
regupdate_R11[30] => Mux1.IN8
regupdate_R11[31] => Mux0.IN8
regupdate_R10[0] => Mux31.IN9
regupdate_R10[1] => Mux30.IN9
regupdate_R10[2] => Mux29.IN9
regupdate_R10[3] => Mux28.IN9
regupdate_R10[4] => Mux27.IN9
regupdate_R10[5] => Mux26.IN9
regupdate_R10[6] => Mux25.IN9
regupdate_R10[7] => Mux24.IN9
regupdate_R10[8] => Mux23.IN9
regupdate_R10[9] => Mux22.IN9
regupdate_R10[10] => Mux21.IN9
regupdate_R10[11] => Mux20.IN9
regupdate_R10[12] => Mux19.IN9
regupdate_R10[13] => Mux18.IN9
regupdate_R10[14] => Mux17.IN9
regupdate_R10[15] => Mux16.IN9
regupdate_R10[16] => Mux15.IN9
regupdate_R10[17] => Mux14.IN9
regupdate_R10[18] => Mux13.IN9
regupdate_R10[19] => Mux12.IN9
regupdate_R10[20] => Mux11.IN9
regupdate_R10[21] => Mux10.IN9
regupdate_R10[22] => Mux9.IN9
regupdate_R10[23] => Mux8.IN9
regupdate_R10[24] => Mux7.IN9
regupdate_R10[25] => Mux6.IN9
regupdate_R10[26] => Mux5.IN9
regupdate_R10[27] => Mux4.IN9
regupdate_R10[28] => Mux3.IN9
regupdate_R10[29] => Mux2.IN9
regupdate_R10[30] => Mux1.IN9
regupdate_R10[31] => Mux0.IN9
regupdate_R9[0] => Mux31.IN10
regupdate_R9[1] => Mux30.IN10
regupdate_R9[2] => Mux29.IN10
regupdate_R9[3] => Mux28.IN10
regupdate_R9[4] => Mux27.IN10
regupdate_R9[5] => Mux26.IN10
regupdate_R9[6] => Mux25.IN10
regupdate_R9[7] => Mux24.IN10
regupdate_R9[8] => Mux23.IN10
regupdate_R9[9] => Mux22.IN10
regupdate_R9[10] => Mux21.IN10
regupdate_R9[11] => Mux20.IN10
regupdate_R9[12] => Mux19.IN10
regupdate_R9[13] => Mux18.IN10
regupdate_R9[14] => Mux17.IN10
regupdate_R9[15] => Mux16.IN10
regupdate_R9[16] => Mux15.IN10
regupdate_R9[17] => Mux14.IN10
regupdate_R9[18] => Mux13.IN10
regupdate_R9[19] => Mux12.IN10
regupdate_R9[20] => Mux11.IN10
regupdate_R9[21] => Mux10.IN10
regupdate_R9[22] => Mux9.IN10
regupdate_R9[23] => Mux8.IN10
regupdate_R9[24] => Mux7.IN10
regupdate_R9[25] => Mux6.IN10
regupdate_R9[26] => Mux5.IN10
regupdate_R9[27] => Mux4.IN10
regupdate_R9[28] => Mux3.IN10
regupdate_R9[29] => Mux2.IN10
regupdate_R9[30] => Mux1.IN10
regupdate_R9[31] => Mux0.IN10
regupdate_R8[0] => Mux31.IN11
regupdate_R8[1] => Mux30.IN11
regupdate_R8[2] => Mux29.IN11
regupdate_R8[3] => Mux28.IN11
regupdate_R8[4] => Mux27.IN11
regupdate_R8[5] => Mux26.IN11
regupdate_R8[6] => Mux25.IN11
regupdate_R8[7] => Mux24.IN11
regupdate_R8[8] => Mux23.IN11
regupdate_R8[9] => Mux22.IN11
regupdate_R8[10] => Mux21.IN11
regupdate_R8[11] => Mux20.IN11
regupdate_R8[12] => Mux19.IN11
regupdate_R8[13] => Mux18.IN11
regupdate_R8[14] => Mux17.IN11
regupdate_R8[15] => Mux16.IN11
regupdate_R8[16] => Mux15.IN11
regupdate_R8[17] => Mux14.IN11
regupdate_R8[18] => Mux13.IN11
regupdate_R8[19] => Mux12.IN11
regupdate_R8[20] => Mux11.IN11
regupdate_R8[21] => Mux10.IN11
regupdate_R8[22] => Mux9.IN11
regupdate_R8[23] => Mux8.IN11
regupdate_R8[24] => Mux7.IN11
regupdate_R8[25] => Mux6.IN11
regupdate_R8[26] => Mux5.IN11
regupdate_R8[27] => Mux4.IN11
regupdate_R8[28] => Mux3.IN11
regupdate_R8[29] => Mux2.IN11
regupdate_R8[30] => Mux1.IN11
regupdate_R8[31] => Mux0.IN11
regupdate_R7[0] => Mux31.IN12
regupdate_R7[1] => Mux30.IN12
regupdate_R7[2] => Mux29.IN12
regupdate_R7[3] => Mux28.IN12
regupdate_R7[4] => Mux27.IN12
regupdate_R7[5] => Mux26.IN12
regupdate_R7[6] => Mux25.IN12
regupdate_R7[7] => Mux24.IN12
regupdate_R7[8] => Mux23.IN12
regupdate_R7[9] => Mux22.IN12
regupdate_R7[10] => Mux21.IN12
regupdate_R7[11] => Mux20.IN12
regupdate_R7[12] => Mux19.IN12
regupdate_R7[13] => Mux18.IN12
regupdate_R7[14] => Mux17.IN12
regupdate_R7[15] => Mux16.IN12
regupdate_R7[16] => Mux15.IN12
regupdate_R7[17] => Mux14.IN12
regupdate_R7[18] => Mux13.IN12
regupdate_R7[19] => Mux12.IN12
regupdate_R7[20] => Mux11.IN12
regupdate_R7[21] => Mux10.IN12
regupdate_R7[22] => Mux9.IN12
regupdate_R7[23] => Mux8.IN12
regupdate_R7[24] => Mux7.IN12
regupdate_R7[25] => Mux6.IN12
regupdate_R7[26] => Mux5.IN12
regupdate_R7[27] => Mux4.IN12
regupdate_R7[28] => Mux3.IN12
regupdate_R7[29] => Mux2.IN12
regupdate_R7[30] => Mux1.IN12
regupdate_R7[31] => Mux0.IN12
regupdate_R6[0] => Mux31.IN13
regupdate_R6[1] => Mux30.IN13
regupdate_R6[2] => Mux29.IN13
regupdate_R6[3] => Mux28.IN13
regupdate_R6[4] => Mux27.IN13
regupdate_R6[5] => Mux26.IN13
regupdate_R6[6] => Mux25.IN13
regupdate_R6[7] => Mux24.IN13
regupdate_R6[8] => Mux23.IN13
regupdate_R6[9] => Mux22.IN13
regupdate_R6[10] => Mux21.IN13
regupdate_R6[11] => Mux20.IN13
regupdate_R6[12] => Mux19.IN13
regupdate_R6[13] => Mux18.IN13
regupdate_R6[14] => Mux17.IN13
regupdate_R6[15] => Mux16.IN13
regupdate_R6[16] => Mux15.IN13
regupdate_R6[17] => Mux14.IN13
regupdate_R6[18] => Mux13.IN13
regupdate_R6[19] => Mux12.IN13
regupdate_R6[20] => Mux11.IN13
regupdate_R6[21] => Mux10.IN13
regupdate_R6[22] => Mux9.IN13
regupdate_R6[23] => Mux8.IN13
regupdate_R6[24] => Mux7.IN13
regupdate_R6[25] => Mux6.IN13
regupdate_R6[26] => Mux5.IN13
regupdate_R6[27] => Mux4.IN13
regupdate_R6[28] => Mux3.IN13
regupdate_R6[29] => Mux2.IN13
regupdate_R6[30] => Mux1.IN13
regupdate_R6[31] => Mux0.IN13
regupdate_R5[0] => Mux31.IN14
regupdate_R5[1] => Mux30.IN14
regupdate_R5[2] => Mux29.IN14
regupdate_R5[3] => Mux28.IN14
regupdate_R5[4] => Mux27.IN14
regupdate_R5[5] => Mux26.IN14
regupdate_R5[6] => Mux25.IN14
regupdate_R5[7] => Mux24.IN14
regupdate_R5[8] => Mux23.IN14
regupdate_R5[9] => Mux22.IN14
regupdate_R5[10] => Mux21.IN14
regupdate_R5[11] => Mux20.IN14
regupdate_R5[12] => Mux19.IN14
regupdate_R5[13] => Mux18.IN14
regupdate_R5[14] => Mux17.IN14
regupdate_R5[15] => Mux16.IN14
regupdate_R5[16] => Mux15.IN14
regupdate_R5[17] => Mux14.IN14
regupdate_R5[18] => Mux13.IN14
regupdate_R5[19] => Mux12.IN14
regupdate_R5[20] => Mux11.IN14
regupdate_R5[21] => Mux10.IN14
regupdate_R5[22] => Mux9.IN14
regupdate_R5[23] => Mux8.IN14
regupdate_R5[24] => Mux7.IN14
regupdate_R5[25] => Mux6.IN14
regupdate_R5[26] => Mux5.IN14
regupdate_R5[27] => Mux4.IN14
regupdate_R5[28] => Mux3.IN14
regupdate_R5[29] => Mux2.IN14
regupdate_R5[30] => Mux1.IN14
regupdate_R5[31] => Mux0.IN14
regupdate_R4[0] => Mux31.IN15
regupdate_R4[1] => Mux30.IN15
regupdate_R4[2] => Mux29.IN15
regupdate_R4[3] => Mux28.IN15
regupdate_R4[4] => Mux27.IN15
regupdate_R4[5] => Mux26.IN15
regupdate_R4[6] => Mux25.IN15
regupdate_R4[7] => Mux24.IN15
regupdate_R4[8] => Mux23.IN15
regupdate_R4[9] => Mux22.IN15
regupdate_R4[10] => Mux21.IN15
regupdate_R4[11] => Mux20.IN15
regupdate_R4[12] => Mux19.IN15
regupdate_R4[13] => Mux18.IN15
regupdate_R4[14] => Mux17.IN15
regupdate_R4[15] => Mux16.IN15
regupdate_R4[16] => Mux15.IN15
regupdate_R4[17] => Mux14.IN15
regupdate_R4[18] => Mux13.IN15
regupdate_R4[19] => Mux12.IN15
regupdate_R4[20] => Mux11.IN15
regupdate_R4[21] => Mux10.IN15
regupdate_R4[22] => Mux9.IN15
regupdate_R4[23] => Mux8.IN15
regupdate_R4[24] => Mux7.IN15
regupdate_R4[25] => Mux6.IN15
regupdate_R4[26] => Mux5.IN15
regupdate_R4[27] => Mux4.IN15
regupdate_R4[28] => Mux3.IN15
regupdate_R4[29] => Mux2.IN15
regupdate_R4[30] => Mux1.IN15
regupdate_R4[31] => Mux0.IN15
regupdate_R3[0] => Mux31.IN16
regupdate_R3[1] => Mux30.IN16
regupdate_R3[2] => Mux29.IN16
regupdate_R3[3] => Mux28.IN16
regupdate_R3[4] => Mux27.IN16
regupdate_R3[5] => Mux26.IN16
regupdate_R3[6] => Mux25.IN16
regupdate_R3[7] => Mux24.IN16
regupdate_R3[8] => Mux23.IN16
regupdate_R3[9] => Mux22.IN16
regupdate_R3[10] => Mux21.IN16
regupdate_R3[11] => Mux20.IN16
regupdate_R3[12] => Mux19.IN16
regupdate_R3[13] => Mux18.IN16
regupdate_R3[14] => Mux17.IN16
regupdate_R3[15] => Mux16.IN16
regupdate_R3[16] => Mux15.IN16
regupdate_R3[17] => Mux14.IN16
regupdate_R3[18] => Mux13.IN16
regupdate_R3[19] => Mux12.IN16
regupdate_R3[20] => Mux11.IN16
regupdate_R3[21] => Mux10.IN16
regupdate_R3[22] => Mux9.IN16
regupdate_R3[23] => Mux8.IN16
regupdate_R3[24] => Mux7.IN16
regupdate_R3[25] => Mux6.IN16
regupdate_R3[26] => Mux5.IN16
regupdate_R3[27] => Mux4.IN16
regupdate_R3[28] => Mux3.IN16
regupdate_R3[29] => Mux2.IN16
regupdate_R3[30] => Mux1.IN16
regupdate_R3[31] => Mux0.IN16
regupdate_R2[0] => Mux31.IN17
regupdate_R2[1] => Mux30.IN17
regupdate_R2[2] => Mux29.IN17
regupdate_R2[3] => Mux28.IN17
regupdate_R2[4] => Mux27.IN17
regupdate_R2[5] => Mux26.IN17
regupdate_R2[6] => Mux25.IN17
regupdate_R2[7] => Mux24.IN17
regupdate_R2[8] => Mux23.IN17
regupdate_R2[9] => Mux22.IN17
regupdate_R2[10] => Mux21.IN17
regupdate_R2[11] => Mux20.IN17
regupdate_R2[12] => Mux19.IN17
regupdate_R2[13] => Mux18.IN17
regupdate_R2[14] => Mux17.IN17
regupdate_R2[15] => Mux16.IN17
regupdate_R2[16] => Mux15.IN17
regupdate_R2[17] => Mux14.IN17
regupdate_R2[18] => Mux13.IN17
regupdate_R2[19] => Mux12.IN17
regupdate_R2[20] => Mux11.IN17
regupdate_R2[21] => Mux10.IN17
regupdate_R2[22] => Mux9.IN17
regupdate_R2[23] => Mux8.IN17
regupdate_R2[24] => Mux7.IN17
regupdate_R2[25] => Mux6.IN17
regupdate_R2[26] => Mux5.IN17
regupdate_R2[27] => Mux4.IN17
regupdate_R2[28] => Mux3.IN17
regupdate_R2[29] => Mux2.IN17
regupdate_R2[30] => Mux1.IN17
regupdate_R2[31] => Mux0.IN17
regupdate_R1[0] => Mux31.IN18
regupdate_R1[1] => Mux30.IN18
regupdate_R1[2] => Mux29.IN18
regupdate_R1[3] => Mux28.IN18
regupdate_R1[4] => Mux27.IN18
regupdate_R1[5] => Mux26.IN18
regupdate_R1[6] => Mux25.IN18
regupdate_R1[7] => Mux24.IN18
regupdate_R1[8] => Mux23.IN18
regupdate_R1[9] => Mux22.IN18
regupdate_R1[10] => Mux21.IN18
regupdate_R1[11] => Mux20.IN18
regupdate_R1[12] => Mux19.IN18
regupdate_R1[13] => Mux18.IN18
regupdate_R1[14] => Mux17.IN18
regupdate_R1[15] => Mux16.IN18
regupdate_R1[16] => Mux15.IN18
regupdate_R1[17] => Mux14.IN18
regupdate_R1[18] => Mux13.IN18
regupdate_R1[19] => Mux12.IN18
regupdate_R1[20] => Mux11.IN18
regupdate_R1[21] => Mux10.IN18
regupdate_R1[22] => Mux9.IN18
regupdate_R1[23] => Mux8.IN18
regupdate_R1[24] => Mux7.IN18
regupdate_R1[25] => Mux6.IN18
regupdate_R1[26] => Mux5.IN18
regupdate_R1[27] => Mux4.IN18
regupdate_R1[28] => Mux3.IN18
regupdate_R1[29] => Mux2.IN18
regupdate_R1[30] => Mux1.IN18
regupdate_R1[31] => Mux0.IN18
regupdate_R0[0] => Mux31.IN19
regupdate_R0[1] => Mux30.IN19
regupdate_R0[2] => Mux29.IN19
regupdate_R0[3] => Mux28.IN19
regupdate_R0[4] => Mux27.IN19
regupdate_R0[5] => Mux26.IN19
regupdate_R0[6] => Mux25.IN19
regupdate_R0[7] => Mux24.IN19
regupdate_R0[8] => Mux23.IN19
regupdate_R0[9] => Mux22.IN19
regupdate_R0[10] => Mux21.IN19
regupdate_R0[11] => Mux20.IN19
regupdate_R0[12] => Mux19.IN19
regupdate_R0[13] => Mux18.IN19
regupdate_R0[14] => Mux17.IN19
regupdate_R0[15] => Mux16.IN19
regupdate_R0[16] => Mux15.IN19
regupdate_R0[17] => Mux14.IN19
regupdate_R0[18] => Mux13.IN19
regupdate_R0[19] => Mux12.IN19
regupdate_R0[20] => Mux11.IN19
regupdate_R0[21] => Mux10.IN19
regupdate_R0[22] => Mux9.IN19
regupdate_R0[23] => Mux8.IN19
regupdate_R0[24] => Mux7.IN19
regupdate_R0[25] => Mux6.IN19
regupdate_R0[26] => Mux5.IN19
regupdate_R0[27] => Mux4.IN19
regupdate_R0[28] => Mux3.IN19
regupdate_R0[29] => Mux2.IN19
regupdate_R0[30] => Mux1.IN19
regupdate_R0[31] => Mux0.IN19
readData[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
readData[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
readData[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
readData[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
readData[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
readData[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
readData[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
readData[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
readData[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
readData[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
readData[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
readData[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
readData[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
readData[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
readData[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
readData[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
readData[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
readData[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
readData[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
readData[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
readData[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
readData[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
readData[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
readData[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
readData[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
readData[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
readData[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
readData[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
readData[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
readData[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
readData[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
readData[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reset => ~NO_FANOUT~
clk => ~NO_FANOUT~


|cpu|conditionTest:condTest
cond[0] => Mux0.IN15
cond[1] => Mux0.IN14
cond[2] => Mux0.IN13
cond[3] => Mux0.IN12
CPSRIn[0] => always0.IN0
CPSRIn[0] => always0.IN1
CPSRIn[0] => Mux0.IN19
CPSRIn[0] => always0.IN1
CPSRIn[0] => always0.IN0
CPSRIn[0] => Mux0.IN7
CPSRIn[1] => always0.IN1
CPSRIn[1] => Mux0.IN18
CPSRIn[1] => always0.IN1
CPSRIn[1] => Mux0.IN5
CPSRIn[2] => always0.IN0
CPSRIn[2] => Mux0.IN17
CPSRIn[2] => Mux0.IN2
CPSRIn[3] => always0.IN1
CPSRIn[3] => Mux0.IN16
CPSRIn[3] => Mux0.IN3
conditionalExecute <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reset => ~NO_FANOUT~
clk => ~NO_FANOUT~


|cpu|ALU:numberCrunch
ALUexecute => ~NO_FANOUT~
data1[0] => unsignedData1[0].DATAA
data1[0] => unsignedResult.IN0
data1[0] => unsignedResult.IN0
data1[0] => unsignedResult.IN0
data1[0] => unsignedResult.IN0
data1[0] => Add0.IN64
data1[1] => unsignedData1[1].DATAA
data1[1] => unsignedResult.IN0
data1[1] => unsignedResult.IN0
data1[1] => unsignedResult.IN0
data1[1] => unsignedResult.IN0
data1[1] => Add0.IN63
data1[2] => unsignedData1[2].DATAA
data1[2] => unsignedResult.IN0
data1[2] => unsignedResult.IN0
data1[2] => unsignedResult.IN0
data1[2] => unsignedResult.IN0
data1[2] => Add0.IN62
data1[3] => unsignedData1[3].DATAA
data1[3] => unsignedResult.IN0
data1[3] => unsignedResult.IN0
data1[3] => unsignedResult.IN0
data1[3] => unsignedResult.IN0
data1[3] => Add0.IN61
data1[4] => unsignedData1[4].DATAA
data1[4] => unsignedResult.IN0
data1[4] => unsignedResult.IN0
data1[4] => unsignedResult.IN0
data1[4] => unsignedResult.IN0
data1[4] => Add0.IN60
data1[5] => unsignedData1[5].DATAA
data1[5] => unsignedResult.IN0
data1[5] => unsignedResult.IN0
data1[5] => unsignedResult.IN0
data1[5] => unsignedResult.IN0
data1[5] => Add0.IN59
data1[6] => unsignedData1[6].DATAA
data1[6] => unsignedResult.IN0
data1[6] => unsignedResult.IN0
data1[6] => unsignedResult.IN0
data1[6] => unsignedResult.IN0
data1[6] => Add0.IN58
data1[7] => unsignedData1[7].DATAA
data1[7] => unsignedResult.IN0
data1[7] => unsignedResult.IN0
data1[7] => unsignedResult.IN0
data1[7] => unsignedResult.IN0
data1[7] => Add0.IN57
data1[8] => unsignedData1[8].DATAA
data1[8] => unsignedResult.IN0
data1[8] => unsignedResult.IN0
data1[8] => unsignedResult.IN0
data1[8] => unsignedResult.IN0
data1[8] => Add0.IN56
data1[9] => unsignedData1[9].DATAA
data1[9] => unsignedResult.IN0
data1[9] => unsignedResult.IN0
data1[9] => unsignedResult.IN0
data1[9] => unsignedResult.IN0
data1[9] => Add0.IN55
data1[10] => unsignedData1[10].DATAA
data1[10] => unsignedResult.IN0
data1[10] => unsignedResult.IN0
data1[10] => unsignedResult.IN0
data1[10] => unsignedResult.IN0
data1[10] => Add0.IN54
data1[11] => unsignedData1[11].DATAA
data1[11] => unsignedResult.IN0
data1[11] => unsignedResult.IN0
data1[11] => unsignedResult.IN0
data1[11] => unsignedResult.IN0
data1[11] => Add0.IN53
data1[12] => unsignedData1[12].DATAA
data1[12] => unsignedResult.IN0
data1[12] => unsignedResult.IN0
data1[12] => unsignedResult.IN0
data1[12] => unsignedResult.IN0
data1[12] => Add0.IN52
data1[13] => unsignedData1[13].DATAA
data1[13] => unsignedResult.IN0
data1[13] => unsignedResult.IN0
data1[13] => unsignedResult.IN0
data1[13] => unsignedResult.IN0
data1[13] => Add0.IN51
data1[14] => unsignedData1[14].DATAA
data1[14] => unsignedResult.IN0
data1[14] => unsignedResult.IN0
data1[14] => unsignedResult.IN0
data1[14] => unsignedResult.IN0
data1[14] => Add0.IN50
data1[15] => unsignedData1[15].DATAA
data1[15] => unsignedResult.IN0
data1[15] => unsignedResult.IN0
data1[15] => unsignedResult.IN0
data1[15] => unsignedResult.IN0
data1[15] => Add0.IN49
data1[16] => unsignedData1[16].DATAA
data1[16] => unsignedResult.IN0
data1[16] => unsignedResult.IN0
data1[16] => unsignedResult.IN0
data1[16] => unsignedResult.IN0
data1[16] => Add0.IN48
data1[17] => unsignedData1[17].DATAA
data1[17] => unsignedResult.IN0
data1[17] => unsignedResult.IN0
data1[17] => unsignedResult.IN0
data1[17] => unsignedResult.IN0
data1[17] => Add0.IN47
data1[18] => unsignedData1[18].DATAA
data1[18] => unsignedResult.IN0
data1[18] => unsignedResult.IN0
data1[18] => unsignedResult.IN0
data1[18] => unsignedResult.IN0
data1[18] => Add0.IN46
data1[19] => unsignedData1[19].DATAA
data1[19] => unsignedResult.IN0
data1[19] => unsignedResult.IN0
data1[19] => unsignedResult.IN0
data1[19] => unsignedResult.IN0
data1[19] => Add0.IN45
data1[20] => unsignedData1[20].DATAA
data1[20] => unsignedResult.IN0
data1[20] => unsignedResult.IN0
data1[20] => unsignedResult.IN0
data1[20] => unsignedResult.IN0
data1[20] => Add0.IN44
data1[21] => unsignedData1[21].DATAA
data1[21] => unsignedResult.IN0
data1[21] => unsignedResult.IN0
data1[21] => unsignedResult.IN0
data1[21] => unsignedResult.IN0
data1[21] => Add0.IN43
data1[22] => unsignedData1[22].DATAA
data1[22] => unsignedResult.IN0
data1[22] => unsignedResult.IN0
data1[22] => unsignedResult.IN0
data1[22] => unsignedResult.IN0
data1[22] => Add0.IN42
data1[23] => unsignedData1[23].DATAA
data1[23] => unsignedResult.IN0
data1[23] => unsignedResult.IN0
data1[23] => unsignedResult.IN0
data1[23] => unsignedResult.IN0
data1[23] => Add0.IN41
data1[24] => unsignedData1[24].DATAA
data1[24] => unsignedResult.IN0
data1[24] => unsignedResult.IN0
data1[24] => unsignedResult.IN0
data1[24] => unsignedResult.IN0
data1[24] => Add0.IN40
data1[25] => unsignedData1[25].DATAA
data1[25] => unsignedResult.IN0
data1[25] => unsignedResult.IN0
data1[25] => unsignedResult.IN0
data1[25] => unsignedResult.IN0
data1[25] => Add0.IN39
data1[26] => unsignedData1[26].DATAA
data1[26] => unsignedResult.IN0
data1[26] => unsignedResult.IN0
data1[26] => unsignedResult.IN0
data1[26] => unsignedResult.IN0
data1[26] => Add0.IN38
data1[27] => unsignedData1[27].DATAA
data1[27] => unsignedResult.IN0
data1[27] => unsignedResult.IN0
data1[27] => unsignedResult.IN0
data1[27] => unsignedResult.IN0
data1[27] => Add0.IN37
data1[28] => unsignedData1[28].DATAA
data1[28] => unsignedResult.IN0
data1[28] => unsignedResult.IN0
data1[28] => unsignedResult.IN0
data1[28] => unsignedResult.IN0
data1[28] => Add0.IN36
data1[29] => unsignedData1[29].DATAA
data1[29] => unsignedResult.IN0
data1[29] => unsignedResult.IN0
data1[29] => unsignedResult.IN0
data1[29] => unsignedResult.IN0
data1[29] => Add0.IN35
data1[30] => unsignedData1[30].DATAA
data1[30] => unsignedResult.IN0
data1[30] => unsignedResult.IN0
data1[30] => unsignedResult.IN0
data1[30] => unsignedResult.IN0
data1[30] => Add0.IN34
data1[31] => unsignedData1[31].OUTPUTSELECT
data1[31] => unsignedData1[30].OUTPUTSELECT
data1[31] => unsignedData1[29].OUTPUTSELECT
data1[31] => unsignedData1[28].OUTPUTSELECT
data1[31] => unsignedData1[27].OUTPUTSELECT
data1[31] => unsignedData1[26].OUTPUTSELECT
data1[31] => unsignedData1[25].OUTPUTSELECT
data1[31] => unsignedData1[24].OUTPUTSELECT
data1[31] => unsignedData1[23].OUTPUTSELECT
data1[31] => unsignedData1[22].OUTPUTSELECT
data1[31] => unsignedData1[21].OUTPUTSELECT
data1[31] => unsignedData1[20].OUTPUTSELECT
data1[31] => unsignedData1[19].OUTPUTSELECT
data1[31] => unsignedData1[18].OUTPUTSELECT
data1[31] => unsignedData1[17].OUTPUTSELECT
data1[31] => unsignedData1[16].OUTPUTSELECT
data1[31] => unsignedData1[15].OUTPUTSELECT
data1[31] => unsignedData1[14].OUTPUTSELECT
data1[31] => unsignedData1[13].OUTPUTSELECT
data1[31] => unsignedData1[12].OUTPUTSELECT
data1[31] => unsignedData1[11].OUTPUTSELECT
data1[31] => unsignedData1[10].OUTPUTSELECT
data1[31] => unsignedData1[9].OUTPUTSELECT
data1[31] => unsignedData1[8].OUTPUTSELECT
data1[31] => unsignedData1[7].OUTPUTSELECT
data1[31] => unsignedData1[6].OUTPUTSELECT
data1[31] => unsignedData1[5].OUTPUTSELECT
data1[31] => unsignedData1[4].OUTPUTSELECT
data1[31] => unsignedData1[3].OUTPUTSELECT
data1[31] => unsignedData1[2].OUTPUTSELECT
data1[31] => unsignedData1[1].OUTPUTSELECT
data1[31] => unsignedData1[0].OUTPUTSELECT
data1[31] => unsignedResult.IN0
data1[31] => unsignedResult.IN0
data1[31] => unsignedResult.IN0
data1[31] => unsignedResult.IN0
data1[31] => Add0.IN33
data1[31] => Equal0.IN0
data1[31] => Equal1.IN1
data1[31] => Equal8.IN0
data1[31] => Equal9.IN0
data2[0] => unsignedData2[0].DATAA
data2[0] => unsignedResult.IN1
data2[0] => unsignedResult.IN1
data2[0] => unsignedResult.IN1
data2[0] => Mux31.IN31
data2[0] => Add1.IN63
data2[0] => Mux31.IN19
data2[0] => unsignedResult.IN1
data2[1] => unsignedData2[1].DATAA
data2[1] => unsignedResult.IN1
data2[1] => unsignedResult.IN1
data2[1] => unsignedResult.IN1
data2[1] => Mux30.IN31
data2[1] => Add1.IN62
data2[1] => Mux30.IN19
data2[1] => unsignedResult.IN1
data2[2] => unsignedData2[2].DATAA
data2[2] => unsignedResult.IN1
data2[2] => unsignedResult.IN1
data2[2] => unsignedResult.IN1
data2[2] => Mux29.IN31
data2[2] => Add1.IN61
data2[2] => Mux29.IN19
data2[2] => unsignedResult.IN1
data2[3] => unsignedData2[3].DATAA
data2[3] => unsignedResult.IN1
data2[3] => unsignedResult.IN1
data2[3] => unsignedResult.IN1
data2[3] => Mux28.IN31
data2[3] => Add1.IN60
data2[3] => Mux28.IN19
data2[3] => unsignedResult.IN1
data2[4] => unsignedData2[4].DATAA
data2[4] => unsignedResult.IN1
data2[4] => unsignedResult.IN1
data2[4] => unsignedResult.IN1
data2[4] => Mux27.IN31
data2[4] => Add1.IN59
data2[4] => Mux27.IN19
data2[4] => unsignedResult.IN1
data2[5] => unsignedData2[5].DATAA
data2[5] => unsignedResult.IN1
data2[5] => unsignedResult.IN1
data2[5] => unsignedResult.IN1
data2[5] => Mux26.IN31
data2[5] => Add1.IN58
data2[5] => Mux26.IN19
data2[5] => unsignedResult.IN1
data2[6] => unsignedData2[6].DATAA
data2[6] => unsignedResult.IN1
data2[6] => unsignedResult.IN1
data2[6] => unsignedResult.IN1
data2[6] => Mux25.IN31
data2[6] => Add1.IN57
data2[6] => Mux25.IN19
data2[6] => unsignedResult.IN1
data2[7] => unsignedData2[7].DATAA
data2[7] => unsignedResult.IN1
data2[7] => unsignedResult.IN1
data2[7] => unsignedResult.IN1
data2[7] => Mux24.IN31
data2[7] => Add1.IN56
data2[7] => Mux24.IN19
data2[7] => unsignedResult.IN1
data2[8] => unsignedData2[8].DATAA
data2[8] => unsignedResult.IN1
data2[8] => unsignedResult.IN1
data2[8] => unsignedResult.IN1
data2[8] => Mux23.IN31
data2[8] => Add1.IN55
data2[8] => Mux23.IN19
data2[8] => unsignedResult.IN1
data2[9] => unsignedData2[9].DATAA
data2[9] => unsignedResult.IN1
data2[9] => unsignedResult.IN1
data2[9] => unsignedResult.IN1
data2[9] => Mux22.IN31
data2[9] => Add1.IN54
data2[9] => Mux22.IN19
data2[9] => unsignedResult.IN1
data2[10] => unsignedData2[10].DATAA
data2[10] => unsignedResult.IN1
data2[10] => unsignedResult.IN1
data2[10] => unsignedResult.IN1
data2[10] => Mux21.IN31
data2[10] => Add1.IN53
data2[10] => Mux21.IN19
data2[10] => unsignedResult.IN1
data2[11] => unsignedData2[11].DATAA
data2[11] => unsignedResult.IN1
data2[11] => unsignedResult.IN1
data2[11] => unsignedResult.IN1
data2[11] => Mux20.IN31
data2[11] => Add1.IN52
data2[11] => Mux20.IN19
data2[11] => unsignedResult.IN1
data2[12] => unsignedData2[12].DATAA
data2[12] => unsignedResult.IN1
data2[12] => unsignedResult.IN1
data2[12] => unsignedResult.IN1
data2[12] => Mux19.IN31
data2[12] => Add1.IN51
data2[12] => Mux19.IN19
data2[12] => unsignedResult.IN1
data2[13] => unsignedData2[13].DATAA
data2[13] => unsignedResult.IN1
data2[13] => unsignedResult.IN1
data2[13] => unsignedResult.IN1
data2[13] => Mux18.IN31
data2[13] => Add1.IN50
data2[13] => Mux18.IN19
data2[13] => unsignedResult.IN1
data2[14] => unsignedData2[14].DATAA
data2[14] => unsignedResult.IN1
data2[14] => unsignedResult.IN1
data2[14] => unsignedResult.IN1
data2[14] => Mux17.IN31
data2[14] => Add1.IN49
data2[14] => Mux17.IN19
data2[14] => unsignedResult.IN1
data2[15] => unsignedData2[15].DATAA
data2[15] => unsignedResult.IN1
data2[15] => unsignedResult.IN1
data2[15] => unsignedResult.IN1
data2[15] => Mux16.IN31
data2[15] => Add1.IN48
data2[15] => Mux16.IN19
data2[15] => unsignedResult.IN1
data2[16] => unsignedData2[16].DATAA
data2[16] => unsignedResult.IN1
data2[16] => unsignedResult.IN1
data2[16] => unsignedResult.IN1
data2[16] => Mux15.IN31
data2[16] => Add1.IN47
data2[16] => Mux15.IN19
data2[16] => unsignedResult.IN1
data2[17] => unsignedData2[17].DATAA
data2[17] => unsignedResult.IN1
data2[17] => unsignedResult.IN1
data2[17] => unsignedResult.IN1
data2[17] => Mux14.IN31
data2[17] => Add1.IN46
data2[17] => Mux14.IN19
data2[17] => unsignedResult.IN1
data2[18] => unsignedData2[18].DATAA
data2[18] => unsignedResult.IN1
data2[18] => unsignedResult.IN1
data2[18] => unsignedResult.IN1
data2[18] => Mux13.IN31
data2[18] => Add1.IN45
data2[18] => Mux13.IN19
data2[18] => unsignedResult.IN1
data2[19] => unsignedData2[19].DATAA
data2[19] => unsignedResult.IN1
data2[19] => unsignedResult.IN1
data2[19] => unsignedResult.IN1
data2[19] => Mux12.IN31
data2[19] => Add1.IN44
data2[19] => Mux12.IN19
data2[19] => unsignedResult.IN1
data2[20] => unsignedData2[20].DATAA
data2[20] => unsignedResult.IN1
data2[20] => unsignedResult.IN1
data2[20] => unsignedResult.IN1
data2[20] => Mux11.IN31
data2[20] => Add1.IN43
data2[20] => Mux11.IN19
data2[20] => unsignedResult.IN1
data2[21] => unsignedData2[21].DATAA
data2[21] => unsignedResult.IN1
data2[21] => unsignedResult.IN1
data2[21] => unsignedResult.IN1
data2[21] => Mux10.IN31
data2[21] => Add1.IN42
data2[21] => Mux10.IN19
data2[21] => unsignedResult.IN1
data2[22] => unsignedData2[22].DATAA
data2[22] => unsignedResult.IN1
data2[22] => unsignedResult.IN1
data2[22] => unsignedResult.IN1
data2[22] => Mux9.IN31
data2[22] => Add1.IN41
data2[22] => Mux9.IN19
data2[22] => unsignedResult.IN1
data2[23] => unsignedData2[23].DATAA
data2[23] => unsignedResult.IN1
data2[23] => unsignedResult.IN1
data2[23] => unsignedResult.IN1
data2[23] => Mux8.IN31
data2[23] => Add1.IN40
data2[23] => Mux8.IN19
data2[23] => unsignedResult.IN1
data2[24] => unsignedData2[24].DATAA
data2[24] => unsignedResult.IN1
data2[24] => unsignedResult.IN1
data2[24] => unsignedResult.IN1
data2[24] => Mux7.IN31
data2[24] => Add1.IN39
data2[24] => Mux7.IN19
data2[24] => unsignedResult.IN1
data2[25] => unsignedData2[25].DATAA
data2[25] => unsignedResult.IN1
data2[25] => unsignedResult.IN1
data2[25] => unsignedResult.IN1
data2[25] => Mux6.IN31
data2[25] => Add1.IN38
data2[25] => Mux6.IN19
data2[25] => unsignedResult.IN1
data2[26] => unsignedData2[26].DATAA
data2[26] => unsignedResult.IN1
data2[26] => unsignedResult.IN1
data2[26] => unsignedResult.IN1
data2[26] => Mux5.IN31
data2[26] => Add1.IN37
data2[26] => Mux5.IN19
data2[26] => unsignedResult.IN1
data2[27] => unsignedData2[27].DATAA
data2[27] => unsignedResult.IN1
data2[27] => unsignedResult.IN1
data2[27] => unsignedResult.IN1
data2[27] => Mux4.IN31
data2[27] => Add1.IN36
data2[27] => Mux4.IN19
data2[27] => unsignedResult.IN1
data2[28] => unsignedData2[28].DATAA
data2[28] => unsignedResult.IN1
data2[28] => unsignedResult.IN1
data2[28] => unsignedResult.IN1
data2[28] => Mux3.IN31
data2[28] => Add1.IN35
data2[28] => Mux3.IN19
data2[28] => unsignedResult.IN1
data2[29] => unsignedData2[29].DATAA
data2[29] => unsignedResult.IN1
data2[29] => unsignedResult.IN1
data2[29] => unsignedResult.IN1
data2[29] => Mux2.IN31
data2[29] => Add1.IN34
data2[29] => Mux2.IN19
data2[29] => unsignedResult.IN1
data2[30] => unsignedData2[30].DATAA
data2[30] => unsignedResult.IN1
data2[30] => unsignedResult.IN1
data2[30] => unsignedResult.IN1
data2[30] => Mux1.IN31
data2[30] => Add1.IN33
data2[30] => Mux1.IN19
data2[30] => unsignedResult.IN1
data2[31] => unsignedData2[31].OUTPUTSELECT
data2[31] => unsignedData2[30].OUTPUTSELECT
data2[31] => unsignedData2[29].OUTPUTSELECT
data2[31] => unsignedData2[28].OUTPUTSELECT
data2[31] => unsignedData2[27].OUTPUTSELECT
data2[31] => unsignedData2[26].OUTPUTSELECT
data2[31] => unsignedData2[25].OUTPUTSELECT
data2[31] => unsignedData2[24].OUTPUTSELECT
data2[31] => unsignedData2[23].OUTPUTSELECT
data2[31] => unsignedData2[22].OUTPUTSELECT
data2[31] => unsignedData2[21].OUTPUTSELECT
data2[31] => unsignedData2[20].OUTPUTSELECT
data2[31] => unsignedData2[19].OUTPUTSELECT
data2[31] => unsignedData2[18].OUTPUTSELECT
data2[31] => unsignedData2[17].OUTPUTSELECT
data2[31] => unsignedData2[16].OUTPUTSELECT
data2[31] => unsignedData2[15].OUTPUTSELECT
data2[31] => unsignedData2[14].OUTPUTSELECT
data2[31] => unsignedData2[13].OUTPUTSELECT
data2[31] => unsignedData2[12].OUTPUTSELECT
data2[31] => unsignedData2[11].OUTPUTSELECT
data2[31] => unsignedData2[10].OUTPUTSELECT
data2[31] => unsignedData2[9].OUTPUTSELECT
data2[31] => unsignedData2[8].OUTPUTSELECT
data2[31] => unsignedData2[7].OUTPUTSELECT
data2[31] => unsignedData2[6].OUTPUTSELECT
data2[31] => unsignedData2[5].OUTPUTSELECT
data2[31] => unsignedData2[4].OUTPUTSELECT
data2[31] => unsignedData2[3].OUTPUTSELECT
data2[31] => unsignedData2[2].OUTPUTSELECT
data2[31] => unsignedData2[1].OUTPUTSELECT
data2[31] => unsignedData2[0].OUTPUTSELECT
data2[31] => unsignedResult.IN1
data2[31] => unsignedResult.IN1
data2[31] => unsignedResult.IN1
data2[31] => Mux0.IN31
data2[31] => Equal0.IN1
data2[31] => Equal1.IN0
data2[31] => Mux0.IN30
data2[31] => unsignedResult.IN1
data2[31] => Add1.IN64
data2[31] => Equal8.IN1
data2[31] => Equal9.IN1
operation[0] => Mux0.IN36
operation[0] => Mux1.IN36
operation[0] => Mux2.IN36
operation[0] => Mux3.IN36
operation[0] => Mux4.IN36
operation[0] => Mux5.IN36
operation[0] => Mux6.IN36
operation[0] => Mux7.IN36
operation[0] => Mux8.IN36
operation[0] => Mux9.IN36
operation[0] => Mux10.IN36
operation[0] => Mux11.IN36
operation[0] => Mux12.IN36
operation[0] => Mux13.IN36
operation[0] => Mux14.IN36
operation[0] => Mux15.IN36
operation[0] => Mux16.IN36
operation[0] => Mux17.IN36
operation[0] => Mux18.IN36
operation[0] => Mux19.IN36
operation[0] => Mux20.IN36
operation[0] => Mux21.IN36
operation[0] => Mux22.IN36
operation[0] => Mux23.IN36
operation[0] => Mux24.IN36
operation[0] => Mux25.IN36
operation[0] => Mux26.IN36
operation[0] => Mux27.IN36
operation[0] => Mux28.IN36
operation[0] => Mux29.IN36
operation[0] => Mux30.IN36
operation[0] => Mux31.IN36
operation[0] => Equal3.IN4
operation[0] => Equal4.IN2
operation[0] => Equal5.IN4
operation[0] => Equal6.IN1
operation[0] => Equal7.IN4
operation[1] => Mux0.IN35
operation[1] => Mux1.IN35
operation[1] => Mux2.IN35
operation[1] => Mux3.IN35
operation[1] => Mux4.IN35
operation[1] => Mux5.IN35
operation[1] => Mux6.IN35
operation[1] => Mux7.IN35
operation[1] => Mux8.IN35
operation[1] => Mux9.IN35
operation[1] => Mux10.IN35
operation[1] => Mux11.IN35
operation[1] => Mux12.IN35
operation[1] => Mux13.IN35
operation[1] => Mux14.IN35
operation[1] => Mux15.IN35
operation[1] => Mux16.IN35
operation[1] => Mux17.IN35
operation[1] => Mux18.IN35
operation[1] => Mux19.IN35
operation[1] => Mux20.IN35
operation[1] => Mux21.IN35
operation[1] => Mux22.IN35
operation[1] => Mux23.IN35
operation[1] => Mux24.IN35
operation[1] => Mux25.IN35
operation[1] => Mux26.IN35
operation[1] => Mux27.IN35
operation[1] => Mux28.IN35
operation[1] => Mux29.IN35
operation[1] => Mux30.IN35
operation[1] => Mux31.IN35
operation[1] => Equal3.IN3
operation[1] => Equal4.IN1
operation[1] => Equal5.IN0
operation[1] => Equal6.IN0
operation[1] => Equal7.IN1
operation[2] => Mux0.IN34
operation[2] => Mux1.IN34
operation[2] => Mux2.IN34
operation[2] => Mux3.IN34
operation[2] => Mux4.IN34
operation[2] => Mux5.IN34
operation[2] => Mux6.IN34
operation[2] => Mux7.IN34
operation[2] => Mux8.IN34
operation[2] => Mux9.IN34
operation[2] => Mux10.IN34
operation[2] => Mux11.IN34
operation[2] => Mux12.IN34
operation[2] => Mux13.IN34
operation[2] => Mux14.IN34
operation[2] => Mux15.IN34
operation[2] => Mux16.IN34
operation[2] => Mux17.IN34
operation[2] => Mux18.IN34
operation[2] => Mux19.IN34
operation[2] => Mux20.IN34
operation[2] => Mux21.IN34
operation[2] => Mux22.IN34
operation[2] => Mux23.IN34
operation[2] => Mux24.IN34
operation[2] => Mux25.IN34
operation[2] => Mux26.IN34
operation[2] => Mux27.IN34
operation[2] => Mux28.IN34
operation[2] => Mux29.IN34
operation[2] => Mux30.IN34
operation[2] => Mux31.IN34
operation[2] => Equal3.IN0
operation[2] => Equal4.IN4
operation[2] => Equal5.IN3
operation[2] => Equal6.IN4
operation[2] => Equal7.IN3
operation[3] => Mux0.IN33
operation[3] => Mux1.IN33
operation[3] => Mux2.IN33
operation[3] => Mux3.IN33
operation[3] => Mux4.IN33
operation[3] => Mux5.IN33
operation[3] => Mux6.IN33
operation[3] => Mux7.IN33
operation[3] => Mux8.IN33
operation[3] => Mux9.IN33
operation[3] => Mux10.IN33
operation[3] => Mux11.IN33
operation[3] => Mux12.IN33
operation[3] => Mux13.IN33
operation[3] => Mux14.IN33
operation[3] => Mux15.IN33
operation[3] => Mux16.IN33
operation[3] => Mux17.IN33
operation[3] => Mux18.IN33
operation[3] => Mux19.IN33
operation[3] => Mux20.IN33
operation[3] => Mux21.IN33
operation[3] => Mux22.IN33
operation[3] => Mux23.IN33
operation[3] => Mux24.IN33
operation[3] => Mux25.IN33
operation[3] => Mux26.IN33
operation[3] => Mux27.IN33
operation[3] => Mux28.IN33
operation[3] => Mux29.IN33
operation[3] => Mux30.IN33
operation[3] => Mux31.IN33
operation[3] => Equal3.IN2
operation[3] => Equal4.IN0
operation[3] => Equal5.IN2
operation[3] => Equal6.IN3
operation[3] => Equal7.IN0
operation[4] => Mux0.IN32
operation[4] => Mux1.IN32
operation[4] => Mux2.IN32
operation[4] => Mux3.IN32
operation[4] => Mux4.IN32
operation[4] => Mux5.IN32
operation[4] => Mux6.IN32
operation[4] => Mux7.IN32
operation[4] => Mux8.IN32
operation[4] => Mux9.IN32
operation[4] => Mux10.IN32
operation[4] => Mux11.IN32
operation[4] => Mux12.IN32
operation[4] => Mux13.IN32
operation[4] => Mux14.IN32
operation[4] => Mux15.IN32
operation[4] => Mux16.IN32
operation[4] => Mux17.IN32
operation[4] => Mux18.IN32
operation[4] => Mux19.IN32
operation[4] => Mux20.IN32
operation[4] => Mux21.IN32
operation[4] => Mux22.IN32
operation[4] => Mux23.IN32
operation[4] => Mux24.IN32
operation[4] => Mux25.IN32
operation[4] => Mux26.IN32
operation[4] => Mux27.IN32
operation[4] => Mux28.IN32
operation[4] => Mux29.IN32
operation[4] => Mux30.IN32
operation[4] => Mux31.IN32
operation[4] => Equal3.IN1
operation[4] => Equal4.IN3
operation[4] => Equal5.IN1
operation[4] => Equal6.IN2
operation[4] => Equal7.IN2
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE
flags[0] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
flags[1] <= <GND>
flags[2] <= N.DB_MAX_OUTPUT_PORT_TYPE
flags[3] <= V.DB_MAX_OUTPUT_PORT_TYPE
reset => ~NO_FANOUT~
clk => ~NO_FANOUT~


|cpu|flagRegister:CPSRegister
flags[0] => CPSRstatus[0].DATAIN
flags[1] => CPSRstatus[1].DATAIN
flags[2] => CPSRstatus[2].DATAIN
flags[3] => CPSRstatus[3].DATAIN
CPSRwrite => ~NO_FANOUT~
CPSRstatus[0] <= flags[0].DB_MAX_OUTPUT_PORT_TYPE
CPSRstatus[1] <= flags[1].DB_MAX_OUTPUT_PORT_TYPE
CPSRstatus[2] <= flags[2].DB_MAX_OUTPUT_PORT_TYPE
CPSRstatus[3] <= flags[3].DB_MAX_OUTPUT_PORT_TYPE
reset => ~NO_FANOUT~
clk => ~NO_FANOUT~


