
---------- Begin Simulation Statistics ----------
final_tick                               747180237000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 276697                       # Simulator instruction rate (inst/s)
host_mem_usage                                 852944                       # Number of bytes of host memory used
host_op_rate                                   282494                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5023.28                       # Real time elapsed on the host
host_tick_rate                               31166723                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1389925336                       # Number of instructions simulated
sim_ops                                    1419047911                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.156559                       # Number of seconds simulated
sim_ticks                                156559185000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1702991                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3407399                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.919096                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits      60435350                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     60484284                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           14                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      4662630                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     93115132                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits          343                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups          810                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          467                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     117462188                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       3529848                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted          105                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       140829165                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      141389394                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      4662611                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         53637645                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     15539814                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls           31                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    183544683                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    315428060                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    322269902                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    287397667                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.121338                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.206047                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    193590947     67.36%     67.36% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     35716625     12.43%     79.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     12917459      4.49%     84.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      7948809      2.77%     87.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      6630680      2.31%     89.36% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      7156060      2.49%     91.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5030511      1.75%     93.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2866762      1.00%     94.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     15539814      5.41%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    287397667                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1357208                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       279642860                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            78336346                       # Number of loads committed
system.switch_cpus_1.commit.membars                26                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            9      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    214400314     66.53%     66.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        37751      0.01%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv           14      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            2      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd           21      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu           39      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp           36      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc           26      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     78336346     24.31%     90.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     29495344      9.15%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    322269902                       # Class of committed instruction
system.switch_cpus_1.commit.refs            107831690                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts             267                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         314925333                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           321767175                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.994262                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.994262                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    202283681                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred          478                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved     53050252                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts    567476572                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       22715071                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        52354728                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      4679556                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts         1808                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     31075143                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  4                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches         117462188                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       102248088                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           304520686                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes          166                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          134                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            640612089                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.ItlbSquashes             3                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus_1.fetch.MiscStallCycles          645                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles        34117                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       9360000                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles               42                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.375137                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3872556                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     63965541                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.045910                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    313108180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.083704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.907621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      170843519     54.56%     54.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       27971698      8.93%     63.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       13364396      4.27%     67.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       16336485      5.22%     72.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       14884054      4.75%     77.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       15649824      5.00%     82.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        6013888      1.92%     84.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        9508413      3.04%     87.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       38535903     12.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    313108180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                 10190                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      5779628                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       69057946                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop              938078                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.320821                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          134534516                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         34558541                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     132790074                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    117156912                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           67                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       207129                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     44600827                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    505806667                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     99975975                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      6123970                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    413573275                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       614888                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      2648286                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      4679556                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      3690079                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       778181                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      7694573                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         4492                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        18520                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads       862079                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     38820566                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     15105483                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        18520                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      3066398                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      2713230                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       448648097                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           404556191                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.583602                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       261832126                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.292023                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            407195262                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      547527426                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     307085491                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.005771                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.005771                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass          878      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    280516385     66.84%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        38007      0.01%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv           47      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            7      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            4      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd           27      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu           49      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp           44      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            3      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc           34      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     66.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    103530558     24.67%     91.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     35611202      8.48%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    419697245                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt                 1                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.000000                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            1    100.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    419695716                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1165139533                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    404555571                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    687986502                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        504868522                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       419697245                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded           67                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    183101413                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     12638279                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved           36                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    179057185                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    313108180                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.340422                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.732910                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    182172180     58.18%     58.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15942242      5.09%     63.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     20262898      6.47%     69.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     15694233      5.01%     74.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     79036627     25.24%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    313108180                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.340379                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses          652                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads         1417                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses          620                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes         1425                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  4                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads     27562665                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     17769841                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    117156912                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     44600827                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     312051416                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes          104                       # number of misc regfile writes
system.switch_cpus_1.numCycles              313118370                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     148369770                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    352685197                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     35604502                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       34454523                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     11786847                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       361721                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups    919654351                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    543741775                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    604016557                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        70559793                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      2830844                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      4679556                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     55037373                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      251331360                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups    717240728                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         7156                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          171                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       116707973                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           74                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups         3959                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads          777669838                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1037459284                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   126                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads            690                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes           198                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3002202                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1569649                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6004563                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1569655                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            1200917                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       600241                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1102724                       # Transaction distribution
system.membus.trans_dist::ReadExReq            483997                       # Transaction distribution
system.membus.trans_dist::ReadExResp           483997                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1200918                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         19501                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5092295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5092295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    146249920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               146249920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1704416                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1704416    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1704416                       # Request fanout histogram
system.membus.reqLayer0.occupancy          6448101500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9179356000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 747180237000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 747180237000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 747180237000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 747180237000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 747180237000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 747180237000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 747180237000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 747180237000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 747180237000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 747180237000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 747180237000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2387264                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1460979                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3797237                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           595464                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          595464                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           176                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2387089                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        19630                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        19630                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          351                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9006549                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9006900                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        11200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    245970624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              245981824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2256033                       # Total snoops (count)
system.tol2bus.snoopTraffic                  38415424                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5258395                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.298507                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.457606                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3688731     70.15%     70.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1569658     29.85%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5258395                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3863027232                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4483644500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            262500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 747180237000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data      1297814                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1297814                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data      1297814                       # number of overall hits
system.l2.overall_hits::total                 1297814                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          176                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1684739                       # number of demand (read+write) misses
system.l2.demand_misses::total                1684915                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          176                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1684739                       # number of overall misses
system.l2.overall_misses::total               1684915                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     13944000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 133135727500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     133149671500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     13944000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 133135727500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    133149671500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          176                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      2982553                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2982729                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          176                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      2982553                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2982729                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.564865                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.564890                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.564865                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.564890                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 79227.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 79024.541784                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79024.562960                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 79227.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 79024.541784                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79024.562960                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              600241                       # number of writebacks
system.l2.writebacks::total                    600241                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          176                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1684739                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1684915                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          176                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1684739                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1684915                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     13594000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 129766249500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 129779843500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     13594000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 129766249500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 129779843500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.564865                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.564890                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.564865                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.564890                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 77238.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77024.541784                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77024.564147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 77238.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77024.541784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77024.564147                       # average overall mshr miss latency
system.l2.replacements                        2256033                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       860738                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           860738                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       860738                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       860738                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1016587                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1016587                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus_1.data       111467                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                111467                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       483997                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              483997                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  42802063500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   42802063500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       595464                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            595464                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.812806                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.812806                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 88434.563644                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88434.563644                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       483997                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         483997                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  41834069500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  41834069500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.812806                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.812806                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 86434.563644                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86434.563644                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          176                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              176                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     13944000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     13944000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          176                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            176                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 79227.272727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79227.272727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          176                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          176                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     13594000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     13594000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 77238.636364                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77238.636364                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      1186347                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1186347                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data      1200742                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1200742                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  90333664000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  90333664000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      2387089                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2387089                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.503015                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.503015                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 75231.535167                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75231.535167                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data      1200742                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1200742                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  87932180000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  87932180000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.503015                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.503015                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 73231.535167                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73231.535167                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus_1.data          129                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               129                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus_1.data        19501                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           19501                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus_1.data        19630                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         19630                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus_1.data     0.993428                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.993428                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus_1.data        19501                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        19501                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus_1.data    325436247                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    325436247                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus_1.data     0.993428                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.993428                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus_1.data 16688.182503                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 16688.182503                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 747180237000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16383.995457                       # Cycle average of tags in use
system.l2.tags.total_refs                     5248600                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2272448                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.309668                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3682.925334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       225.382529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   914.016968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.079618                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 11561.591008                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.224788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.013756                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.055787                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.705664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16286                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          278                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          802                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1855                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2501                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10850                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.994019                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  98328608                       # Number of tag accesses
system.l2.tags.data_accesses                 98328608                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 747180237000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        11200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    107823296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          107834496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        11200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         11200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     38415424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        38415424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          175                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      1684739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1684914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       600241                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             600241                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        71538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    688706293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             688777832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        71538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            71538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      245373173                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            245373173                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      245373173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        71538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    688706293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            934151005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    600238.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   1683116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003542149750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        36012                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        36012                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3639638                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             565710                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1684915                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     600241                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1684915                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   600241                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1623                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            105297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            102400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            103379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            103557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            102867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            107150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            106919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            106026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             99622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            102900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           106787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           102896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           110129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           107059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           110447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           105857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             37839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             37323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             38112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             37702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             36477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             35477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             36200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             37389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            39910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            38151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            38783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            37355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            37462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            37310                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  42087970500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8416460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             73649695500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25003.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43753.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        18                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   685361                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  234222                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 40.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                39.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1684915                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               600241                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1033023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  322793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  220092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  107361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  36379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  41095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  42952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  42567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  41581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  41652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  42314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  43813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  43547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  39443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  38274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  38928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     70                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1363919                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    107.149589                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    82.096597                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   141.078151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1065402     78.11%     78.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       212945     15.61%     93.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        30948      2.27%     96.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14590      1.07%     97.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9243      0.68%     97.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5811      0.43%     98.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4212      0.31%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3544      0.26%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        17224      1.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1363919                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        36012                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.742308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    159.661463                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        35988     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           11      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            9      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         36012                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        36012                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.667167                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.330872                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     59.066333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-255         36011    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::11008-11263            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         36012                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              107730688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  103872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                38413952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               107834560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             38415424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       688.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       245.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    688.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    245.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  156573418500                       # Total gap between requests
system.mem_ctrls.avgGap                      68517.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        11264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    107719424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     38413952                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 71947.231968536376                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 688042825.465653777122                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 245363770.895971387625                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          176                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      1684739                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       600241                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      7784250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  73641911250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3795532070250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     44228.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     43711.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6323346.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    40.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4915297380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2612531130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6038276580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1585308780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12358566480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      60441309450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       9220782240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        97172072040                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.673083                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  23381232250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5227820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 127950132750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4823141400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2563541475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5980428300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1547829180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12358566480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      59853838380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9715494720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        96842839935                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        618.570159                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24675126250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5227820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 126656238750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 747180237000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1000004244                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     75000002                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    102247864                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1177252110                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1000004244                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     75000002                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    102247864                       # number of overall hits
system.cpu.icache.overall_hits::total      1177252110                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          922                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          219                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1141                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          922                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          219                       # number of overall misses
system.cpu.icache.overall_misses::total          1141                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     17209000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     17209000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     17209000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     17209000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000005166                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     75000002                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    102248083                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1177253251                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000005166                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     75000002                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    102248083                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1177253251                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 78579.908676                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15082.383874                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 78579.908676                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15082.383874                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          544                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    41.846154                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           43                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           43                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           43                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           43                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          176                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          176                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          176                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          176                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     14123000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14123000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     14123000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14123000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 80244.318182                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80244.318182                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 80244.318182                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80244.318182                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1000004244                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     75000002                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    102247864                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1177252110                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          922                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          219                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1141                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     17209000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     17209000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000005166                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     75000002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    102248083                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1177253251                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 78579.908676                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15082.383874                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           43                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          176                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          176                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     14123000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14123000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 80244.318182                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80244.318182                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 747180237000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           844.060474                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1177253207                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1097                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1073156.979945                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   835.366201                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     8.694274                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.203947                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.002123                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.206069                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1097                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1018                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.267822                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4709014101                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4709014101                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 747180237000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 747180237000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 747180237000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 747180237000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 747180237000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    364606262                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     22432541                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    110924852                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        497963655                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    364607500                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     22432541                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    110925130                       # number of overall hits
system.cpu.dcache.overall_hits::total       497965171                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6855581                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       522765                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      5752236                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13130582                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6855584                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       522765                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      5752286                       # number of overall misses
system.cpu.dcache.overall_misses::total      13130635                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  30908707000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 273428043976                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 304336750976                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  30908707000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 273428043976                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 304336750976                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    371461843                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22955306                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    116677088                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    511094237                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    371463084                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22955306                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    116677416                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    511095806                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.018456                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.022773                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.049300                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025691                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.018456                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.022773                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.049301                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025691                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 59125.433034                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 47534.218689                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23177.704612                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 59125.433034                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 47533.805512                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23177.611058                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     24964672                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         8931                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            844052                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             104                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.577173                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    85.875000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4635798                       # number of writebacks
system.cpu.dcache.writebacks::total           4635798                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2750097                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2750097                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2750097                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2750097                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       522765                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      3002139                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3524904                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       522765                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      3002182                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3524947                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  30647324500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 140659454629                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 171306779129                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  30647324500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 140659637129                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 171306961629                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.022773                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.025730                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006897                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.022773                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.025731                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006897                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 58625.433034                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 46853.078631                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48598.991385                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 58625.433034                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 46852.468348                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48598.450311                       # average overall mshr miss latency
system.cpu.dcache.replacements               10376436                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    264781219                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     19162610                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     82796106                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       366739935                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      4911427                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       348118                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      4385397                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9644942                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  19529232500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 191313637500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 210842870000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    269692646                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     19510728                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     87181503                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    376384877                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.018211                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.017842                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.050302                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025625                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 56099.461964                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 43625.158110                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21860.460125                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      1998352                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1998352                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       348118                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      2387045                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2735163                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  19355173500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  96075124000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 115430297500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.017842                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.027380                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007267                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 55599.461964                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 40248.560040                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42202.346807                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     99825043                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3269931                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     28128746                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      131223720                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1904734                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       174647                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1347212                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3426593                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11379474500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  81697659346                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  93077133846                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    101729777                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3444578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     29475958                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    134650313                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018723                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.050702                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.045705                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025448                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 65156.999548                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 60642.021706                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27163.171654                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data       751745                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       751745                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       174647                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       595467                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       770114                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  11292151000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  44177396999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  55469547999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.050702                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.020202                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005719                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 64656.999548                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 74189.496645                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72027.710182                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1238                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data          278                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1516                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data           50                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           53                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1241                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data          328                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1569                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.002417                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.152439                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.033779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus_1.data           43                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           43                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_1.data       182500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       182500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_1.data     0.131098                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.027406                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_1.data  4244.186047                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total  4244.186047                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data        39420                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::.switch_cpus_1.data        19627                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        59047                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus_1.data    416747130                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total    416747130                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        39420                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus_1.data        19627                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        59047                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus_1.data 21233.358639                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total  7057.888292                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus_1.data        19627                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        19627                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus_1.data    406933630                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total    406933630                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.332396                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus_1.data 20733.358639                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 20733.358639                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           76                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data           35                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          111                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus_1.data            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus_1.data       267500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       267500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           76                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data           42                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus_1.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.059322                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus_1.data 38214.285714                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 38214.285714                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus_1.data            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus_1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus_1.data        60000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        60000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus_1.data     0.023810                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008475                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus_1.data        60000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        60000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           76                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus_1.data           26                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          102                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus_1.data           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          102                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 747180237000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4091.997719                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           508345916                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10380532                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.971085                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2802.060713                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   432.783175                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   857.153832                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.684097                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.105660                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.209266                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999023                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0         1596                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         2482                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4099148740                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4099148740                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 747180237000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 510990799500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 236189437500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
