
LS7366R.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001fc4  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080020d0  080020d0  000030d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080020f4  080020f4  0000400c  2**0
                  CONTENTS
  4 .ARM          00000000  080020f4  080020f4  0000400c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080020f4  080020f4  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080020f4  080020f4  000030f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080020f8  080020f8  000030f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080020fc  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000080  2000000c  08002108  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000008c  08002108  0000408c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000050ed  00000000  00000000  00004035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000013e4  00000000  00000000  00009122  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000600  00000000  00000000  0000a508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000046d  00000000  00000000  0000ab08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000169da  00000000  00000000  0000af75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000070a1  00000000  00000000  0002194f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008144d  00000000  00000000  000289f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a9e3d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000169c  00000000  00000000  000a9e80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  000ab51c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	080020b8 	.word	0x080020b8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	080020b8 	.word	0x080020b8

0800014c <LS7366R_Init>:
#define CS_SET() 	HAL_GPIO_WritePin(LS7366R_CS_GPIO_Port, LS7366R_CS_Pin, GPIO_PIN_SET)
#define CS_RESET() 	HAL_GPIO_WritePin(LS7366R_CS_GPIO_Port, LS7366R_CS_Pin, GPIO_PIN_RESET)

// Function to initialize LS7366R
void LS7366R_Init(uint8_t byte_mode)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	71fb      	strb	r3, [r7, #7]
    // Clear Counter and Status
    LS7366R_ClearCounter();
 8000156:	f000 f889 	bl	800026c <LS7366R_ClearCounter>
    LS7366R_ClearStatus();
 800015a:	f000 f841 	bl	80001e0 <LS7366R_ClearStatus>

    // Set LS7366R to x4 quadrature mode (FOURX_COUNT)
    uint8_t mode0 = WRITE_MODE0;
 800015e:	2388      	movs	r3, #136	@ 0x88
 8000160:	73fb      	strb	r3, [r7, #15]
    uint8_t mode0_data = FOURX_COUNT | INDX_LOADO ;  // Enable index pulse to reset the counter
 8000162:	2333      	movs	r3, #51	@ 0x33
 8000164:	73bb      	strb	r3, [r7, #14]
    CS_RESET();
 8000166:	2200      	movs	r2, #0
 8000168:	2101      	movs	r1, #1
 800016a:	481b      	ldr	r0, [pc, #108]	@ (80001d8 <LS7366R_Init+0x8c>)
 800016c:	f000 fdea 	bl	8000d44 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &mode0, 1, HAL_MAX_DELAY);
 8000170:	f107 010f 	add.w	r1, r7, #15
 8000174:	f04f 33ff 	mov.w	r3, #4294967295
 8000178:	2201      	movs	r2, #1
 800017a:	4818      	ldr	r0, [pc, #96]	@ (80001dc <LS7366R_Init+0x90>)
 800017c:	f001 fa5e 	bl	800163c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, &mode0_data, 1, HAL_MAX_DELAY);
 8000180:	f107 010e 	add.w	r1, r7, #14
 8000184:	f04f 33ff 	mov.w	r3, #4294967295
 8000188:	2201      	movs	r2, #1
 800018a:	4814      	ldr	r0, [pc, #80]	@ (80001dc <LS7366R_Init+0x90>)
 800018c:	f001 fa56 	bl	800163c <HAL_SPI_Transmit>
    CS_SET();
 8000190:	2201      	movs	r2, #1
 8000192:	2101      	movs	r1, #1
 8000194:	4810      	ldr	r0, [pc, #64]	@ (80001d8 <LS7366R_Init+0x8c>)
 8000196:	f000 fdd5 	bl	8000d44 <HAL_GPIO_WritePin>

    // Set Byte Mode (e.g., 4-byte mode)
    uint8_t mode1 = WRITE_MODE1;
 800019a:	2390      	movs	r3, #144	@ 0x90
 800019c:	737b      	strb	r3, [r7, #13]
    CS_RESET();
 800019e:	2200      	movs	r2, #0
 80001a0:	2101      	movs	r1, #1
 80001a2:	480d      	ldr	r0, [pc, #52]	@ (80001d8 <LS7366R_Init+0x8c>)
 80001a4:	f000 fdce 	bl	8000d44 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &mode1, 1, HAL_MAX_DELAY);
 80001a8:	f107 010d 	add.w	r1, r7, #13
 80001ac:	f04f 33ff 	mov.w	r3, #4294967295
 80001b0:	2201      	movs	r2, #1
 80001b2:	480a      	ldr	r0, [pc, #40]	@ (80001dc <LS7366R_Init+0x90>)
 80001b4:	f001 fa42 	bl	800163c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, &byte_mode, 1, HAL_MAX_DELAY);
 80001b8:	1df9      	adds	r1, r7, #7
 80001ba:	f04f 33ff 	mov.w	r3, #4294967295
 80001be:	2201      	movs	r2, #1
 80001c0:	4806      	ldr	r0, [pc, #24]	@ (80001dc <LS7366R_Init+0x90>)
 80001c2:	f001 fa3b 	bl	800163c <HAL_SPI_Transmit>
    CS_SET();
 80001c6:	2201      	movs	r2, #1
 80001c8:	2101      	movs	r1, #1
 80001ca:	4803      	ldr	r0, [pc, #12]	@ (80001d8 <LS7366R_Init+0x8c>)
 80001cc:	f000 fdba 	bl	8000d44 <HAL_GPIO_WritePin>
}
 80001d0:	bf00      	nop
 80001d2:	3710      	adds	r7, #16
 80001d4:	46bd      	mov	sp, r7
 80001d6:	bd80      	pop	{r7, pc}
 80001d8:	40010c00 	.word	0x40010c00
 80001dc:	20000028 	.word	0x20000028

080001e0 <LS7366R_ClearStatus>:

// Function to clear the LS7366R status
void LS7366R_ClearStatus(void)
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	b082      	sub	sp, #8
 80001e4:	af00      	add	r7, sp, #0
    uint8_t clear_status_cmd = CLEAR_STATUS;
 80001e6:	2330      	movs	r3, #48	@ 0x30
 80001e8:	71fb      	strb	r3, [r7, #7]
    CS_RESET();
 80001ea:	2200      	movs	r2, #0
 80001ec:	2101      	movs	r1, #1
 80001ee:	4809      	ldr	r0, [pc, #36]	@ (8000214 <LS7366R_ClearStatus+0x34>)
 80001f0:	f000 fda8 	bl	8000d44 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &clear_status_cmd, 1, HAL_MAX_DELAY);
 80001f4:	1df9      	adds	r1, r7, #7
 80001f6:	f04f 33ff 	mov.w	r3, #4294967295
 80001fa:	2201      	movs	r2, #1
 80001fc:	4806      	ldr	r0, [pc, #24]	@ (8000218 <LS7366R_ClearStatus+0x38>)
 80001fe:	f001 fa1d 	bl	800163c <HAL_SPI_Transmit>
    CS_SET();
 8000202:	2201      	movs	r2, #1
 8000204:	2101      	movs	r1, #1
 8000206:	4803      	ldr	r0, [pc, #12]	@ (8000214 <LS7366R_ClearStatus+0x34>)
 8000208:	f000 fd9c 	bl	8000d44 <HAL_GPIO_WritePin>
}
 800020c:	bf00      	nop
 800020e:	3708      	adds	r7, #8
 8000210:	46bd      	mov	sp, r7
 8000212:	bd80      	pop	{r7, pc}
 8000214:	40010c00 	.word	0x40010c00
 8000218:	20000028 	.word	0x20000028

0800021c <LS7366R_ReadStatus>:

// Function to read the status of the LS7366R
uint8_t LS7366R_ReadStatus(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b082      	sub	sp, #8
 8000220:	af00      	add	r7, sp, #0
    uint8_t read_cmd = READ_STATUS;
 8000222:	2370      	movs	r3, #112	@ 0x70
 8000224:	71fb      	strb	r3, [r7, #7]
    uint8_t status = 0;
 8000226:	2300      	movs	r3, #0
 8000228:	71bb      	strb	r3, [r7, #6]

    CS_RESET();
 800022a:	2200      	movs	r2, #0
 800022c:	2101      	movs	r1, #1
 800022e:	480d      	ldr	r0, [pc, #52]	@ (8000264 <LS7366R_ReadStatus+0x48>)
 8000230:	f000 fd88 	bl	8000d44 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &read_cmd, 1, HAL_MAX_DELAY);
 8000234:	1df9      	adds	r1, r7, #7
 8000236:	f04f 33ff 	mov.w	r3, #4294967295
 800023a:	2201      	movs	r2, #1
 800023c:	480a      	ldr	r0, [pc, #40]	@ (8000268 <LS7366R_ReadStatus+0x4c>)
 800023e:	f001 f9fd 	bl	800163c <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, &status, 1, HAL_MAX_DELAY);
 8000242:	1db9      	adds	r1, r7, #6
 8000244:	f04f 33ff 	mov.w	r3, #4294967295
 8000248:	2201      	movs	r2, #1
 800024a:	4807      	ldr	r0, [pc, #28]	@ (8000268 <LS7366R_ReadStatus+0x4c>)
 800024c:	f001 fb3a 	bl	80018c4 <HAL_SPI_Receive>
    CS_SET();
 8000250:	2201      	movs	r2, #1
 8000252:	2101      	movs	r1, #1
 8000254:	4803      	ldr	r0, [pc, #12]	@ (8000264 <LS7366R_ReadStatus+0x48>)
 8000256:	f000 fd75 	bl	8000d44 <HAL_GPIO_WritePin>

    return status;
 800025a:	79bb      	ldrb	r3, [r7, #6]
}
 800025c:	4618      	mov	r0, r3
 800025e:	3708      	adds	r7, #8
 8000260:	46bd      	mov	sp, r7
 8000262:	bd80      	pop	{r7, pc}
 8000264:	40010c00 	.word	0x40010c00
 8000268:	20000028 	.word	0x20000028

0800026c <LS7366R_ClearCounter>:

// Function to clear the LS7366R counter
void LS7366R_ClearCounter(void)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b082      	sub	sp, #8
 8000270:	af00      	add	r7, sp, #0
    uint8_t clear_counter_cmd = CLEAR_COUNTER;
 8000272:	2320      	movs	r3, #32
 8000274:	71fb      	strb	r3, [r7, #7]
    CS_RESET();
 8000276:	2200      	movs	r2, #0
 8000278:	2101      	movs	r1, #1
 800027a:	4809      	ldr	r0, [pc, #36]	@ (80002a0 <LS7366R_ClearCounter+0x34>)
 800027c:	f000 fd62 	bl	8000d44 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &clear_counter_cmd, 1, HAL_MAX_DELAY);
 8000280:	1df9      	adds	r1, r7, #7
 8000282:	f04f 33ff 	mov.w	r3, #4294967295
 8000286:	2201      	movs	r2, #1
 8000288:	4806      	ldr	r0, [pc, #24]	@ (80002a4 <LS7366R_ClearCounter+0x38>)
 800028a:	f001 f9d7 	bl	800163c <HAL_SPI_Transmit>
    CS_SET();
 800028e:	2201      	movs	r2, #1
 8000290:	2101      	movs	r1, #1
 8000292:	4803      	ldr	r0, [pc, #12]	@ (80002a0 <LS7366R_ClearCounter+0x34>)
 8000294:	f000 fd56 	bl	8000d44 <HAL_GPIO_WritePin>
}
 8000298:	bf00      	nop
 800029a:	3708      	adds	r7, #8
 800029c:	46bd      	mov	sp, r7
 800029e:	bd80      	pop	{r7, pc}
 80002a0:	40010c00 	.word	0x40010c00
 80002a4:	20000028 	.word	0x20000028

080002a8 <LS7366R_ReadCounter>:

// Function to read the current counter value
uint32_t LS7366R_ReadCounter(void)
{
 80002a8:	b580      	push	{r7, lr}
 80002aa:	b084      	sub	sp, #16
 80002ac:	af00      	add	r7, sp, #0
    uint8_t read_cmd = READ_COUNTER;
 80002ae:	2360      	movs	r3, #96	@ 0x60
 80002b0:	72fb      	strb	r3, [r7, #11]
    uint8_t data[4] = {0};
 80002b2:	2300      	movs	r3, #0
 80002b4:	607b      	str	r3, [r7, #4]

    CS_RESET();
 80002b6:	2200      	movs	r2, #0
 80002b8:	2101      	movs	r1, #1
 80002ba:	4813      	ldr	r0, [pc, #76]	@ (8000308 <LS7366R_ReadCounter+0x60>)
 80002bc:	f000 fd42 	bl	8000d44 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &read_cmd, 1, HAL_MAX_DELAY);
 80002c0:	f107 010b 	add.w	r1, r7, #11
 80002c4:	f04f 33ff 	mov.w	r3, #4294967295
 80002c8:	2201      	movs	r2, #1
 80002ca:	4810      	ldr	r0, [pc, #64]	@ (800030c <LS7366R_ReadCounter+0x64>)
 80002cc:	f001 f9b6 	bl	800163c <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, data, 4, HAL_MAX_DELAY);
 80002d0:	1d39      	adds	r1, r7, #4
 80002d2:	f04f 33ff 	mov.w	r3, #4294967295
 80002d6:	2204      	movs	r2, #4
 80002d8:	480c      	ldr	r0, [pc, #48]	@ (800030c <LS7366R_ReadCounter+0x64>)
 80002da:	f001 faf3 	bl	80018c4 <HAL_SPI_Receive>
    CS_SET();
 80002de:	2201      	movs	r2, #1
 80002e0:	2101      	movs	r1, #1
 80002e2:	4809      	ldr	r0, [pc, #36]	@ (8000308 <LS7366R_ReadCounter+0x60>)
 80002e4:	f000 fd2e 	bl	8000d44 <HAL_GPIO_WritePin>

    uint32_t counter_value = (data[0] << 24) | (data[1] << 16) | (data[2] << 8) | data[3];
 80002e8:	793b      	ldrb	r3, [r7, #4]
 80002ea:	061a      	lsls	r2, r3, #24
 80002ec:	797b      	ldrb	r3, [r7, #5]
 80002ee:	041b      	lsls	r3, r3, #16
 80002f0:	431a      	orrs	r2, r3
 80002f2:	79bb      	ldrb	r3, [r7, #6]
 80002f4:	021b      	lsls	r3, r3, #8
 80002f6:	4313      	orrs	r3, r2
 80002f8:	79fa      	ldrb	r2, [r7, #7]
 80002fa:	4313      	orrs	r3, r2
 80002fc:	60fb      	str	r3, [r7, #12]
    return counter_value;
 80002fe:	68fb      	ldr	r3, [r7, #12]
}
 8000300:	4618      	mov	r0, r3
 8000302:	3710      	adds	r7, #16
 8000304:	46bd      	mov	sp, r7
 8000306:	bd80      	pop	{r7, pc}
 8000308:	40010c00 	.word	0x40010c00
 800030c:	20000028 	.word	0x20000028

08000310 <LS7366R_LoadCounter>:
}
*/

// Function to load a value into the counter
void LS7366R_LoadCounter(uint32_t counter_val)
{
 8000310:	b580      	push	{r7, lr}
 8000312:	b086      	sub	sp, #24
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
    uint8_t load_counter_cmd = WRITE_DTR;
 8000318:	2398      	movs	r3, #152	@ 0x98
 800031a:	75fb      	strb	r3, [r7, #23]
    uint8_t data[4];
    data[0] = (counter_val >> 24) & 0xFF;
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	0e1b      	lsrs	r3, r3, #24
 8000320:	b2db      	uxtb	r3, r3
 8000322:	743b      	strb	r3, [r7, #16]
    data[1] = (counter_val >> 16) & 0xFF;
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	0c1b      	lsrs	r3, r3, #16
 8000328:	b2db      	uxtb	r3, r3
 800032a:	747b      	strb	r3, [r7, #17]
    data[2] = (counter_val >> 8) & 0xFF;
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	0a1b      	lsrs	r3, r3, #8
 8000330:	b2db      	uxtb	r3, r3
 8000332:	74bb      	strb	r3, [r7, #18]
    data[3] = counter_val & 0xFF;
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	b2db      	uxtb	r3, r3
 8000338:	74fb      	strb	r3, [r7, #19]

    CS_RESET();
 800033a:	2200      	movs	r2, #0
 800033c:	2101      	movs	r1, #1
 800033e:	4818      	ldr	r0, [pc, #96]	@ (80003a0 <LS7366R_LoadCounter+0x90>)
 8000340:	f000 fd00 	bl	8000d44 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &load_counter_cmd, 1, HAL_MAX_DELAY);
 8000344:	f107 0117 	add.w	r1, r7, #23
 8000348:	f04f 33ff 	mov.w	r3, #4294967295
 800034c:	2201      	movs	r2, #1
 800034e:	4815      	ldr	r0, [pc, #84]	@ (80003a4 <LS7366R_LoadCounter+0x94>)
 8000350:	f001 f974 	bl	800163c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, data, 4, HAL_MAX_DELAY);
 8000354:	f107 0110 	add.w	r1, r7, #16
 8000358:	f04f 33ff 	mov.w	r3, #4294967295
 800035c:	2204      	movs	r2, #4
 800035e:	4811      	ldr	r0, [pc, #68]	@ (80003a4 <LS7366R_LoadCounter+0x94>)
 8000360:	f001 f96c 	bl	800163c <HAL_SPI_Transmit>
    CS_SET();
 8000364:	2201      	movs	r2, #1
 8000366:	2101      	movs	r1, #1
 8000368:	480d      	ldr	r0, [pc, #52]	@ (80003a0 <LS7366R_LoadCounter+0x90>)
 800036a:	f000 fceb 	bl	8000d44 <HAL_GPIO_WritePin>

    uint8_t load_cmd = LOAD_COUNTER;
 800036e:	23e0      	movs	r3, #224	@ 0xe0
 8000370:	73fb      	strb	r3, [r7, #15]
    CS_RESET();
 8000372:	2200      	movs	r2, #0
 8000374:	2101      	movs	r1, #1
 8000376:	480a      	ldr	r0, [pc, #40]	@ (80003a0 <LS7366R_LoadCounter+0x90>)
 8000378:	f000 fce4 	bl	8000d44 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &load_cmd, 1, HAL_MAX_DELAY);
 800037c:	f107 010f 	add.w	r1, r7, #15
 8000380:	f04f 33ff 	mov.w	r3, #4294967295
 8000384:	2201      	movs	r2, #1
 8000386:	4807      	ldr	r0, [pc, #28]	@ (80003a4 <LS7366R_LoadCounter+0x94>)
 8000388:	f001 f958 	bl	800163c <HAL_SPI_Transmit>
    CS_SET();
 800038c:	2201      	movs	r2, #1
 800038e:	2101      	movs	r1, #1
 8000390:	4803      	ldr	r0, [pc, #12]	@ (80003a0 <LS7366R_LoadCounter+0x90>)
 8000392:	f000 fcd7 	bl	8000d44 <HAL_GPIO_WritePin>
}
 8000396:	bf00      	nop
 8000398:	3718      	adds	r7, #24
 800039a:	46bd      	mov	sp, r7
 800039c:	bd80      	pop	{r7, pc}
 800039e:	bf00      	nop
 80003a0:	40010c00 	.word	0x40010c00
 80003a4:	20000028 	.word	0x20000028

080003a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003ac:	f000 f9dc 	bl	8000768 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003b0:	f000 f838 	bl	8000424 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003b4:	f000 f8b4 	bl	8000520 <MX_GPIO_Init>
  MX_SPI1_Init();
 80003b8:	f000 f87c 	bl	80004b4 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  // Initialize LS7366R with 4-byte counter mode
  LS7366R_Init(FOURBYTE_COUNTER);
 80003bc:	2000      	movs	r0, #0
 80003be:	f7ff fec5 	bl	800014c <LS7366R_Init>
  HAL_Delay(10);
 80003c2:	200a      	movs	r0, #10
 80003c4:	f000 fa32 	bl	800082c <HAL_Delay>

  status = LS7366R_ReadStatus();
 80003c8:	f7ff ff28 	bl	800021c <LS7366R_ReadStatus>
 80003cc:	4603      	mov	r3, r0
 80003ce:	461a      	mov	r2, r3
 80003d0:	4b11      	ldr	r3, [pc, #68]	@ (8000418 <main+0x70>)
 80003d2:	701a      	strb	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  count = LS7366R_ReadCounter();				// Read encoder count
 80003d4:	f7ff ff68 	bl	80002a8 <LS7366R_ReadCounter>
 80003d8:	4603      	mov	r3, r0
 80003da:	461a      	mov	r2, r3
 80003dc:	4b0f      	ldr	r3, [pc, #60]	@ (800041c <main+0x74>)
 80003de:	601a      	str	r2, [r3, #0]
	  status = LS7366R_ReadStatus();
 80003e0:	f7ff ff1c 	bl	800021c <LS7366R_ReadStatus>
 80003e4:	4603      	mov	r3, r0
 80003e6:	461a      	mov	r2, r3
 80003e8:	4b0b      	ldr	r3, [pc, #44]	@ (8000418 <main+0x70>)
 80003ea:	701a      	strb	r2, [r3, #0]
	  if (status & 0x10) {
 80003ec:	4b0a      	ldr	r3, [pc, #40]	@ (8000418 <main+0x70>)
 80003ee:	781b      	ldrb	r3, [r3, #0]
 80003f0:	f003 0310 	and.w	r3, r3, #16
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d00a      	beq.n	800040e <main+0x66>
		  index_count++;
 80003f8:	4b09      	ldr	r3, [pc, #36]	@ (8000420 <main+0x78>)
 80003fa:	781b      	ldrb	r3, [r3, #0]
 80003fc:	3301      	adds	r3, #1
 80003fe:	b2da      	uxtb	r2, r3
 8000400:	4b07      	ldr	r3, [pc, #28]	@ (8000420 <main+0x78>)
 8000402:	701a      	strb	r2, [r3, #0]
		  LS7366R_LoadCounter(0);
 8000404:	2000      	movs	r0, #0
 8000406:	f7ff ff83 	bl	8000310 <LS7366R_LoadCounter>
		  LS7366R_ClearStatus();
 800040a:	f7ff fee9 	bl	80001e0 <LS7366R_ClearStatus>
	  }

	  HAL_Delay(10);
 800040e:	200a      	movs	r0, #10
 8000410:	f000 fa0c 	bl	800082c <HAL_Delay>
	  count = LS7366R_ReadCounter();				// Read encoder count
 8000414:	e7de      	b.n	80003d4 <main+0x2c>
 8000416:	bf00      	nop
 8000418:	20000084 	.word	0x20000084
 800041c:	20000080 	.word	0x20000080
 8000420:	20000085 	.word	0x20000085

08000424 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000424:	b580      	push	{r7, lr}
 8000426:	b090      	sub	sp, #64	@ 0x40
 8000428:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800042a:	f107 0318 	add.w	r3, r7, #24
 800042e:	2228      	movs	r2, #40	@ 0x28
 8000430:	2100      	movs	r1, #0
 8000432:	4618      	mov	r0, r3
 8000434:	f001 fe13 	bl	800205e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000438:	1d3b      	adds	r3, r7, #4
 800043a:	2200      	movs	r2, #0
 800043c:	601a      	str	r2, [r3, #0]
 800043e:	605a      	str	r2, [r3, #4]
 8000440:	609a      	str	r2, [r3, #8]
 8000442:	60da      	str	r2, [r3, #12]
 8000444:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000446:	2301      	movs	r3, #1
 8000448:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800044a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800044e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8000450:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000454:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000456:	2301      	movs	r3, #1
 8000458:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800045a:	2302      	movs	r3, #2
 800045c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800045e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000462:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000464:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000468:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800046a:	f107 0318 	add.w	r3, r7, #24
 800046e:	4618      	mov	r0, r3
 8000470:	f000 fc80 	bl	8000d74 <HAL_RCC_OscConfig>
 8000474:	4603      	mov	r3, r0
 8000476:	2b00      	cmp	r3, #0
 8000478:	d001      	beq.n	800047e <SystemClock_Config+0x5a>
  {
    Error_Handler();
 800047a:	f000 f89b 	bl	80005b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800047e:	230f      	movs	r3, #15
 8000480:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000482:	2302      	movs	r3, #2
 8000484:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000486:	2300      	movs	r3, #0
 8000488:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800048a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800048e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000490:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000494:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000496:	1d3b      	adds	r3, r7, #4
 8000498:	2102      	movs	r1, #2
 800049a:	4618      	mov	r0, r3
 800049c:	f000 feec 	bl	8001278 <HAL_RCC_ClockConfig>
 80004a0:	4603      	mov	r3, r0
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	d001      	beq.n	80004aa <SystemClock_Config+0x86>
  {
    Error_Handler();
 80004a6:	f000 f885 	bl	80005b4 <Error_Handler>
  }
}
 80004aa:	bf00      	nop
 80004ac:	3740      	adds	r7, #64	@ 0x40
 80004ae:	46bd      	mov	sp, r7
 80004b0:	bd80      	pop	{r7, pc}
	...

080004b4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80004b8:	4b17      	ldr	r3, [pc, #92]	@ (8000518 <MX_SPI1_Init+0x64>)
 80004ba:	4a18      	ldr	r2, [pc, #96]	@ (800051c <MX_SPI1_Init+0x68>)
 80004bc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80004be:	4b16      	ldr	r3, [pc, #88]	@ (8000518 <MX_SPI1_Init+0x64>)
 80004c0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80004c4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80004c6:	4b14      	ldr	r3, [pc, #80]	@ (8000518 <MX_SPI1_Init+0x64>)
 80004c8:	2200      	movs	r2, #0
 80004ca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80004cc:	4b12      	ldr	r3, [pc, #72]	@ (8000518 <MX_SPI1_Init+0x64>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80004d2:	4b11      	ldr	r3, [pc, #68]	@ (8000518 <MX_SPI1_Init+0x64>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80004d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000518 <MX_SPI1_Init+0x64>)
 80004da:	2200      	movs	r2, #0
 80004dc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80004de:	4b0e      	ldr	r3, [pc, #56]	@ (8000518 <MX_SPI1_Init+0x64>)
 80004e0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80004e4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80004e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000518 <MX_SPI1_Init+0x64>)
 80004e8:	2228      	movs	r2, #40	@ 0x28
 80004ea:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80004ec:	4b0a      	ldr	r3, [pc, #40]	@ (8000518 <MX_SPI1_Init+0x64>)
 80004ee:	2200      	movs	r2, #0
 80004f0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80004f2:	4b09      	ldr	r3, [pc, #36]	@ (8000518 <MX_SPI1_Init+0x64>)
 80004f4:	2200      	movs	r2, #0
 80004f6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80004f8:	4b07      	ldr	r3, [pc, #28]	@ (8000518 <MX_SPI1_Init+0x64>)
 80004fa:	2200      	movs	r2, #0
 80004fc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80004fe:	4b06      	ldr	r3, [pc, #24]	@ (8000518 <MX_SPI1_Init+0x64>)
 8000500:	220a      	movs	r2, #10
 8000502:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000504:	4804      	ldr	r0, [pc, #16]	@ (8000518 <MX_SPI1_Init+0x64>)
 8000506:	f001 f815 	bl	8001534 <HAL_SPI_Init>
 800050a:	4603      	mov	r3, r0
 800050c:	2b00      	cmp	r3, #0
 800050e:	d001      	beq.n	8000514 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000510:	f000 f850 	bl	80005b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000514:	bf00      	nop
 8000516:	bd80      	pop	{r7, pc}
 8000518:	20000028 	.word	0x20000028
 800051c:	40013000 	.word	0x40013000

08000520 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b088      	sub	sp, #32
 8000524:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000526:	f107 0310 	add.w	r3, r7, #16
 800052a:	2200      	movs	r2, #0
 800052c:	601a      	str	r2, [r3, #0]
 800052e:	605a      	str	r2, [r3, #4]
 8000530:	609a      	str	r2, [r3, #8]
 8000532:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000534:	4b1d      	ldr	r3, [pc, #116]	@ (80005ac <MX_GPIO_Init+0x8c>)
 8000536:	699b      	ldr	r3, [r3, #24]
 8000538:	4a1c      	ldr	r2, [pc, #112]	@ (80005ac <MX_GPIO_Init+0x8c>)
 800053a:	f043 0320 	orr.w	r3, r3, #32
 800053e:	6193      	str	r3, [r2, #24]
 8000540:	4b1a      	ldr	r3, [pc, #104]	@ (80005ac <MX_GPIO_Init+0x8c>)
 8000542:	699b      	ldr	r3, [r3, #24]
 8000544:	f003 0320 	and.w	r3, r3, #32
 8000548:	60fb      	str	r3, [r7, #12]
 800054a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800054c:	4b17      	ldr	r3, [pc, #92]	@ (80005ac <MX_GPIO_Init+0x8c>)
 800054e:	699b      	ldr	r3, [r3, #24]
 8000550:	4a16      	ldr	r2, [pc, #88]	@ (80005ac <MX_GPIO_Init+0x8c>)
 8000552:	f043 0304 	orr.w	r3, r3, #4
 8000556:	6193      	str	r3, [r2, #24]
 8000558:	4b14      	ldr	r3, [pc, #80]	@ (80005ac <MX_GPIO_Init+0x8c>)
 800055a:	699b      	ldr	r3, [r3, #24]
 800055c:	f003 0304 	and.w	r3, r3, #4
 8000560:	60bb      	str	r3, [r7, #8]
 8000562:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000564:	4b11      	ldr	r3, [pc, #68]	@ (80005ac <MX_GPIO_Init+0x8c>)
 8000566:	699b      	ldr	r3, [r3, #24]
 8000568:	4a10      	ldr	r2, [pc, #64]	@ (80005ac <MX_GPIO_Init+0x8c>)
 800056a:	f043 0308 	orr.w	r3, r3, #8
 800056e:	6193      	str	r3, [r2, #24]
 8000570:	4b0e      	ldr	r3, [pc, #56]	@ (80005ac <MX_GPIO_Init+0x8c>)
 8000572:	699b      	ldr	r3, [r3, #24]
 8000574:	f003 0308 	and.w	r3, r3, #8
 8000578:	607b      	str	r3, [r7, #4]
 800057a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LS7366R_CS_GPIO_Port, LS7366R_CS_Pin, GPIO_PIN_RESET);
 800057c:	2200      	movs	r2, #0
 800057e:	2101      	movs	r1, #1
 8000580:	480b      	ldr	r0, [pc, #44]	@ (80005b0 <MX_GPIO_Init+0x90>)
 8000582:	f000 fbdf 	bl	8000d44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LS7366R_CS_Pin */
  GPIO_InitStruct.Pin = LS7366R_CS_Pin;
 8000586:	2301      	movs	r3, #1
 8000588:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800058a:	2301      	movs	r3, #1
 800058c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800058e:	2300      	movs	r3, #0
 8000590:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000592:	2302      	movs	r3, #2
 8000594:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LS7366R_CS_GPIO_Port, &GPIO_InitStruct);
 8000596:	f107 0310 	add.w	r3, r7, #16
 800059a:	4619      	mov	r1, r3
 800059c:	4804      	ldr	r0, [pc, #16]	@ (80005b0 <MX_GPIO_Init+0x90>)
 800059e:	f000 fa4d 	bl	8000a3c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80005a2:	bf00      	nop
 80005a4:	3720      	adds	r7, #32
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	bf00      	nop
 80005ac:	40021000 	.word	0x40021000
 80005b0:	40010c00 	.word	0x40010c00

080005b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005b4:	b480      	push	{r7}
 80005b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005b8:	b672      	cpsid	i
}
 80005ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005bc:	bf00      	nop
 80005be:	e7fd      	b.n	80005bc <Error_Handler+0x8>

080005c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005c0:	b480      	push	{r7}
 80005c2:	b085      	sub	sp, #20
 80005c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80005c6:	4b15      	ldr	r3, [pc, #84]	@ (800061c <HAL_MspInit+0x5c>)
 80005c8:	699b      	ldr	r3, [r3, #24]
 80005ca:	4a14      	ldr	r2, [pc, #80]	@ (800061c <HAL_MspInit+0x5c>)
 80005cc:	f043 0301 	orr.w	r3, r3, #1
 80005d0:	6193      	str	r3, [r2, #24]
 80005d2:	4b12      	ldr	r3, [pc, #72]	@ (800061c <HAL_MspInit+0x5c>)
 80005d4:	699b      	ldr	r3, [r3, #24]
 80005d6:	f003 0301 	and.w	r3, r3, #1
 80005da:	60bb      	str	r3, [r7, #8]
 80005dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005de:	4b0f      	ldr	r3, [pc, #60]	@ (800061c <HAL_MspInit+0x5c>)
 80005e0:	69db      	ldr	r3, [r3, #28]
 80005e2:	4a0e      	ldr	r2, [pc, #56]	@ (800061c <HAL_MspInit+0x5c>)
 80005e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005e8:	61d3      	str	r3, [r2, #28]
 80005ea:	4b0c      	ldr	r3, [pc, #48]	@ (800061c <HAL_MspInit+0x5c>)
 80005ec:	69db      	ldr	r3, [r3, #28]
 80005ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005f2:	607b      	str	r3, [r7, #4]
 80005f4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80005f6:	4b0a      	ldr	r3, [pc, #40]	@ (8000620 <HAL_MspInit+0x60>)
 80005f8:	685b      	ldr	r3, [r3, #4]
 80005fa:	60fb      	str	r3, [r7, #12]
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000602:	60fb      	str	r3, [r7, #12]
 8000604:	68fb      	ldr	r3, [r7, #12]
 8000606:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800060a:	60fb      	str	r3, [r7, #12]
 800060c:	4a04      	ldr	r2, [pc, #16]	@ (8000620 <HAL_MspInit+0x60>)
 800060e:	68fb      	ldr	r3, [r7, #12]
 8000610:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000612:	bf00      	nop
 8000614:	3714      	adds	r7, #20
 8000616:	46bd      	mov	sp, r7
 8000618:	bc80      	pop	{r7}
 800061a:	4770      	bx	lr
 800061c:	40021000 	.word	0x40021000
 8000620:	40010000 	.word	0x40010000

08000624 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b088      	sub	sp, #32
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800062c:	f107 0310 	add.w	r3, r7, #16
 8000630:	2200      	movs	r2, #0
 8000632:	601a      	str	r2, [r3, #0]
 8000634:	605a      	str	r2, [r3, #4]
 8000636:	609a      	str	r2, [r3, #8]
 8000638:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	4a1b      	ldr	r2, [pc, #108]	@ (80006ac <HAL_SPI_MspInit+0x88>)
 8000640:	4293      	cmp	r3, r2
 8000642:	d12f      	bne.n	80006a4 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000644:	4b1a      	ldr	r3, [pc, #104]	@ (80006b0 <HAL_SPI_MspInit+0x8c>)
 8000646:	699b      	ldr	r3, [r3, #24]
 8000648:	4a19      	ldr	r2, [pc, #100]	@ (80006b0 <HAL_SPI_MspInit+0x8c>)
 800064a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800064e:	6193      	str	r3, [r2, #24]
 8000650:	4b17      	ldr	r3, [pc, #92]	@ (80006b0 <HAL_SPI_MspInit+0x8c>)
 8000652:	699b      	ldr	r3, [r3, #24]
 8000654:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000658:	60fb      	str	r3, [r7, #12]
 800065a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800065c:	4b14      	ldr	r3, [pc, #80]	@ (80006b0 <HAL_SPI_MspInit+0x8c>)
 800065e:	699b      	ldr	r3, [r3, #24]
 8000660:	4a13      	ldr	r2, [pc, #76]	@ (80006b0 <HAL_SPI_MspInit+0x8c>)
 8000662:	f043 0304 	orr.w	r3, r3, #4
 8000666:	6193      	str	r3, [r2, #24]
 8000668:	4b11      	ldr	r3, [pc, #68]	@ (80006b0 <HAL_SPI_MspInit+0x8c>)
 800066a:	699b      	ldr	r3, [r3, #24]
 800066c:	f003 0304 	and.w	r3, r3, #4
 8000670:	60bb      	str	r3, [r7, #8]
 8000672:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = LS7366R_SCK_Pin|LS7366R_MOSI_Pin;
 8000674:	23a0      	movs	r3, #160	@ 0xa0
 8000676:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000678:	2302      	movs	r3, #2
 800067a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800067c:	2303      	movs	r3, #3
 800067e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000680:	f107 0310 	add.w	r3, r7, #16
 8000684:	4619      	mov	r1, r3
 8000686:	480b      	ldr	r0, [pc, #44]	@ (80006b4 <HAL_SPI_MspInit+0x90>)
 8000688:	f000 f9d8 	bl	8000a3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LS7366R_MISO_Pin;
 800068c:	2340      	movs	r3, #64	@ 0x40
 800068e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000690:	2300      	movs	r3, #0
 8000692:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000694:	2300      	movs	r3, #0
 8000696:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LS7366R_MISO_GPIO_Port, &GPIO_InitStruct);
 8000698:	f107 0310 	add.w	r3, r7, #16
 800069c:	4619      	mov	r1, r3
 800069e:	4805      	ldr	r0, [pc, #20]	@ (80006b4 <HAL_SPI_MspInit+0x90>)
 80006a0:	f000 f9cc 	bl	8000a3c <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 80006a4:	bf00      	nop
 80006a6:	3720      	adds	r7, #32
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bd80      	pop	{r7, pc}
 80006ac:	40013000 	.word	0x40013000
 80006b0:	40021000 	.word	0x40021000
 80006b4:	40010800 	.word	0x40010800

080006b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006b8:	b480      	push	{r7}
 80006ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006bc:	bf00      	nop
 80006be:	e7fd      	b.n	80006bc <NMI_Handler+0x4>

080006c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006c0:	b480      	push	{r7}
 80006c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006c4:	bf00      	nop
 80006c6:	e7fd      	b.n	80006c4 <HardFault_Handler+0x4>

080006c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006c8:	b480      	push	{r7}
 80006ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006cc:	bf00      	nop
 80006ce:	e7fd      	b.n	80006cc <MemManage_Handler+0x4>

080006d0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006d0:	b480      	push	{r7}
 80006d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006d4:	bf00      	nop
 80006d6:	e7fd      	b.n	80006d4 <BusFault_Handler+0x4>

080006d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006d8:	b480      	push	{r7}
 80006da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006dc:	bf00      	nop
 80006de:	e7fd      	b.n	80006dc <UsageFault_Handler+0x4>

080006e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006e4:	bf00      	nop
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bc80      	pop	{r7}
 80006ea:	4770      	bx	lr

080006ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006ec:	b480      	push	{r7}
 80006ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006f0:	bf00      	nop
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bc80      	pop	{r7}
 80006f6:	4770      	bx	lr

080006f8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006f8:	b480      	push	{r7}
 80006fa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006fc:	bf00      	nop
 80006fe:	46bd      	mov	sp, r7
 8000700:	bc80      	pop	{r7}
 8000702:	4770      	bx	lr

08000704 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000708:	f000 f874 	bl	80007f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800070c:	bf00      	nop
 800070e:	bd80      	pop	{r7, pc}

08000710 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000714:	bf00      	nop
 8000716:	46bd      	mov	sp, r7
 8000718:	bc80      	pop	{r7}
 800071a:	4770      	bx	lr

0800071c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800071c:	f7ff fff8 	bl	8000710 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000720:	480b      	ldr	r0, [pc, #44]	@ (8000750 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000722:	490c      	ldr	r1, [pc, #48]	@ (8000754 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000724:	4a0c      	ldr	r2, [pc, #48]	@ (8000758 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000726:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000728:	e002      	b.n	8000730 <LoopCopyDataInit>

0800072a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800072a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800072c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800072e:	3304      	adds	r3, #4

08000730 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000730:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000732:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000734:	d3f9      	bcc.n	800072a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000736:	4a09      	ldr	r2, [pc, #36]	@ (800075c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000738:	4c09      	ldr	r4, [pc, #36]	@ (8000760 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800073a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800073c:	e001      	b.n	8000742 <LoopFillZerobss>

0800073e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800073e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000740:	3204      	adds	r2, #4

08000742 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000742:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000744:	d3fb      	bcc.n	800073e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000746:	f001 fc93 	bl	8002070 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800074a:	f7ff fe2d 	bl	80003a8 <main>
  bx lr
 800074e:	4770      	bx	lr
  ldr r0, =_sdata
 8000750:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000754:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000758:	080020fc 	.word	0x080020fc
  ldr r2, =_sbss
 800075c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000760:	2000008c 	.word	0x2000008c

08000764 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000764:	e7fe      	b.n	8000764 <ADC1_2_IRQHandler>
	...

08000768 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800076c:	4b08      	ldr	r3, [pc, #32]	@ (8000790 <HAL_Init+0x28>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	4a07      	ldr	r2, [pc, #28]	@ (8000790 <HAL_Init+0x28>)
 8000772:	f043 0310 	orr.w	r3, r3, #16
 8000776:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000778:	2003      	movs	r0, #3
 800077a:	f000 f92b 	bl	80009d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800077e:	200f      	movs	r0, #15
 8000780:	f000 f808 	bl	8000794 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000784:	f7ff ff1c 	bl	80005c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000788:	2300      	movs	r3, #0
}
 800078a:	4618      	mov	r0, r3
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	40022000 	.word	0x40022000

08000794 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b082      	sub	sp, #8
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800079c:	4b12      	ldr	r3, [pc, #72]	@ (80007e8 <HAL_InitTick+0x54>)
 800079e:	681a      	ldr	r2, [r3, #0]
 80007a0:	4b12      	ldr	r3, [pc, #72]	@ (80007ec <HAL_InitTick+0x58>)
 80007a2:	781b      	ldrb	r3, [r3, #0]
 80007a4:	4619      	mov	r1, r3
 80007a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80007ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80007b2:	4618      	mov	r0, r3
 80007b4:	f000 f935 	bl	8000a22 <HAL_SYSTICK_Config>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80007be:	2301      	movs	r3, #1
 80007c0:	e00e      	b.n	80007e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	2b0f      	cmp	r3, #15
 80007c6:	d80a      	bhi.n	80007de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007c8:	2200      	movs	r2, #0
 80007ca:	6879      	ldr	r1, [r7, #4]
 80007cc:	f04f 30ff 	mov.w	r0, #4294967295
 80007d0:	f000 f90b 	bl	80009ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007d4:	4a06      	ldr	r2, [pc, #24]	@ (80007f0 <HAL_InitTick+0x5c>)
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80007da:	2300      	movs	r3, #0
 80007dc:	e000      	b.n	80007e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80007de:	2301      	movs	r3, #1
}
 80007e0:	4618      	mov	r0, r3
 80007e2:	3708      	adds	r7, #8
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	20000000 	.word	0x20000000
 80007ec:	20000008 	.word	0x20000008
 80007f0:	20000004 	.word	0x20000004

080007f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007f8:	4b05      	ldr	r3, [pc, #20]	@ (8000810 <HAL_IncTick+0x1c>)
 80007fa:	781b      	ldrb	r3, [r3, #0]
 80007fc:	461a      	mov	r2, r3
 80007fe:	4b05      	ldr	r3, [pc, #20]	@ (8000814 <HAL_IncTick+0x20>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	4413      	add	r3, r2
 8000804:	4a03      	ldr	r2, [pc, #12]	@ (8000814 <HAL_IncTick+0x20>)
 8000806:	6013      	str	r3, [r2, #0]
}
 8000808:	bf00      	nop
 800080a:	46bd      	mov	sp, r7
 800080c:	bc80      	pop	{r7}
 800080e:	4770      	bx	lr
 8000810:	20000008 	.word	0x20000008
 8000814:	20000088 	.word	0x20000088

08000818 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  return uwTick;
 800081c:	4b02      	ldr	r3, [pc, #8]	@ (8000828 <HAL_GetTick+0x10>)
 800081e:	681b      	ldr	r3, [r3, #0]
}
 8000820:	4618      	mov	r0, r3
 8000822:	46bd      	mov	sp, r7
 8000824:	bc80      	pop	{r7}
 8000826:	4770      	bx	lr
 8000828:	20000088 	.word	0x20000088

0800082c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b084      	sub	sp, #16
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000834:	f7ff fff0 	bl	8000818 <HAL_GetTick>
 8000838:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000844:	d005      	beq.n	8000852 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000846:	4b0a      	ldr	r3, [pc, #40]	@ (8000870 <HAL_Delay+0x44>)
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	461a      	mov	r2, r3
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	4413      	add	r3, r2
 8000850:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000852:	bf00      	nop
 8000854:	f7ff ffe0 	bl	8000818 <HAL_GetTick>
 8000858:	4602      	mov	r2, r0
 800085a:	68bb      	ldr	r3, [r7, #8]
 800085c:	1ad3      	subs	r3, r2, r3
 800085e:	68fa      	ldr	r2, [r7, #12]
 8000860:	429a      	cmp	r2, r3
 8000862:	d8f7      	bhi.n	8000854 <HAL_Delay+0x28>
  {
  }
}
 8000864:	bf00      	nop
 8000866:	bf00      	nop
 8000868:	3710      	adds	r7, #16
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	20000008 	.word	0x20000008

08000874 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000874:	b480      	push	{r7}
 8000876:	b085      	sub	sp, #20
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	f003 0307 	and.w	r3, r3, #7
 8000882:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000884:	4b0c      	ldr	r3, [pc, #48]	@ (80008b8 <__NVIC_SetPriorityGrouping+0x44>)
 8000886:	68db      	ldr	r3, [r3, #12]
 8000888:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800088a:	68ba      	ldr	r2, [r7, #8]
 800088c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000890:	4013      	ands	r3, r2
 8000892:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000894:	68fb      	ldr	r3, [r7, #12]
 8000896:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000898:	68bb      	ldr	r3, [r7, #8]
 800089a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800089c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80008a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008a6:	4a04      	ldr	r2, [pc, #16]	@ (80008b8 <__NVIC_SetPriorityGrouping+0x44>)
 80008a8:	68bb      	ldr	r3, [r7, #8]
 80008aa:	60d3      	str	r3, [r2, #12]
}
 80008ac:	bf00      	nop
 80008ae:	3714      	adds	r7, #20
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bc80      	pop	{r7}
 80008b4:	4770      	bx	lr
 80008b6:	bf00      	nop
 80008b8:	e000ed00 	.word	0xe000ed00

080008bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008c0:	4b04      	ldr	r3, [pc, #16]	@ (80008d4 <__NVIC_GetPriorityGrouping+0x18>)
 80008c2:	68db      	ldr	r3, [r3, #12]
 80008c4:	0a1b      	lsrs	r3, r3, #8
 80008c6:	f003 0307 	and.w	r3, r3, #7
}
 80008ca:	4618      	mov	r0, r3
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bc80      	pop	{r7}
 80008d0:	4770      	bx	lr
 80008d2:	bf00      	nop
 80008d4:	e000ed00 	.word	0xe000ed00

080008d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008d8:	b480      	push	{r7}
 80008da:	b083      	sub	sp, #12
 80008dc:	af00      	add	r7, sp, #0
 80008de:	4603      	mov	r3, r0
 80008e0:	6039      	str	r1, [r7, #0]
 80008e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	db0a      	blt.n	8000902 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008ec:	683b      	ldr	r3, [r7, #0]
 80008ee:	b2da      	uxtb	r2, r3
 80008f0:	490c      	ldr	r1, [pc, #48]	@ (8000924 <__NVIC_SetPriority+0x4c>)
 80008f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008f6:	0112      	lsls	r2, r2, #4
 80008f8:	b2d2      	uxtb	r2, r2
 80008fa:	440b      	add	r3, r1
 80008fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000900:	e00a      	b.n	8000918 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000902:	683b      	ldr	r3, [r7, #0]
 8000904:	b2da      	uxtb	r2, r3
 8000906:	4908      	ldr	r1, [pc, #32]	@ (8000928 <__NVIC_SetPriority+0x50>)
 8000908:	79fb      	ldrb	r3, [r7, #7]
 800090a:	f003 030f 	and.w	r3, r3, #15
 800090e:	3b04      	subs	r3, #4
 8000910:	0112      	lsls	r2, r2, #4
 8000912:	b2d2      	uxtb	r2, r2
 8000914:	440b      	add	r3, r1
 8000916:	761a      	strb	r2, [r3, #24]
}
 8000918:	bf00      	nop
 800091a:	370c      	adds	r7, #12
 800091c:	46bd      	mov	sp, r7
 800091e:	bc80      	pop	{r7}
 8000920:	4770      	bx	lr
 8000922:	bf00      	nop
 8000924:	e000e100 	.word	0xe000e100
 8000928:	e000ed00 	.word	0xe000ed00

0800092c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800092c:	b480      	push	{r7}
 800092e:	b089      	sub	sp, #36	@ 0x24
 8000930:	af00      	add	r7, sp, #0
 8000932:	60f8      	str	r0, [r7, #12]
 8000934:	60b9      	str	r1, [r7, #8]
 8000936:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000938:	68fb      	ldr	r3, [r7, #12]
 800093a:	f003 0307 	and.w	r3, r3, #7
 800093e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000940:	69fb      	ldr	r3, [r7, #28]
 8000942:	f1c3 0307 	rsb	r3, r3, #7
 8000946:	2b04      	cmp	r3, #4
 8000948:	bf28      	it	cs
 800094a:	2304      	movcs	r3, #4
 800094c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800094e:	69fb      	ldr	r3, [r7, #28]
 8000950:	3304      	adds	r3, #4
 8000952:	2b06      	cmp	r3, #6
 8000954:	d902      	bls.n	800095c <NVIC_EncodePriority+0x30>
 8000956:	69fb      	ldr	r3, [r7, #28]
 8000958:	3b03      	subs	r3, #3
 800095a:	e000      	b.n	800095e <NVIC_EncodePriority+0x32>
 800095c:	2300      	movs	r3, #0
 800095e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000960:	f04f 32ff 	mov.w	r2, #4294967295
 8000964:	69bb      	ldr	r3, [r7, #24]
 8000966:	fa02 f303 	lsl.w	r3, r2, r3
 800096a:	43da      	mvns	r2, r3
 800096c:	68bb      	ldr	r3, [r7, #8]
 800096e:	401a      	ands	r2, r3
 8000970:	697b      	ldr	r3, [r7, #20]
 8000972:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000974:	f04f 31ff 	mov.w	r1, #4294967295
 8000978:	697b      	ldr	r3, [r7, #20]
 800097a:	fa01 f303 	lsl.w	r3, r1, r3
 800097e:	43d9      	mvns	r1, r3
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000984:	4313      	orrs	r3, r2
         );
}
 8000986:	4618      	mov	r0, r3
 8000988:	3724      	adds	r7, #36	@ 0x24
 800098a:	46bd      	mov	sp, r7
 800098c:	bc80      	pop	{r7}
 800098e:	4770      	bx	lr

08000990 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	3b01      	subs	r3, #1
 800099c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80009a0:	d301      	bcc.n	80009a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009a2:	2301      	movs	r3, #1
 80009a4:	e00f      	b.n	80009c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009a6:	4a0a      	ldr	r2, [pc, #40]	@ (80009d0 <SysTick_Config+0x40>)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	3b01      	subs	r3, #1
 80009ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009ae:	210f      	movs	r1, #15
 80009b0:	f04f 30ff 	mov.w	r0, #4294967295
 80009b4:	f7ff ff90 	bl	80008d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009b8:	4b05      	ldr	r3, [pc, #20]	@ (80009d0 <SysTick_Config+0x40>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009be:	4b04      	ldr	r3, [pc, #16]	@ (80009d0 <SysTick_Config+0x40>)
 80009c0:	2207      	movs	r2, #7
 80009c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009c4:	2300      	movs	r3, #0
}
 80009c6:	4618      	mov	r0, r3
 80009c8:	3708      	adds	r7, #8
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	e000e010 	.word	0xe000e010

080009d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b082      	sub	sp, #8
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009dc:	6878      	ldr	r0, [r7, #4]
 80009de:	f7ff ff49 	bl	8000874 <__NVIC_SetPriorityGrouping>
}
 80009e2:	bf00      	nop
 80009e4:	3708      	adds	r7, #8
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}

080009ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009ea:	b580      	push	{r7, lr}
 80009ec:	b086      	sub	sp, #24
 80009ee:	af00      	add	r7, sp, #0
 80009f0:	4603      	mov	r3, r0
 80009f2:	60b9      	str	r1, [r7, #8]
 80009f4:	607a      	str	r2, [r7, #4]
 80009f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009f8:	2300      	movs	r3, #0
 80009fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009fc:	f7ff ff5e 	bl	80008bc <__NVIC_GetPriorityGrouping>
 8000a00:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a02:	687a      	ldr	r2, [r7, #4]
 8000a04:	68b9      	ldr	r1, [r7, #8]
 8000a06:	6978      	ldr	r0, [r7, #20]
 8000a08:	f7ff ff90 	bl	800092c <NVIC_EncodePriority>
 8000a0c:	4602      	mov	r2, r0
 8000a0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a12:	4611      	mov	r1, r2
 8000a14:	4618      	mov	r0, r3
 8000a16:	f7ff ff5f 	bl	80008d8 <__NVIC_SetPriority>
}
 8000a1a:	bf00      	nop
 8000a1c:	3718      	adds	r7, #24
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}

08000a22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a22:	b580      	push	{r7, lr}
 8000a24:	b082      	sub	sp, #8
 8000a26:	af00      	add	r7, sp, #0
 8000a28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a2a:	6878      	ldr	r0, [r7, #4]
 8000a2c:	f7ff ffb0 	bl	8000990 <SysTick_Config>
 8000a30:	4603      	mov	r3, r0
}
 8000a32:	4618      	mov	r0, r3
 8000a34:	3708      	adds	r7, #8
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
	...

08000a3c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b08b      	sub	sp, #44	@ 0x2c
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
 8000a44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a46:	2300      	movs	r3, #0
 8000a48:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a4e:	e169      	b.n	8000d24 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000a50:	2201      	movs	r2, #1
 8000a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a54:	fa02 f303 	lsl.w	r3, r2, r3
 8000a58:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a5a:	683b      	ldr	r3, [r7, #0]
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	69fa      	ldr	r2, [r7, #28]
 8000a60:	4013      	ands	r3, r2
 8000a62:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000a64:	69ba      	ldr	r2, [r7, #24]
 8000a66:	69fb      	ldr	r3, [r7, #28]
 8000a68:	429a      	cmp	r2, r3
 8000a6a:	f040 8158 	bne.w	8000d1e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	685b      	ldr	r3, [r3, #4]
 8000a72:	4a9a      	ldr	r2, [pc, #616]	@ (8000cdc <HAL_GPIO_Init+0x2a0>)
 8000a74:	4293      	cmp	r3, r2
 8000a76:	d05e      	beq.n	8000b36 <HAL_GPIO_Init+0xfa>
 8000a78:	4a98      	ldr	r2, [pc, #608]	@ (8000cdc <HAL_GPIO_Init+0x2a0>)
 8000a7a:	4293      	cmp	r3, r2
 8000a7c:	d875      	bhi.n	8000b6a <HAL_GPIO_Init+0x12e>
 8000a7e:	4a98      	ldr	r2, [pc, #608]	@ (8000ce0 <HAL_GPIO_Init+0x2a4>)
 8000a80:	4293      	cmp	r3, r2
 8000a82:	d058      	beq.n	8000b36 <HAL_GPIO_Init+0xfa>
 8000a84:	4a96      	ldr	r2, [pc, #600]	@ (8000ce0 <HAL_GPIO_Init+0x2a4>)
 8000a86:	4293      	cmp	r3, r2
 8000a88:	d86f      	bhi.n	8000b6a <HAL_GPIO_Init+0x12e>
 8000a8a:	4a96      	ldr	r2, [pc, #600]	@ (8000ce4 <HAL_GPIO_Init+0x2a8>)
 8000a8c:	4293      	cmp	r3, r2
 8000a8e:	d052      	beq.n	8000b36 <HAL_GPIO_Init+0xfa>
 8000a90:	4a94      	ldr	r2, [pc, #592]	@ (8000ce4 <HAL_GPIO_Init+0x2a8>)
 8000a92:	4293      	cmp	r3, r2
 8000a94:	d869      	bhi.n	8000b6a <HAL_GPIO_Init+0x12e>
 8000a96:	4a94      	ldr	r2, [pc, #592]	@ (8000ce8 <HAL_GPIO_Init+0x2ac>)
 8000a98:	4293      	cmp	r3, r2
 8000a9a:	d04c      	beq.n	8000b36 <HAL_GPIO_Init+0xfa>
 8000a9c:	4a92      	ldr	r2, [pc, #584]	@ (8000ce8 <HAL_GPIO_Init+0x2ac>)
 8000a9e:	4293      	cmp	r3, r2
 8000aa0:	d863      	bhi.n	8000b6a <HAL_GPIO_Init+0x12e>
 8000aa2:	4a92      	ldr	r2, [pc, #584]	@ (8000cec <HAL_GPIO_Init+0x2b0>)
 8000aa4:	4293      	cmp	r3, r2
 8000aa6:	d046      	beq.n	8000b36 <HAL_GPIO_Init+0xfa>
 8000aa8:	4a90      	ldr	r2, [pc, #576]	@ (8000cec <HAL_GPIO_Init+0x2b0>)
 8000aaa:	4293      	cmp	r3, r2
 8000aac:	d85d      	bhi.n	8000b6a <HAL_GPIO_Init+0x12e>
 8000aae:	2b12      	cmp	r3, #18
 8000ab0:	d82a      	bhi.n	8000b08 <HAL_GPIO_Init+0xcc>
 8000ab2:	2b12      	cmp	r3, #18
 8000ab4:	d859      	bhi.n	8000b6a <HAL_GPIO_Init+0x12e>
 8000ab6:	a201      	add	r2, pc, #4	@ (adr r2, 8000abc <HAL_GPIO_Init+0x80>)
 8000ab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000abc:	08000b37 	.word	0x08000b37
 8000ac0:	08000b11 	.word	0x08000b11
 8000ac4:	08000b23 	.word	0x08000b23
 8000ac8:	08000b65 	.word	0x08000b65
 8000acc:	08000b6b 	.word	0x08000b6b
 8000ad0:	08000b6b 	.word	0x08000b6b
 8000ad4:	08000b6b 	.word	0x08000b6b
 8000ad8:	08000b6b 	.word	0x08000b6b
 8000adc:	08000b6b 	.word	0x08000b6b
 8000ae0:	08000b6b 	.word	0x08000b6b
 8000ae4:	08000b6b 	.word	0x08000b6b
 8000ae8:	08000b6b 	.word	0x08000b6b
 8000aec:	08000b6b 	.word	0x08000b6b
 8000af0:	08000b6b 	.word	0x08000b6b
 8000af4:	08000b6b 	.word	0x08000b6b
 8000af8:	08000b6b 	.word	0x08000b6b
 8000afc:	08000b6b 	.word	0x08000b6b
 8000b00:	08000b19 	.word	0x08000b19
 8000b04:	08000b2d 	.word	0x08000b2d
 8000b08:	4a79      	ldr	r2, [pc, #484]	@ (8000cf0 <HAL_GPIO_Init+0x2b4>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d013      	beq.n	8000b36 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000b0e:	e02c      	b.n	8000b6a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000b10:	683b      	ldr	r3, [r7, #0]
 8000b12:	68db      	ldr	r3, [r3, #12]
 8000b14:	623b      	str	r3, [r7, #32]
          break;
 8000b16:	e029      	b.n	8000b6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000b18:	683b      	ldr	r3, [r7, #0]
 8000b1a:	68db      	ldr	r3, [r3, #12]
 8000b1c:	3304      	adds	r3, #4
 8000b1e:	623b      	str	r3, [r7, #32]
          break;
 8000b20:	e024      	b.n	8000b6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	68db      	ldr	r3, [r3, #12]
 8000b26:	3308      	adds	r3, #8
 8000b28:	623b      	str	r3, [r7, #32]
          break;
 8000b2a:	e01f      	b.n	8000b6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000b2c:	683b      	ldr	r3, [r7, #0]
 8000b2e:	68db      	ldr	r3, [r3, #12]
 8000b30:	330c      	adds	r3, #12
 8000b32:	623b      	str	r3, [r7, #32]
          break;
 8000b34:	e01a      	b.n	8000b6c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000b36:	683b      	ldr	r3, [r7, #0]
 8000b38:	689b      	ldr	r3, [r3, #8]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d102      	bne.n	8000b44 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000b3e:	2304      	movs	r3, #4
 8000b40:	623b      	str	r3, [r7, #32]
          break;
 8000b42:	e013      	b.n	8000b6c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	689b      	ldr	r3, [r3, #8]
 8000b48:	2b01      	cmp	r3, #1
 8000b4a:	d105      	bne.n	8000b58 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b4c:	2308      	movs	r3, #8
 8000b4e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	69fa      	ldr	r2, [r7, #28]
 8000b54:	611a      	str	r2, [r3, #16]
          break;
 8000b56:	e009      	b.n	8000b6c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b58:	2308      	movs	r3, #8
 8000b5a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	69fa      	ldr	r2, [r7, #28]
 8000b60:	615a      	str	r2, [r3, #20]
          break;
 8000b62:	e003      	b.n	8000b6c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000b64:	2300      	movs	r3, #0
 8000b66:	623b      	str	r3, [r7, #32]
          break;
 8000b68:	e000      	b.n	8000b6c <HAL_GPIO_Init+0x130>
          break;
 8000b6a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b6c:	69bb      	ldr	r3, [r7, #24]
 8000b6e:	2bff      	cmp	r3, #255	@ 0xff
 8000b70:	d801      	bhi.n	8000b76 <HAL_GPIO_Init+0x13a>
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	e001      	b.n	8000b7a <HAL_GPIO_Init+0x13e>
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	3304      	adds	r3, #4
 8000b7a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000b7c:	69bb      	ldr	r3, [r7, #24]
 8000b7e:	2bff      	cmp	r3, #255	@ 0xff
 8000b80:	d802      	bhi.n	8000b88 <HAL_GPIO_Init+0x14c>
 8000b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b84:	009b      	lsls	r3, r3, #2
 8000b86:	e002      	b.n	8000b8e <HAL_GPIO_Init+0x152>
 8000b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b8a:	3b08      	subs	r3, #8
 8000b8c:	009b      	lsls	r3, r3, #2
 8000b8e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b90:	697b      	ldr	r3, [r7, #20]
 8000b92:	681a      	ldr	r2, [r3, #0]
 8000b94:	210f      	movs	r1, #15
 8000b96:	693b      	ldr	r3, [r7, #16]
 8000b98:	fa01 f303 	lsl.w	r3, r1, r3
 8000b9c:	43db      	mvns	r3, r3
 8000b9e:	401a      	ands	r2, r3
 8000ba0:	6a39      	ldr	r1, [r7, #32]
 8000ba2:	693b      	ldr	r3, [r7, #16]
 8000ba4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ba8:	431a      	orrs	r2, r3
 8000baa:	697b      	ldr	r3, [r7, #20]
 8000bac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000bae:	683b      	ldr	r3, [r7, #0]
 8000bb0:	685b      	ldr	r3, [r3, #4]
 8000bb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	f000 80b1 	beq.w	8000d1e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000bbc:	4b4d      	ldr	r3, [pc, #308]	@ (8000cf4 <HAL_GPIO_Init+0x2b8>)
 8000bbe:	699b      	ldr	r3, [r3, #24]
 8000bc0:	4a4c      	ldr	r2, [pc, #304]	@ (8000cf4 <HAL_GPIO_Init+0x2b8>)
 8000bc2:	f043 0301 	orr.w	r3, r3, #1
 8000bc6:	6193      	str	r3, [r2, #24]
 8000bc8:	4b4a      	ldr	r3, [pc, #296]	@ (8000cf4 <HAL_GPIO_Init+0x2b8>)
 8000bca:	699b      	ldr	r3, [r3, #24]
 8000bcc:	f003 0301 	and.w	r3, r3, #1
 8000bd0:	60bb      	str	r3, [r7, #8]
 8000bd2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000bd4:	4a48      	ldr	r2, [pc, #288]	@ (8000cf8 <HAL_GPIO_Init+0x2bc>)
 8000bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bd8:	089b      	lsrs	r3, r3, #2
 8000bda:	3302      	adds	r3, #2
 8000bdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000be0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000be4:	f003 0303 	and.w	r3, r3, #3
 8000be8:	009b      	lsls	r3, r3, #2
 8000bea:	220f      	movs	r2, #15
 8000bec:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf0:	43db      	mvns	r3, r3
 8000bf2:	68fa      	ldr	r2, [r7, #12]
 8000bf4:	4013      	ands	r3, r2
 8000bf6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	4a40      	ldr	r2, [pc, #256]	@ (8000cfc <HAL_GPIO_Init+0x2c0>)
 8000bfc:	4293      	cmp	r3, r2
 8000bfe:	d013      	beq.n	8000c28 <HAL_GPIO_Init+0x1ec>
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	4a3f      	ldr	r2, [pc, #252]	@ (8000d00 <HAL_GPIO_Init+0x2c4>)
 8000c04:	4293      	cmp	r3, r2
 8000c06:	d00d      	beq.n	8000c24 <HAL_GPIO_Init+0x1e8>
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	4a3e      	ldr	r2, [pc, #248]	@ (8000d04 <HAL_GPIO_Init+0x2c8>)
 8000c0c:	4293      	cmp	r3, r2
 8000c0e:	d007      	beq.n	8000c20 <HAL_GPIO_Init+0x1e4>
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	4a3d      	ldr	r2, [pc, #244]	@ (8000d08 <HAL_GPIO_Init+0x2cc>)
 8000c14:	4293      	cmp	r3, r2
 8000c16:	d101      	bne.n	8000c1c <HAL_GPIO_Init+0x1e0>
 8000c18:	2303      	movs	r3, #3
 8000c1a:	e006      	b.n	8000c2a <HAL_GPIO_Init+0x1ee>
 8000c1c:	2304      	movs	r3, #4
 8000c1e:	e004      	b.n	8000c2a <HAL_GPIO_Init+0x1ee>
 8000c20:	2302      	movs	r3, #2
 8000c22:	e002      	b.n	8000c2a <HAL_GPIO_Init+0x1ee>
 8000c24:	2301      	movs	r3, #1
 8000c26:	e000      	b.n	8000c2a <HAL_GPIO_Init+0x1ee>
 8000c28:	2300      	movs	r3, #0
 8000c2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c2c:	f002 0203 	and.w	r2, r2, #3
 8000c30:	0092      	lsls	r2, r2, #2
 8000c32:	4093      	lsls	r3, r2
 8000c34:	68fa      	ldr	r2, [r7, #12]
 8000c36:	4313      	orrs	r3, r2
 8000c38:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000c3a:	492f      	ldr	r1, [pc, #188]	@ (8000cf8 <HAL_GPIO_Init+0x2bc>)
 8000c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c3e:	089b      	lsrs	r3, r3, #2
 8000c40:	3302      	adds	r3, #2
 8000c42:	68fa      	ldr	r2, [r7, #12]
 8000c44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	685b      	ldr	r3, [r3, #4]
 8000c4c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d006      	beq.n	8000c62 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000c54:	4b2d      	ldr	r3, [pc, #180]	@ (8000d0c <HAL_GPIO_Init+0x2d0>)
 8000c56:	689a      	ldr	r2, [r3, #8]
 8000c58:	492c      	ldr	r1, [pc, #176]	@ (8000d0c <HAL_GPIO_Init+0x2d0>)
 8000c5a:	69bb      	ldr	r3, [r7, #24]
 8000c5c:	4313      	orrs	r3, r2
 8000c5e:	608b      	str	r3, [r1, #8]
 8000c60:	e006      	b.n	8000c70 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000c62:	4b2a      	ldr	r3, [pc, #168]	@ (8000d0c <HAL_GPIO_Init+0x2d0>)
 8000c64:	689a      	ldr	r2, [r3, #8]
 8000c66:	69bb      	ldr	r3, [r7, #24]
 8000c68:	43db      	mvns	r3, r3
 8000c6a:	4928      	ldr	r1, [pc, #160]	@ (8000d0c <HAL_GPIO_Init+0x2d0>)
 8000c6c:	4013      	ands	r3, r2
 8000c6e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d006      	beq.n	8000c8a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000c7c:	4b23      	ldr	r3, [pc, #140]	@ (8000d0c <HAL_GPIO_Init+0x2d0>)
 8000c7e:	68da      	ldr	r2, [r3, #12]
 8000c80:	4922      	ldr	r1, [pc, #136]	@ (8000d0c <HAL_GPIO_Init+0x2d0>)
 8000c82:	69bb      	ldr	r3, [r7, #24]
 8000c84:	4313      	orrs	r3, r2
 8000c86:	60cb      	str	r3, [r1, #12]
 8000c88:	e006      	b.n	8000c98 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000c8a:	4b20      	ldr	r3, [pc, #128]	@ (8000d0c <HAL_GPIO_Init+0x2d0>)
 8000c8c:	68da      	ldr	r2, [r3, #12]
 8000c8e:	69bb      	ldr	r3, [r7, #24]
 8000c90:	43db      	mvns	r3, r3
 8000c92:	491e      	ldr	r1, [pc, #120]	@ (8000d0c <HAL_GPIO_Init+0x2d0>)
 8000c94:	4013      	ands	r3, r2
 8000c96:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	685b      	ldr	r3, [r3, #4]
 8000c9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d006      	beq.n	8000cb2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000ca4:	4b19      	ldr	r3, [pc, #100]	@ (8000d0c <HAL_GPIO_Init+0x2d0>)
 8000ca6:	685a      	ldr	r2, [r3, #4]
 8000ca8:	4918      	ldr	r1, [pc, #96]	@ (8000d0c <HAL_GPIO_Init+0x2d0>)
 8000caa:	69bb      	ldr	r3, [r7, #24]
 8000cac:	4313      	orrs	r3, r2
 8000cae:	604b      	str	r3, [r1, #4]
 8000cb0:	e006      	b.n	8000cc0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000cb2:	4b16      	ldr	r3, [pc, #88]	@ (8000d0c <HAL_GPIO_Init+0x2d0>)
 8000cb4:	685a      	ldr	r2, [r3, #4]
 8000cb6:	69bb      	ldr	r3, [r7, #24]
 8000cb8:	43db      	mvns	r3, r3
 8000cba:	4914      	ldr	r1, [pc, #80]	@ (8000d0c <HAL_GPIO_Init+0x2d0>)
 8000cbc:	4013      	ands	r3, r2
 8000cbe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000cc0:	683b      	ldr	r3, [r7, #0]
 8000cc2:	685b      	ldr	r3, [r3, #4]
 8000cc4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d021      	beq.n	8000d10 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000ccc:	4b0f      	ldr	r3, [pc, #60]	@ (8000d0c <HAL_GPIO_Init+0x2d0>)
 8000cce:	681a      	ldr	r2, [r3, #0]
 8000cd0:	490e      	ldr	r1, [pc, #56]	@ (8000d0c <HAL_GPIO_Init+0x2d0>)
 8000cd2:	69bb      	ldr	r3, [r7, #24]
 8000cd4:	4313      	orrs	r3, r2
 8000cd6:	600b      	str	r3, [r1, #0]
 8000cd8:	e021      	b.n	8000d1e <HAL_GPIO_Init+0x2e2>
 8000cda:	bf00      	nop
 8000cdc:	10320000 	.word	0x10320000
 8000ce0:	10310000 	.word	0x10310000
 8000ce4:	10220000 	.word	0x10220000
 8000ce8:	10210000 	.word	0x10210000
 8000cec:	10120000 	.word	0x10120000
 8000cf0:	10110000 	.word	0x10110000
 8000cf4:	40021000 	.word	0x40021000
 8000cf8:	40010000 	.word	0x40010000
 8000cfc:	40010800 	.word	0x40010800
 8000d00:	40010c00 	.word	0x40010c00
 8000d04:	40011000 	.word	0x40011000
 8000d08:	40011400 	.word	0x40011400
 8000d0c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000d10:	4b0b      	ldr	r3, [pc, #44]	@ (8000d40 <HAL_GPIO_Init+0x304>)
 8000d12:	681a      	ldr	r2, [r3, #0]
 8000d14:	69bb      	ldr	r3, [r7, #24]
 8000d16:	43db      	mvns	r3, r3
 8000d18:	4909      	ldr	r1, [pc, #36]	@ (8000d40 <HAL_GPIO_Init+0x304>)
 8000d1a:	4013      	ands	r3, r2
 8000d1c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d20:	3301      	adds	r3, #1
 8000d22:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	681a      	ldr	r2, [r3, #0]
 8000d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d2a:	fa22 f303 	lsr.w	r3, r2, r3
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f47f ae8e 	bne.w	8000a50 <HAL_GPIO_Init+0x14>
  }
}
 8000d34:	bf00      	nop
 8000d36:	bf00      	nop
 8000d38:	372c      	adds	r7, #44	@ 0x2c
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bc80      	pop	{r7}
 8000d3e:	4770      	bx	lr
 8000d40:	40010400 	.word	0x40010400

08000d44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
 8000d4c:	460b      	mov	r3, r1
 8000d4e:	807b      	strh	r3, [r7, #2]
 8000d50:	4613      	mov	r3, r2
 8000d52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d54:	787b      	ldrb	r3, [r7, #1]
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d003      	beq.n	8000d62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000d5a:	887a      	ldrh	r2, [r7, #2]
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000d60:	e003      	b.n	8000d6a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000d62:	887b      	ldrh	r3, [r7, #2]
 8000d64:	041a      	lsls	r2, r3, #16
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	611a      	str	r2, [r3, #16]
}
 8000d6a:	bf00      	nop
 8000d6c:	370c      	adds	r7, #12
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bc80      	pop	{r7}
 8000d72:	4770      	bx	lr

08000d74 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b086      	sub	sp, #24
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d101      	bne.n	8000d86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000d82:	2301      	movs	r3, #1
 8000d84:	e272      	b.n	800126c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f003 0301 	and.w	r3, r3, #1
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	f000 8087 	beq.w	8000ea2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d94:	4b92      	ldr	r3, [pc, #584]	@ (8000fe0 <HAL_RCC_OscConfig+0x26c>)
 8000d96:	685b      	ldr	r3, [r3, #4]
 8000d98:	f003 030c 	and.w	r3, r3, #12
 8000d9c:	2b04      	cmp	r3, #4
 8000d9e:	d00c      	beq.n	8000dba <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000da0:	4b8f      	ldr	r3, [pc, #572]	@ (8000fe0 <HAL_RCC_OscConfig+0x26c>)
 8000da2:	685b      	ldr	r3, [r3, #4]
 8000da4:	f003 030c 	and.w	r3, r3, #12
 8000da8:	2b08      	cmp	r3, #8
 8000daa:	d112      	bne.n	8000dd2 <HAL_RCC_OscConfig+0x5e>
 8000dac:	4b8c      	ldr	r3, [pc, #560]	@ (8000fe0 <HAL_RCC_OscConfig+0x26c>)
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000db4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000db8:	d10b      	bne.n	8000dd2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000dba:	4b89      	ldr	r3, [pc, #548]	@ (8000fe0 <HAL_RCC_OscConfig+0x26c>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d06c      	beq.n	8000ea0 <HAL_RCC_OscConfig+0x12c>
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	685b      	ldr	r3, [r3, #4]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d168      	bne.n	8000ea0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	e24c      	b.n	800126c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	685b      	ldr	r3, [r3, #4]
 8000dd6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000dda:	d106      	bne.n	8000dea <HAL_RCC_OscConfig+0x76>
 8000ddc:	4b80      	ldr	r3, [pc, #512]	@ (8000fe0 <HAL_RCC_OscConfig+0x26c>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	4a7f      	ldr	r2, [pc, #508]	@ (8000fe0 <HAL_RCC_OscConfig+0x26c>)
 8000de2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000de6:	6013      	str	r3, [r2, #0]
 8000de8:	e02e      	b.n	8000e48 <HAL_RCC_OscConfig+0xd4>
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	685b      	ldr	r3, [r3, #4]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d10c      	bne.n	8000e0c <HAL_RCC_OscConfig+0x98>
 8000df2:	4b7b      	ldr	r3, [pc, #492]	@ (8000fe0 <HAL_RCC_OscConfig+0x26c>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	4a7a      	ldr	r2, [pc, #488]	@ (8000fe0 <HAL_RCC_OscConfig+0x26c>)
 8000df8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000dfc:	6013      	str	r3, [r2, #0]
 8000dfe:	4b78      	ldr	r3, [pc, #480]	@ (8000fe0 <HAL_RCC_OscConfig+0x26c>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	4a77      	ldr	r2, [pc, #476]	@ (8000fe0 <HAL_RCC_OscConfig+0x26c>)
 8000e04:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e08:	6013      	str	r3, [r2, #0]
 8000e0a:	e01d      	b.n	8000e48 <HAL_RCC_OscConfig+0xd4>
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000e14:	d10c      	bne.n	8000e30 <HAL_RCC_OscConfig+0xbc>
 8000e16:	4b72      	ldr	r3, [pc, #456]	@ (8000fe0 <HAL_RCC_OscConfig+0x26c>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	4a71      	ldr	r2, [pc, #452]	@ (8000fe0 <HAL_RCC_OscConfig+0x26c>)
 8000e1c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e20:	6013      	str	r3, [r2, #0]
 8000e22:	4b6f      	ldr	r3, [pc, #444]	@ (8000fe0 <HAL_RCC_OscConfig+0x26c>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	4a6e      	ldr	r2, [pc, #440]	@ (8000fe0 <HAL_RCC_OscConfig+0x26c>)
 8000e28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e2c:	6013      	str	r3, [r2, #0]
 8000e2e:	e00b      	b.n	8000e48 <HAL_RCC_OscConfig+0xd4>
 8000e30:	4b6b      	ldr	r3, [pc, #428]	@ (8000fe0 <HAL_RCC_OscConfig+0x26c>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4a6a      	ldr	r2, [pc, #424]	@ (8000fe0 <HAL_RCC_OscConfig+0x26c>)
 8000e36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e3a:	6013      	str	r3, [r2, #0]
 8000e3c:	4b68      	ldr	r3, [pc, #416]	@ (8000fe0 <HAL_RCC_OscConfig+0x26c>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a67      	ldr	r2, [pc, #412]	@ (8000fe0 <HAL_RCC_OscConfig+0x26c>)
 8000e42:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e46:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d013      	beq.n	8000e78 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e50:	f7ff fce2 	bl	8000818 <HAL_GetTick>
 8000e54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e56:	e008      	b.n	8000e6a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e58:	f7ff fcde 	bl	8000818 <HAL_GetTick>
 8000e5c:	4602      	mov	r2, r0
 8000e5e:	693b      	ldr	r3, [r7, #16]
 8000e60:	1ad3      	subs	r3, r2, r3
 8000e62:	2b64      	cmp	r3, #100	@ 0x64
 8000e64:	d901      	bls.n	8000e6a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000e66:	2303      	movs	r3, #3
 8000e68:	e200      	b.n	800126c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e6a:	4b5d      	ldr	r3, [pc, #372]	@ (8000fe0 <HAL_RCC_OscConfig+0x26c>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d0f0      	beq.n	8000e58 <HAL_RCC_OscConfig+0xe4>
 8000e76:	e014      	b.n	8000ea2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e78:	f7ff fcce 	bl	8000818 <HAL_GetTick>
 8000e7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e7e:	e008      	b.n	8000e92 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e80:	f7ff fcca 	bl	8000818 <HAL_GetTick>
 8000e84:	4602      	mov	r2, r0
 8000e86:	693b      	ldr	r3, [r7, #16]
 8000e88:	1ad3      	subs	r3, r2, r3
 8000e8a:	2b64      	cmp	r3, #100	@ 0x64
 8000e8c:	d901      	bls.n	8000e92 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000e8e:	2303      	movs	r3, #3
 8000e90:	e1ec      	b.n	800126c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e92:	4b53      	ldr	r3, [pc, #332]	@ (8000fe0 <HAL_RCC_OscConfig+0x26c>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d1f0      	bne.n	8000e80 <HAL_RCC_OscConfig+0x10c>
 8000e9e:	e000      	b.n	8000ea2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ea0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	f003 0302 	and.w	r3, r3, #2
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d063      	beq.n	8000f76 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000eae:	4b4c      	ldr	r3, [pc, #304]	@ (8000fe0 <HAL_RCC_OscConfig+0x26c>)
 8000eb0:	685b      	ldr	r3, [r3, #4]
 8000eb2:	f003 030c 	and.w	r3, r3, #12
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d00b      	beq.n	8000ed2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000eba:	4b49      	ldr	r3, [pc, #292]	@ (8000fe0 <HAL_RCC_OscConfig+0x26c>)
 8000ebc:	685b      	ldr	r3, [r3, #4]
 8000ebe:	f003 030c 	and.w	r3, r3, #12
 8000ec2:	2b08      	cmp	r3, #8
 8000ec4:	d11c      	bne.n	8000f00 <HAL_RCC_OscConfig+0x18c>
 8000ec6:	4b46      	ldr	r3, [pc, #280]	@ (8000fe0 <HAL_RCC_OscConfig+0x26c>)
 8000ec8:	685b      	ldr	r3, [r3, #4]
 8000eca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d116      	bne.n	8000f00 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ed2:	4b43      	ldr	r3, [pc, #268]	@ (8000fe0 <HAL_RCC_OscConfig+0x26c>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f003 0302 	and.w	r3, r3, #2
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d005      	beq.n	8000eea <HAL_RCC_OscConfig+0x176>
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	691b      	ldr	r3, [r3, #16]
 8000ee2:	2b01      	cmp	r3, #1
 8000ee4:	d001      	beq.n	8000eea <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	e1c0      	b.n	800126c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eea:	4b3d      	ldr	r3, [pc, #244]	@ (8000fe0 <HAL_RCC_OscConfig+0x26c>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	695b      	ldr	r3, [r3, #20]
 8000ef6:	00db      	lsls	r3, r3, #3
 8000ef8:	4939      	ldr	r1, [pc, #228]	@ (8000fe0 <HAL_RCC_OscConfig+0x26c>)
 8000efa:	4313      	orrs	r3, r2
 8000efc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000efe:	e03a      	b.n	8000f76 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	691b      	ldr	r3, [r3, #16]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d020      	beq.n	8000f4a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f08:	4b36      	ldr	r3, [pc, #216]	@ (8000fe4 <HAL_RCC_OscConfig+0x270>)
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f0e:	f7ff fc83 	bl	8000818 <HAL_GetTick>
 8000f12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f14:	e008      	b.n	8000f28 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f16:	f7ff fc7f 	bl	8000818 <HAL_GetTick>
 8000f1a:	4602      	mov	r2, r0
 8000f1c:	693b      	ldr	r3, [r7, #16]
 8000f1e:	1ad3      	subs	r3, r2, r3
 8000f20:	2b02      	cmp	r3, #2
 8000f22:	d901      	bls.n	8000f28 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000f24:	2303      	movs	r3, #3
 8000f26:	e1a1      	b.n	800126c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f28:	4b2d      	ldr	r3, [pc, #180]	@ (8000fe0 <HAL_RCC_OscConfig+0x26c>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	f003 0302 	and.w	r3, r3, #2
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d0f0      	beq.n	8000f16 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f34:	4b2a      	ldr	r3, [pc, #168]	@ (8000fe0 <HAL_RCC_OscConfig+0x26c>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	695b      	ldr	r3, [r3, #20]
 8000f40:	00db      	lsls	r3, r3, #3
 8000f42:	4927      	ldr	r1, [pc, #156]	@ (8000fe0 <HAL_RCC_OscConfig+0x26c>)
 8000f44:	4313      	orrs	r3, r2
 8000f46:	600b      	str	r3, [r1, #0]
 8000f48:	e015      	b.n	8000f76 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f4a:	4b26      	ldr	r3, [pc, #152]	@ (8000fe4 <HAL_RCC_OscConfig+0x270>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f50:	f7ff fc62 	bl	8000818 <HAL_GetTick>
 8000f54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f56:	e008      	b.n	8000f6a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f58:	f7ff fc5e 	bl	8000818 <HAL_GetTick>
 8000f5c:	4602      	mov	r2, r0
 8000f5e:	693b      	ldr	r3, [r7, #16]
 8000f60:	1ad3      	subs	r3, r2, r3
 8000f62:	2b02      	cmp	r3, #2
 8000f64:	d901      	bls.n	8000f6a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000f66:	2303      	movs	r3, #3
 8000f68:	e180      	b.n	800126c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f6a:	4b1d      	ldr	r3, [pc, #116]	@ (8000fe0 <HAL_RCC_OscConfig+0x26c>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	f003 0302 	and.w	r3, r3, #2
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d1f0      	bne.n	8000f58 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f003 0308 	and.w	r3, r3, #8
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d03a      	beq.n	8000ff8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	699b      	ldr	r3, [r3, #24]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d019      	beq.n	8000fbe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f8a:	4b17      	ldr	r3, [pc, #92]	@ (8000fe8 <HAL_RCC_OscConfig+0x274>)
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f90:	f7ff fc42 	bl	8000818 <HAL_GetTick>
 8000f94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f96:	e008      	b.n	8000faa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f98:	f7ff fc3e 	bl	8000818 <HAL_GetTick>
 8000f9c:	4602      	mov	r2, r0
 8000f9e:	693b      	ldr	r3, [r7, #16]
 8000fa0:	1ad3      	subs	r3, r2, r3
 8000fa2:	2b02      	cmp	r3, #2
 8000fa4:	d901      	bls.n	8000faa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000fa6:	2303      	movs	r3, #3
 8000fa8:	e160      	b.n	800126c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000faa:	4b0d      	ldr	r3, [pc, #52]	@ (8000fe0 <HAL_RCC_OscConfig+0x26c>)
 8000fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fae:	f003 0302 	and.w	r3, r3, #2
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d0f0      	beq.n	8000f98 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000fb6:	2001      	movs	r0, #1
 8000fb8:	f000 fa9e 	bl	80014f8 <RCC_Delay>
 8000fbc:	e01c      	b.n	8000ff8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000fbe:	4b0a      	ldr	r3, [pc, #40]	@ (8000fe8 <HAL_RCC_OscConfig+0x274>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fc4:	f7ff fc28 	bl	8000818 <HAL_GetTick>
 8000fc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fca:	e00f      	b.n	8000fec <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000fcc:	f7ff fc24 	bl	8000818 <HAL_GetTick>
 8000fd0:	4602      	mov	r2, r0
 8000fd2:	693b      	ldr	r3, [r7, #16]
 8000fd4:	1ad3      	subs	r3, r2, r3
 8000fd6:	2b02      	cmp	r3, #2
 8000fd8:	d908      	bls.n	8000fec <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000fda:	2303      	movs	r3, #3
 8000fdc:	e146      	b.n	800126c <HAL_RCC_OscConfig+0x4f8>
 8000fde:	bf00      	nop
 8000fe0:	40021000 	.word	0x40021000
 8000fe4:	42420000 	.word	0x42420000
 8000fe8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fec:	4b92      	ldr	r3, [pc, #584]	@ (8001238 <HAL_RCC_OscConfig+0x4c4>)
 8000fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ff0:	f003 0302 	and.w	r3, r3, #2
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d1e9      	bne.n	8000fcc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f003 0304 	and.w	r3, r3, #4
 8001000:	2b00      	cmp	r3, #0
 8001002:	f000 80a6 	beq.w	8001152 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001006:	2300      	movs	r3, #0
 8001008:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800100a:	4b8b      	ldr	r3, [pc, #556]	@ (8001238 <HAL_RCC_OscConfig+0x4c4>)
 800100c:	69db      	ldr	r3, [r3, #28]
 800100e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001012:	2b00      	cmp	r3, #0
 8001014:	d10d      	bne.n	8001032 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001016:	4b88      	ldr	r3, [pc, #544]	@ (8001238 <HAL_RCC_OscConfig+0x4c4>)
 8001018:	69db      	ldr	r3, [r3, #28]
 800101a:	4a87      	ldr	r2, [pc, #540]	@ (8001238 <HAL_RCC_OscConfig+0x4c4>)
 800101c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001020:	61d3      	str	r3, [r2, #28]
 8001022:	4b85      	ldr	r3, [pc, #532]	@ (8001238 <HAL_RCC_OscConfig+0x4c4>)
 8001024:	69db      	ldr	r3, [r3, #28]
 8001026:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800102a:	60bb      	str	r3, [r7, #8]
 800102c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800102e:	2301      	movs	r3, #1
 8001030:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001032:	4b82      	ldr	r3, [pc, #520]	@ (800123c <HAL_RCC_OscConfig+0x4c8>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800103a:	2b00      	cmp	r3, #0
 800103c:	d118      	bne.n	8001070 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800103e:	4b7f      	ldr	r3, [pc, #508]	@ (800123c <HAL_RCC_OscConfig+0x4c8>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	4a7e      	ldr	r2, [pc, #504]	@ (800123c <HAL_RCC_OscConfig+0x4c8>)
 8001044:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001048:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800104a:	f7ff fbe5 	bl	8000818 <HAL_GetTick>
 800104e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001050:	e008      	b.n	8001064 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001052:	f7ff fbe1 	bl	8000818 <HAL_GetTick>
 8001056:	4602      	mov	r2, r0
 8001058:	693b      	ldr	r3, [r7, #16]
 800105a:	1ad3      	subs	r3, r2, r3
 800105c:	2b64      	cmp	r3, #100	@ 0x64
 800105e:	d901      	bls.n	8001064 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001060:	2303      	movs	r3, #3
 8001062:	e103      	b.n	800126c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001064:	4b75      	ldr	r3, [pc, #468]	@ (800123c <HAL_RCC_OscConfig+0x4c8>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800106c:	2b00      	cmp	r3, #0
 800106e:	d0f0      	beq.n	8001052 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	68db      	ldr	r3, [r3, #12]
 8001074:	2b01      	cmp	r3, #1
 8001076:	d106      	bne.n	8001086 <HAL_RCC_OscConfig+0x312>
 8001078:	4b6f      	ldr	r3, [pc, #444]	@ (8001238 <HAL_RCC_OscConfig+0x4c4>)
 800107a:	6a1b      	ldr	r3, [r3, #32]
 800107c:	4a6e      	ldr	r2, [pc, #440]	@ (8001238 <HAL_RCC_OscConfig+0x4c4>)
 800107e:	f043 0301 	orr.w	r3, r3, #1
 8001082:	6213      	str	r3, [r2, #32]
 8001084:	e02d      	b.n	80010e2 <HAL_RCC_OscConfig+0x36e>
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	68db      	ldr	r3, [r3, #12]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d10c      	bne.n	80010a8 <HAL_RCC_OscConfig+0x334>
 800108e:	4b6a      	ldr	r3, [pc, #424]	@ (8001238 <HAL_RCC_OscConfig+0x4c4>)
 8001090:	6a1b      	ldr	r3, [r3, #32]
 8001092:	4a69      	ldr	r2, [pc, #420]	@ (8001238 <HAL_RCC_OscConfig+0x4c4>)
 8001094:	f023 0301 	bic.w	r3, r3, #1
 8001098:	6213      	str	r3, [r2, #32]
 800109a:	4b67      	ldr	r3, [pc, #412]	@ (8001238 <HAL_RCC_OscConfig+0x4c4>)
 800109c:	6a1b      	ldr	r3, [r3, #32]
 800109e:	4a66      	ldr	r2, [pc, #408]	@ (8001238 <HAL_RCC_OscConfig+0x4c4>)
 80010a0:	f023 0304 	bic.w	r3, r3, #4
 80010a4:	6213      	str	r3, [r2, #32]
 80010a6:	e01c      	b.n	80010e2 <HAL_RCC_OscConfig+0x36e>
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	68db      	ldr	r3, [r3, #12]
 80010ac:	2b05      	cmp	r3, #5
 80010ae:	d10c      	bne.n	80010ca <HAL_RCC_OscConfig+0x356>
 80010b0:	4b61      	ldr	r3, [pc, #388]	@ (8001238 <HAL_RCC_OscConfig+0x4c4>)
 80010b2:	6a1b      	ldr	r3, [r3, #32]
 80010b4:	4a60      	ldr	r2, [pc, #384]	@ (8001238 <HAL_RCC_OscConfig+0x4c4>)
 80010b6:	f043 0304 	orr.w	r3, r3, #4
 80010ba:	6213      	str	r3, [r2, #32]
 80010bc:	4b5e      	ldr	r3, [pc, #376]	@ (8001238 <HAL_RCC_OscConfig+0x4c4>)
 80010be:	6a1b      	ldr	r3, [r3, #32]
 80010c0:	4a5d      	ldr	r2, [pc, #372]	@ (8001238 <HAL_RCC_OscConfig+0x4c4>)
 80010c2:	f043 0301 	orr.w	r3, r3, #1
 80010c6:	6213      	str	r3, [r2, #32]
 80010c8:	e00b      	b.n	80010e2 <HAL_RCC_OscConfig+0x36e>
 80010ca:	4b5b      	ldr	r3, [pc, #364]	@ (8001238 <HAL_RCC_OscConfig+0x4c4>)
 80010cc:	6a1b      	ldr	r3, [r3, #32]
 80010ce:	4a5a      	ldr	r2, [pc, #360]	@ (8001238 <HAL_RCC_OscConfig+0x4c4>)
 80010d0:	f023 0301 	bic.w	r3, r3, #1
 80010d4:	6213      	str	r3, [r2, #32]
 80010d6:	4b58      	ldr	r3, [pc, #352]	@ (8001238 <HAL_RCC_OscConfig+0x4c4>)
 80010d8:	6a1b      	ldr	r3, [r3, #32]
 80010da:	4a57      	ldr	r2, [pc, #348]	@ (8001238 <HAL_RCC_OscConfig+0x4c4>)
 80010dc:	f023 0304 	bic.w	r3, r3, #4
 80010e0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	68db      	ldr	r3, [r3, #12]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d015      	beq.n	8001116 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010ea:	f7ff fb95 	bl	8000818 <HAL_GetTick>
 80010ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010f0:	e00a      	b.n	8001108 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010f2:	f7ff fb91 	bl	8000818 <HAL_GetTick>
 80010f6:	4602      	mov	r2, r0
 80010f8:	693b      	ldr	r3, [r7, #16]
 80010fa:	1ad3      	subs	r3, r2, r3
 80010fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001100:	4293      	cmp	r3, r2
 8001102:	d901      	bls.n	8001108 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001104:	2303      	movs	r3, #3
 8001106:	e0b1      	b.n	800126c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001108:	4b4b      	ldr	r3, [pc, #300]	@ (8001238 <HAL_RCC_OscConfig+0x4c4>)
 800110a:	6a1b      	ldr	r3, [r3, #32]
 800110c:	f003 0302 	and.w	r3, r3, #2
 8001110:	2b00      	cmp	r3, #0
 8001112:	d0ee      	beq.n	80010f2 <HAL_RCC_OscConfig+0x37e>
 8001114:	e014      	b.n	8001140 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001116:	f7ff fb7f 	bl	8000818 <HAL_GetTick>
 800111a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800111c:	e00a      	b.n	8001134 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800111e:	f7ff fb7b 	bl	8000818 <HAL_GetTick>
 8001122:	4602      	mov	r2, r0
 8001124:	693b      	ldr	r3, [r7, #16]
 8001126:	1ad3      	subs	r3, r2, r3
 8001128:	f241 3288 	movw	r2, #5000	@ 0x1388
 800112c:	4293      	cmp	r3, r2
 800112e:	d901      	bls.n	8001134 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001130:	2303      	movs	r3, #3
 8001132:	e09b      	b.n	800126c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001134:	4b40      	ldr	r3, [pc, #256]	@ (8001238 <HAL_RCC_OscConfig+0x4c4>)
 8001136:	6a1b      	ldr	r3, [r3, #32]
 8001138:	f003 0302 	and.w	r3, r3, #2
 800113c:	2b00      	cmp	r3, #0
 800113e:	d1ee      	bne.n	800111e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001140:	7dfb      	ldrb	r3, [r7, #23]
 8001142:	2b01      	cmp	r3, #1
 8001144:	d105      	bne.n	8001152 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001146:	4b3c      	ldr	r3, [pc, #240]	@ (8001238 <HAL_RCC_OscConfig+0x4c4>)
 8001148:	69db      	ldr	r3, [r3, #28]
 800114a:	4a3b      	ldr	r2, [pc, #236]	@ (8001238 <HAL_RCC_OscConfig+0x4c4>)
 800114c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001150:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	69db      	ldr	r3, [r3, #28]
 8001156:	2b00      	cmp	r3, #0
 8001158:	f000 8087 	beq.w	800126a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800115c:	4b36      	ldr	r3, [pc, #216]	@ (8001238 <HAL_RCC_OscConfig+0x4c4>)
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	f003 030c 	and.w	r3, r3, #12
 8001164:	2b08      	cmp	r3, #8
 8001166:	d061      	beq.n	800122c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	69db      	ldr	r3, [r3, #28]
 800116c:	2b02      	cmp	r3, #2
 800116e:	d146      	bne.n	80011fe <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001170:	4b33      	ldr	r3, [pc, #204]	@ (8001240 <HAL_RCC_OscConfig+0x4cc>)
 8001172:	2200      	movs	r2, #0
 8001174:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001176:	f7ff fb4f 	bl	8000818 <HAL_GetTick>
 800117a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800117c:	e008      	b.n	8001190 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800117e:	f7ff fb4b 	bl	8000818 <HAL_GetTick>
 8001182:	4602      	mov	r2, r0
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	1ad3      	subs	r3, r2, r3
 8001188:	2b02      	cmp	r3, #2
 800118a:	d901      	bls.n	8001190 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800118c:	2303      	movs	r3, #3
 800118e:	e06d      	b.n	800126c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001190:	4b29      	ldr	r3, [pc, #164]	@ (8001238 <HAL_RCC_OscConfig+0x4c4>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001198:	2b00      	cmp	r3, #0
 800119a:	d1f0      	bne.n	800117e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	6a1b      	ldr	r3, [r3, #32]
 80011a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80011a4:	d108      	bne.n	80011b8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80011a6:	4b24      	ldr	r3, [pc, #144]	@ (8001238 <HAL_RCC_OscConfig+0x4c4>)
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	689b      	ldr	r3, [r3, #8]
 80011b2:	4921      	ldr	r1, [pc, #132]	@ (8001238 <HAL_RCC_OscConfig+0x4c4>)
 80011b4:	4313      	orrs	r3, r2
 80011b6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80011b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001238 <HAL_RCC_OscConfig+0x4c4>)
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	6a19      	ldr	r1, [r3, #32]
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011c8:	430b      	orrs	r3, r1
 80011ca:	491b      	ldr	r1, [pc, #108]	@ (8001238 <HAL_RCC_OscConfig+0x4c4>)
 80011cc:	4313      	orrs	r3, r2
 80011ce:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80011d0:	4b1b      	ldr	r3, [pc, #108]	@ (8001240 <HAL_RCC_OscConfig+0x4cc>)
 80011d2:	2201      	movs	r2, #1
 80011d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011d6:	f7ff fb1f 	bl	8000818 <HAL_GetTick>
 80011da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011dc:	e008      	b.n	80011f0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011de:	f7ff fb1b 	bl	8000818 <HAL_GetTick>
 80011e2:	4602      	mov	r2, r0
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	1ad3      	subs	r3, r2, r3
 80011e8:	2b02      	cmp	r3, #2
 80011ea:	d901      	bls.n	80011f0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80011ec:	2303      	movs	r3, #3
 80011ee:	e03d      	b.n	800126c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011f0:	4b11      	ldr	r3, [pc, #68]	@ (8001238 <HAL_RCC_OscConfig+0x4c4>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d0f0      	beq.n	80011de <HAL_RCC_OscConfig+0x46a>
 80011fc:	e035      	b.n	800126a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011fe:	4b10      	ldr	r3, [pc, #64]	@ (8001240 <HAL_RCC_OscConfig+0x4cc>)
 8001200:	2200      	movs	r2, #0
 8001202:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001204:	f7ff fb08 	bl	8000818 <HAL_GetTick>
 8001208:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800120a:	e008      	b.n	800121e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800120c:	f7ff fb04 	bl	8000818 <HAL_GetTick>
 8001210:	4602      	mov	r2, r0
 8001212:	693b      	ldr	r3, [r7, #16]
 8001214:	1ad3      	subs	r3, r2, r3
 8001216:	2b02      	cmp	r3, #2
 8001218:	d901      	bls.n	800121e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800121a:	2303      	movs	r3, #3
 800121c:	e026      	b.n	800126c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800121e:	4b06      	ldr	r3, [pc, #24]	@ (8001238 <HAL_RCC_OscConfig+0x4c4>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001226:	2b00      	cmp	r3, #0
 8001228:	d1f0      	bne.n	800120c <HAL_RCC_OscConfig+0x498>
 800122a:	e01e      	b.n	800126a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	69db      	ldr	r3, [r3, #28]
 8001230:	2b01      	cmp	r3, #1
 8001232:	d107      	bne.n	8001244 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001234:	2301      	movs	r3, #1
 8001236:	e019      	b.n	800126c <HAL_RCC_OscConfig+0x4f8>
 8001238:	40021000 	.word	0x40021000
 800123c:	40007000 	.word	0x40007000
 8001240:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001244:	4b0b      	ldr	r3, [pc, #44]	@ (8001274 <HAL_RCC_OscConfig+0x500>)
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6a1b      	ldr	r3, [r3, #32]
 8001254:	429a      	cmp	r2, r3
 8001256:	d106      	bne.n	8001266 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001262:	429a      	cmp	r2, r3
 8001264:	d001      	beq.n	800126a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001266:	2301      	movs	r3, #1
 8001268:	e000      	b.n	800126c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800126a:	2300      	movs	r3, #0
}
 800126c:	4618      	mov	r0, r3
 800126e:	3718      	adds	r7, #24
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	40021000 	.word	0x40021000

08001278 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
 8001280:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d101      	bne.n	800128c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001288:	2301      	movs	r3, #1
 800128a:	e0d0      	b.n	800142e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800128c:	4b6a      	ldr	r3, [pc, #424]	@ (8001438 <HAL_RCC_ClockConfig+0x1c0>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f003 0307 	and.w	r3, r3, #7
 8001294:	683a      	ldr	r2, [r7, #0]
 8001296:	429a      	cmp	r2, r3
 8001298:	d910      	bls.n	80012bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800129a:	4b67      	ldr	r3, [pc, #412]	@ (8001438 <HAL_RCC_ClockConfig+0x1c0>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f023 0207 	bic.w	r2, r3, #7
 80012a2:	4965      	ldr	r1, [pc, #404]	@ (8001438 <HAL_RCC_ClockConfig+0x1c0>)
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	4313      	orrs	r3, r2
 80012a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012aa:	4b63      	ldr	r3, [pc, #396]	@ (8001438 <HAL_RCC_ClockConfig+0x1c0>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f003 0307 	and.w	r3, r3, #7
 80012b2:	683a      	ldr	r2, [r7, #0]
 80012b4:	429a      	cmp	r2, r3
 80012b6:	d001      	beq.n	80012bc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80012b8:	2301      	movs	r3, #1
 80012ba:	e0b8      	b.n	800142e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	f003 0302 	and.w	r3, r3, #2
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d020      	beq.n	800130a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f003 0304 	and.w	r3, r3, #4
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d005      	beq.n	80012e0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80012d4:	4b59      	ldr	r3, [pc, #356]	@ (800143c <HAL_RCC_ClockConfig+0x1c4>)
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	4a58      	ldr	r2, [pc, #352]	@ (800143c <HAL_RCC_ClockConfig+0x1c4>)
 80012da:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80012de:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f003 0308 	and.w	r3, r3, #8
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d005      	beq.n	80012f8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80012ec:	4b53      	ldr	r3, [pc, #332]	@ (800143c <HAL_RCC_ClockConfig+0x1c4>)
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	4a52      	ldr	r2, [pc, #328]	@ (800143c <HAL_RCC_ClockConfig+0x1c4>)
 80012f2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80012f6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012f8:	4b50      	ldr	r3, [pc, #320]	@ (800143c <HAL_RCC_ClockConfig+0x1c4>)
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	689b      	ldr	r3, [r3, #8]
 8001304:	494d      	ldr	r1, [pc, #308]	@ (800143c <HAL_RCC_ClockConfig+0x1c4>)
 8001306:	4313      	orrs	r3, r2
 8001308:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f003 0301 	and.w	r3, r3, #1
 8001312:	2b00      	cmp	r3, #0
 8001314:	d040      	beq.n	8001398 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	2b01      	cmp	r3, #1
 800131c:	d107      	bne.n	800132e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800131e:	4b47      	ldr	r3, [pc, #284]	@ (800143c <HAL_RCC_ClockConfig+0x1c4>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001326:	2b00      	cmp	r3, #0
 8001328:	d115      	bne.n	8001356 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800132a:	2301      	movs	r3, #1
 800132c:	e07f      	b.n	800142e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	2b02      	cmp	r3, #2
 8001334:	d107      	bne.n	8001346 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001336:	4b41      	ldr	r3, [pc, #260]	@ (800143c <HAL_RCC_ClockConfig+0x1c4>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800133e:	2b00      	cmp	r3, #0
 8001340:	d109      	bne.n	8001356 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001342:	2301      	movs	r3, #1
 8001344:	e073      	b.n	800142e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001346:	4b3d      	ldr	r3, [pc, #244]	@ (800143c <HAL_RCC_ClockConfig+0x1c4>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f003 0302 	and.w	r3, r3, #2
 800134e:	2b00      	cmp	r3, #0
 8001350:	d101      	bne.n	8001356 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001352:	2301      	movs	r3, #1
 8001354:	e06b      	b.n	800142e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001356:	4b39      	ldr	r3, [pc, #228]	@ (800143c <HAL_RCC_ClockConfig+0x1c4>)
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	f023 0203 	bic.w	r2, r3, #3
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	4936      	ldr	r1, [pc, #216]	@ (800143c <HAL_RCC_ClockConfig+0x1c4>)
 8001364:	4313      	orrs	r3, r2
 8001366:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001368:	f7ff fa56 	bl	8000818 <HAL_GetTick>
 800136c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800136e:	e00a      	b.n	8001386 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001370:	f7ff fa52 	bl	8000818 <HAL_GetTick>
 8001374:	4602      	mov	r2, r0
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	1ad3      	subs	r3, r2, r3
 800137a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800137e:	4293      	cmp	r3, r2
 8001380:	d901      	bls.n	8001386 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001382:	2303      	movs	r3, #3
 8001384:	e053      	b.n	800142e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001386:	4b2d      	ldr	r3, [pc, #180]	@ (800143c <HAL_RCC_ClockConfig+0x1c4>)
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	f003 020c 	and.w	r2, r3, #12
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	009b      	lsls	r3, r3, #2
 8001394:	429a      	cmp	r2, r3
 8001396:	d1eb      	bne.n	8001370 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001398:	4b27      	ldr	r3, [pc, #156]	@ (8001438 <HAL_RCC_ClockConfig+0x1c0>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f003 0307 	and.w	r3, r3, #7
 80013a0:	683a      	ldr	r2, [r7, #0]
 80013a2:	429a      	cmp	r2, r3
 80013a4:	d210      	bcs.n	80013c8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013a6:	4b24      	ldr	r3, [pc, #144]	@ (8001438 <HAL_RCC_ClockConfig+0x1c0>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f023 0207 	bic.w	r2, r3, #7
 80013ae:	4922      	ldr	r1, [pc, #136]	@ (8001438 <HAL_RCC_ClockConfig+0x1c0>)
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	4313      	orrs	r3, r2
 80013b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80013b6:	4b20      	ldr	r3, [pc, #128]	@ (8001438 <HAL_RCC_ClockConfig+0x1c0>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f003 0307 	and.w	r3, r3, #7
 80013be:	683a      	ldr	r2, [r7, #0]
 80013c0:	429a      	cmp	r2, r3
 80013c2:	d001      	beq.n	80013c8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80013c4:	2301      	movs	r3, #1
 80013c6:	e032      	b.n	800142e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f003 0304 	and.w	r3, r3, #4
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d008      	beq.n	80013e6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80013d4:	4b19      	ldr	r3, [pc, #100]	@ (800143c <HAL_RCC_ClockConfig+0x1c4>)
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	68db      	ldr	r3, [r3, #12]
 80013e0:	4916      	ldr	r1, [pc, #88]	@ (800143c <HAL_RCC_ClockConfig+0x1c4>)
 80013e2:	4313      	orrs	r3, r2
 80013e4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f003 0308 	and.w	r3, r3, #8
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d009      	beq.n	8001406 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80013f2:	4b12      	ldr	r3, [pc, #72]	@ (800143c <HAL_RCC_ClockConfig+0x1c4>)
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	691b      	ldr	r3, [r3, #16]
 80013fe:	00db      	lsls	r3, r3, #3
 8001400:	490e      	ldr	r1, [pc, #56]	@ (800143c <HAL_RCC_ClockConfig+0x1c4>)
 8001402:	4313      	orrs	r3, r2
 8001404:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001406:	f000 f821 	bl	800144c <HAL_RCC_GetSysClockFreq>
 800140a:	4602      	mov	r2, r0
 800140c:	4b0b      	ldr	r3, [pc, #44]	@ (800143c <HAL_RCC_ClockConfig+0x1c4>)
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	091b      	lsrs	r3, r3, #4
 8001412:	f003 030f 	and.w	r3, r3, #15
 8001416:	490a      	ldr	r1, [pc, #40]	@ (8001440 <HAL_RCC_ClockConfig+0x1c8>)
 8001418:	5ccb      	ldrb	r3, [r1, r3]
 800141a:	fa22 f303 	lsr.w	r3, r2, r3
 800141e:	4a09      	ldr	r2, [pc, #36]	@ (8001444 <HAL_RCC_ClockConfig+0x1cc>)
 8001420:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001422:	4b09      	ldr	r3, [pc, #36]	@ (8001448 <HAL_RCC_ClockConfig+0x1d0>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4618      	mov	r0, r3
 8001428:	f7ff f9b4 	bl	8000794 <HAL_InitTick>

  return HAL_OK;
 800142c:	2300      	movs	r3, #0
}
 800142e:	4618      	mov	r0, r3
 8001430:	3710      	adds	r7, #16
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	40022000 	.word	0x40022000
 800143c:	40021000 	.word	0x40021000
 8001440:	080020d0 	.word	0x080020d0
 8001444:	20000000 	.word	0x20000000
 8001448:	20000004 	.word	0x20000004

0800144c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800144c:	b480      	push	{r7}
 800144e:	b087      	sub	sp, #28
 8001450:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001452:	2300      	movs	r3, #0
 8001454:	60fb      	str	r3, [r7, #12]
 8001456:	2300      	movs	r3, #0
 8001458:	60bb      	str	r3, [r7, #8]
 800145a:	2300      	movs	r3, #0
 800145c:	617b      	str	r3, [r7, #20]
 800145e:	2300      	movs	r3, #0
 8001460:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001462:	2300      	movs	r3, #0
 8001464:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001466:	4b1e      	ldr	r3, [pc, #120]	@ (80014e0 <HAL_RCC_GetSysClockFreq+0x94>)
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	f003 030c 	and.w	r3, r3, #12
 8001472:	2b04      	cmp	r3, #4
 8001474:	d002      	beq.n	800147c <HAL_RCC_GetSysClockFreq+0x30>
 8001476:	2b08      	cmp	r3, #8
 8001478:	d003      	beq.n	8001482 <HAL_RCC_GetSysClockFreq+0x36>
 800147a:	e027      	b.n	80014cc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800147c:	4b19      	ldr	r3, [pc, #100]	@ (80014e4 <HAL_RCC_GetSysClockFreq+0x98>)
 800147e:	613b      	str	r3, [r7, #16]
      break;
 8001480:	e027      	b.n	80014d2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	0c9b      	lsrs	r3, r3, #18
 8001486:	f003 030f 	and.w	r3, r3, #15
 800148a:	4a17      	ldr	r2, [pc, #92]	@ (80014e8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800148c:	5cd3      	ldrb	r3, [r2, r3]
 800148e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001496:	2b00      	cmp	r3, #0
 8001498:	d010      	beq.n	80014bc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800149a:	4b11      	ldr	r3, [pc, #68]	@ (80014e0 <HAL_RCC_GetSysClockFreq+0x94>)
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	0c5b      	lsrs	r3, r3, #17
 80014a0:	f003 0301 	and.w	r3, r3, #1
 80014a4:	4a11      	ldr	r2, [pc, #68]	@ (80014ec <HAL_RCC_GetSysClockFreq+0xa0>)
 80014a6:	5cd3      	ldrb	r3, [r2, r3]
 80014a8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	4a0d      	ldr	r2, [pc, #52]	@ (80014e4 <HAL_RCC_GetSysClockFreq+0x98>)
 80014ae:	fb03 f202 	mul.w	r2, r3, r2
 80014b2:	68bb      	ldr	r3, [r7, #8]
 80014b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80014b8:	617b      	str	r3, [r7, #20]
 80014ba:	e004      	b.n	80014c6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	4a0c      	ldr	r2, [pc, #48]	@ (80014f0 <HAL_RCC_GetSysClockFreq+0xa4>)
 80014c0:	fb02 f303 	mul.w	r3, r2, r3
 80014c4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80014c6:	697b      	ldr	r3, [r7, #20]
 80014c8:	613b      	str	r3, [r7, #16]
      break;
 80014ca:	e002      	b.n	80014d2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80014cc:	4b09      	ldr	r3, [pc, #36]	@ (80014f4 <HAL_RCC_GetSysClockFreq+0xa8>)
 80014ce:	613b      	str	r3, [r7, #16]
      break;
 80014d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80014d2:	693b      	ldr	r3, [r7, #16]
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	371c      	adds	r7, #28
 80014d8:	46bd      	mov	sp, r7
 80014da:	bc80      	pop	{r7}
 80014dc:	4770      	bx	lr
 80014de:	bf00      	nop
 80014e0:	40021000 	.word	0x40021000
 80014e4:	00f42400 	.word	0x00f42400
 80014e8:	080020e0 	.word	0x080020e0
 80014ec:	080020f0 	.word	0x080020f0
 80014f0:	003d0900 	.word	0x003d0900
 80014f4:	007a1200 	.word	0x007a1200

080014f8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b085      	sub	sp, #20
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001500:	4b0a      	ldr	r3, [pc, #40]	@ (800152c <RCC_Delay+0x34>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a0a      	ldr	r2, [pc, #40]	@ (8001530 <RCC_Delay+0x38>)
 8001506:	fba2 2303 	umull	r2, r3, r2, r3
 800150a:	0a5b      	lsrs	r3, r3, #9
 800150c:	687a      	ldr	r2, [r7, #4]
 800150e:	fb02 f303 	mul.w	r3, r2, r3
 8001512:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001514:	bf00      	nop
  }
  while (Delay --);
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	1e5a      	subs	r2, r3, #1
 800151a:	60fa      	str	r2, [r7, #12]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d1f9      	bne.n	8001514 <RCC_Delay+0x1c>
}
 8001520:	bf00      	nop
 8001522:	bf00      	nop
 8001524:	3714      	adds	r7, #20
 8001526:	46bd      	mov	sp, r7
 8001528:	bc80      	pop	{r7}
 800152a:	4770      	bx	lr
 800152c:	20000000 	.word	0x20000000
 8001530:	10624dd3 	.word	0x10624dd3

08001534 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d101      	bne.n	8001546 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001542:	2301      	movs	r3, #1
 8001544:	e076      	b.n	8001634 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800154a:	2b00      	cmp	r3, #0
 800154c:	d108      	bne.n	8001560 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001556:	d009      	beq.n	800156c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	2200      	movs	r2, #0
 800155c:	61da      	str	r2, [r3, #28]
 800155e:	e005      	b.n	800156c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2200      	movs	r2, #0
 8001564:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2200      	movs	r2, #0
 800156a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2200      	movs	r2, #0
 8001570:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001578:	b2db      	uxtb	r3, r3
 800157a:	2b00      	cmp	r3, #0
 800157c:	d106      	bne.n	800158c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2200      	movs	r2, #0
 8001582:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001586:	6878      	ldr	r0, [r7, #4]
 8001588:	f7ff f84c 	bl	8000624 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2202      	movs	r2, #2
 8001590:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	681a      	ldr	r2, [r3, #0]
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80015a2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	689b      	ldr	r3, [r3, #8]
 80015b0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80015b4:	431a      	orrs	r2, r3
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	68db      	ldr	r3, [r3, #12]
 80015ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80015be:	431a      	orrs	r2, r3
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	691b      	ldr	r3, [r3, #16]
 80015c4:	f003 0302 	and.w	r3, r3, #2
 80015c8:	431a      	orrs	r2, r3
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	695b      	ldr	r3, [r3, #20]
 80015ce:	f003 0301 	and.w	r3, r3, #1
 80015d2:	431a      	orrs	r2, r3
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	699b      	ldr	r3, [r3, #24]
 80015d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80015dc:	431a      	orrs	r2, r3
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	69db      	ldr	r3, [r3, #28]
 80015e2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80015e6:	431a      	orrs	r2, r3
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6a1b      	ldr	r3, [r3, #32]
 80015ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015f0:	ea42 0103 	orr.w	r1, r2, r3
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015f8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	430a      	orrs	r2, r1
 8001602:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	699b      	ldr	r3, [r3, #24]
 8001608:	0c1a      	lsrs	r2, r3, #16
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f002 0204 	and.w	r2, r2, #4
 8001612:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	69da      	ldr	r2, [r3, #28]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001622:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2200      	movs	r2, #0
 8001628:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2201      	movs	r2, #1
 800162e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8001632:	2300      	movs	r3, #0
}
 8001634:	4618      	mov	r0, r3
 8001636:	3708      	adds	r7, #8
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}

0800163c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b088      	sub	sp, #32
 8001640:	af00      	add	r7, sp, #0
 8001642:	60f8      	str	r0, [r7, #12]
 8001644:	60b9      	str	r1, [r7, #8]
 8001646:	603b      	str	r3, [r7, #0]
 8001648:	4613      	mov	r3, r2
 800164a:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800164c:	f7ff f8e4 	bl	8000818 <HAL_GetTick>
 8001650:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8001652:	88fb      	ldrh	r3, [r7, #6]
 8001654:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800165c:	b2db      	uxtb	r3, r3
 800165e:	2b01      	cmp	r3, #1
 8001660:	d001      	beq.n	8001666 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8001662:	2302      	movs	r3, #2
 8001664:	e12a      	b.n	80018bc <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8001666:	68bb      	ldr	r3, [r7, #8]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d002      	beq.n	8001672 <HAL_SPI_Transmit+0x36>
 800166c:	88fb      	ldrh	r3, [r7, #6]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d101      	bne.n	8001676 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8001672:	2301      	movs	r3, #1
 8001674:	e122      	b.n	80018bc <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800167c:	2b01      	cmp	r3, #1
 800167e:	d101      	bne.n	8001684 <HAL_SPI_Transmit+0x48>
 8001680:	2302      	movs	r3, #2
 8001682:	e11b      	b.n	80018bc <HAL_SPI_Transmit+0x280>
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	2201      	movs	r2, #1
 8001688:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	2203      	movs	r2, #3
 8001690:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	2200      	movs	r2, #0
 8001698:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	68ba      	ldr	r2, [r7, #8]
 800169e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	88fa      	ldrh	r2, [r7, #6]
 80016a4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	88fa      	ldrh	r2, [r7, #6]
 80016aa:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	2200      	movs	r2, #0
 80016b0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	2200      	movs	r2, #0
 80016b6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	2200      	movs	r2, #0
 80016bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	2200      	movs	r2, #0
 80016c2:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	2200      	movs	r2, #0
 80016c8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	689b      	ldr	r3, [r3, #8]
 80016ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80016d2:	d10f      	bne.n	80016f4 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80016e2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	681a      	ldr	r2, [r3, #0]
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80016f2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016fe:	2b40      	cmp	r3, #64	@ 0x40
 8001700:	d007      	beq.n	8001712 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	681a      	ldr	r2, [r3, #0]
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001710:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	68db      	ldr	r3, [r3, #12]
 8001716:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800171a:	d152      	bne.n	80017c2 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d002      	beq.n	800172a <HAL_SPI_Transmit+0xee>
 8001724:	8b7b      	ldrh	r3, [r7, #26]
 8001726:	2b01      	cmp	r3, #1
 8001728:	d145      	bne.n	80017b6 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800172e:	881a      	ldrh	r2, [r3, #0]
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173a:	1c9a      	adds	r2, r3, #2
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001744:	b29b      	uxth	r3, r3
 8001746:	3b01      	subs	r3, #1
 8001748:	b29a      	uxth	r2, r3
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800174e:	e032      	b.n	80017b6 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	689b      	ldr	r3, [r3, #8]
 8001756:	f003 0302 	and.w	r3, r3, #2
 800175a:	2b02      	cmp	r3, #2
 800175c:	d112      	bne.n	8001784 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001762:	881a      	ldrh	r2, [r3, #0]
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176e:	1c9a      	adds	r2, r3, #2
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001778:	b29b      	uxth	r3, r3
 800177a:	3b01      	subs	r3, #1
 800177c:	b29a      	uxth	r2, r3
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	86da      	strh	r2, [r3, #54]	@ 0x36
 8001782:	e018      	b.n	80017b6 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001784:	f7ff f848 	bl	8000818 <HAL_GetTick>
 8001788:	4602      	mov	r2, r0
 800178a:	69fb      	ldr	r3, [r7, #28]
 800178c:	1ad3      	subs	r3, r2, r3
 800178e:	683a      	ldr	r2, [r7, #0]
 8001790:	429a      	cmp	r2, r3
 8001792:	d803      	bhi.n	800179c <HAL_SPI_Transmit+0x160>
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	f1b3 3fff 	cmp.w	r3, #4294967295
 800179a:	d102      	bne.n	80017a2 <HAL_SPI_Transmit+0x166>
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d109      	bne.n	80017b6 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	2201      	movs	r2, #1
 80017a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	2200      	movs	r2, #0
 80017ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80017b2:	2303      	movs	r3, #3
 80017b4:	e082      	b.n	80018bc <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80017ba:	b29b      	uxth	r3, r3
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d1c7      	bne.n	8001750 <HAL_SPI_Transmit+0x114>
 80017c0:	e053      	b.n	800186a <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d002      	beq.n	80017d0 <HAL_SPI_Transmit+0x194>
 80017ca:	8b7b      	ldrh	r3, [r7, #26]
 80017cc:	2b01      	cmp	r3, #1
 80017ce:	d147      	bne.n	8001860 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	330c      	adds	r3, #12
 80017da:	7812      	ldrb	r2, [r2, #0]
 80017dc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e2:	1c5a      	adds	r2, r3, #1
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80017ec:	b29b      	uxth	r3, r3
 80017ee:	3b01      	subs	r3, #1
 80017f0:	b29a      	uxth	r2, r3
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80017f6:	e033      	b.n	8001860 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	689b      	ldr	r3, [r3, #8]
 80017fe:	f003 0302 	and.w	r3, r3, #2
 8001802:	2b02      	cmp	r3, #2
 8001804:	d113      	bne.n	800182e <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	330c      	adds	r3, #12
 8001810:	7812      	ldrb	r2, [r2, #0]
 8001812:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001818:	1c5a      	adds	r2, r3, #1
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001822:	b29b      	uxth	r3, r3
 8001824:	3b01      	subs	r3, #1
 8001826:	b29a      	uxth	r2, r3
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800182c:	e018      	b.n	8001860 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800182e:	f7fe fff3 	bl	8000818 <HAL_GetTick>
 8001832:	4602      	mov	r2, r0
 8001834:	69fb      	ldr	r3, [r7, #28]
 8001836:	1ad3      	subs	r3, r2, r3
 8001838:	683a      	ldr	r2, [r7, #0]
 800183a:	429a      	cmp	r2, r3
 800183c:	d803      	bhi.n	8001846 <HAL_SPI_Transmit+0x20a>
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001844:	d102      	bne.n	800184c <HAL_SPI_Transmit+0x210>
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d109      	bne.n	8001860 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	2201      	movs	r2, #1
 8001850:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	2200      	movs	r2, #0
 8001858:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800185c:	2303      	movs	r3, #3
 800185e:	e02d      	b.n	80018bc <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001864:	b29b      	uxth	r3, r3
 8001866:	2b00      	cmp	r3, #0
 8001868:	d1c6      	bne.n	80017f8 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800186a:	69fa      	ldr	r2, [r7, #28]
 800186c:	6839      	ldr	r1, [r7, #0]
 800186e:	68f8      	ldr	r0, [r7, #12]
 8001870:	f000 fbc4 	bl	8001ffc <SPI_EndRxTxTransaction>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d002      	beq.n	8001880 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	2220      	movs	r2, #32
 800187e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	689b      	ldr	r3, [r3, #8]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d10a      	bne.n	800189e <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001888:	2300      	movs	r3, #0
 800188a:	617b      	str	r3, [r7, #20]
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	68db      	ldr	r3, [r3, #12]
 8001892:	617b      	str	r3, [r7, #20]
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	689b      	ldr	r3, [r3, #8]
 800189a:	617b      	str	r3, [r7, #20]
 800189c:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	2201      	movs	r2, #1
 80018a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	2200      	movs	r2, #0
 80018aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d001      	beq.n	80018ba <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	e000      	b.n	80018bc <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80018ba:	2300      	movs	r3, #0
  }
}
 80018bc:	4618      	mov	r0, r3
 80018be:	3720      	adds	r7, #32
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}

080018c4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b088      	sub	sp, #32
 80018c8:	af02      	add	r7, sp, #8
 80018ca:	60f8      	str	r0, [r7, #12]
 80018cc:	60b9      	str	r1, [r7, #8]
 80018ce:	603b      	str	r3, [r7, #0]
 80018d0:	4613      	mov	r3, r2
 80018d2:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	2b01      	cmp	r3, #1
 80018de:	d001      	beq.n	80018e4 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80018e0:	2302      	movs	r3, #2
 80018e2:	e104      	b.n	8001aee <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80018ec:	d112      	bne.n	8001914 <HAL_SPI_Receive+0x50>
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d10e      	bne.n	8001914 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	2204      	movs	r2, #4
 80018fa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80018fe:	88fa      	ldrh	r2, [r7, #6]
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	9300      	str	r3, [sp, #0]
 8001904:	4613      	mov	r3, r2
 8001906:	68ba      	ldr	r2, [r7, #8]
 8001908:	68b9      	ldr	r1, [r7, #8]
 800190a:	68f8      	ldr	r0, [r7, #12]
 800190c:	f000 f8f3 	bl	8001af6 <HAL_SPI_TransmitReceive>
 8001910:	4603      	mov	r3, r0
 8001912:	e0ec      	b.n	8001aee <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001914:	f7fe ff80 	bl	8000818 <HAL_GetTick>
 8001918:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800191a:	68bb      	ldr	r3, [r7, #8]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d002      	beq.n	8001926 <HAL_SPI_Receive+0x62>
 8001920:	88fb      	ldrh	r3, [r7, #6]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d101      	bne.n	800192a <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8001926:	2301      	movs	r3, #1
 8001928:	e0e1      	b.n	8001aee <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001930:	2b01      	cmp	r3, #1
 8001932:	d101      	bne.n	8001938 <HAL_SPI_Receive+0x74>
 8001934:	2302      	movs	r3, #2
 8001936:	e0da      	b.n	8001aee <HAL_SPI_Receive+0x22a>
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	2201      	movs	r2, #1
 800193c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	2204      	movs	r2, #4
 8001944:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	2200      	movs	r2, #0
 800194c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	68ba      	ldr	r2, [r7, #8]
 8001952:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	88fa      	ldrh	r2, [r7, #6]
 8001958:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	88fa      	ldrh	r2, [r7, #6]
 800195e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	2200      	movs	r2, #0
 8001964:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	2200      	movs	r2, #0
 800196a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	2200      	movs	r2, #0
 8001970:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	2200      	movs	r2, #0
 8001976:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	2200      	movs	r2, #0
 800197c:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	689b      	ldr	r3, [r3, #8]
 8001982:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001986:	d10f      	bne.n	80019a8 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	681a      	ldr	r2, [r3, #0]
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001996:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	681a      	ldr	r2, [r3, #0]
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80019a6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019b2:	2b40      	cmp	r3, #64	@ 0x40
 80019b4:	d007      	beq.n	80019c6 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	681a      	ldr	r2, [r3, #0]
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80019c4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	68db      	ldr	r3, [r3, #12]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d170      	bne.n	8001ab0 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80019ce:	e035      	b.n	8001a3c <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	689b      	ldr	r3, [r3, #8]
 80019d6:	f003 0301 	and.w	r3, r3, #1
 80019da:	2b01      	cmp	r3, #1
 80019dc:	d115      	bne.n	8001a0a <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f103 020c 	add.w	r2, r3, #12
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019ea:	7812      	ldrb	r2, [r2, #0]
 80019ec:	b2d2      	uxtb	r2, r2
 80019ee:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019f4:	1c5a      	adds	r2, r3, #1
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80019fe:	b29b      	uxth	r3, r3
 8001a00:	3b01      	subs	r3, #1
 8001a02:	b29a      	uxth	r2, r3
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001a08:	e018      	b.n	8001a3c <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001a0a:	f7fe ff05 	bl	8000818 <HAL_GetTick>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	1ad3      	subs	r3, r2, r3
 8001a14:	683a      	ldr	r2, [r7, #0]
 8001a16:	429a      	cmp	r2, r3
 8001a18:	d803      	bhi.n	8001a22 <HAL_SPI_Receive+0x15e>
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a20:	d102      	bne.n	8001a28 <HAL_SPI_Receive+0x164>
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d109      	bne.n	8001a3c <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	2200      	movs	r2, #0
 8001a34:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8001a38:	2303      	movs	r3, #3
 8001a3a:	e058      	b.n	8001aee <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001a40:	b29b      	uxth	r3, r3
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d1c4      	bne.n	80019d0 <HAL_SPI_Receive+0x10c>
 8001a46:	e038      	b.n	8001aba <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	f003 0301 	and.w	r3, r3, #1
 8001a52:	2b01      	cmp	r3, #1
 8001a54:	d113      	bne.n	8001a7e <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	68da      	ldr	r2, [r3, #12]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a60:	b292      	uxth	r2, r2
 8001a62:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a68:	1c9a      	adds	r2, r3, #2
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001a72:	b29b      	uxth	r3, r3
 8001a74:	3b01      	subs	r3, #1
 8001a76:	b29a      	uxth	r2, r3
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001a7c:	e018      	b.n	8001ab0 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001a7e:	f7fe fecb 	bl	8000818 <HAL_GetTick>
 8001a82:	4602      	mov	r2, r0
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	1ad3      	subs	r3, r2, r3
 8001a88:	683a      	ldr	r2, [r7, #0]
 8001a8a:	429a      	cmp	r2, r3
 8001a8c:	d803      	bhi.n	8001a96 <HAL_SPI_Receive+0x1d2>
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a94:	d102      	bne.n	8001a9c <HAL_SPI_Receive+0x1d8>
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d109      	bne.n	8001ab0 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8001aac:	2303      	movs	r3, #3
 8001aae:	e01e      	b.n	8001aee <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001ab4:	b29b      	uxth	r3, r3
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d1c6      	bne.n	8001a48 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001aba:	697a      	ldr	r2, [r7, #20]
 8001abc:	6839      	ldr	r1, [r7, #0]
 8001abe:	68f8      	ldr	r0, [r7, #12]
 8001ac0:	f000 fa4a 	bl	8001f58 <SPI_EndRxTransaction>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d002      	beq.n	8001ad0 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	2220      	movs	r2, #32
 8001ace:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	2200      	movs	r2, #0
 8001adc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d001      	beq.n	8001aec <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	e000      	b.n	8001aee <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8001aec:	2300      	movs	r3, #0
  }
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	3718      	adds	r7, #24
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}

08001af6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001af6:	b580      	push	{r7, lr}
 8001af8:	b08a      	sub	sp, #40	@ 0x28
 8001afa:	af00      	add	r7, sp, #0
 8001afc:	60f8      	str	r0, [r7, #12]
 8001afe:	60b9      	str	r1, [r7, #8]
 8001b00:	607a      	str	r2, [r7, #4]
 8001b02:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8001b04:	2301      	movs	r3, #1
 8001b06:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001b08:	f7fe fe86 	bl	8000818 <HAL_GetTick>
 8001b0c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001b14:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8001b1c:	887b      	ldrh	r3, [r7, #2]
 8001b1e:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001b20:	7ffb      	ldrb	r3, [r7, #31]
 8001b22:	2b01      	cmp	r3, #1
 8001b24:	d00c      	beq.n	8001b40 <HAL_SPI_TransmitReceive+0x4a>
 8001b26:	69bb      	ldr	r3, [r7, #24]
 8001b28:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001b2c:	d106      	bne.n	8001b3c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d102      	bne.n	8001b3c <HAL_SPI_TransmitReceive+0x46>
 8001b36:	7ffb      	ldrb	r3, [r7, #31]
 8001b38:	2b04      	cmp	r3, #4
 8001b3a:	d001      	beq.n	8001b40 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8001b3c:	2302      	movs	r3, #2
 8001b3e:	e17f      	b.n	8001e40 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001b40:	68bb      	ldr	r3, [r7, #8]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d005      	beq.n	8001b52 <HAL_SPI_TransmitReceive+0x5c>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d002      	beq.n	8001b52 <HAL_SPI_TransmitReceive+0x5c>
 8001b4c:	887b      	ldrh	r3, [r7, #2]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d101      	bne.n	8001b56 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8001b52:	2301      	movs	r3, #1
 8001b54:	e174      	b.n	8001e40 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001b5c:	2b01      	cmp	r3, #1
 8001b5e:	d101      	bne.n	8001b64 <HAL_SPI_TransmitReceive+0x6e>
 8001b60:	2302      	movs	r3, #2
 8001b62:	e16d      	b.n	8001e40 <HAL_SPI_TransmitReceive+0x34a>
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	2201      	movs	r2, #1
 8001b68:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001b72:	b2db      	uxtb	r3, r3
 8001b74:	2b04      	cmp	r3, #4
 8001b76:	d003      	beq.n	8001b80 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	2205      	movs	r2, #5
 8001b7c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	2200      	movs	r2, #0
 8001b84:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	687a      	ldr	r2, [r7, #4]
 8001b8a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	887a      	ldrh	r2, [r7, #2]
 8001b90:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	887a      	ldrh	r2, [r7, #2]
 8001b96:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	68ba      	ldr	r2, [r7, #8]
 8001b9c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	887a      	ldrh	r2, [r7, #2]
 8001ba2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	887a      	ldrh	r2, [r7, #2]
 8001ba8:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	2200      	movs	r2, #0
 8001bae:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001bc0:	2b40      	cmp	r3, #64	@ 0x40
 8001bc2:	d007      	beq.n	8001bd4 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	681a      	ldr	r2, [r3, #0]
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001bd2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	68db      	ldr	r3, [r3, #12]
 8001bd8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001bdc:	d17e      	bne.n	8001cdc <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d002      	beq.n	8001bec <HAL_SPI_TransmitReceive+0xf6>
 8001be6:	8afb      	ldrh	r3, [r7, #22]
 8001be8:	2b01      	cmp	r3, #1
 8001bea:	d16c      	bne.n	8001cc6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf0:	881a      	ldrh	r2, [r3, #0]
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bfc:	1c9a      	adds	r2, r3, #2
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001c06:	b29b      	uxth	r3, r3
 8001c08:	3b01      	subs	r3, #1
 8001c0a:	b29a      	uxth	r2, r3
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001c10:	e059      	b.n	8001cc6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	f003 0302 	and.w	r3, r3, #2
 8001c1c:	2b02      	cmp	r3, #2
 8001c1e:	d11b      	bne.n	8001c58 <HAL_SPI_TransmitReceive+0x162>
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001c24:	b29b      	uxth	r3, r3
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d016      	beq.n	8001c58 <HAL_SPI_TransmitReceive+0x162>
 8001c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	d113      	bne.n	8001c58 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c34:	881a      	ldrh	r2, [r3, #0]
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c40:	1c9a      	adds	r2, r3, #2
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001c4a:	b29b      	uxth	r3, r3
 8001c4c:	3b01      	subs	r3, #1
 8001c4e:	b29a      	uxth	r2, r3
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001c54:	2300      	movs	r3, #0
 8001c56:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	f003 0301 	and.w	r3, r3, #1
 8001c62:	2b01      	cmp	r3, #1
 8001c64:	d119      	bne.n	8001c9a <HAL_SPI_TransmitReceive+0x1a4>
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001c6a:	b29b      	uxth	r3, r3
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d014      	beq.n	8001c9a <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	68da      	ldr	r2, [r3, #12]
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c7a:	b292      	uxth	r2, r2
 8001c7c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c82:	1c9a      	adds	r2, r3, #2
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001c8c:	b29b      	uxth	r3, r3
 8001c8e:	3b01      	subs	r3, #1
 8001c90:	b29a      	uxth	r2, r3
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001c96:	2301      	movs	r3, #1
 8001c98:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001c9a:	f7fe fdbd 	bl	8000818 <HAL_GetTick>
 8001c9e:	4602      	mov	r2, r0
 8001ca0:	6a3b      	ldr	r3, [r7, #32]
 8001ca2:	1ad3      	subs	r3, r2, r3
 8001ca4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001ca6:	429a      	cmp	r2, r3
 8001ca8:	d80d      	bhi.n	8001cc6 <HAL_SPI_TransmitReceive+0x1d0>
 8001caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001cac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cb0:	d009      	beq.n	8001cc6 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	e0bc      	b.n	8001e40 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001cca:	b29b      	uxth	r3, r3
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d1a0      	bne.n	8001c12 <HAL_SPI_TransmitReceive+0x11c>
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001cd4:	b29b      	uxth	r3, r3
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d19b      	bne.n	8001c12 <HAL_SPI_TransmitReceive+0x11c>
 8001cda:	e082      	b.n	8001de2 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d002      	beq.n	8001cea <HAL_SPI_TransmitReceive+0x1f4>
 8001ce4:	8afb      	ldrh	r3, [r7, #22]
 8001ce6:	2b01      	cmp	r3, #1
 8001ce8:	d171      	bne.n	8001dce <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	330c      	adds	r3, #12
 8001cf4:	7812      	ldrb	r2, [r2, #0]
 8001cf6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfc:	1c5a      	adds	r2, r3, #1
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001d06:	b29b      	uxth	r3, r3
 8001d08:	3b01      	subs	r3, #1
 8001d0a:	b29a      	uxth	r2, r3
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001d10:	e05d      	b.n	8001dce <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	689b      	ldr	r3, [r3, #8]
 8001d18:	f003 0302 	and.w	r3, r3, #2
 8001d1c:	2b02      	cmp	r3, #2
 8001d1e:	d11c      	bne.n	8001d5a <HAL_SPI_TransmitReceive+0x264>
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001d24:	b29b      	uxth	r3, r3
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d017      	beq.n	8001d5a <HAL_SPI_TransmitReceive+0x264>
 8001d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d2c:	2b01      	cmp	r3, #1
 8001d2e:	d114      	bne.n	8001d5a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	330c      	adds	r3, #12
 8001d3a:	7812      	ldrb	r2, [r2, #0]
 8001d3c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d42:	1c5a      	adds	r2, r3, #1
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001d4c:	b29b      	uxth	r3, r3
 8001d4e:	3b01      	subs	r3, #1
 8001d50:	b29a      	uxth	r2, r3
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001d56:	2300      	movs	r3, #0
 8001d58:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	f003 0301 	and.w	r3, r3, #1
 8001d64:	2b01      	cmp	r3, #1
 8001d66:	d119      	bne.n	8001d9c <HAL_SPI_TransmitReceive+0x2a6>
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001d6c:	b29b      	uxth	r3, r3
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d014      	beq.n	8001d9c <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	68da      	ldr	r2, [r3, #12]
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d7c:	b2d2      	uxtb	r2, r2
 8001d7e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d84:	1c5a      	adds	r2, r3, #1
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001d8e:	b29b      	uxth	r3, r3
 8001d90:	3b01      	subs	r3, #1
 8001d92:	b29a      	uxth	r2, r3
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8001d9c:	f7fe fd3c 	bl	8000818 <HAL_GetTick>
 8001da0:	4602      	mov	r2, r0
 8001da2:	6a3b      	ldr	r3, [r7, #32]
 8001da4:	1ad3      	subs	r3, r2, r3
 8001da6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d803      	bhi.n	8001db4 <HAL_SPI_TransmitReceive+0x2be>
 8001dac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001dae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001db2:	d102      	bne.n	8001dba <HAL_SPI_TransmitReceive+0x2c4>
 8001db4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d109      	bne.n	8001dce <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e038      	b.n	8001e40 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001dd2:	b29b      	uxth	r3, r3
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d19c      	bne.n	8001d12 <HAL_SPI_TransmitReceive+0x21c>
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001ddc:	b29b      	uxth	r3, r3
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d197      	bne.n	8001d12 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001de2:	6a3a      	ldr	r2, [r7, #32]
 8001de4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001de6:	68f8      	ldr	r0, [r7, #12]
 8001de8:	f000 f908 	bl	8001ffc <SPI_EndRxTxTransaction>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d008      	beq.n	8001e04 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	2220      	movs	r2, #32
 8001df6:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	e01d      	b.n	8001e40 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	689b      	ldr	r3, [r3, #8]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d10a      	bne.n	8001e22 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	613b      	str	r3, [r7, #16]
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	68db      	ldr	r3, [r3, #12]
 8001e16:	613b      	str	r3, [r7, #16]
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	689b      	ldr	r3, [r3, #8]
 8001e1e:	613b      	str	r3, [r7, #16]
 8001e20:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	2201      	movs	r2, #1
 8001e26:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d001      	beq.n	8001e3e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e000      	b.n	8001e40 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8001e3e:	2300      	movs	r3, #0
  }
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	3728      	adds	r7, #40	@ 0x28
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}

08001e48 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b088      	sub	sp, #32
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	60f8      	str	r0, [r7, #12]
 8001e50:	60b9      	str	r1, [r7, #8]
 8001e52:	603b      	str	r3, [r7, #0]
 8001e54:	4613      	mov	r3, r2
 8001e56:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8001e58:	f7fe fcde 	bl	8000818 <HAL_GetTick>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e60:	1a9b      	subs	r3, r3, r2
 8001e62:	683a      	ldr	r2, [r7, #0]
 8001e64:	4413      	add	r3, r2
 8001e66:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8001e68:	f7fe fcd6 	bl	8000818 <HAL_GetTick>
 8001e6c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8001e6e:	4b39      	ldr	r3, [pc, #228]	@ (8001f54 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	015b      	lsls	r3, r3, #5
 8001e74:	0d1b      	lsrs	r3, r3, #20
 8001e76:	69fa      	ldr	r2, [r7, #28]
 8001e78:	fb02 f303 	mul.w	r3, r2, r3
 8001e7c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001e7e:	e054      	b.n	8001f2a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e86:	d050      	beq.n	8001f2a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001e88:	f7fe fcc6 	bl	8000818 <HAL_GetTick>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	69bb      	ldr	r3, [r7, #24]
 8001e90:	1ad3      	subs	r3, r2, r3
 8001e92:	69fa      	ldr	r2, [r7, #28]
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d902      	bls.n	8001e9e <SPI_WaitFlagStateUntilTimeout+0x56>
 8001e98:	69fb      	ldr	r3, [r7, #28]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d13d      	bne.n	8001f1a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	685a      	ldr	r2, [r3, #4]
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8001eac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001eb6:	d111      	bne.n	8001edc <SPI_WaitFlagStateUntilTimeout+0x94>
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001ec0:	d004      	beq.n	8001ecc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	689b      	ldr	r3, [r3, #8]
 8001ec6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001eca:	d107      	bne.n	8001edc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	681a      	ldr	r2, [r3, #0]
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001eda:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ee0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001ee4:	d10f      	bne.n	8001f06 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	681a      	ldr	r2, [r3, #0]
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001ef4:	601a      	str	r2, [r3, #0]
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001f04:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	2201      	movs	r2, #1
 8001f0a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	2200      	movs	r2, #0
 8001f12:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8001f16:	2303      	movs	r3, #3
 8001f18:	e017      	b.n	8001f4a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d101      	bne.n	8001f24 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8001f20:	2300      	movs	r3, #0
 8001f22:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	3b01      	subs	r3, #1
 8001f28:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	689a      	ldr	r2, [r3, #8]
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	4013      	ands	r3, r2
 8001f34:	68ba      	ldr	r2, [r7, #8]
 8001f36:	429a      	cmp	r2, r3
 8001f38:	bf0c      	ite	eq
 8001f3a:	2301      	moveq	r3, #1
 8001f3c:	2300      	movne	r3, #0
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	461a      	mov	r2, r3
 8001f42:	79fb      	ldrb	r3, [r7, #7]
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d19b      	bne.n	8001e80 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8001f48:	2300      	movs	r3, #0
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3720      	adds	r7, #32
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	20000000 	.word	0x20000000

08001f58 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b086      	sub	sp, #24
 8001f5c:	af02      	add	r7, sp, #8
 8001f5e:	60f8      	str	r0, [r7, #12]
 8001f60:	60b9      	str	r1, [r7, #8]
 8001f62:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001f6c:	d111      	bne.n	8001f92 <SPI_EndRxTransaction+0x3a>
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	689b      	ldr	r3, [r3, #8]
 8001f72:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001f76:	d004      	beq.n	8001f82 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f80:	d107      	bne.n	8001f92 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001f90:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001f9a:	d117      	bne.n	8001fcc <SPI_EndRxTransaction+0x74>
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	689b      	ldr	r3, [r3, #8]
 8001fa0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001fa4:	d112      	bne.n	8001fcc <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	9300      	str	r3, [sp, #0]
 8001faa:	68bb      	ldr	r3, [r7, #8]
 8001fac:	2200      	movs	r2, #0
 8001fae:	2101      	movs	r1, #1
 8001fb0:	68f8      	ldr	r0, [r7, #12]
 8001fb2:	f7ff ff49 	bl	8001e48 <SPI_WaitFlagStateUntilTimeout>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d01a      	beq.n	8001ff2 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fc0:	f043 0220 	orr.w	r2, r3, #32
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8001fc8:	2303      	movs	r3, #3
 8001fca:	e013      	b.n	8001ff4 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	9300      	str	r3, [sp, #0]
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	2180      	movs	r1, #128	@ 0x80
 8001fd6:	68f8      	ldr	r0, [r7, #12]
 8001fd8:	f7ff ff36 	bl	8001e48 <SPI_WaitFlagStateUntilTimeout>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d007      	beq.n	8001ff2 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fe6:	f043 0220 	orr.w	r2, r3, #32
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8001fee:	2303      	movs	r3, #3
 8001ff0:	e000      	b.n	8001ff4 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8001ff2:	2300      	movs	r3, #0
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3710      	adds	r7, #16
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}

08001ffc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b086      	sub	sp, #24
 8002000:	af02      	add	r7, sp, #8
 8002002:	60f8      	str	r0, [r7, #12]
 8002004:	60b9      	str	r1, [r7, #8]
 8002006:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	9300      	str	r3, [sp, #0]
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	2201      	movs	r2, #1
 8002010:	2102      	movs	r1, #2
 8002012:	68f8      	ldr	r0, [r7, #12]
 8002014:	f7ff ff18 	bl	8001e48 <SPI_WaitFlagStateUntilTimeout>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d007      	beq.n	800202e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002022:	f043 0220 	orr.w	r2, r3, #32
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800202a:	2303      	movs	r3, #3
 800202c:	e013      	b.n	8002056 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	9300      	str	r3, [sp, #0]
 8002032:	68bb      	ldr	r3, [r7, #8]
 8002034:	2200      	movs	r2, #0
 8002036:	2180      	movs	r1, #128	@ 0x80
 8002038:	68f8      	ldr	r0, [r7, #12]
 800203a:	f7ff ff05 	bl	8001e48 <SPI_WaitFlagStateUntilTimeout>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	d007      	beq.n	8002054 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002048:	f043 0220 	orr.w	r2, r3, #32
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002050:	2303      	movs	r3, #3
 8002052:	e000      	b.n	8002056 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8002054:	2300      	movs	r3, #0
}
 8002056:	4618      	mov	r0, r3
 8002058:	3710      	adds	r7, #16
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}

0800205e <memset>:
 800205e:	4603      	mov	r3, r0
 8002060:	4402      	add	r2, r0
 8002062:	4293      	cmp	r3, r2
 8002064:	d100      	bne.n	8002068 <memset+0xa>
 8002066:	4770      	bx	lr
 8002068:	f803 1b01 	strb.w	r1, [r3], #1
 800206c:	e7f9      	b.n	8002062 <memset+0x4>
	...

08002070 <__libc_init_array>:
 8002070:	b570      	push	{r4, r5, r6, lr}
 8002072:	2600      	movs	r6, #0
 8002074:	4d0c      	ldr	r5, [pc, #48]	@ (80020a8 <__libc_init_array+0x38>)
 8002076:	4c0d      	ldr	r4, [pc, #52]	@ (80020ac <__libc_init_array+0x3c>)
 8002078:	1b64      	subs	r4, r4, r5
 800207a:	10a4      	asrs	r4, r4, #2
 800207c:	42a6      	cmp	r6, r4
 800207e:	d109      	bne.n	8002094 <__libc_init_array+0x24>
 8002080:	f000 f81a 	bl	80020b8 <_init>
 8002084:	2600      	movs	r6, #0
 8002086:	4d0a      	ldr	r5, [pc, #40]	@ (80020b0 <__libc_init_array+0x40>)
 8002088:	4c0a      	ldr	r4, [pc, #40]	@ (80020b4 <__libc_init_array+0x44>)
 800208a:	1b64      	subs	r4, r4, r5
 800208c:	10a4      	asrs	r4, r4, #2
 800208e:	42a6      	cmp	r6, r4
 8002090:	d105      	bne.n	800209e <__libc_init_array+0x2e>
 8002092:	bd70      	pop	{r4, r5, r6, pc}
 8002094:	f855 3b04 	ldr.w	r3, [r5], #4
 8002098:	4798      	blx	r3
 800209a:	3601      	adds	r6, #1
 800209c:	e7ee      	b.n	800207c <__libc_init_array+0xc>
 800209e:	f855 3b04 	ldr.w	r3, [r5], #4
 80020a2:	4798      	blx	r3
 80020a4:	3601      	adds	r6, #1
 80020a6:	e7f2      	b.n	800208e <__libc_init_array+0x1e>
 80020a8:	080020f4 	.word	0x080020f4
 80020ac:	080020f4 	.word	0x080020f4
 80020b0:	080020f4 	.word	0x080020f4
 80020b4:	080020f8 	.word	0x080020f8

080020b8 <_init>:
 80020b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020ba:	bf00      	nop
 80020bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80020be:	bc08      	pop	{r3}
 80020c0:	469e      	mov	lr, r3
 80020c2:	4770      	bx	lr

080020c4 <_fini>:
 80020c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020c6:	bf00      	nop
 80020c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80020ca:	bc08      	pop	{r3}
 80020cc:	469e      	mov	lr, r3
 80020ce:	4770      	bx	lr
