//Copyright (C)2014-2023 Gowin Semiconductor Corporation.
//All rights reserved.

INTRODUCTION:
The document contains two main sections: Timing Report Directory and Core Timing Report.

============================================================
Note:Timing Report Directory

1. Timing Message
2. Timing Summaries
	2.1 STA Tool Run Summary
	2.2 Clock Summary
	2.3 Max Frequency Summary
	2.4 Total Negative Slack Summary
3. Timing Details
	3.1 Path Slacks Table
		3.1.1 Setup Paths Table
		3.1.2 Hold Paths Table
		3.1.3 Recovery Paths Table
		3.1.4 Removal Paths Table
	3.2 Minimum Pulse Width Table
	3.3 Timing Report By Analysis Type
		3.3.1 Setup Analysis Report
		3.3.2 Hold Analysis Report
		3.3.3 Recovery Analysis Report
		3.3.4 Removal Analysis Report
	3.4 Minimum Pulse Width Report
	3.5 High Fanout Nets Report
	3.6 Route Congestions Report
	3.7 Timing Exceptions Report
		3.7.1 Setup Analysis Report
		3.7.2 Hold Analysis Report
		3.7.3 Recovery Analysis Report
		3.7.4 Recovery Analysis Report
	3.8 Timing Constraints Report

============================================================

Note:Core Timing Report

1. Timing Messages
<Report Title>: Timing Analysis Report
<Design File>: C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\impl\gwsynthesis\Data_acquisition.vg
<Physical Constraints File>: C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\PSRAM_UART_pins.cst
<Timing Constraints File>: ---
<Tool Version>: V1.9.9 (64-bit)
<Part Number>: GW1NZ-LV1QN48C6/I5
<Device>: GW1NZ-1
<Created Time>: Thu Jan  2 11:52:24 2025


2. Timing Summaries
2.1 STA Tool Run Summary
<Setup Delay Model>:Slow 1.14V 85C C6/I5
<Hold Delay Model>:Fast 1.26V 0C C6/I5
<Numbers of Paths Analyzed>:1933
<Numbers of Endpoints Analyzed>:894
<Numbers of Falling Endpoints>:97
<Numbers of Setup Violated Endpoints>:0
<Numbers of Hold Violated Endpoints>:0

2.2 Clock Summary
                Clock Name                    Type      Period   Frequency   Rise     Fall        Source       Master            Objects           
 ========================================= =========== ======== =========== ======= ======== ================ ========= ========================== 
  sys_clk                                   Base        37.037   27.000MHz   0.000   18.519                              sys_clk_ibuf/I            
  clk2/rpll_inst/CLKOUT.default_gen_clk     Generated   11.905   84.000MHz   0.000   5.952    sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUT     
  clk2/rpll_inst/CLKOUTP.default_gen_clk    Generated   11.905   84.000MHz   0.000   5.952    sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTP    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    Generated   23.810   42.000MHz   0.000   11.905   sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTD    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   Generated   35.714   28.000MHz   0.000   17.857   sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTD3   

2.3 Max Frequency Summary
  NO.                Clock Name                 Constraint    Actual Fmax   Level   Entity  
 ===== ======================================= ============= ============= ======= ======== 
  1     clk2/rpll_inst/CLKOUT.default_gen_clk   84.000(MHz)   92.275(MHz)   5       TOP     
No timing paths to get frequency of sys_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTP.default_gen_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTD.default_gen_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTD3.default_gen_clk!

2.4 Total Negative Slack Summary
                Clock Name                  Analysis Type   EndPoints TNS   Number of EndPoints  
 ========================================= =============== =============== ===================== 
  sys_clk                                   setup           0.000           0                    
  sys_clk                                   hold            0.000           0                    
  clk2/rpll_inst/CLKOUT.default_gen_clk     setup           0.000           0                    
  clk2/rpll_inst/CLKOUT.default_gen_clk     hold            0.000           0                    
  clk2/rpll_inst/CLKOUTP.default_gen_clk    setup           0.000           0                    
  clk2/rpll_inst/CLKOUTP.default_gen_clk    hold            0.000           0                    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    setup           0.000           0                    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    hold            0.000           0                    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   setup           0.000           0                    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   hold            0.000           0                    


3. Timing Details
3.1 Path Slacks Table
3.1.1 Setup Paths Table
<Report Command>:report_timing -setup -max_paths 25 -max_common_paths 1
  Path Number   Path Slack           From Node                  To Node                         From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ============================ ====================== =========================================== =========================================== ========== ============ ============ 
  1             1.068        process_1_s0/Q               process_0_s0/D         clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        10.437      
  2             1.452        process_1_s0/Q               address_acq_18_s0/D    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        10.052      
  3             1.552        process_1_s0/Q               led_rgb_2_s3/D         clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.953       
  4             1.557        process_1_s0/Q               address_acq_10_s0/D    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.948       
  5             1.811        UART1/rxByteCounter_4_s0/Q   UART1/dataOut_0_s0/D   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.694       
  6             1.811        UART1/rxByteCounter_4_s0/Q   UART1/dataOut_2_s0/D   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.694       
  7             1.815        UART1/rxByteCounter_4_s0/Q   UART1/dataOut_3_s0/D   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.690       
  8             1.815        UART1/rxByteCounter_4_s0/Q   UART1/dataOut_7_s0/D   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.690       
  9             1.828        process_1_s0/Q               address_acq_4_s0/D     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.676       
  10            1.829        UART1/rxByteCounter_4_s0/Q   UART1/dataOut_1_s0/D   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.676       
  11            1.829        UART1/rxByteCounter_4_s0/Q   UART1/dataOut_4_s0/D   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.676       
  12            1.829        UART1/rxByteCounter_4_s0/Q   UART1/dataOut_5_s0/D   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.676       
  13            1.927        process_1_s0/Q               address_acq_7_s0/D     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.578       
  14            2.040        process_1_s0/Q               address_acq_14_s0/D    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.465       
  15            2.115        process_1_s0/Q               i_pivot_5_s0/D         clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.390       
  16            2.116        process_1_s0/Q               led_rgb_1_s2/D         clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.388       
  17            2.160        process_1_s0/Q               i_21_s0/D              clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.345       
  18            2.174        process_1_s0/Q               address_acq_22_s0/D    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.330       
  19            2.241        process_1_s0/Q               address_acq_21_s0/D    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.263       
  20            2.251        process_1_s0/Q               address_acq_11_s0/D    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.254       
  21            2.463        UART1/txCounter_8_s2/Q       UART1/txState_1_s4/D   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.042       
  22            2.467        process_1_s0/Q               i_pivot_1_s0/CE        clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.395       
  23            2.467        process_1_s0/Q               i_pivot_2_s0/CE        clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.395       
  24            2.514        process_1_s0/Q               i_pivot_6_s0/CE        clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.347       
  25            2.514        process_1_s0/Q               i_pivot_11_s0/CE       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.347       

3.1.2 Hold Paths Table
<Report Command>:report_timing -hold -max_paths 25 -max_common_paths 1
  Path Number   Path Slack                     From Node                                           To Node                                         From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ =============================================== ====================================================== =========================================== =========================================== ========== ============ ============ 
  1             0.561        debuttonA/sync_button_debounced/resync_2_s0/Q   debuttonA/sync_button_debounced/button_once_s0/RESET   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.576       
  2             0.708        UART1/txCounter_4_s2/Q                          UART1/txCounter_4_s2/D                                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  3             0.708        UART1/rxBitNumber_1_s1/Q                        UART1/rxBitNumber_1_s1/D                               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  4             0.708        initialize/command_5_s2/Q                       initialize/command_5_s2/D                              clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  5             0.708        address_0_s2/Q                                  address_0_s2/D                                         clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  6             0.708        address_1_s2/Q                                  address_1_s2/D                                         clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  7             0.708        address_3_s2/Q                                  address_3_s2/D                                         clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  8             0.708        address_4_s2/Q                                  address_4_s2/D                                         clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  9             0.708        address_5_s2/Q                                  address_5_s2/D                                         clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  10            0.708        address_7_s2/Q                                  address_7_s2/D                                         clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  11            0.708        address_9_s2/Q                                  address_9_s2/D                                         clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  12            0.708        address_11_s2/Q                                 address_11_s2/D                                        clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  13            0.708        address_17_s2/Q                                 address_17_s2/D                                        clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  14            0.708        address_18_s2/Q                                 address_18_s2/D                                        clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  15            0.708        n1553_s1/Q                                      n1553_s1/D                                             clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  16            0.708        buttons_pressed_1_s0/Q                          buttons_pressed_1_s0/D                                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  17            0.709        UART1/txCounter_2_s2/Q                          UART1/txCounter_2_s2/D                                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       
  18            0.709        UART1/txCounter_7_s2/Q                          UART1/txCounter_7_s2/D                                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       
  19            0.709        UART1/txCounter_9_s2/Q                          UART1/txCounter_9_s2/D                                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       
  20            0.709        UART1/rxBitNumber_0_s1/Q                        UART1/rxBitNumber_0_s1/D                               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       
  21            0.709        UART1/rxCounter_5_s1/Q                          UART1/rxCounter_5_s1/D                                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       
  22            0.709        UART1/rxCounter_12_s1/Q                         UART1/rxCounter_12_s1/D                                clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       
  23            0.709        address_acq_18_s0/Q                             address_acq_18_s0/D                                    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       
  24            0.709        adc_data_in_7_s0/Q                              adc_data_in_7_s0/D                                     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       
  25            0.709        i_8_s0/Q                                        i_8_s0/D                                               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       

3.1.3 Recovery Paths Table
<Report Command>:report_timing -recovery -max_paths 25 -max_common_paths 1
Nothing to report!
3.1.4 Removal Paths Table
<Report Command>:report_timing -removal -max_paths 25 -max_common_paths 1
Nothing to report!
3.2 Minimum Pulse Width Table
Report Command:report_min_pulse_width -nworst 10 -detail
  Number   Slack   Actual Width   Required Width        Type                         Clock                             Objects             
 ======== ======= ============== ================ ================= ======================================= ============================== 
  1        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   d_com_start_s0                
  2        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   start_acquisition_s0          
  3        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   n1558_s0                      
  4        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   n1566_s0                      
  5        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   read_5_s0                     
  6        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   i_pivot_18_s0                 
  7        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   samples_after_adjusted_12_s0  
  8        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   UART1/dataIn_5_s0             
  9        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   UART1/dataIn_6_s0             
  10       4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   samples_after_adjusted_13_s0  

3.3 Timing Report By Analysis Type
3.3.1 Setup Analysis Report
Report Command:report_timing -setup -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 1.068
Data Arrival Time : 12.237
Data Required Time: 13.305
From              : process_1_s0
To                : process_0_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R9C14[2][A]   process_1_s0/CLK                       
  2.258    0.458   tC2Q   RF   80       R9C14[2][A]   process_1_s0/Q                         
  5.232    2.974   tNET   FF   1        R4C11[3][B]   n1027_s4/I1                            
  5.858    0.626   tINS   FF   16       R4C11[3][B]   n1027_s4/F                             
  7.025    1.167   tNET   FF   1        R8C13[3][A]   read_15_s8/I0                          
  7.847    0.822   tINS   FF   30       R8C13[3][A]   read_15_s8/F                           
  9.194    1.347   tNET   FF   1        R7C13[3][B]   n1042_s17/I2                           
  10.226   1.032   tINS   FF   2        R7C13[3][B]   n1042_s17/F                            
  11.205   0.979   tNET   FF   1        R9C15[0][A]   n1042_s15/I1                           
  12.237   1.032   tINS   FF   1        R9C15[0][A]   n1042_s15/F                            
  12.237   0.000   tNET   FF   1        R9C15[0][A]   process_0_s0/D                         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R9C15[0][A]   process_0_s0/CLK                       
  13.305   -0.400   tSu         1        R9C15[0][A]   process_0_s0                           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.512 33.649%, 
                    route: 6.467 61.960%, 
                    tC2Q: 0.458 4.391%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path2						
Path Summary:
Slack             : 1.452
Data Arrival Time : 11.852
Data Required Time: 13.305
From              : process_1_s0
To                : address_acq_18_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R9C14[2][A]   process_1_s0/CLK                       
  2.258    0.458   tC2Q   RF   80       R9C14[2][A]   process_1_s0/Q                         
  5.232    2.974   tNET   FF   1        R4C11[3][B]   n1027_s4/I1                            
  5.858    0.626   tINS   FF   16       R4C11[3][B]   n1027_s4/F                             
  7.025    1.167   tNET   FF   1        R8C13[3][A]   read_15_s8/I0                          
  7.847    0.822   tINS   FF   30       R8C13[3][A]   read_15_s8/F                           
  9.194    1.347   tNET   FF   1        R3C12[0][A]   n1301_s9/I3                            
  10.226   1.032   tINS   FF   1        R3C12[0][A]   n1301_s9/F                             
  11.030   0.804   tNET   FF   1        R2C13[0][A]   n1301_s8/I3                            
  11.852   0.822   tINS   FF   1        R2C13[0][A]   n1301_s8/F                             
  11.852   0.000   tNET   FF   1        R2C13[0][A]   address_acq_18_s0/D                    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R2C13[0][A]   address_acq_18_s0/CLK                  
  13.305   -0.400   tSu         1        R2C13[0][A]   address_acq_18_s0                      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.302 32.848%, 
                    route: 6.292 62.593%, 
                    tC2Q: 0.458 4.559%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path3						
Path Summary:
Slack             : 1.552
Data Arrival Time : 11.753
Data Required Time: 13.305
From              : process_1_s0
To                : led_rgb_2_s3
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R9C14[2][A]   process_1_s0/CLK                       
  2.258    0.458   tC2Q   RF   80       R9C14[2][A]   process_1_s0/Q                         
  5.232    2.974   tNET   FF   1        R4C11[3][B]   n1027_s4/I1                            
  5.858    0.626   tINS   FF   16       R4C11[3][B]   n1027_s4/F                             
  7.025    1.167   tNET   FF   1        R8C13[3][A]   read_15_s8/I0                          
  7.847    0.822   tINS   FF   30       R8C13[3][A]   read_15_s8/F                           
  9.194    1.347   tNET   FF   1        R7C13[3][B]   n1042_s17/I2                           
  10.226   1.032   tINS   FF   2        R7C13[3][B]   n1042_s17/F                            
  10.721   0.495   tNET   FF   1        R7C15[1][B]   n1092_s11/I2                           
  11.753   1.032   tINS   FF   1        R7C15[1][B]   n1092_s11/F                            
  11.753   0.000   tNET   FF   1        R7C15[1][B]   led_rgb_2_s3/D                         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R7C15[1][B]   led_rgb_2_s3/CLK                       
  13.305   -0.400   tSu         1        R7C15[1][B]   led_rgb_2_s3                           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.512 35.287%, 
                    route: 5.982 60.108%, 
                    tC2Q: 0.458 4.605%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path4						
Path Summary:
Slack             : 1.557
Data Arrival Time : 11.748
Data Required Time: 13.305
From              : process_1_s0
To                : address_acq_10_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R9C14[2][A]   process_1_s0/CLK                       
  2.258    0.458   tC2Q   RF   80       R9C14[2][A]   process_1_s0/Q                         
  5.232    2.974   tNET   FF   1        R4C11[3][B]   n1027_s4/I1                            
  5.858    0.626   tINS   FF   16       R4C11[3][B]   n1027_s4/F                             
  7.025    1.167   tNET   FF   1        R8C13[3][A]   read_15_s8/I0                          
  7.847    0.822   tINS   FF   30       R8C13[3][A]   read_15_s8/F                           
  9.194    1.347   tNET   FF   1        R2C12[3][B]   n1317_s10/I0                           
  10.226   1.032   tINS   FF   1        R2C12[3][B]   n1317_s10/F                            
  10.716   0.490   tNET   FF   1        R2C14[0][A]   n1317_s8/I1                            
  11.748   1.032   tINS   FF   1        R2C14[0][A]   n1317_s8/F                             
  11.748   0.000   tNET   FF   1        R2C14[0][A]   address_acq_10_s0/D                    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R2C14[0][A]   address_acq_10_s0/CLK                  
  13.305   -0.400   tSu         1        R2C14[0][A]   address_acq_10_s0                      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.512 35.303%, 
                    route: 5.978 60.090%, 
                    tC2Q: 0.458 4.607%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path5						
Path Summary:
Slack             : 1.811
Data Arrival Time : 11.494
Data Required Time: 13.305
From              : rxByteCounter_4_s0
To                : dataOut_0_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  0.000    0.000                                     active clock edge time                 
  0.000    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R4C4[2][A]   UART1/rxByteCounter_4_s0/CLK           
  2.258    0.458   tC2Q   RF   3        R4C4[2][A]   UART1/rxByteCounter_4_s0/Q             
  2.613    0.355   tNET   FF   1        R4C4[3][B]   UART1/buffer[2]_7_s4/I0                
  3.712    1.099   tINS   FF   9        R4C4[3][B]   UART1/buffer[2]_7_s4/F                 
  5.346    1.635   tNET   FF   1        R7C5[3][B]   UART1/n1738_s1/I0                      
  6.168    0.822   tINS   FF   3        R7C5[3][B]   UART1/n1738_s1/F                       
  6.669    0.501   tNET   FF   1        R7C3[0][B]   UART1/n1738_s0/I0                      
  7.701    1.032   tINS   FF   78       R7C3[0][B]   UART1/n1738_s0/F                       
  10.533   2.832   tNET   FF   1        R5C4[2][B]   UART1/n906_s9/I2                       
  11.158   0.625   tINS   FR   1        R5C4[2][B]   UART1/n906_s9/F                        
  11.158   0.000   tNET   RR   1        R5C4[2][A]   UART1/n906_s5/I1                       
  11.308   0.150   tINS   RR   1        R5C4[2][A]   UART1/n906_s5/O                        
  11.308   0.000   tNET   RR   1        R5C4[2][B]   UART1/n906_s3/I1                       
  11.485   0.177   tINS   RR   1        R5C4[2][B]   UART1/n906_s3/O                        
  11.494   0.009   tNET   RR   1        R5C4[2][B]   UART1/dataOut_0_s0/D                   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R5C4[2][B]   UART1/dataOut_0_s0/CLK                 
  13.305   -0.400   tSu         1        R5C4[2][B]   UART1/dataOut_0_s0                     

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.905 40.282%, 
                    route: 5.331 54.990%, 
                    tC2Q: 0.458 4.728%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path6						
Path Summary:
Slack             : 1.811
Data Arrival Time : 11.494
Data Required Time: 13.305
From              : rxByteCounter_4_s0
To                : dataOut_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  0.000    0.000                                     active clock edge time                 
  0.000    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R4C4[2][A]   UART1/rxByteCounter_4_s0/CLK           
  2.258    0.458   tC2Q   RF   3        R4C4[2][A]   UART1/rxByteCounter_4_s0/Q             
  2.613    0.355   tNET   FF   1        R4C4[3][B]   UART1/buffer[2]_7_s4/I0                
  3.712    1.099   tINS   FF   9        R4C4[3][B]   UART1/buffer[2]_7_s4/F                 
  5.346    1.635   tNET   FF   1        R7C5[3][B]   UART1/n1738_s1/I0                      
  6.168    0.822   tINS   FF   3        R7C5[3][B]   UART1/n1738_s1/F                       
  6.669    0.501   tNET   FF   1        R7C3[0][B]   UART1/n1738_s0/I0                      
  7.701    1.032   tINS   FF   78       R7C3[0][B]   UART1/n1738_s0/F                       
  10.533   2.832   tNET   FF   1        R5C4[0][B]   UART1/n904_s9/I2                       
  11.158   0.625   tINS   FR   1        R5C4[0][B]   UART1/n904_s9/F                        
  11.158   0.000   tNET   RR   1        R5C4[0][A]   UART1/n904_s5/I1                       
  11.308   0.150   tINS   RR   1        R5C4[0][A]   UART1/n904_s5/O                        
  11.308   0.000   tNET   RR   1        R5C4[0][B]   UART1/n904_s3/I1                       
  11.485   0.177   tINS   RR   1        R5C4[0][B]   UART1/n904_s3/O                        
  11.494   0.009   tNET   RR   1        R5C4[0][B]   UART1/dataOut_2_s0/D                   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R5C4[0][B]   UART1/dataOut_2_s0/CLK                 
  13.305   -0.400   tSu         1        R5C4[0][B]   UART1/dataOut_2_s0                     

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.905 40.282%, 
                    route: 5.331 54.990%, 
                    tC2Q: 0.458 4.728%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path7						
Path Summary:
Slack             : 1.815
Data Arrival Time : 11.490
Data Required Time: 13.305
From              : rxByteCounter_4_s0
To                : dataOut_3_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  0.000    0.000                                     active clock edge time                 
  0.000    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R4C4[2][A]   UART1/rxByteCounter_4_s0/CLK           
  2.258    0.458   tC2Q   RF   3        R4C4[2][A]   UART1/rxByteCounter_4_s0/Q             
  2.613    0.355   tNET   FF   1        R4C4[3][B]   UART1/buffer[2]_7_s4/I0                
  3.712    1.099   tINS   FF   9        R4C4[3][B]   UART1/buffer[2]_7_s4/F                 
  5.346    1.635   tNET   FF   1        R7C5[3][B]   UART1/n1738_s1/I0                      
  6.168    0.822   tINS   FF   3        R7C5[3][B]   UART1/n1738_s1/F                       
  6.669    0.501   tNET   FF   1        R7C3[0][B]   UART1/n1738_s0/I0                      
  7.701    1.032   tINS   FF   78       R7C3[0][B]   UART1/n1738_s0/F                       
  10.529   2.827   tNET   FF   1        R5C3[0][B]   UART1/n903_s9/I2                       
  11.154   0.625   tINS   FR   1        R5C3[0][B]   UART1/n903_s9/F                        
  11.154   0.000   tNET   RR   1        R5C3[0][A]   UART1/n903_s5/I1                       
  11.304   0.150   tINS   RR   1        R5C3[0][A]   UART1/n903_s5/O                        
  11.304   0.000   tNET   RR   1        R5C3[0][B]   UART1/n903_s3/I1                       
  11.481   0.177   tINS   RR   1        R5C3[0][B]   UART1/n903_s3/O                        
  11.490   0.009   tNET   RR   1        R5C3[0][B]   UART1/dataOut_3_s0/D                   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R5C3[0][B]   UART1/dataOut_3_s0/CLK                 
  13.305   -0.400   tSu         1        R5C3[0][B]   UART1/dataOut_3_s0                     

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.905 40.301%, 
                    route: 5.326 54.969%, 
                    tC2Q: 0.458 4.730%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path8						
Path Summary:
Slack             : 1.815
Data Arrival Time : 11.490
Data Required Time: 13.305
From              : rxByteCounter_4_s0
To                : dataOut_7_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  0.000    0.000                                     active clock edge time                 
  0.000    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R4C4[2][A]   UART1/rxByteCounter_4_s0/CLK           
  2.258    0.458   tC2Q   RF   3        R4C4[2][A]   UART1/rxByteCounter_4_s0/Q             
  2.613    0.355   tNET   FF   1        R4C4[3][B]   UART1/buffer[2]_7_s4/I0                
  3.712    1.099   tINS   FF   9        R4C4[3][B]   UART1/buffer[2]_7_s4/F                 
  5.346    1.635   tNET   FF   1        R7C5[3][B]   UART1/n1738_s1/I0                      
  6.168    0.822   tINS   FF   3        R7C5[3][B]   UART1/n1738_s1/F                       
  6.669    0.501   tNET   FF   1        R7C3[0][B]   UART1/n1738_s0/I0                      
  7.701    1.032   tINS   FF   78       R7C3[0][B]   UART1/n1738_s0/F                       
  10.529   2.827   tNET   FF   1        R5C3[2][B]   UART1/n899_s9/I2                       
  11.154   0.625   tINS   FR   1        R5C3[2][B]   UART1/n899_s9/F                        
  11.154   0.000   tNET   RR   1        R5C3[2][A]   UART1/n899_s5/I1                       
  11.304   0.150   tINS   RR   1        R5C3[2][A]   UART1/n899_s5/O                        
  11.304   0.000   tNET   RR   1        R5C3[2][B]   UART1/n899_s3/I1                       
  11.481   0.177   tINS   RR   1        R5C3[2][B]   UART1/n899_s3/O                        
  11.490   0.009   tNET   RR   1        R5C3[2][B]   UART1/dataOut_7_s0/D                   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R5C3[2][B]   UART1/dataOut_7_s0/CLK                 
  13.305   -0.400   tSu         1        R5C3[2][B]   UART1/dataOut_7_s0                     

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.905 40.301%, 
                    route: 5.326 54.969%, 
                    tC2Q: 0.458 4.730%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path9						
Path Summary:
Slack             : 1.828
Data Arrival Time : 11.476
Data Required Time: 13.305
From              : process_1_s0
To                : address_acq_4_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R9C14[2][A]   process_1_s0/CLK                       
  2.258    0.458   tC2Q   RF   80       R9C14[2][A]   process_1_s0/Q                         
  5.232    2.974   tNET   FF   1        R4C11[3][B]   n1027_s4/I1                            
  5.858    0.626   tINS   FF   16       R4C11[3][B]   n1027_s4/F                             
  7.025    1.167   tNET   FF   1        R8C13[3][A]   read_15_s8/I0                          
  7.847    0.822   tINS   FF   30       R8C13[3][A]   read_15_s8/F                           
  9.174    1.327   tNET   FF   1        R2C13[2][B]   n1329_s10/I3                           
  10.235   1.061   tINS   FR   1        R2C13[2][B]   n1329_s10/F                            
  10.654   0.419   tNET   RR   1        R2C14[1][A]   n1329_s8/I2                            
  11.476   0.822   tINS   RF   1        R2C14[1][A]   n1329_s8/F                             
  11.476   0.000   tNET   FF   1        R2C14[1][A]   address_acq_4_s0/D                     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R2C14[1][A]   address_acq_4_s0/CLK                   
  13.305   -0.400   tSu         1        R2C14[1][A]   address_acq_4_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.331 34.424%, 
                    route: 5.887 60.839%, 
                    tC2Q: 0.458 4.737%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path10						
Path Summary:
Slack             : 1.829
Data Arrival Time : 11.476
Data Required Time: 13.305
From              : rxByteCounter_4_s0
To                : dataOut_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  0.000    0.000                                     active clock edge time                 
  0.000    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R4C4[2][A]   UART1/rxByteCounter_4_s0/CLK           
  2.258    0.458   tC2Q   RF   3        R4C4[2][A]   UART1/rxByteCounter_4_s0/Q             
  2.613    0.355   tNET   FF   1        R4C4[3][B]   UART1/buffer[2]_7_s4/I0                
  3.712    1.099   tINS   FF   9        R4C4[3][B]   UART1/buffer[2]_7_s4/F                 
  5.346    1.635   tNET   FF   1        R7C5[3][B]   UART1/n1738_s1/I0                      
  6.168    0.822   tINS   FF   3        R7C5[3][B]   UART1/n1738_s1/F                       
  6.669    0.501   tNET   FF   1        R7C3[0][B]   UART1/n1738_s0/I0                      
  7.701    1.032   tINS   FF   78       R7C3[0][B]   UART1/n1738_s0/F                       
  10.515   2.814   tNET   FF   1        R8C4[2][B]   UART1/n905_s9/I2                       
  11.140   0.625   tINS   FR   1        R8C4[2][B]   UART1/n905_s9/F                        
  11.140   0.000   tNET   RR   1        R8C4[2][A]   UART1/n905_s5/I1                       
  11.290   0.150   tINS   RR   1        R8C4[2][A]   UART1/n905_s5/O                        
  11.290   0.000   tNET   RR   1        R8C4[2][B]   UART1/n905_s3/I1                       
  11.467   0.177   tINS   RR   1        R8C4[2][B]   UART1/n905_s3/O                        
  11.476   0.009   tNET   RR   1        R8C4[2][B]   UART1/dataOut_1_s0/D                   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R8C4[2][B]   UART1/dataOut_1_s0/CLK                 
  13.305   -0.400   tSu         1        R8C4[2][B]   UART1/dataOut_1_s0                     

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.905 40.358%, 
                    route: 5.313 54.906%, 
                    tC2Q: 0.458 4.737%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path11						
Path Summary:
Slack             : 1.829
Data Arrival Time : 11.476
Data Required Time: 13.305
From              : rxByteCounter_4_s0
To                : dataOut_4_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  0.000    0.000                                     active clock edge time                 
  0.000    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R4C4[2][A]   UART1/rxByteCounter_4_s0/CLK           
  2.258    0.458   tC2Q   RF   3        R4C4[2][A]   UART1/rxByteCounter_4_s0/Q             
  2.613    0.355   tNET   FF   1        R4C4[3][B]   UART1/buffer[2]_7_s4/I0                
  3.712    1.099   tINS   FF   9        R4C4[3][B]   UART1/buffer[2]_7_s4/F                 
  5.346    1.635   tNET   FF   1        R7C5[3][B]   UART1/n1738_s1/I0                      
  6.168    0.822   tINS   FF   3        R7C5[3][B]   UART1/n1738_s1/F                       
  6.669    0.501   tNET   FF   1        R7C3[0][B]   UART1/n1738_s0/I0                      
  7.701    1.032   tINS   FF   78       R7C3[0][B]   UART1/n1738_s0/F                       
  10.515   2.814   tNET   FF   1        R7C2[2][B]   UART1/n902_s9/I2                       
  11.140   0.625   tINS   FR   1        R7C2[2][B]   UART1/n902_s9/F                        
  11.140   0.000   tNET   RR   1        R7C2[2][A]   UART1/n902_s5/I1                       
  11.290   0.150   tINS   RR   1        R7C2[2][A]   UART1/n902_s5/O                        
  11.290   0.000   tNET   RR   1        R7C2[2][B]   UART1/n902_s3/I1                       
  11.467   0.177   tINS   RR   1        R7C2[2][B]   UART1/n902_s3/O                        
  11.476   0.009   tNET   RR   1        R7C2[2][B]   UART1/dataOut_4_s0/D                   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R7C2[2][B]   UART1/dataOut_4_s0/CLK                 
  13.305   -0.400   tSu         1        R7C2[2][B]   UART1/dataOut_4_s0                     

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.905 40.358%, 
                    route: 5.313 54.906%, 
                    tC2Q: 0.458 4.737%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path12						
Path Summary:
Slack             : 1.829
Data Arrival Time : 11.476
Data Required Time: 13.305
From              : rxByteCounter_4_s0
To                : dataOut_5_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  0.000    0.000                                     active clock edge time                 
  0.000    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R4C4[2][A]   UART1/rxByteCounter_4_s0/CLK           
  2.258    0.458   tC2Q   RF   3        R4C4[2][A]   UART1/rxByteCounter_4_s0/Q             
  2.613    0.355   tNET   FF   1        R4C4[3][B]   UART1/buffer[2]_7_s4/I0                
  3.712    1.099   tINS   FF   9        R4C4[3][B]   UART1/buffer[2]_7_s4/F                 
  5.346    1.635   tNET   FF   1        R7C5[3][B]   UART1/n1738_s1/I0                      
  6.168    0.822   tINS   FF   3        R7C5[3][B]   UART1/n1738_s1/F                       
  6.669    0.501   tNET   FF   1        R7C3[0][B]   UART1/n1738_s0/I0                      
  7.701    1.032   tINS   FF   78       R7C3[0][B]   UART1/n1738_s0/F                       
  10.515   2.814   tNET   FF   1        R8C3[2][B]   UART1/n901_s9/I2                       
  11.140   0.625   tINS   FR   1        R8C3[2][B]   UART1/n901_s9/F                        
  11.140   0.000   tNET   RR   1        R8C3[2][A]   UART1/n901_s5/I1                       
  11.290   0.150   tINS   RR   1        R8C3[2][A]   UART1/n901_s5/O                        
  11.290   0.000   tNET   RR   1        R8C3[2][B]   UART1/n901_s3/I1                       
  11.467   0.177   tINS   RR   1        R8C3[2][B]   UART1/n901_s3/O                        
  11.476   0.009   tNET   RR   1        R8C3[2][B]   UART1/dataOut_5_s0/D                   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R8C3[2][B]   UART1/dataOut_5_s0/CLK                 
  13.305   -0.400   tSu         1        R8C3[2][B]   UART1/dataOut_5_s0                     

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.905 40.358%, 
                    route: 5.313 54.906%, 
                    tC2Q: 0.458 4.737%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path13						
Path Summary:
Slack             : 1.927
Data Arrival Time : 11.378
Data Required Time: 13.305
From              : process_1_s0
To                : address_acq_7_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R9C14[2][A]   process_1_s0/CLK                       
  2.258    0.458   tC2Q   RF   80       R9C14[2][A]   process_1_s0/Q                         
  5.232    2.974   tNET   FF   1        R4C11[3][B]   n1027_s4/I1                            
  5.858    0.626   tINS   FF   16       R4C11[3][B]   n1027_s4/F                             
  7.025    1.167   tNET   FF   1        R8C13[3][A]   read_15_s8/I0                          
  7.847    0.822   tINS   FF   30       R8C13[3][A]   read_15_s8/F                           
  9.174    1.327   tNET   FF   1        R2C14[1][B]   n1323_s9/I0                            
  10.273   1.099   tINS   FF   1        R2C14[1][B]   n1323_s9/F                             
  10.279   0.005   tNET   FF   1        R2C14[0][B]   n1323_s8/I0                            
  11.378   1.099   tINS   FF   1        R2C14[0][B]   n1323_s8/F                             
  11.378   0.000   tNET   FF   1        R2C14[0][B]   address_acq_7_s0/D                     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R2C14[0][B]   address_acq_7_s0/CLK                   
  13.305   -0.400   tSu         1        R2C14[0][B]   address_acq_7_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.646 38.067%, 
                    route: 5.474 57.148%, 
                    tC2Q: 0.458 4.785%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path14						
Path Summary:
Slack             : 2.040
Data Arrival Time : 11.265
Data Required Time: 13.305
From              : process_1_s0
To                : address_acq_14_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R9C14[2][A]   process_1_s0/CLK                       
  2.258    0.458   tC2Q   RF   80       R9C14[2][A]   process_1_s0/Q                         
  5.232    2.974   tNET   FF   1        R4C11[3][B]   n1027_s4/I1                            
  5.858    0.626   tINS   FF   16       R4C11[3][B]   n1027_s4/F                             
  7.025    1.167   tNET   FF   1        R8C13[3][A]   read_15_s8/I0                          
  7.847    0.822   tINS   FF   30       R8C13[3][A]   read_15_s8/F                           
  9.194    1.347   tNET   FF   1        R2C12[3][A]   n1309_s9/I0                            
  10.220   1.026   tINS   FR   1        R2C12[3][A]   n1309_s9/F                             
  10.639   0.419   tNET   RR   1        R2C13[0][B]   n1309_s8/I0                            
  11.265   0.626   tINS   RF   1        R2C13[0][B]   n1309_s8/F                             
  11.265   0.000   tNET   FF   1        R2C13[0][B]   address_acq_14_s0/D                    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R2C13[0][B]   address_acq_14_s0/CLK                  
  13.305   -0.400   tSu         1        R2C13[0][B]   address_acq_14_s0                      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.100 32.752%, 
                    route: 5.907 62.405%, 
                    tC2Q: 0.458 4.842%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path15						
Path Summary:
Slack             : 2.115
Data Arrival Time : 11.189
Data Required Time: 13.305
From              : process_1_s0
To                : i_pivot_5_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R9C14[2][A]   process_1_s0/CLK                       
  2.258    0.458   tC2Q   RF   80       R9C14[2][A]   process_1_s0/Q                         
  5.232    2.974   tNET   FF   1        R4C11[3][B]   n1027_s4/I1                            
  5.858    0.626   tINS   FF   16       R4C11[3][B]   n1027_s4/F                             
  7.365    1.506   tNET   FF   1        R9C10[3][A]   n1215_s8/I3                            
  8.187    0.822   tINS   FF   24       R9C10[3][A]   n1215_s8/F                             
  10.157   1.971   tNET   FF   1        R4C7[0][B]    n1179_s8/I1                            
  11.189   1.032   tINS   FF   1        R4C7[0][B]    n1179_s8/F                             
  11.189   0.000   tNET   FF   1        R4C7[0][B]    i_pivot_5_s0/D                         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R4C7[0][B]   i_pivot_5_s0/CLK                       
  13.305   -0.400   tSu         1        R4C7[0][B]   i_pivot_5_s0                           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.480 26.412%, 
                    route: 6.451 68.706%, 
                    tC2Q: 0.458 4.881%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path16						
Path Summary:
Slack             : 2.116
Data Arrival Time : 11.188
Data Required Time: 13.305
From              : process_1_s0
To                : led_rgb_1_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R9C14[2][A]   process_1_s0/CLK                       
  2.258    0.458   tC2Q   RF   80       R9C14[2][A]   process_1_s0/Q                         
  5.232    2.974   tNET   FF   1        R4C11[3][B]   n1027_s4/I1                            
  5.858    0.626   tINS   FF   16       R4C11[3][B]   n1027_s4/F                             
  7.025    1.167   tNET   FF   1        R8C13[3][A]   read_15_s8/I0                          
  7.847    0.822   tINS   FF   30       R8C13[3][A]   read_15_s8/F                           
  9.194    1.347   tNET   FF   1        R7C13[0][B]   n1094_s15/I2                           
  10.226   1.032   tINS   FF   1        R7C13[0][B]   n1094_s15/F                            
  10.562   0.336   tNET   FF   1        R7C13[1][A]   n1094_s12/I2                           
  11.188   0.626   tINS   FF   1        R7C13[1][A]   n1094_s12/F                            
  11.188   0.000   tNET   FF   1        R7C13[1][A]   led_rgb_1_s2/D                         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R7C13[1][A]   led_rgb_1_s2/CLK                       
  13.305   -0.400   tSu         1        R7C13[1][A]   led_rgb_1_s2                           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.106 33.084%, 
                    route: 5.824 62.035%, 
                    tC2Q: 0.458 4.882%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path17						
Path Summary:
Slack             : 2.160
Data Arrival Time : 11.145
Data Required Time: 13.305
From              : process_1_s0
To                : i_21_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R9C14[2][A]   process_1_s0/CLK                       
  2.258    0.458   tC2Q   RF   80       R9C14[2][A]   process_1_s0/Q                         
  5.232    2.974   tNET   FF   1        R4C11[3][B]   n1027_s4/I1                            
  5.858    0.626   tINS   FF   16       R4C11[3][B]   n1027_s4/F                             
  7.351    1.493   tNET   FF   1        R9C9[1][B]    n1099_s11/I2                           
  8.383    1.032   tINS   FF   20       R9C9[1][B]    n1099_s11/F                            
  10.046   1.663   tNET   FF   1        R3C11[0][A]   n1099_s9/I3                            
  11.145   1.099   tINS   FF   1        R3C11[0][A]   n1099_s9/F                             
  11.145   0.000   tNET   FF   1        R3C11[0][A]   i_21_s0/D                              

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R3C11[0][A]   i_21_s0/CLK                            
  13.305   -0.400   tSu         1        R3C11[0][A]   i_21_s0                                

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.757 29.504%, 
                    route: 6.129 65.592%, 
                    tC2Q: 0.458 4.905%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path18						
Path Summary:
Slack             : 2.174
Data Arrival Time : 11.130
Data Required Time: 13.305
From              : process_1_s0
To                : address_acq_22_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R9C14[2][A]   process_1_s0/CLK                       
  2.258    0.458   tC2Q   RF   80       R9C14[2][A]   process_1_s0/Q                         
  5.232    2.974   tNET   FF   1        R4C11[3][B]   n1027_s4/I1                            
  5.858    0.626   tINS   FF   16       R4C11[3][B]   n1027_s4/F                             
  7.025    1.167   tNET   FF   1        R8C13[3][A]   read_15_s8/I0                          
  7.847    0.822   tINS   FF   30       R8C13[3][A]   read_15_s8/F                           
  9.204    1.357   tNET   FF   1        R7C14[2][A]   n1293_s11/I0                           
  10.303   1.099   tINS   FF   1        R7C14[2][A]   n1293_s11/F                            
  10.308   0.005   tNET   FF   1        R7C14[1][B]   n1293_s8/I2                            
  11.130   0.822   tINS   FF   1        R7C14[1][B]   n1293_s8/F                             
  11.130   0.000   tNET   FF   1        R7C14[1][B]   address_acq_22_s0/D                    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R7C14[1][B]   address_acq_22_s0/CLK                  
  13.305   -0.400   tSu         1        R7C14[1][B]   address_acq_22_s0                      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.369 36.108%, 
                    route: 5.503 58.980%, 
                    tC2Q: 0.458 4.912%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path19						
Path Summary:
Slack             : 2.241
Data Arrival Time : 11.063
Data Required Time: 13.305
From              : process_1_s0
To                : address_acq_21_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R9C14[2][A]   process_1_s0/CLK                       
  2.258    0.458   tC2Q   RF   80       R9C14[2][A]   process_1_s0/Q                         
  5.232    2.974   tNET   FF   1        R4C11[3][B]   n1027_s4/I1                            
  5.858    0.626   tINS   FF   16       R4C11[3][B]   n1027_s4/F                             
  7.025    1.167   tNET   FF   1        R8C13[3][A]   read_15_s8/I0                          
  7.847    0.822   tINS   FF   30       R8C13[3][A]   read_15_s8/F                           
  9.204    1.357   tNET   FF   1        R7C14[3][A]   n1295_s9/I0                            
  10.236   1.032   tINS   FF   1        R7C14[3][A]   n1295_s9/F                             
  10.241   0.005   tNET   FF   1        R7C14[1][A]   n1295_s8/I0                            
  11.063   0.822   tINS   FF   1        R7C14[1][A]   n1295_s8/F                             
  11.063   0.000   tNET   FF   1        R7C14[1][A]   address_acq_21_s0/D                    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R7C14[1][A]   address_acq_21_s0/CLK                  
  13.305   -0.400   tSu         1        R7C14[1][A]   address_acq_21_s0                      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.302 35.646%, 
                    route: 5.503 59.406%, 
                    tC2Q: 0.458 4.948%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path20						
Path Summary:
Slack             : 2.251
Data Arrival Time : 11.053
Data Required Time: 13.305
From              : process_1_s0
To                : address_acq_11_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R9C14[2][A]   process_1_s0/CLK                       
  2.258    0.458   tC2Q   RF   80       R9C14[2][A]   process_1_s0/Q                         
  5.232    2.974   tNET   FF   1        R4C11[3][B]   n1027_s4/I1                            
  5.858    0.626   tINS   FF   16       R4C11[3][B]   n1027_s4/F                             
  7.025    1.167   tNET   FF   1        R8C13[3][A]   read_15_s8/I0                          
  7.847    0.822   tINS   FF   30       R8C13[3][A]   read_15_s8/F                           
  9.194    1.347   tNET   FF   1        R3C12[3][A]   n1315_s10/I0                           
  10.226   1.032   tINS   FF   1        R3C12[3][A]   n1315_s10/F                            
  10.231   0.005   tNET   FF   1        R3C12[2][A]   n1315_s11/I3                           
  11.053   0.822   tINS   FF   1        R3C12[2][A]   n1315_s11/F                            
  11.053   0.000   tNET   FF   1        R3C12[2][A]   address_acq_11_s0/D                    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R3C12[2][A]   address_acq_11_s0/CLK                  
  13.305   -0.400   tSu         1        R3C12[2][A]   address_acq_11_s0                      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.302 35.684%, 
                    route: 5.493 59.363%, 
                    tC2Q: 0.458 4.953%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path21						
Path Summary:
Slack             : 2.463
Data Arrival Time : 10.842
Data Required Time: 13.305
From              : txCounter_8_s2
To                : txState_1_s4
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R9C2[2][A]    UART1/txCounter_8_s2/CLK               
  2.258    0.458   tC2Q   RR   3        R9C2[2][A]    UART1/txCounter_8_s2/Q                 
  2.680    0.422   tNET   RR   1        R10C2[2][B]   UART1/txByteCounter_1_s6/I0            
  3.779    1.099   tINS   RF   3        R10C2[2][B]   UART1/txByteCounter_1_s6/F             
  5.578    1.799   tNET   FF   1        R5C5[3][B]    UART1/n1817_s2/I2                      
  6.610    1.032   tINS   FF   5        R5C5[3][B]    UART1/n1817_s2/F                       
  7.765    1.155   tNET   FF   1        R10C3[0][B]   UART1/n1817_s1/I2                      
  8.587    0.822   tINS   FF   10       R10C3[0][B]   UART1/n1817_s1/F                       
  9.743    1.156   tNET   FF   1        R5C2[0][A]    UART1/n1106_s19/I0                     
  10.842   1.099   tINS   FF   1        R5C2[0][A]    UART1/n1106_s19/F                      
  10.842   0.000   tNET   FF   1        R5C2[0][A]    UART1/txState_1_s4/D                   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R5C2[0][A]   UART1/txState_1_s4/CLK                 
  13.305   -0.400   tSu         1        R5C2[0][A]   UART1/txState_1_s4                     

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.052 44.813%, 
                    route: 4.532 50.119%, 
                    tC2Q: 0.458 5.069%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path22						
Path Summary:
Slack             : 2.467
Data Arrival Time : 11.195
Data Required Time: 13.661
From              : process_1_s0
To                : i_pivot_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R9C14[2][A]   process_1_s0/CLK                       
  2.258    0.458   tC2Q   RF   80       R9C14[2][A]   process_1_s0/Q                         
  5.232    2.974   tNET   FF   1        R4C11[3][B]   n1027_s4/I1                            
  5.858    0.626   tINS   FF   16       R4C11[3][B]   n1027_s4/F                             
  7.365    1.506   tNET   FF   1        R9C10[3][A]   n1215_s8/I3                            
  8.187    0.822   tINS   FF   24       R9C10[3][A]   n1215_s8/F                             
  9.024    0.837   tNET   FF   1        R8C11[3][A]   i_pivot_21_s4/I0                       
  9.649    0.625   tINS   FR   23       R8C11[3][A]   i_pivot_21_s4/F                        
  11.195   1.546   tNET   RR   1        R5C7[0][B]    i_pivot_1_s0/CE                        

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R5C7[0][B]   i_pivot_1_s0/CLK                       
  13.661   -0.043   tSu         1        R5C7[0][B]   i_pivot_1_s0                           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.073 22.065%, 
                    route: 6.863 73.056%, 
                    tC2Q: 0.458 4.879%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path23						
Path Summary:
Slack             : 2.467
Data Arrival Time : 11.195
Data Required Time: 13.661
From              : process_1_s0
To                : i_pivot_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R9C14[2][A]   process_1_s0/CLK                       
  2.258    0.458   tC2Q   RF   80       R9C14[2][A]   process_1_s0/Q                         
  5.232    2.974   tNET   FF   1        R4C11[3][B]   n1027_s4/I1                            
  5.858    0.626   tINS   FF   16       R4C11[3][B]   n1027_s4/F                             
  7.365    1.506   tNET   FF   1        R9C10[3][A]   n1215_s8/I3                            
  8.187    0.822   tINS   FF   24       R9C10[3][A]   n1215_s8/F                             
  9.024    0.837   tNET   FF   1        R8C11[3][A]   i_pivot_21_s4/I0                       
  9.649    0.625   tINS   FR   23       R8C11[3][A]   i_pivot_21_s4/F                        
  11.195   1.546   tNET   RR   1        R5C7[0][A]    i_pivot_2_s0/CE                        

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R5C7[0][A]   i_pivot_2_s0/CLK                       
  13.661   -0.043   tSu         1        R5C7[0][A]   i_pivot_2_s0                           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.073 22.065%, 
                    route: 6.863 73.056%, 
                    tC2Q: 0.458 4.879%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path24						
Path Summary:
Slack             : 2.514
Data Arrival Time : 11.147
Data Required Time: 13.661
From              : process_1_s0
To                : i_pivot_6_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R9C14[2][A]   process_1_s0/CLK                       
  2.258    0.458   tC2Q   RF   80       R9C14[2][A]   process_1_s0/Q                         
  5.232    2.974   tNET   FF   1        R4C11[3][B]   n1027_s4/I1                            
  5.858    0.626   tINS   FF   16       R4C11[3][B]   n1027_s4/F                             
  7.365    1.506   tNET   FF   1        R9C10[3][A]   n1215_s8/I3                            
  8.187    0.822   tINS   FF   24       R9C10[3][A]   n1215_s8/F                             
  9.024    0.837   tNET   FF   1        R8C11[3][A]   i_pivot_21_s4/I0                       
  9.649    0.625   tINS   FR   23       R8C11[3][A]   i_pivot_21_s4/F                        
  11.147   1.498   tNET   RR   1        R5C9[1][A]    i_pivot_6_s0/CE                        

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R5C9[1][A]   i_pivot_6_s0/CLK                       
  13.661   -0.043   tSu         1        R5C9[1][A]   i_pivot_6_s0                           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.073 22.178%, 
                    route: 6.816 72.918%, 
                    tC2Q: 0.458 4.904%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path25						
Path Summary:
Slack             : 2.514
Data Arrival Time : 11.147
Data Required Time: 13.661
From              : process_1_s0
To                : i_pivot_11_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R9C14[2][A]   process_1_s0/CLK                       
  2.258    0.458   tC2Q   RF   80       R9C14[2][A]   process_1_s0/Q                         
  5.232    2.974   tNET   FF   1        R4C11[3][B]   n1027_s4/I1                            
  5.858    0.626   tINS   FF   16       R4C11[3][B]   n1027_s4/F                             
  7.365    1.506   tNET   FF   1        R9C10[3][A]   n1215_s8/I3                            
  8.187    0.822   tINS   FF   24       R9C10[3][A]   n1215_s8/F                             
  9.024    0.837   tNET   FF   1        R8C11[3][A]   i_pivot_21_s4/I0                       
  9.649    0.625   tINS   FR   23       R8C11[3][A]   i_pivot_21_s4/F                        
  11.147   1.498   tNET   RR   1        R5C9[1][B]    i_pivot_11_s0/CE                       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R5C9[1][B]   i_pivot_11_s0/CLK                      
  13.661   -0.043   tSu         1        R5C9[1][B]   i_pivot_11_s0                          

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.073 22.178%, 
                    route: 6.816 72.918%, 
                    tC2Q: 0.458 4.904%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

3.3.2 Hold Analysis Report
Report Command:report_timing -hold -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.561
Data Arrival Time : 2.317
Data Required Time: 1.756
From              : resync_2_s0
To                : button_once_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                               NODE                          
 ======= ======= ====== ==== ======== ============ ====================================================== 
  0.000   0.000                                     active clock edge time                                
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk                 
  1.556   1.556   tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                                 
  1.741   0.185   tNET   RR   1        R4C5[1][B]   debuttonA/sync_button_debounced/resync_2_s0/CLK       
  2.074   0.333   tC2Q   RR   2        R4C5[1][B]   debuttonA/sync_button_debounced/resync_2_s0/Q         
  2.317   0.243   tNET   RR   1        R4C5[2][A]   debuttonA/sync_button_debounced/button_once_s0/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                              NODE                         
 ======= ======= ====== ==== ======== ============ ==================================================== 
  0.000   0.000                                     active clock edge time                              
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk               
  1.556   1.556   tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                               
  1.741   0.185   tNET   RR   1        R4C5[2][A]   debuttonA/sync_button_debounced/button_once_s0/CLK  
  1.756   0.015   tHld        1        R4C5[2][A]   debuttonA/sync_button_debounced/button_once_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.243 42.123%, 
                    tC2Q: 0.333 57.877%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path2						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : txCounter_4_s2
To                : txCounter_4_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C3[1][A]   UART1/txCounter_4_s2/CLK               
  2.074   0.333   tC2Q   RR   4        R10C3[1][A]   UART1/txCounter_4_s2/Q                 
  2.076   0.002   tNET   RR   1        R10C3[1][A]   UART1/n1114_s18/I2                     
  2.448   0.372   tINS   RF   1        R10C3[1][A]   UART1/n1114_s18/F                      
  2.448   0.000   tNET   FF   1        R10C3[1][A]   UART1/txCounter_4_s2/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C3[1][A]   UART1/txCounter_4_s2/CLK               
  1.741   0.000   tHld        1        R10C3[1][A]   UART1/txCounter_4_s2                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path3						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : rxBitNumber_1_s1
To                : rxBitNumber_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R3C5[1][A]   UART1/rxBitNumber_1_s1/CLK             
  2.074   0.333   tC2Q   RR   3        R3C5[1][A]   UART1/rxBitNumber_1_s1/Q               
  2.076   0.002   tNET   RR   1        R3C5[1][A]   UART1/n202_s12/I1                      
  2.448   0.372   tINS   RF   1        R3C5[1][A]   UART1/n202_s12/F                       
  2.448   0.000   tNET   FF   1        R3C5[1][A]   UART1/rxBitNumber_1_s1/D               

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R3C5[1][A]   UART1/rxBitNumber_1_s1/CLK             
  1.741   0.000   tHld        1        R3C5[1][A]   UART1/rxBitNumber_1_s1                 

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path4						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : command_5_s2
To                : command_5_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R3C16[0][A]   initialize/command_5_s2/CLK            
  2.074   0.333   tC2Q   RR   2        R3C16[0][A]   initialize/command_5_s2/Q              
  2.076   0.002   tNET   RR   1        R3C16[0][A]   initialize/n132_s4/I2                  
  2.448   0.372   tINS   RF   1        R3C16[0][A]   initialize/n132_s4/F                   
  2.448   0.000   tNET   FF   1        R3C16[0][A]   initialize/command_5_s2/D              

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R3C16[0][A]   initialize/command_5_s2/CLK            
  1.741   0.000   tHld        1        R3C16[0][A]   initialize/command_5_s2                

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path5						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : address_0_s2
To                : address_0_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R4C16[0][A]   address_0_s2/CLK                       
  2.074   0.333   tC2Q   RR   2        R4C16[0][A]   address_0_s2/Q                         
  2.076   0.002   tNET   RR   1        R4C16[0][A]   n191_s2/I2                             
  2.448   0.372   tINS   RF   1        R4C16[0][A]   n191_s2/F                              
  2.448   0.000   tNET   FF   1        R4C16[0][A]   address_0_s2/D                         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R4C16[0][A]   address_0_s2/CLK                       
  1.741   0.000   tHld        1        R4C16[0][A]   address_0_s2                           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path6						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : address_1_s2
To                : address_1_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C15[1][A]   address_1_s2/CLK                       
  2.074   0.333   tC2Q   RR   2        R9C15[1][A]   address_1_s2/Q                         
  2.076   0.002   tNET   RR   1        R9C15[1][A]   n255_s8/I2                             
  2.448   0.372   tINS   RF   1        R9C15[1][A]   n255_s8/F                              
  2.448   0.000   tNET   FF   1        R9C15[1][A]   address_1_s2/D                         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C15[1][A]   address_1_s2/CLK                       
  1.741   0.000   tHld        1        R9C15[1][A]   address_1_s2                           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path7						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : address_3_s2
To                : address_3_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C14[0][A]   address_3_s2/CLK                       
  2.074   0.333   tC2Q   RR   2        R9C14[0][A]   address_3_s2/Q                         
  2.076   0.002   tNET   RR   1        R9C14[0][A]   n249_s8/I2                             
  2.448   0.372   tINS   RF   1        R9C14[0][A]   n249_s8/F                              
  2.448   0.000   tNET   FF   1        R9C14[0][A]   address_3_s2/D                         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C14[0][A]   address_3_s2/CLK                       
  1.741   0.000   tHld        1        R9C14[0][A]   address_3_s2                           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path8						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : address_4_s2
To                : address_4_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R4C15[1][A]   address_4_s2/CLK                       
  2.074   0.333   tC2Q   RR   2        R4C15[1][A]   address_4_s2/Q                         
  2.076   0.002   tNET   RR   1        R4C15[1][A]   n246_s8/I2                             
  2.448   0.372   tINS   RF   1        R4C15[1][A]   n246_s8/F                              
  2.448   0.000   tNET   FF   1        R4C15[1][A]   address_4_s2/D                         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R4C15[1][A]   address_4_s2/CLK                       
  1.741   0.000   tHld        1        R4C15[1][A]   address_4_s2                           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path9						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : address_5_s2
To                : address_5_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R5C15[0][A]   address_5_s2/CLK                       
  2.074   0.333   tC2Q   RR   2        R5C15[0][A]   address_5_s2/Q                         
  2.076   0.002   tNET   RR   1        R5C15[0][A]   n243_s8/I2                             
  2.448   0.372   tINS   RF   1        R5C15[0][A]   n243_s8/F                              
  2.448   0.000   tNET   FF   1        R5C15[0][A]   address_5_s2/D                         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R5C15[0][A]   address_5_s2/CLK                       
  1.741   0.000   tHld        1        R5C15[0][A]   address_5_s2                           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path10						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : address_7_s2
To                : address_7_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R4C14[0][A]   address_7_s2/CLK                       
  2.074   0.333   tC2Q   RR   2        R4C14[0][A]   address_7_s2/Q                         
  2.076   0.002   tNET   RR   1        R4C14[0][A]   n237_s8/I2                             
  2.448   0.372   tINS   RF   1        R4C14[0][A]   n237_s8/F                              
  2.448   0.000   tNET   FF   1        R4C14[0][A]   address_7_s2/D                         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R4C14[0][A]   address_7_s2/CLK                       
  1.741   0.000   tHld        1        R4C14[0][A]   address_7_s2                           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path11						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : address_9_s2
To                : address_9_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C14[1][A]   address_9_s2/CLK                       
  2.074   0.333   tC2Q   RR   2        R9C14[1][A]   address_9_s2/Q                         
  2.076   0.002   tNET   RR   1        R9C14[1][A]   n231_s8/I2                             
  2.448   0.372   tINS   RF   1        R9C14[1][A]   n231_s8/F                              
  2.448   0.000   tNET   FF   1        R9C14[1][A]   address_9_s2/D                         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C14[1][A]   address_9_s2/CLK                       
  1.741   0.000   tHld        1        R9C14[1][A]   address_9_s2                           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path12						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : address_11_s2
To                : address_11_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C13[1][A]   address_11_s2/CLK                      
  2.074   0.333   tC2Q   RR   2        R9C13[1][A]   address_11_s2/Q                        
  2.076   0.002   tNET   RR   1        R9C13[1][A]   n225_s8/I2                             
  2.448   0.372   tINS   RF   1        R9C13[1][A]   n225_s8/F                              
  2.448   0.000   tNET   FF   1        R9C13[1][A]   address_11_s2/D                        

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C13[1][A]   address_11_s2/CLK                      
  1.741   0.000   tHld        1        R9C13[1][A]   address_11_s2                          

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path13						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : address_17_s2
To                : address_17_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R5C15[1][A]   address_17_s2/CLK                      
  2.074   0.333   tC2Q   RR   2        R5C15[1][A]   address_17_s2/Q                        
  2.076   0.002   tNET   RR   1        R5C15[1][A]   n207_s8/I2                             
  2.448   0.372   tINS   RF   1        R5C15[1][A]   n207_s8/F                              
  2.448   0.000   tNET   FF   1        R5C15[1][A]   address_17_s2/D                        

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R5C15[1][A]   address_17_s2/CLK                      
  1.741   0.000   tHld        1        R5C15[1][A]   address_17_s2                          

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path14						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : address_18_s2
To                : address_18_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R3C15[0][A]   address_18_s2/CLK                      
  2.074   0.333   tC2Q   RR   2        R3C15[0][A]   address_18_s2/Q                        
  2.076   0.002   tNET   RR   1        R3C15[0][A]   n204_s8/I2                             
  2.448   0.372   tINS   RF   1        R3C15[0][A]   n204_s8/F                              
  2.448   0.000   tNET   FF   1        R3C15[0][A]   address_18_s2/D                        

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R3C15[0][A]   address_18_s2/CLK                      
  1.741   0.000   tHld        1        R3C15[0][A]   address_18_s2                          

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path15						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : n1553_s1
To                : n1553_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C17[1][A]   n1553_s1/CLK                           
  2.074   0.333   tC2Q   RR   2        R9C17[1][A]   n1553_s1/Q                             
  2.076   0.002   tNET   RR   1        R9C17[1][A]   n1027_s3/I0                            
  2.448   0.372   tINS   RF   1        R9C17[1][A]   n1027_s3/F                             
  2.448   0.000   tNET   FF   1        R9C17[1][A]   n1553_s1/D                             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C17[1][A]   n1553_s1/CLK                           
  1.741   0.000   tHld        1        R9C17[1][A]   n1553_s1                               

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path16						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : buttons_pressed_1_s0
To                : buttons_pressed_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C10[1][A]   buttons_pressed_1_s0/CLK               
  2.074   0.333   tC2Q   RR   2        R9C10[1][A]   buttons_pressed_1_s0/Q                 
  2.076   0.002   tNET   RR   1        R9C10[1][A]   n1143_s8/I1                            
  2.448   0.372   tINS   RF   1        R9C10[1][A]   n1143_s8/F                             
  2.448   0.000   tNET   FF   1        R9C10[1][A]   buttons_pressed_1_s0/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C10[1][A]   buttons_pressed_1_s0/CLK               
  1.741   0.000   tHld        1        R9C10[1][A]   buttons_pressed_1_s0                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path17						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.449
Data Required Time: 1.741
From              : txCounter_2_s2
To                : txCounter_2_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C2[0][A]   UART1/txCounter_2_s2/CLK               
  2.074   0.333   tC2Q   RR   3        R9C2[0][A]   UART1/txCounter_2_s2/Q                 
  2.077   0.004   tNET   RR   1        R9C2[0][A]   UART1/n1116_s18/I3                     
  2.449   0.372   tINS   RF   1        R9C2[0][A]   UART1/n1116_s18/F                      
  2.449   0.000   tNET   FF   1        R9C2[0][A]   UART1/txCounter_2_s2/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C2[0][A]   UART1/txCounter_2_s2/CLK               
  1.741   0.000   tHld        1        R9C2[0][A]   UART1/txCounter_2_s2                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path18						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.449
Data Required Time: 1.741
From              : txCounter_7_s2
To                : txCounter_7_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C2[1][A]   UART1/txCounter_7_s2/CLK               
  2.074   0.333   tC2Q   RR   4        R9C2[1][A]   UART1/txCounter_7_s2/Q                 
  2.077   0.004   tNET   RR   1        R9C2[1][A]   UART1/n1111_s18/I2                     
  2.449   0.372   tINS   RF   1        R9C2[1][A]   UART1/n1111_s18/F                      
  2.449   0.000   tNET   FF   1        R9C2[1][A]   UART1/txCounter_7_s2/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C2[1][A]   UART1/txCounter_7_s2/CLK               
  1.741   0.000   tHld        1        R9C2[1][A]   UART1/txCounter_7_s2                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path19						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.449
Data Required Time: 1.741
From              : txCounter_9_s2
To                : txCounter_9_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C2[0][A]   UART1/txCounter_9_s2/CLK               
  2.074   0.333   tC2Q   RR   3        R10C2[0][A]   UART1/txCounter_9_s2/Q                 
  2.077   0.004   tNET   RR   1        R10C2[0][A]   UART1/n1109_s18/I0                     
  2.449   0.372   tINS   RF   1        R10C2[0][A]   UART1/n1109_s18/F                      
  2.449   0.000   tNET   FF   1        R10C2[0][A]   UART1/txCounter_9_s2/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C2[0][A]   UART1/txCounter_9_s2/CLK               
  1.741   0.000   tHld        1        R10C2[0][A]   UART1/txCounter_9_s2                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path20						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.449
Data Required Time: 1.741
From              : rxBitNumber_0_s1
To                : rxBitNumber_0_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R3C3[0][A]   UART1/rxBitNumber_0_s1/CLK             
  2.074   0.333   tC2Q   RR   4        R3C3[0][A]   UART1/rxBitNumber_0_s1/Q               
  2.077   0.004   tNET   RR   1        R3C3[0][A]   UART1/n204_s8/I2                       
  2.449   0.372   tINS   RF   1        R3C3[0][A]   UART1/n204_s8/F                        
  2.449   0.000   tNET   FF   1        R3C3[0][A]   UART1/rxBitNumber_0_s1/D               

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R3C3[0][A]   UART1/rxBitNumber_0_s1/CLK             
  1.741   0.000   tHld        1        R3C3[0][A]   UART1/rxBitNumber_0_s1                 

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path21						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.449
Data Required Time: 1.741
From              : rxCounter_5_s1
To                : rxCounter_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C3[0][A]   UART1/rxCounter_5_s1/CLK               
  2.074   0.333   tC2Q   RR   5        R2C3[0][A]   UART1/rxCounter_5_s1/Q                 
  2.077   0.004   tNET   RR   1        R2C3[0][A]   UART1/n193_s12/I3                      
  2.449   0.372   tINS   RF   1        R2C3[0][A]   UART1/n193_s12/F                       
  2.449   0.000   tNET   FF   1        R2C3[0][A]   UART1/rxCounter_5_s1/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C3[0][A]   UART1/rxCounter_5_s1/CLK               
  1.741   0.000   tHld        1        R2C3[0][A]   UART1/rxCounter_5_s1                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path22						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.449
Data Required Time: 1.741
From              : rxCounter_12_s1
To                : rxCounter_12_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C4[0][A]   UART1/rxCounter_12_s1/CLK              
  2.074   0.333   tC2Q   RR   4        R2C4[0][A]   UART1/rxCounter_12_s1/Q                
  2.077   0.004   tNET   RR   1        R2C4[0][A]   UART1/n186_s12/I3                      
  2.449   0.372   tINS   RF   1        R2C4[0][A]   UART1/n186_s12/F                       
  2.449   0.000   tNET   FF   1        R2C4[0][A]   UART1/rxCounter_12_s1/D                

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C4[0][A]   UART1/rxCounter_12_s1/CLK              
  1.741   0.000   tHld        1        R2C4[0][A]   UART1/rxCounter_12_s1                  

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path23						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.449
Data Required Time: 1.741
From              : address_acq_18_s0
To                : address_acq_18_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C13[0][A]   address_acq_18_s0/CLK                  
  2.074   0.333   tC2Q   RR   5        R2C13[0][A]   address_acq_18_s0/Q                    
  2.077   0.004   tNET   RR   1        R2C13[0][A]   n1301_s8/I2                            
  2.449   0.372   tINS   RF   1        R2C13[0][A]   n1301_s8/F                             
  2.449   0.000   tNET   FF   1        R2C13[0][A]   address_acq_18_s0/D                    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C13[0][A]   address_acq_18_s0/CLK                  
  1.741   0.000   tHld        1        R2C13[0][A]   address_acq_18_s0                      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path24						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.449
Data Required Time: 1.741
From              : adc_data_in_7_s0
To                : adc_data_in_7_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C12[0][A]   adc_data_in_7_s0/CLK                   
  2.074   0.333   tC2Q   RR   3        R10C12[0][A]   adc_data_in_7_s0/Q                     
  2.077   0.004   tNET   RR   1        R10C12[0][A]   n1199_s8/I0                            
  2.449   0.372   tINS   RF   1        R10C12[0][A]   n1199_s8/F                             
  2.449   0.000   tNET   FF   1        R10C12[0][A]   adc_data_in_7_s0/D                     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C12[0][A]   adc_data_in_7_s0/CLK                   
  1.741   0.000   tHld        1        R10C12[0][A]   adc_data_in_7_s0                       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path25						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.449
Data Required Time: 1.741
From              : i_8_s0
To                : i_8_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R5C10[0][A]   i_8_s0/CLK                             
  2.074   0.333   tC2Q   RR   7        R5C10[0][A]   i_8_s0/Q                               
  2.077   0.004   tNET   RR   1        R5C10[0][A]   n1125_s8/I2                            
  2.449   0.372   tINS   RF   1        R5C10[0][A]   n1125_s8/F                             
  2.449   0.000   tNET   FF   1        R5C10[0][A]   i_8_s0/D                               

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   454      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R5C10[0][A]   i_8_s0/CLK                             
  1.741   0.000   tHld        1        R5C10[0][A]   i_8_s0                                 

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

3.3.3 Recovery Analysis Report
Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1
No recovery paths to report!
3.3.4 Removal Analysis Report
Report Command:report_timing -removal -max_paths 25 -max_common_paths 1
No removal paths to report!
3.4 Minimum Pulse Width Report
Report Command:report_min_pulse_width -nworst 10 -detail

								MPW1
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        d_com_start_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.508   1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  7.771   0.262   tNET   FF   d_com_start_s0/CLK                     

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  13.645   0.185   tNET   RR   d_com_start_s0/CLK                     

								MPW2
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        start_acquisition_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.508   1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  7.771   0.262   tNET   FF   start_acquisition_s0/CLK               

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  13.645   0.185   tNET   RR   start_acquisition_s0/CLK               

								MPW3
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        n1558_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.508   1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  7.771   0.262   tNET   FF   n1558_s0/CLK                           

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  13.645   0.185   tNET   RR   n1558_s0/CLK                           

								MPW4
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        n1566_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.508   1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  7.771   0.262   tNET   FF   n1566_s0/CLK                           

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  13.645   0.185   tNET   RR   n1566_s0/CLK                           

								MPW5
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        read_5_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.508   1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  7.771   0.262   tNET   FF   read_5_s0/CLK                          

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  13.645   0.185   tNET   RR   read_5_s0/CLK                          

								MPW6
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        i_pivot_18_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.508   1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  7.771   0.262   tNET   FF   i_pivot_18_s0/CLK                      

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  13.645   0.185   tNET   RR   i_pivot_18_s0/CLK                      

								MPW7
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        samples_after_adjusted_12_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.508   1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  7.771   0.262   tNET   FF   samples_after_adjusted_12_s0/CLK       

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  13.645   0.185   tNET   RR   samples_after_adjusted_12_s0/CLK       

								MPW8
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        UART1/dataIn_5_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.508   1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  7.771   0.262   tNET   FF   UART1/dataIn_5_s0/CLK                  

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  13.645   0.185   tNET   RR   UART1/dataIn_5_s0/CLK                  

								MPW9
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        UART1/dataIn_6_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.508   1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  7.771   0.262   tNET   FF   UART1/dataIn_6_s0/CLK                  

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  13.645   0.185   tNET   RR   UART1/dataIn_6_s0/CLK                  

								MPW10
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        samples_after_adjusted_13_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.508   1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  7.771   0.262   tNET   FF   samples_after_adjusted_13_s0/CLK       

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  13.645   0.185   tNET   RR   samples_after_adjusted_13_s0/CLK       

3.5 High Fanout Nets Report
Report Command:report_high_fanout_nets -max_nets 10
  FANOUT    NET NAME    WORST SLACK   MAX DELAY  
 ======== ============ ============= =========== 
  454      clk_PSRAM    1.068         0.661      
  80       process[1]   1.068         3.467      
  78       n1738_3      1.811         2.832      
  60       process[2]   1.294         2.817      
  47       n2298_3      7.224         1.825      
  40       next_step    4.366         2.003      
  38       process[0]   2.015         2.338      
  34       i_21_8       3.645         1.829      
  32       counter[0]   4.495         1.821      
  30       read_15_14   1.068         1.357      

3.6 Route Congestions Report
Report Command:report_route_congestion -max_grids 10
  GRID LOC   ROUTE CONGESTIONS  
 ========== =================== 
  R2C6       1.000              
  R2C7       1.000              
  R2C11      1.000              
  R7C15      1.000              
  R2C8       1.000              
  R2C9       1.000              
  R2C10      1.000              
  R3C19      1.000              
  R3C18      1.000              
  R2C17      1.000              

3.7 Timing Exceptions Report
3.7.1 Setup Analysis Report
Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.2 Hold Analysis Report
Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.3 Recovery Analysis Report
Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.4 Removal Analysis Report
Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.8 Timing Constraints Report
  SDC Command Type   State   Detail Command  
 ================== ======= ================ 

