
*** Running vivado
    with args -log DMA_FIFO_auto_ss_slid_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DMA_FIFO_auto_ss_slid_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source DMA_FIFO_auto_ss_slid_0.tcl -notrace
Command: synth_design -top DMA_FIFO_auto_ss_slid_0 -part xc7k325tffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9365 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1872.094 ; gain = 202.719 ; free physical = 8555 ; free virtual = 25961
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DMA_FIFO_auto_ss_slid_0' [/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.srcs/sources_1/bd/DMA_FIFO/ip/DMA_FIFO_auto_ss_slid_0/synth/DMA_FIFO_auto_ss_slid_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'top_DMA_FIFO_auto_ss_slid_0' [/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.srcs/sources_1/bd/DMA_FIFO/ip/DMA_FIFO_auto_ss_slid_0/hdl/top_DMA_FIFO_auto_ss_slid_0.v:60]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 2 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000001011011 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_subset_converter_v1_1_20_core' [/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.srcs/sources_1/bd/DMA_FIFO/ipshared/949e/hdl/axis_subset_converter_v1_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000001011011 
	Parameter C_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_SIGNAL_SET_XOR bound to: 32'b00000000000000000000000001000000 
	Parameter P_SIGNAL_SET_ADD bound to: 32'b00000000000000000000000001000000 
	Parameter P_SIGNAL_SET_REM bound to: 32'b00000000000000000000000000000000 
	Parameter P_TLAST_CNTR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_subset_converter_v1_1_20_core' (1#1) [/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.srcs/sources_1/bd/DMA_FIFO/ipshared/949e/hdl/axis_subset_converter_v1_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'tdata_DMA_FIFO_auto_ss_slid_0' [/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.srcs/sources_1/bd/DMA_FIFO/ip/DMA_FIFO_auto_ss_slid_0/hdl/tdata_DMA_FIFO_auto_ss_slid_0.v:48]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tdata_DMA_FIFO_auto_ss_slid_0' (2#1) [/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.srcs/sources_1/bd/DMA_FIFO/ip/DMA_FIFO_auto_ss_slid_0/hdl/tdata_DMA_FIFO_auto_ss_slid_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tuser_DMA_FIFO_auto_ss_slid_0' [/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.srcs/sources_1/bd/DMA_FIFO/ip/DMA_FIFO_auto_ss_slid_0/hdl/tuser_DMA_FIFO_auto_ss_slid_0.v:48]
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tuser_DMA_FIFO_auto_ss_slid_0' (3#1) [/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.srcs/sources_1/bd/DMA_FIFO/ip/DMA_FIFO_auto_ss_slid_0/hdl/tuser_DMA_FIFO_auto_ss_slid_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tid_DMA_FIFO_auto_ss_slid_0' [/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.srcs/sources_1/bd/DMA_FIFO/ip/DMA_FIFO_auto_ss_slid_0/hdl/tid_DMA_FIFO_auto_ss_slid_0.v:48]
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tid_DMA_FIFO_auto_ss_slid_0' (4#1) [/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.srcs/sources_1/bd/DMA_FIFO/ip/DMA_FIFO_auto_ss_slid_0/hdl/tid_DMA_FIFO_auto_ss_slid_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tdest_DMA_FIFO_auto_ss_slid_0' [/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.srcs/sources_1/bd/DMA_FIFO/ip/DMA_FIFO_auto_ss_slid_0/hdl/tdest_DMA_FIFO_auto_ss_slid_0.v:48]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tdest_DMA_FIFO_auto_ss_slid_0' (5#1) [/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.srcs/sources_1/bd/DMA_FIFO/ip/DMA_FIFO_auto_ss_slid_0/hdl/tdest_DMA_FIFO_auto_ss_slid_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tstrb_DMA_FIFO_auto_ss_slid_0' [/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.srcs/sources_1/bd/DMA_FIFO/ip/DMA_FIFO_auto_ss_slid_0/hdl/tstrb_DMA_FIFO_auto_ss_slid_0.v:48]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tstrb_DMA_FIFO_auto_ss_slid_0' (6#1) [/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.srcs/sources_1/bd/DMA_FIFO/ip/DMA_FIFO_auto_ss_slid_0/hdl/tstrb_DMA_FIFO_auto_ss_slid_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tkeep_DMA_FIFO_auto_ss_slid_0' [/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.srcs/sources_1/bd/DMA_FIFO/ip/DMA_FIFO_auto_ss_slid_0/hdl/tkeep_DMA_FIFO_auto_ss_slid_0.v:48]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tkeep_DMA_FIFO_auto_ss_slid_0' (7#1) [/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.srcs/sources_1/bd/DMA_FIFO/ip/DMA_FIFO_auto_ss_slid_0/hdl/tkeep_DMA_FIFO_auto_ss_slid_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tlast_DMA_FIFO_auto_ss_slid_0' [/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.srcs/sources_1/bd/DMA_FIFO/ip/DMA_FIFO_auto_ss_slid_0/hdl/tlast_DMA_FIFO_auto_ss_slid_0.v:48]
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tlast_DMA_FIFO_auto_ss_slid_0' (8#1) [/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.srcs/sources_1/bd/DMA_FIFO/ip/DMA_FIFO_auto_ss_slid_0/hdl/tlast_DMA_FIFO_auto_ss_slid_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'top_DMA_FIFO_auto_ss_slid_0' (9#1) [/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.srcs/sources_1/bd/DMA_FIFO/ip/DMA_FIFO_auto_ss_slid_0/hdl/top_DMA_FIFO_auto_ss_slid_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'DMA_FIFO_auto_ss_slid_0' (10#1) [/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.srcs/sources_1/bd/DMA_FIFO/ip/DMA_FIFO_auto_ss_slid_0/synth/DMA_FIFO_auto_ss_slid_0.v:58]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tid[0]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[31]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[30]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[29]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[28]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[27]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[26]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[25]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[24]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[23]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[22]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[21]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[20]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[19]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[18]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[17]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[16]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[15]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[14]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[13]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[12]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[11]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[10]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[9]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[8]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[7]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[6]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[5]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[4]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[3]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[2]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[1]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[0]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tuser[0]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tdest[0]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tkeep[3]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tkeep[2]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tkeep[1]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tkeep[0]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tstrb[3]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tstrb[2]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tstrb[1]
WARNING: [Synth 8-3331] design tlast_DMA_FIFO_auto_ss_slid_0 has unconnected port tstrb[0]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[31]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[30]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[29]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[28]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[27]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[26]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[25]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[24]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[23]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[22]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[21]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[20]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[19]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[18]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[17]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[16]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[15]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[14]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[13]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[12]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[11]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[10]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[9]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[8]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[7]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[6]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[5]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[4]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[3]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[2]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[1]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[0]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tuser[0]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tid[0]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tdest[0]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tstrb[3]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tstrb[2]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tstrb[1]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tstrb[0]
WARNING: [Synth 8-3331] design tkeep_DMA_FIFO_auto_ss_slid_0 has unconnected port tlast
WARNING: [Synth 8-3331] design tstrb_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[31]
WARNING: [Synth 8-3331] design tstrb_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[30]
WARNING: [Synth 8-3331] design tstrb_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[29]
WARNING: [Synth 8-3331] design tstrb_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[28]
WARNING: [Synth 8-3331] design tstrb_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[27]
WARNING: [Synth 8-3331] design tstrb_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[26]
WARNING: [Synth 8-3331] design tstrb_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[25]
WARNING: [Synth 8-3331] design tstrb_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[24]
WARNING: [Synth 8-3331] design tstrb_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[23]
WARNING: [Synth 8-3331] design tstrb_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[22]
WARNING: [Synth 8-3331] design tstrb_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[21]
WARNING: [Synth 8-3331] design tstrb_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[20]
WARNING: [Synth 8-3331] design tstrb_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[19]
WARNING: [Synth 8-3331] design tstrb_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[18]
WARNING: [Synth 8-3331] design tstrb_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[17]
WARNING: [Synth 8-3331] design tstrb_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[16]
WARNING: [Synth 8-3331] design tstrb_DMA_FIFO_auto_ss_slid_0 has unconnected port tdata[15]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1938.781 ; gain = 269.406 ; free physical = 8691 ; free virtual = 26103
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1938.781 ; gain = 269.406 ; free physical = 8677 ; free virtual = 26088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1938.781 ; gain = 269.406 ; free physical = 8677 ; free virtual = 26088
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1938.781 ; gain = 0.000 ; free physical = 8665 ; free virtual = 26076
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.srcs/sources_1/bd/DMA_FIFO/ip/DMA_FIFO_auto_ss_slid_0/DMA_FIFO_auto_ss_slid_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.srcs/sources_1/bd/DMA_FIFO/ip/DMA_FIFO_auto_ss_slid_0/DMA_FIFO_auto_ss_slid_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.runs/DMA_FIFO_auto_ss_slid_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.runs/DMA_FIFO_auto_ss_slid_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2022.625 ; gain = 0.000 ; free physical = 8327 ; free virtual = 25753
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2022.625 ; gain = 0.000 ; free physical = 8325 ; free virtual = 25751
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2022.625 ; gain = 353.250 ; free physical = 8474 ; free virtual = 25903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2022.625 ; gain = 353.250 ; free physical = 8482 ; free virtual = 25911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.runs/DMA_FIFO_auto_ss_slid_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2022.625 ; gain = 353.250 ; free physical = 8495 ; free virtual = 25924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2022.625 ; gain = 353.250 ; free physical = 8493 ; free virtual = 25924
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2022.625 ; gain = 353.250 ; free physical = 8526 ; free virtual = 25962
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2022.625 ; gain = 353.250 ; free physical = 8136 ; free virtual = 25588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2022.625 ; gain = 353.250 ; free physical = 8136 ; free virtual = 25588
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2022.625 ; gain = 353.250 ; free physical = 8127 ; free virtual = 25578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2022.625 ; gain = 353.250 ; free physical = 7965 ; free virtual = 25422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2022.625 ; gain = 353.250 ; free physical = 7965 ; free virtual = 25422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2022.625 ; gain = 353.250 ; free physical = 7964 ; free virtual = 25421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2022.625 ; gain = 353.250 ; free physical = 7964 ; free virtual = 25421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2022.625 ; gain = 353.250 ; free physical = 7964 ; free virtual = 25421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2022.625 ; gain = 353.250 ; free physical = 7964 ; free virtual = 25421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+----------------------------+------+
|      |Instance |Module                      |Cells |
+------+---------+----------------------------+------+
|1     |top      |                            |     0|
|2     |  inst   |top_DMA_FIFO_auto_ss_slid_0 |     0|
+------+---------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2022.625 ; gain = 353.250 ; free physical = 7963 ; free virtual = 25420
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2022.625 ; gain = 269.406 ; free physical = 8053 ; free virtual = 25505
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2022.625 ; gain = 353.250 ; free physical = 8052 ; free virtual = 25504
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2022.625 ; gain = 0.000 ; free physical = 8043 ; free virtual = 25494
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2035.375 ; gain = 0.000 ; free physical = 8075 ; free virtual = 25529
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2039.344 ; gain = 601.043 ; free physical = 8318 ; free virtual = 25772
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2039.344 ; gain = 0.000 ; free physical = 8318 ; free virtual = 25772
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.runs/DMA_FIFO_auto_ss_slid_0_synth_1/DMA_FIFO_auto_ss_slid_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP DMA_FIFO_auto_ss_slid_0, cache-ID = e02c00c16afa5902
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2039.344 ; gain = 0.000 ; free physical = 8322 ; free virtual = 25776
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.runs/DMA_FIFO_auto_ss_slid_0_synth_1/DMA_FIFO_auto_ss_slid_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DMA_FIFO_auto_ss_slid_0_utilization_synth.rpt -pb DMA_FIFO_auto_ss_slid_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb  5 00:11:05 2021...
