#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x151e11340 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_0x151e12e10 .scope module, "spa_1_top" "spa_1_top" 3 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "prog_mode";
    .port_info 3 /INPUT 8 "ram_din";
o0x158040b80 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600003ee9c70 .functor NOT 1, o0x158040b80, C4<0>, C4<0>, C4<0>;
v0x6000027ec3f0_0 .net "a_out_wire", 7 0, v0x6000027e9f80_0;  1 drivers
v0x6000027ec480_0 .net "b_out_wire", 7 0, L_0x600003ee9ea0;  1 drivers
o0x1580400a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000027ec510_0 .net "clk", 0 0, o0x1580400a0;  0 drivers
v0x6000027ec5a0_0 .net "clr", 0 0, o0x158040b80;  0 drivers
v0x6000027ec630_0 .net "cp", 0 0, L_0x6000024e8820;  1 drivers
v0x6000027ec6c0_0 .net "ea", 0 0, L_0x6000024e8960;  1 drivers
v0x6000027ec750_0 .net "ep", 0 0, L_0x6000024e88c0;  1 drivers
v0x6000027ec7e0_0 .net "eu", 0 0, L_0x6000024e8aa0;  1 drivers
v0x6000027ec870_0 .net "n_ce", 0 0, L_0x6000024e8be0;  1 drivers
v0x6000027ec900_0 .net "n_clear", 0 0, L_0x600003ee9c70;  1 drivers
o0x158040f40 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000027ec990_0 .net "n_clr", 0 0, o0x158040f40;  0 drivers
v0x6000027eca20_0 .net "n_ei", 0 0, L_0x6000024e8d20;  1 drivers
v0x6000027ecab0_0 .net "n_la", 0 0, L_0x6000024e8dc0;  1 drivers
o0x1580404c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000027ecb40_0 .net "n_lb", 0 0, o0x1580404c0;  0 drivers
v0x6000027ecbd0_0 .net "n_li", 0 0, L_0x6000024e8c80;  1 drivers
v0x6000027ecc60_0 .net "n_lm", 0 0, L_0x6000024e8b40;  1 drivers
v0x6000027eccf0_0 .net "n_lo", 0 0, L_0x6000024e8f00;  1 drivers
o0x158041120 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000027ecd80_0 .net "prog_mode", 0 0, o0x158041120;  0 drivers
o0x1580410f0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x6000027ece10_0 .net "ram_din", 7 0, o0x1580410f0;  0 drivers
v0x6000027ecea0_0 .net "su", 0 0, L_0x6000024e8a00;  1 drivers
RS_0x1580400d0 .resolv tri, L_0x6000024e8140, L_0x6000024e83c0, L_0x6000024e85a0, L_0x6000024e8fa0, L_0x6000024e9040, L_0x600003ee9f10;
v0x6000027ecf30_0 .net8 "wbus", 7 0, RS_0x1580400d0;  6 drivers
v0x6000027ecfc0_0 .net "wire_ins_to_control", 3 0, L_0x6000024e8780;  1 drivers
v0x6000027ed050_0 .net "wire_ram_address", 3 0, L_0x600003ee9d50;  1 drivers
S_0x151e09650 .scope module, "u_alu0" "alu" 3 87, 4 1 0, S_0x151e12e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INOUT 8 "dbus";
    .port_info 2 /INPUT 1 "eu";
    .port_info 3 /INPUT 1 "su";
    .port_info 4 /INPUT 8 "areg";
    .port_info 5 /INPUT 8 "breg";
o0x158040010 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x6000027e95f0_0 name=_ivl_0
v0x6000027e93b0_0 .net/s "areg", 7 0, v0x6000027e9f80_0;  alias, 1 drivers
v0x6000027e8a20_0 .net/s "breg", 7 0, L_0x600003ee9ea0;  alias, 1 drivers
v0x6000027e8630_0 .net "clk", 0 0, o0x1580400a0;  alias, 0 drivers
v0x6000027e8360_0 .net8 "dbus", 7 0, RS_0x1580400d0;  alias, 6 drivers
v0x6000027e98c0_0 .net "eu", 0 0, L_0x6000024e8aa0;  alias, 1 drivers
v0x6000027e9950_0 .net "su", 0 0, L_0x6000024e8a00;  alias, 1 drivers
v0x6000027e9b90_0 .var "t_dbus", 7 0;
E_0x600001be50e0 .event posedge, v0x6000027e8630_0;
L_0x6000024e9040 .functor MUXZ 8, o0x158040010, v0x6000027e9b90_0, L_0x6000024e8a00, C4<>;
S_0x151e097c0 .scope module, "u_areg" "regfile" 3 79, 5 1 0, S_0x151e12e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INOUT 8 "dbus";
    .port_info 2 /INPUT 1 "n_load";
    .port_info 3 /INPUT 1 "n_en";
    .port_info 4 /OUTPUT 8 "regout";
o0x1580402b0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x6000027e9c20_0 name=_ivl_0
v0x6000027e9cb0_0 .net "clk", 0 0, o0x1580400a0;  alias, 0 drivers
v0x6000027e9d40_0 .net8 "dbus", 7 0, RS_0x1580400d0;  alias, 6 drivers
v0x6000027e9dd0_0 .net "n_en", 0 0, L_0x6000024e8960;  alias, 1 drivers
v0x6000027e9e60_0 .net "n_load", 0 0, L_0x6000024e8dc0;  alias, 1 drivers
v0x6000027e9ef0_0 .net "regout", 7 0, v0x6000027e9f80_0;  alias, 1 drivers
v0x6000027e9f80_0 .var "t_regout", 7 0;
L_0x6000024e8fa0 .functor MUXZ 8, o0x1580402b0, v0x6000027e9f80_0, L_0x6000024e8960, C4<>;
S_0x151e08f90 .scope module, "u_breg" "regfile" 3 96, 5 1 0, S_0x151e12e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INOUT 8 "dbus";
    .port_info 2 /INPUT 1 "n_load";
    .port_info 3 /INPUT 1 "n_en";
    .port_info 4 /OUTPUT 8 "regout";
L_0x600003ee9ea0 .functor BUFZ 8, v0x6000027ea370_0, C4<00000000>, C4<00000000>, C4<00000000>;
o0x158040460 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0x600003ee9f10 .functor BUFT 8, o0x158040460, C4<00000000>, C4<00000000>, C4<00000000>;
; Elide local net with no drivers, v0x6000027ea010_0 name=_ivl_0
v0x6000027ea0a0_0 .net "clk", 0 0, o0x1580400a0;  alias, 0 drivers
v0x6000027ea130_0 .net8 "dbus", 7 0, RS_0x1580400d0;  alias, 6 drivers
L_0x1580780e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000027ea1c0_0 .net "n_en", 0 0, L_0x1580780e8;  1 drivers
v0x6000027ea250_0 .net "n_load", 0 0, o0x1580404c0;  alias, 0 drivers
v0x6000027ea2e0_0 .net "regout", 7 0, L_0x600003ee9ea0;  alias, 1 drivers
v0x6000027ea370_0 .var "t_regout", 7 0;
S_0x151e09100 .scope module, "u_controller" "controller" 3 61, 6 1 0, S_0x151e12e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "instruction";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "n_lo";
    .port_info 3 /OUTPUT 1 "cp";
    .port_info 4 /OUTPUT 1 "ep";
    .port_info 5 /OUTPUT 1 "n_lm";
    .port_info 6 /OUTPUT 1 "n_ce";
    .port_info 7 /OUTPUT 1 "n_li";
    .port_info 8 /OUTPUT 1 "n_ei";
    .port_info 9 /OUTPUT 1 "n_la";
    .port_info 10 /OUTPUT 1 "ea";
    .port_info 11 /OUTPUT 1 "su";
    .port_info 12 /OUTPUT 1 "eu";
    .port_info 13 /OUTPUT 1 "n_lb";
v0x6000027ea400_0 .net "clk", 0 0, o0x1580400a0;  alias, 0 drivers
v0x6000027ea490_0 .net "cp", 0 0, L_0x6000024e8820;  alias, 1 drivers
v0x6000027ea520_0 .net "ea", 0 0, L_0x6000024e8960;  alias, 1 drivers
v0x6000027ea5b0_0 .net "ep", 0 0, L_0x6000024e88c0;  alias, 1 drivers
v0x6000027ea640_0 .net "eu", 0 0, L_0x6000024e8aa0;  alias, 1 drivers
v0x6000027ea6d0_0 .net "instruction", 3 0, L_0x6000024e8780;  alias, 1 drivers
v0x6000027ea760_0 .net "n_ce", 0 0, L_0x6000024e8be0;  alias, 1 drivers
v0x6000027ea7f0_0 .net "n_ei", 0 0, L_0x6000024e8d20;  alias, 1 drivers
v0x6000027ea880_0 .net "n_la", 0 0, L_0x6000024e8dc0;  alias, 1 drivers
v0x6000027ea910_0 .net "n_lb", 0 0, L_0x6000024e8e60;  1 drivers
v0x6000027ea9a0_0 .net "n_li", 0 0, L_0x6000024e8c80;  alias, 1 drivers
v0x6000027eaa30_0 .net "n_lm", 0 0, L_0x6000024e8b40;  alias, 1 drivers
v0x6000027eaac0_0 .net "n_lo", 0 0, L_0x6000024e8f00;  alias, 1 drivers
v0x6000027eab50_0 .var "regmap", 11 0;
v0x6000027eabe0_0 .var "state", 2 0;
v0x6000027eac70_0 .net "su", 0 0, L_0x6000024e8a00;  alias, 1 drivers
E_0x600001be4630 .event negedge, v0x6000027e8630_0;
L_0x6000024e8820 .part v0x6000027eab50_0, 11, 1;
L_0x6000024e88c0 .part v0x6000027eab50_0, 10, 1;
L_0x6000024e8960 .part v0x6000027eab50_0, 9, 1;
L_0x6000024e8a00 .part v0x6000027eab50_0, 8, 1;
L_0x6000024e8aa0 .part v0x6000027eab50_0, 7, 1;
L_0x6000024e8b40 .part v0x6000027eab50_0, 6, 1;
L_0x6000024e8be0 .part v0x6000027eab50_0, 5, 1;
L_0x6000024e8c80 .part v0x6000027eab50_0, 4, 1;
L_0x6000024e8d20 .part v0x6000027eab50_0, 3, 1;
L_0x6000024e8dc0 .part v0x6000027eab50_0, 2, 1;
L_0x6000024e8e60 .part v0x6000027eab50_0, 1, 1;
L_0x6000024e8f00 .part v0x6000027eab50_0, 0, 1;
S_0x151e08840 .scope module, "u_ireg" "iregfile" 3 51, 7 1 0, S_0x151e12e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INOUT 8 "dbus";
    .port_info 2 /INPUT 1 "n_load";
    .port_info 3 /INPUT 1 "n_en";
    .port_info 4 /INPUT 1 "clr";
    .port_info 5 /OUTPUT 4 "regout";
v0x6000027ead90_0 .net *"_ivl_1", 0 0, L_0x6000024e8460;  1 drivers
L_0x1580780a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000027eae20_0 .net/2u *"_ivl_2", 3 0, L_0x1580780a0;  1 drivers
v0x6000027eaeb0_0 .net *"_ivl_4", 7 0, L_0x6000024e86e0;  1 drivers
o0x158040b50 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x6000027eaf40_0 name=_ivl_6
v0x6000027eafd0_0 .net "clk", 0 0, o0x1580400a0;  alias, 0 drivers
v0x6000027eb060_0 .net "clr", 0 0, o0x158040b80;  alias, 0 drivers
v0x6000027eb0f0_0 .net8 "dbus", 7 0, RS_0x1580400d0;  alias, 6 drivers
v0x6000027eb180_0 .net "n_en", 0 0, L_0x6000024e8d20;  alias, 1 drivers
v0x6000027eb210_0 .net "n_load", 0 0, L_0x6000024e8c80;  alias, 1 drivers
v0x6000027eb2a0_0 .net "regout", 3 0, L_0x6000024e8780;  alias, 1 drivers
v0x6000027eb330_0 .var "t_regout", 7 0;
E_0x600001be41e0 .event edge, v0x6000027eb060_0;
L_0x6000024e8460 .reduce/nor L_0x6000024e8d20;
L_0x6000024e86e0 .concat [ 4 4 0 0], L_0x6000024e8780, L_0x1580780a0;
L_0x6000024e85a0 .functor MUXZ 8, o0x158040b50, L_0x6000024e86e0, L_0x6000024e8460, C4<>;
L_0x6000024e8780 .part v0x6000027eb330_0, 0, 4;
S_0x151e07490 .scope module, "u_mar" "mar" 3 32, 8 1 0, S_0x151e12e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "n_lm";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "dbus";
    .port_info 3 /OUTPUT 4 "ram0";
L_0x600003ee9d50 .functor BUFZ 4, v0x6000027eb600_0, C4<0000>, C4<0000>, C4<0000>;
v0x6000027eb3c0_0 .net "clk", 0 0, o0x1580400a0;  alias, 0 drivers
v0x6000027eb450_0 .net8 "dbus", 7 0, RS_0x1580400d0;  alias, 6 drivers
v0x6000027eb4e0_0 .net "n_lm", 0 0, L_0x6000024e8b40;  alias, 1 drivers
v0x6000027eb570_0 .net "ram0", 3 0, L_0x600003ee9d50;  alias, 1 drivers
v0x6000027eb600_0 .var "t_reg", 3 0;
S_0x151e07600 .scope module, "u_pc" "pc" 3 23, 9 1 0, S_0x151e12e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "cp";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "n_clr";
    .port_info 3 /INPUT 1 "ep";
    .port_info 4 /OUTPUT 8 "pcout";
L_0x158078010 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000027eb690_0 .net/2u *"_ivl_0", 3 0, L_0x158078010;  1 drivers
o0x158040e50 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x6000027eb720_0 name=_ivl_10
v0x6000027eb7b0_0 .net *"_ivl_2", 7 0, L_0x6000024e81e0;  1 drivers
v0x6000027eb840_0 .net *"_ivl_6", 7 0, L_0x6000024e80a0;  1 drivers
L_0x158078058 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x6000027eb8d0_0 .net *"_ivl_9", 6 0, L_0x158078058;  1 drivers
v0x6000027eb960_0 .net "clk", 0 0, o0x1580400a0;  alias, 0 drivers
v0x6000027eb9f0_0 .net "const_out", 0 0, L_0x6000024e8280;  1 drivers
v0x6000027eba80_0 .net "cp", 0 0, L_0x6000024e8820;  alias, 1 drivers
v0x6000027ebb10_0 .net "ep", 0 0, L_0x6000024e88c0;  alias, 1 drivers
v0x6000027ebba0_0 .net "n_clr", 0 0, o0x158040f40;  alias, 0 drivers
v0x6000027ebc30_0 .net8 "pcout", 7 0, RS_0x1580400d0;  alias, 6 drivers
v0x6000027ebcc0_0 .var "t_pc", 3 0;
E_0x600001be40c0 .event edge, v0x6000027ebba0_0;
L_0x6000024e81e0 .concat [ 4 4 0 0], v0x6000027ebcc0_0, L_0x158078010;
L_0x6000024e8280 .part L_0x6000024e81e0, 0, 1;
L_0x6000024e80a0 .concat [ 1 7 0 0], L_0x6000024e8280, L_0x158078058;
L_0x6000024e8140 .functor MUXZ 8, o0x158040e50, L_0x6000024e80a0, L_0x6000024e88c0, C4<>;
S_0x151e06830 .scope module, "u_ram" "ram" 3 40, 10 2 0, S_0x151e12e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "n_ce";
    .port_info 2 /INPUT 1 "prog_mode";
    .port_info 3 /INPUT 8 "din";
    .port_info 4 /INPUT 4 "address";
    .port_info 5 /OUTPUT 8 "dout";
L_0x600003ee9dc0 .functor NOT 1, L_0x6000024e8be0, C4<0>, C4<0>, C4<0>;
v0x6000027ebde0_0 .net *"_ivl_0", 0 0, L_0x600003ee9dc0;  1 drivers
o0x1580410c0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x6000027ebe70_0 name=_ivl_2
v0x6000027ebf00_0 .net "address", 3 0, L_0x600003ee9d50;  alias, 1 drivers
v0x6000027ec000_0 .net "clk", 0 0, o0x1580400a0;  alias, 0 drivers
v0x6000027ec090_0 .net "din", 7 0, o0x1580410f0;  alias, 0 drivers
v0x6000027ec120_0 .net8 "dout", 7 0, RS_0x1580400d0;  alias, 6 drivers
v0x6000027ec1b0 .array "mem", 0 15, 7 0;
v0x6000027ec240_0 .net "n_ce", 0 0, L_0x6000024e8be0;  alias, 1 drivers
v0x6000027ec2d0_0 .net "prog_mode", 0 0, o0x158041120;  alias, 0 drivers
v0x6000027ec360_0 .var "t_doutreg", 7 0;
L_0x6000024e83c0 .functor MUXZ 8, o0x1580410c0, v0x6000027ec360_0, L_0x600003ee9dc0, C4<>;
    .scope S_0x151e07600;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000027ebcc0_0, 0, 4;
    %end;
    .thread T_0, $init;
    .scope S_0x151e07600;
T_1 ;
    %wait E_0x600001be40c0;
    %load/vec4 v0x6000027ebba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000027ebcc0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x151e07600;
T_2 ;
    %wait E_0x600001be50e0;
    %load/vec4 v0x6000027eba80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x6000027ebcc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6000027ebcc0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x151e07600;
T_3 ;
    %vpi_call/w 9 24 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 9 25 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x151e07600 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x151e07490;
T_4 ;
    %wait E_0x600001be50e0;
    %load/vec4 v0x6000027eb4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x6000027eb450_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x6000027eb600_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x151e07490;
T_5 ;
    %vpi_call/w 8 19 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 8 20 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x151e07490 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x151e06830;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000027ec360_0, 0, 8;
    %end;
    .thread T_6, $init;
    .scope S_0x151e06830;
T_7 ;
    %wait E_0x600001be4630;
    %load/vec4 v0x6000027ec2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x6000027ec090_0;
    %load/vec4 v0x6000027ebf00_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027ec1b0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x151e06830;
T_8 ;
    %wait E_0x600001be50e0;
    %load/vec4 v0x6000027ebf00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6000027ec1b0, 4;
    %assign/vec4 v0x6000027ec360_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x151e06830;
T_9 ;
    %vpi_call/w 10 26 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 10 27 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x151e06830 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x151e08840;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000027eb330_0, 0, 8;
    %end;
    .thread T_10, $init;
    .scope S_0x151e08840;
T_11 ;
    %wait E_0x600001be41e0;
    %load/vec4 v0x6000027eb060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027eb330_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x151e08840;
T_12 ;
    %wait E_0x600001be50e0;
    %load/vec4 v0x6000027eb210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x6000027eb0f0_0;
    %assign/vec4 v0x6000027eb330_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x151e08840;
T_13 ;
    %vpi_call/w 7 38 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 7 39 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x151e08840 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x151e09100;
T_14 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000027eabe0_0, 0, 3;
    %end;
    .thread T_14, $init;
    .scope S_0x151e09100;
T_15 ;
    %wait E_0x600001be4630;
    %load/vec4 v0x6000027eabe0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x6000027eabe0_0, 0;
    %load/vec4 v0x6000027eabe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %pushi/vec4 127, 0, 12;
    %assign/vec4 v0x6000027eab50_0, 0;
    %jmp T_15.4;
T_15.0 ;
    %pushi/vec4 1087, 0, 12;
    %assign/vec4 v0x6000027eab50_0, 0;
    %jmp T_15.4;
T_15.1 ;
    %pushi/vec4 79, 0, 12;
    %assign/vec4 v0x6000027eab50_0, 0;
    %jmp T_15.4;
T_15.2 ;
    %pushi/vec4 2175, 0, 12;
    %assign/vec4 v0x6000027eab50_0, 0;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x151e09100;
T_16 ;
    %wait E_0x600001be4630;
    %load/vec4 v0x6000027ea6d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %jmp T_16.6;
T_16.0 ;
    %load/vec4 v0x6000027eabe0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_16.7, 4;
    %load/vec4 v0x6000027eab50_0;
    %pushi/vec4 55, 0, 12;
    %and;
    %assign/vec4 v0x6000027eab50_0, 0;
T_16.7 ;
    %load/vec4 v0x6000027eabe0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_16.9, 4;
    %load/vec4 v0x6000027eab50_0;
    %pushi/vec4 91, 0, 12;
    %and;
    %assign/vec4 v0x6000027eab50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000027eabe0_0, 0;
T_16.9 ;
    %jmp T_16.6;
T_16.1 ;
    %load/vec4 v0x6000027eabe0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_16.11, 4;
    %load/vec4 v0x6000027eab50_0;
    %pushi/vec4 55, 0, 12;
    %and;
    %assign/vec4 v0x6000027eab50_0, 0;
T_16.11 ;
    %load/vec4 v0x6000027eabe0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_16.13, 4;
    %load/vec4 v0x6000027eab50_0;
    %pushi/vec4 93, 0, 12;
    %and;
    %assign/vec4 v0x6000027eab50_0, 0;
T_16.13 ;
    %load/vec4 v0x6000027eabe0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_16.15, 4;
    %load/vec4 v0x6000027eab50_0;
    %pushi/vec4 379, 0, 12;
    %and;
    %assign/vec4 v0x6000027eab50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000027eabe0_0, 0;
T_16.15 ;
    %jmp T_16.6;
T_16.2 ;
    %load/vec4 v0x6000027eabe0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_16.17, 4;
    %load/vec4 v0x6000027eab50_0;
    %pushi/vec4 55, 0, 12;
    %and;
    %assign/vec4 v0x6000027eab50_0, 0;
T_16.17 ;
    %load/vec4 v0x6000027eabe0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_16.19, 4;
    %load/vec4 v0x6000027eab50_0;
    %pushi/vec4 221, 0, 12;
    %and;
    %assign/vec4 v0x6000027eab50_0, 0;
T_16.19 ;
    %load/vec4 v0x6000027eabe0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_16.21, 4;
    %load/vec4 v0x6000027eab50_0;
    %pushi/vec4 379, 0, 12;
    %and;
    %assign/vec4 v0x6000027eab50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000027eabe0_0, 0;
T_16.21 ;
    %jmp T_16.6;
T_16.3 ;
    %load/vec4 v0x6000027eabe0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_16.23, 4;
    %load/vec4 v0x6000027eab50_0;
    %pushi/vec4 639, 0, 12;
    %and;
    %assign/vec4 v0x6000027eab50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000027eabe0_0, 0;
T_16.23 ;
    %jmp T_16.6;
T_16.4 ;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x151e09100;
T_17 ;
    %vpi_call/w 6 102 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 6 103 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x151e09100 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x151e097c0;
T_18 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000027e9f80_0, 0, 8;
    %end;
    .thread T_18, $init;
    .scope S_0x151e097c0;
T_19 ;
    %wait E_0x600001be50e0;
    %load/vec4 v0x6000027e9e60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x6000027e9d40_0;
    %assign/vec4 v0x6000027e9f80_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x151e097c0;
T_20 ;
    %vpi_call/w 5 23 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 5 24 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x151e097c0 {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x151e09650;
T_21 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000027e9b90_0, 0, 8;
    %end;
    .thread T_21, $init;
    .scope S_0x151e09650;
T_22 ;
    %wait E_0x600001be50e0;
    %load/vec4 v0x6000027e98c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x6000027e93b0_0;
    %load/vec4 v0x6000027e8a20_0;
    %add;
    %assign/vec4 v0x6000027e9b90_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x6000027e93b0_0;
    %load/vec4 v0x6000027e8a20_0;
    %sub;
    %assign/vec4 v0x6000027e9b90_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x151e09650;
T_23 ;
    %vpi_call/w 4 27 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 4 28 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x151e09650 {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x151e08f90;
T_24 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000027ea370_0, 0, 8;
    %end;
    .thread T_24, $init;
    .scope S_0x151e08f90;
T_25 ;
    %wait E_0x600001be50e0;
    %load/vec4 v0x6000027ea250_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x6000027ea130_0;
    %assign/vec4 v0x6000027ea370_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x151e08f90;
T_26 ;
    %vpi_call/w 5 23 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 5 24 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x151e08f90 {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x151e12e10;
T_27 ;
    %vpi_call/w 3 106 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 107 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x151e12e10 {0 0 0};
    %end;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "/Users/ShaneP/Desktop/SAP-1-SV/tests/spa-1-top/../../spa_1_top.v";
    "/Users/ShaneP/Desktop/SAP-1-SV/tests/spa-1-top/../../alu.v";
    "/Users/ShaneP/Desktop/SAP-1-SV/tests/spa-1-top/../../regfile.v";
    "/Users/ShaneP/Desktop/SAP-1-SV/tests/spa-1-top/../../controller.v";
    "/Users/ShaneP/Desktop/SAP-1-SV/tests/spa-1-top/../../iregfile.v";
    "/Users/ShaneP/Desktop/SAP-1-SV/tests/spa-1-top/../../mar.v";
    "/Users/ShaneP/Desktop/SAP-1-SV/tests/spa-1-top/../../pc.v";
    "/Users/ShaneP/Desktop/SAP-1-SV/tests/spa-1-top/../../ram.v";
