
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack INF

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr_gray_sync2[2]$_DFF_PN0_ (rising edge-triggered flip-flop)
Endpoint: wr_almost_full (output port)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.27    0.00    0.00 ^ rd_ptr_gray_sync2[2]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.02    0.09    0.43    0.43 v rd_ptr_gray_sync2[2]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr_gray_sync2[2] (net)
                  0.09    0.00    0.43 v _207_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.11    0.35    0.78 ^ _207_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _189_ (net)
                  0.11    0.00    0.78 ^ _208_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     3    0.04    0.13    0.30    1.09 v _208_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _186_ (net)
                  0.13    0.00    1.09 v _233_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.02    0.09    0.34    1.43 ^ _233_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _197_ (net)
                  0.09    0.00    1.43 ^ _399_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.04    0.17    0.24    1.67 ^ _399_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _176_ (net)
                  0.17    0.00    1.67 ^ _391_/B (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.01    0.10    0.30    1.97 ^ _391_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _178_ (net)
                  0.10    0.00    1.97 ^ _210_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
     2    0.12    0.22    0.46    2.43 v _210_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
                                         net32 (net)
                  0.22    0.00    2.43 v _388_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     1    0.10    0.14    0.26    2.69 v _388_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _169_ (net)
                  0.14    0.00    2.69 v _389_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.06    0.19    2.88 v _389_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         net29 (net)
                  0.06    0.00    2.88 v output29/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.68    3.56 v output29/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         wr_almost_full (net)
                  0.14    0.00    3.56 v wr_almost_full (out)
                                  3.56   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.412553310394287

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8616

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.28838300704956055

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9880

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
-1

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.18e-02   4.25e-03   6.10e-08   1.60e-02  55.7%
Combinational          9.95e-03   2.78e-03   7.03e-08   1.27e-02  44.3%
Clock                  0.00e+00   0.00e+00   2.41e-07   2.41e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.17e-02   7.02e-03   3.72e-07   2.87e-02 100.0%
                          75.6%      24.4%       0.0%
