<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeTLA: include/subgroup/tile/impl/payload_xe.hpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XeTLA<span id="projectnumber">&#160;v0.3.2</span>
   </div>
   <div id="projectbrief">IntelÂ® Xe Templates for Linear Algebra - API Definition Document</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('payload__xe_8hpp_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">payload_xe.hpp</div></div>
</div><!--header-->
<div class="contents">
<a href="payload__xe_8hpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">* Copyright (c) 2022-2023 Intel Corporation</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">*</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">* Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">* you may not use this file except in compliance with the License.</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">* You may obtain a copy of the License at</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">*</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">*     http://www.apache.org/licenses/LICENSE-2.0</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">*</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">* Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">* distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">* See the License for the specific language governing permissions and</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">* limitations under the License.</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">*******************************************************************************/</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#pragma once</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="subgroup_2tile_2api_8hpp.html">subgroup/tile/api.hpp</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="op__function_8hpp.html">subgroup/tile/impl/op_function.hpp</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a> {</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_, <span class="keyword">typename</span> tile_desc_, mem_layout mem_layout_&gt;</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html">   37</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;dtype_, tile_desc_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a>::<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">block_2d</a>, mem_layout_,</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>        <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt; {</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#ab7cb24993da48e8e970c6e7ddb0173fe">   39</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#ab7cb24993da48e8e970c6e7ddb0173fe">tile_desc</a> = tile_desc_;</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#ac28b0609ab3465444668c5734ab55340">   40</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#ac28b0609ab3465444668c5734ab55340">dtype</a> = dtype_;</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#a6a26632de99270adbe35543fc9455693">   41</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a> message_type = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a>;</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#a513a2a8dc88e5642804737f1debc2c50">   42</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> memory_space = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>;</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#a00463f0beb015f12a03cc68b74c60bcc">   43</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> memory_layout = mem_layout_;</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#a1ffa4c7e8e62fa557181fe3bb7c7a084">   44</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag = <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>;</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_x = tile_desc::block_size_x;</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_y = tile_desc::block_size_y;</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_block_x = tile_desc::num_block_x;</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_block_y = tile_desc::num_block_y;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_block = tile_desc::num_block;</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t remained_size_y = tile_desc::remained_size_y;</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#ac28b0609ab3465444668c5734ab55340">dtype</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#ab7cb24993da48e8e970c6e7ddb0173fe">tile_desc</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a>,</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>            memory_layout, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#a26b0233f43931517db1c5263ab8edfb2">   57</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> mem_transpose</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>            = memory_layout == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a>;</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#a560d4d67ebf31b6716199649b426695f">   60</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aa">reg_layout</a> register_layout = tile_desc::register_layout;</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#afc928ce51aa199dbb5053e2cfdd1e870">   61</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> mem_transform = (<span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#ac28b0609ab3465444668c5734ab55340">dtype</a>) &lt; 4) &amp;&amp; !mem_transpose</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>            &amp;&amp; (register_layout == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa9c072496656f07aeb105a1bc09a218b5">reg_layout::vnni_tiled</a></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>                    || register_layout == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a>);</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#a8dd8f8c72ea225a060384bea2386f32a">   64</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> mem_dword_transpose = <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#ac28b0609ab3465444668c5734ab55340">dtype</a>) &lt; 4</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>            &amp;&amp; mem_transpose &amp;&amp; (register_layout == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa9c072496656f07aeb105a1bc09a218b5">reg_layout::vnni_tiled</a>);</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#af651806eef2c5501152d85d8b0f663c6">   67</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#af651806eef2c5501152d85d8b0f663c6">mem_dtype</a> = <span class="keyword">typename</span> std::conditional&lt;mem_dword_transpose, uint32_t,</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#ac28b0609ab3465444668c5734ab55340">dtype</a>&gt;::type;</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#a6dc9dd51d7a0ab0cef5db53689b78932">   69</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t scale_factor = <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#af651806eef2c5501152d85d8b0f663c6">mem_dtype</a>) / <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#ac28b0609ab3465444668c5734ab55340">dtype</a>);</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#a1e5305809a58ae6c38ed00f3ce6b6bc9">   71</a></span>    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, 16 * num_block&gt;</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#a1e5305809a58ae6c38ed00f3ce6b6bc9">payloads</a>;</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span> </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#a8bc1766a00c6132880002e8c9bf277cb">   73</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#a8bc1766a00c6132880002e8c9bf277cb">mem_payload_t</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>        this-&gt;payload = rhs.payload;</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    }</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span> </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#a555ac219986f3a32f9d3805ec96f1c06">   77</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#a555ac219986f3a32f9d3805ec96f1c06">mem_payload_t</a>(</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype, memory_layout, memory_space&gt;</a> &amp;mem_desc) {</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>        <a class="code hl_typedef" href="group__xetla__util__tensor__load__store.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc = mem_desc.get_tdesc();</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>        int32_t offset</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>                = <a class="code hl_function" href="namespacegpu_1_1xetla_1_1detail.html#ae10789f0835a93431e94fdb90b7f7361">gpu::xetla::detail::xetla_get_tensor_offset_x</a>(base_tdesc)</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>                / scale_factor;</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>        <a class="code hl_function" href="namespacegpu_1_1xetla_1_1detail.html#a9b5213243131517a6b78ac04f670b320">gpu::xetla::detail::xetla_set_tensor_offset_x</a>(</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>                base_tdesc.xetla_format&lt;uint32_t&gt;(), offset);</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>        prepare_tdesc(base_tdesc);</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>    }</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#acca9b63614e0fdf2cf59b80b861769fb">   88</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#acca9b63614e0fdf2cf59b80b861769fb">mem_payload_t</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#ac28b0609ab3465444668c5734ab55340">dtype</a> *p, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x = 0,</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>            <span class="keywordtype">int</span> surface_offset_y = 0) {</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>        <a class="code hl_typedef" href="group__xetla__util__tensor__load__store.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc;</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>        <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#ga39afcb7e7028fa94d45b3cedc3e1a2b3">xetla_fill_tdesc</a>(base_tdesc.xetla_format&lt;uint32_t&gt;(), p, surface_width,</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>                surface_height, surface_pitch, surface_offset_x / scale_factor,</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>                surface_offset_y);</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>        prepare_tdesc(base_tdesc);</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>    }</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#afe7fc37fba41f693a304decbf31f485d">   98</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#afe7fc37fba41f693a304decbf31f485d">init</a>(</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype, memory_layout, memory_space&gt;</a> &amp;mem_desc) {</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>        <a class="code hl_typedef" href="group__xetla__util__tensor__load__store.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc = mem_desc.get_tdesc();</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>        int32_t offset</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>                = <a class="code hl_function" href="namespacegpu_1_1xetla_1_1detail.html#ae10789f0835a93431e94fdb90b7f7361">gpu::xetla::detail::xetla_get_tensor_offset_x</a>(base_tdesc)</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>                / scale_factor;</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>        <a class="code hl_function" href="namespacegpu_1_1xetla_1_1detail.html#a9b5213243131517a6b78ac04f670b320">gpu::xetla::detail::xetla_set_tensor_offset_x</a>(</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>                base_tdesc.xetla_format&lt;uint32_t&gt;(), offset);</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>        prepare_tdesc(base_tdesc);</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    }</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#a27aa2ee5af56482b9fa0636a53220f94">  109</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#a27aa2ee5af56482b9fa0636a53220f94">init</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#ac28b0609ab3465444668c5734ab55340">dtype</a> *p, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x = 0,</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>            <span class="keywordtype">int</span> surface_offset_y = 0) {</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>        <a class="code hl_typedef" href="group__xetla__util__tensor__load__store.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc;</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>        <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#ga39afcb7e7028fa94d45b3cedc3e1a2b3">xetla_fill_tdesc</a>(base_tdesc.xetla_format&lt;uint32_t&gt;(), p, surface_width,</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>                surface_height, surface_pitch, surface_offset_x / scale_factor,</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>                surface_offset_y);</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>        prepare_tdesc(base_tdesc);</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>    }</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#af30fd148fa5f89fd8fb646ef7bcaa2c2">  119</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#af30fd148fa5f89fd8fb646ef7bcaa2c2">mem_payload_t</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>    <span class="comment">// Be aware of the risks: Rule of three (copy constructor, copy assignment, destructor)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>    <span class="comment">// Please check if you need to add self-define destructor</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>    <span class="comment">// ~mem_payload_t(){}</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#aeb3bdbdcf683bb531455415824bb810c">  124</a></span>    <span class="keyword">inline</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;<a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#aeb3bdbdcf683bb531455415824bb810c">operator=</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>        this-&gt;payload = rhs.payload;</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>        <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>    }</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>    <span class="keyword">template</span> &lt;tdesc_update_dir update_dir = tdesc_update_dir::x_dir&gt;</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#a5939fdb29b87cbff683b66f1ee24c66d">  130</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#a5939fdb29b87cbff683b66f1ee24c66d">update_tdesc</a>(<span class="keywordtype">int</span> offset) {</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>        <span class="keyword">auto</span> payloads_2d = payloads.xetla_format&lt;uint32_t, num_block, 16&gt;();</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (update_dir == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">tdesc_update_dir::x_dir</a>) {</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; num_block; i++) {</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>                <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#gaa762b4f5a5a2b2ee9accee5b0af3e40c">xetla_update_tdesc_offsetx</a>(</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>                        payloads_2d.row(i), offset / scale_factor);</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>            }</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; num_block; i++) {</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>                <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#gae779bb3a3626f9c8e36dbc330e269c39">xetla_update_tdesc_offsety</a>(payloads_2d.row(i), offset);</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>            }</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>        }</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>    }</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> prepare_tdesc(<a class="code hl_typedef" href="group__xetla__util__tensor__load__store.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc) {</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>        <span class="keyword">auto</span> payloads_2d = payloads.xetla_format&lt;uint32_t, num_block, 16&gt;();</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>        uint32_t base_offset_y = 0;</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; num_block_y; i++) {</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>            <span class="keyword">auto</span> tdesc_row_2d = payloads_2d.xetla_select&lt;num_block_x, 1, 16, 1&gt;(</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>                    i * num_block_x, 0);</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>            prepare_tile_desc_core&lt;num_block_x, block_size_x, block_size_y, 1,</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>                    mem_transpose&gt;(tdesc_row_2d, base_tdesc, base_offset_y);</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>            base_offset_y += block_size_y;</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>        }</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>        <span class="comment">// process the tail</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (remained_size_y &gt; 0) {</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>            <span class="keyword">auto</span> tdesc_row_2d = payloads_2d.xetla_select&lt;num_block_x, 1, 16, 1&gt;(</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>                    num_block_y * num_block_x, 0);</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>            prepare_tile_desc_core&lt;num_block_x, block_size_x, remained_size_y,</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>                    1, mem_transpose&gt;(tdesc_row_2d, base_tdesc, base_offset_y);</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>        }</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>    }</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>    <span class="keyword">template</span> &lt;uint32_t num_tdesc, uint32_t size_x, uint32_t size_y,</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>            uint8_t arr_len, <span class="keywordtype">bool</span> trans&gt;</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keyword">static</span> <span class="keywordtype">void</span> prepare_tile_desc_core(</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>            xetla_matrix_ref&lt;uint32_t, num_tdesc, 16&gt; <a class="code hl_define" href="group__xetla__core__base__types.html#ga126a6fcae520c421efd2419512e9bf70">__REF__</a> payloads_row_2d,</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>            <a class="code hl_typedef" href="group__xetla__util__tensor__load__store.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc, uint32_t base_offset_y) {</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>        uint32_t base_offset_x = 0;</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> j = 0; j &lt; num_tdesc; j++) {</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>            payloads_row_2d.row(j) = base_tdesc;</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>            <span class="comment">// To mimic dw transpose for word/byte data type with transpose and pack</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>            <span class="keyword">constexpr</span> uint8_t block_width</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>                    = trans ? (size_y / scale_factor) : size_x;</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>            <span class="keyword">constexpr</span> uint8_t block_height = trans ? size_x : size_y;</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>            <span class="keyword">constexpr</span> uint32_t block_widthx_widthy_arrlen = (block_width - 1)</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>                    | ((block_height - 1) &lt;&lt; 8) | ((arr_len - 1) &lt;&lt; 16);</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>            <a class="code hl_function" href="namespacegpu_1_1xetla_1_1detail.html#ab24065f86723df30dcb8cc91f274665c">gpu::xetla::detail::xetla_set_block_widthx_widthy_arrlen</a>(</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>                    payloads_row_2d.row(j), block_widthx_widthy_arrlen);</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>            <span class="comment">// To mimic dw transpose for word/byte data type with transpose and pack</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>            uint32_t offset_width</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>                    = trans ? (base_offset_y / scale_factor) : base_offset_x;</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>            uint32_t offset_height = trans ? base_offset_x : base_offset_y;</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>            <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#gaa762b4f5a5a2b2ee9accee5b0af3e40c">xetla_update_tdesc_offsetx</a>(payloads_row_2d.row(j), offset_width);</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>            <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#gae779bb3a3626f9c8e36dbc330e269c39">xetla_update_tdesc_offsety</a>(payloads_row_2d.row(j), offset_height);</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>            base_offset_x += size_x * arr_len;</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>        }</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>    }</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>};</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_, <span class="keyword">typename</span> tile_desc_&gt;</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html">  206</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;dtype_, tile_desc_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a>::<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233">block_1d</a>,</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>        <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt; {</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a57a9fd374c0548052f9562c58d6a689b">  208</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a57a9fd374c0548052f9562c58d6a689b">dtype</a> = dtype_;</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a85daa9b1872c824f513ad6b177702eee">  209</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a85daa9b1872c824f513ad6b177702eee">tile_desc</a> = tile_desc_;</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a3e1dadded636a99e18bce99b1cfc6adb">  210</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> memory_space = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>;</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a15341102a03478851a5f828fa79d415e">  211</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> memory_layout = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>;</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a7d6fd9029bf2f6c11d5edab8cd8e207f">  212</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a> message_type = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233">msg_type::block_1d</a>;</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a4060d6c1ce73cf352c21583f97c2814e">  213</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag = <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>;</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_x = tile_desc::tile_size_x;</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_y = tile_desc::tile_size_y;</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>    <span class="keyword">static_assert</span>(tile_size_y == 1,</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>            <span class="stringliteral">&quot;For tile_size_y &gt; 1 case, please use 2d block message! &quot;</span>);</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a57a9fd374c0548052f9562c58d6a689b">dtype</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a85daa9b1872c824f513ad6b177702eee">tile_desc</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233">msg_type::block_1d</a>,</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a7067ab8ee9fcea11bc720c890c940c80">  224</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t bytes_per_row = tile_size_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a57a9fd374c0548052f9562c58d6a689b">dtype</a>);</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a5453e637bb9ed840cd1f81524493c8b1">  225</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a5453e637bb9ed840cd1f81524493c8b1">mem_dtype</a> = <span class="keyword">typename</span> std::conditional&lt;</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>            (bytes_per_row % <span class="keyword">sizeof</span>(uint64_t) == 0), uint64_t,</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>            <span class="keyword">typename</span> std::conditional&lt;(bytes_per_row % <span class="keyword">sizeof</span>(uint32_t) == 0),</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>                    uint32_t, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a57a9fd374c0548052f9562c58d6a689b">dtype</a>&gt;::type&gt;::type;</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a08e5aa20cf5a4a5932ad5860ce486558">  229</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t scale_factor = <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a5453e637bb9ed840cd1f81524493c8b1">mem_dtype</a>) / <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a57a9fd374c0548052f9562c58d6a689b">dtype</a>);</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span> </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a000c4adcb7b9402d3189e573a878a7bd">  231</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a000c4adcb7b9402d3189e573a878a7bd">base_offset</a>;</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a70f1c6a95d01529d989aa479708ee711">  232</a></span>    <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a5453e637bb9ed840cd1f81524493c8b1">mem_dtype</a> *<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a70f1c6a95d01529d989aa479708ee711">base_ptr</a>;</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a264adfc0307f41adf81328c71772e69c">  233</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a264adfc0307f41adf81328c71772e69c">pitch_in_bytes</a>;</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span> </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a7bb77ef3285741ca9801058759b0129b">  235</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a7bb77ef3285741ca9801058759b0129b">mem_payload_t</a>(</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype, memory_layout, memory_space&gt;</a> &amp;mem_tdesc) {</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>        pitch_in_bytes = mem_tdesc.shape.stride * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a57a9fd374c0548052f9562c58d6a689b">dtype</a>);</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>        uint32_t offset_x = mem_tdesc.coord.x;</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>        uint32_t offset_y = mem_tdesc.coord.y;</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>        base_offset = offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a57a9fd374c0548052f9562c58d6a689b">dtype</a>);</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>        base_ptr = (<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a5453e637bb9ed840cd1f81524493c8b1">mem_dtype</a> *)mem_tdesc.base.base;</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>    }</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a7be60b6280bf7f7681b12e30ac4812c2">  244</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a7be60b6280bf7f7681b12e30ac4812c2">mem_payload_t</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a57a9fd374c0548052f9562c58d6a689b">dtype</a> *p, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a57a9fd374c0548052f9562c58d6a689b">dtype</a>);</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>        uint32_t offset_x = surface_offset_x;</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>        uint32_t offset_y = surface_offset_y;</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>        base_offset = offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a57a9fd374c0548052f9562c58d6a689b">dtype</a>);</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>        base_ptr = (<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a5453e637bb9ed840cd1f81524493c8b1">mem_dtype</a> *)p;</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>    }</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span> </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#afd407b6649907f917fdc9289f8b38dbf">  253</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#afd407b6649907f917fdc9289f8b38dbf">init</a>(</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype, memory_layout, memory_space&gt;</a> &amp;mem_tdesc) {</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>        pitch_in_bytes = mem_tdesc.shape.stride * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a57a9fd374c0548052f9562c58d6a689b">dtype</a>);</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>        uint32_t offset_x = mem_tdesc.coord.x;</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>        uint32_t offset_y = mem_tdesc.coord.y;</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>        base_offset = offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a57a9fd374c0548052f9562c58d6a689b">dtype</a>);</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>        base_ptr = (<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a5453e637bb9ed840cd1f81524493c8b1">mem_dtype</a> *)mem_tdesc.base.base;</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>    }</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span> </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#aa2ecff128226b013c140256279495f74">  262</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#aa2ecff128226b013c140256279495f74">init</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a57a9fd374c0548052f9562c58d6a689b">dtype</a> *p, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a57a9fd374c0548052f9562c58d6a689b">dtype</a>);</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>        uint32_t offset_x = surface_offset_x;</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>        uint32_t offset_y = surface_offset_y;</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>        base_offset = offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a57a9fd374c0548052f9562c58d6a689b">dtype</a>);</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>        base_ptr = (<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a5453e637bb9ed840cd1f81524493c8b1">mem_dtype</a> *)p;</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>    }</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span> </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#ae480f3740e18df3f5e9d29e816cac631">  271</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#ae480f3740e18df3f5e9d29e816cac631">mem_payload_t</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>        this-&gt;base_offset = rhs.base_offset;</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>        this-&gt;base_ptr = rhs.base_ptr;</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>    }</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a14300de403377c25b166af13674d5696">  277</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a14300de403377c25b166af13674d5696">mem_payload_t</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#ae6d81017b7d08c7a4b27a970d1832eea">  278</a></span>    <span class="keyword">inline</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;<a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#ae6d81017b7d08c7a4b27a970d1832eea">operator=</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>        this-&gt;base_offset = rhs.base_offset;</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>        this-&gt;base_ptr = rhs.base_ptr;</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>        <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>    }</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span> </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>    <span class="keyword">template</span> &lt;tdesc_update_dir update_dir = tdesc_update_dir::x_dir&gt;</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a40729ea3068676406de2e7adfe782048">  286</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a40729ea3068676406de2e7adfe782048">update_tdesc</a>(<span class="keywordtype">int</span> offset) {</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (update_dir == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">tdesc_update_dir::x_dir</a>) {</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>            base_offset += offset * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a57a9fd374c0548052f9562c58d6a689b">dtype</a>);</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>            base_offset += offset * pitch_in_bytes;</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>        }</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>    }</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>};</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span> </div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_, <span class="keyword">typename</span> tile_desc_&gt;</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html">  302</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;dtype_, tile_desc_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a>::<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">atomic_add</a>,</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>        <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt; {</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#aab9a78b7249897535969beafcfd9c033">  304</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#aab9a78b7249897535969beafcfd9c033">dtype</a> = dtype_;</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a2a016c075e51bc6dd2990dc4329b9b2c">  305</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a2a016c075e51bc6dd2990dc4329b9b2c">tile_desc</a> = tile_desc_;</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#ae513258245a831b8d8fbd3368b48a3fd">  306</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> memory_space = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>;</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#afd60259cf53229ee7d56954bb95c7be3">  307</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> memory_layout = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>;</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#ab05f8b1239f234e0d76d672d7c65f7ca">  308</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a> message_type = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>;</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#afaa8d0a2c56e9d34b5b1160216f31f5f">  309</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag = <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>;</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span> </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_x = tile_desc::tile_size_x;</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_y = tile_desc::tile_size_y;</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_x = tile_desc::block_size_x;</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_y = tile_desc::block_size_y;</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#aab9a78b7249897535969beafcfd9c033">dtype</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a2a016c075e51bc6dd2990dc4329b9b2c">tile_desc</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>,</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span> </div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a64f1d3bcc764af7b2598ac769fc36173">  320</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_bytes</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>            = tile_size_x * tile_size_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#aab9a78b7249897535969beafcfd9c033">dtype</a>);</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a6c00329c8c81679658c4764c52473910">  322</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_bytes</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>            = block_size_x * block_size_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#aab9a78b7249897535969beafcfd9c033">dtype</a>);</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span> </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>    <span class="comment">// for pvc, we can use simd16 or simd32</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#abfbfc2bd408136878f30a7a0c5a99428">  326</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t min_store_bytes = 16 * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#aab9a78b7249897535969beafcfd9c033">dtype</a>);</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a21ae799b20514190d026a4883282d757">  327</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t max_store_bytes = 32 * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#aab9a78b7249897535969beafcfd9c033">dtype</a>);</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a859e274cf6b7db3576f82154de016c2b">  328</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>            = ((tile_bytes % max_store_bytes) == 0</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>                      &amp;&amp; (block_bytes % max_store_bytes) == 0)</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>            ? 32</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>            : 16;</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a1e9f21203ab2c0f0a92d2399b6667a07">  333</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel_x = block_size_x;</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span> </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#afed731bdfd8db3e6d062e64ca6e9e736">  335</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel_y = num_channel / num_channel_x;</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#aaeebc7888afb7dfc28f5f671b898412a">  336</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t store_elems = num_channel_y * block_size_x;</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span> </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a3ebf77042f9f749200d9c498bb46feef">  338</a></span>    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a3ebf77042f9f749200d9c498bb46feef">address</a>;</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#ab2942ad645c583e5daf44fe635bd89e0">  339</a></span>    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#ab2942ad645c583e5daf44fe635bd89e0">step_x</a>;</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a48ca9820a7a51da36e844bb6e44a7eaf">  340</a></span>    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a48ca9820a7a51da36e844bb6e44a7eaf">step_y</a>;</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#aafca0eb0b9100d15eef1c9636755be7b">  341</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#aafca0eb0b9100d15eef1c9636755be7b">pitch_in_bytes</a>;</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a8c93248600f4d09a7f54003afc6f074b">  342</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a8c93248600f4d09a7f54003afc6f074b">width_in_elems</a>;</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a3bcda9129e58d45040cc5eb2848a7f52">  343</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a3bcda9129e58d45040cc5eb2848a7f52">height_in_elems</a>;</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#abc51887b0b9e793290ba1e9535ac3df9">  344</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#abc51887b0b9e793290ba1e9535ac3df9">base_x</a>;</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a73dfabc88ba35481040dc54c11119e3e">  345</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a73dfabc88ba35481040dc54c11119e3e">base_y</a>;</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#ac69c3961741608b184350a2829300fa7">  346</a></span>    <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#aab9a78b7249897535969beafcfd9c033">dtype</a> *<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#ac69c3961741608b184350a2829300fa7">base_pointer</a>;</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span> </div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#ae32261065efd48e7101b0f0d19034844">  348</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#ae32261065efd48e7101b0f0d19034844">mem_payload_t</a>(</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype, memory_layout, memory_space&gt;</a> &amp;mem_tdesc) {</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>        pitch_in_bytes = mem_tdesc.shape.stride * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#aab9a78b7249897535969beafcfd9c033">dtype</a>);</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>        base_x = mem_tdesc.coord.x;</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>        base_y = mem_tdesc.coord.y;</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>        width_in_elems = mem_tdesc.shape.x;</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>        height_in_elems = mem_tdesc.shape.y;</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>        base_pointer = (<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#aab9a78b7249897535969beafcfd9c033">dtype</a> *)mem_tdesc.base.base;</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>        uint32_t start_address</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>                = base_y * pitch_in_bytes + base_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#aab9a78b7249897535969beafcfd9c033">dtype</a>);</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>        step_x = channel_index % num_channel_x;</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>        step_y = channel_index / num_channel_x;</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>        address = start_address + step_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#aab9a78b7249897535969beafcfd9c033">dtype</a>)</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>                + step_y * pitch_in_bytes;</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>    }</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span> </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a988813700d1f4fc8dcf07831630b0d1f">  366</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a988813700d1f4fc8dcf07831630b0d1f">mem_payload_t</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#aab9a78b7249897535969beafcfd9c033">dtype</a> *p, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#aab9a78b7249897535969beafcfd9c033">dtype</a>);</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>        base_x = surface_offset_x;</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>        base_y = surface_offset_y;</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>        width_in_elems = surface_width;</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>        height_in_elems = surface_height;</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>        base_pointer = p;</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>        uint32_t start_address</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>                = base_y * pitch_in_bytes + base_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#aab9a78b7249897535969beafcfd9c033">dtype</a>);</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>        step_x = channel_index % num_channel_x;</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>        step_y = channel_index / num_channel_x;</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>        address = start_address + step_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#aab9a78b7249897535969beafcfd9c033">dtype</a>)</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>                + step_y * pitch_in_bytes;</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>    }</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span> </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#ac0154500d01f8dd2ef5f6954b16f7a40">  384</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#ac0154500d01f8dd2ef5f6954b16f7a40">init</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#aab9a78b7249897535969beafcfd9c033">dtype</a> *p, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#aab9a78b7249897535969beafcfd9c033">dtype</a>);</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>        base_x = surface_offset_x;</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>        base_y = surface_offset_y;</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>        width_in_elems = surface_width;</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>        height_in_elems = surface_height;</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>        base_pointer = p;</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>        uint32_t start_address</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>                = base_y * pitch_in_bytes + base_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#aab9a78b7249897535969beafcfd9c033">dtype</a>);</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>        step_x = channel_index % num_channel_x;</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>        step_y = channel_index / num_channel_x;</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>        address = start_address + step_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#aab9a78b7249897535969beafcfd9c033">dtype</a>)</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>                + step_y * pitch_in_bytes;</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>    }</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span> </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a072ea7859856fd63f2524d6d1db44464">  402</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a072ea7859856fd63f2524d6d1db44464">init</a>(</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype, memory_layout, memory_space&gt;</a> &amp;mem_tdesc) {</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>        pitch_in_bytes = mem_tdesc.shape.stride * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#aab9a78b7249897535969beafcfd9c033">dtype</a>);</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>        base_x = mem_tdesc.coord.x;</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>        base_y = mem_tdesc.coord.y;</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>        width_in_elems = mem_tdesc.shape.x;</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>        height_in_elems = mem_tdesc.shape.y;</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>        base_pointer = (<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#aab9a78b7249897535969beafcfd9c033">dtype</a> *)mem_tdesc.base.base;</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>        uint32_t start_address</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>                = base_y * pitch_in_bytes + base_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#aab9a78b7249897535969beafcfd9c033">dtype</a>);</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>        step_x = channel_index % num_channel_x;</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>        step_y = channel_index / num_channel_x;</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>        address = start_address + step_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#aab9a78b7249897535969beafcfd9c033">dtype</a>)</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>                + step_y * pitch_in_bytes;</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>    }</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span> </div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a079c8917edeadb8418c165322fbe12c9">  420</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a079c8917edeadb8418c165322fbe12c9">mem_payload_t</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>        this-&gt;width_in_elems = rhs.width_in_elems;</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>        this-&gt;height_in_elems = rhs.height_in_elems;</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>        this-&gt;base_x = rhs.base_x;</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>        this-&gt;base_y = rhs.base_y;</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>        this-&gt;base_pointer = rhs.base_pointer;</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>        this-&gt;address = rhs.address;</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>        this-&gt;step_x = rhs.step_x;</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>        this-&gt;step_y = rhs.step_y;</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>    }</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span> </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a98f732911aad0c42ea26163b0ddc4d33">  432</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a98f732911aad0c42ea26163b0ddc4d33">mem_payload_t</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a49c52970005547a1ebed7c056929a377">  433</a></span>    <span class="keyword">inline</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;<a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a49c52970005547a1ebed7c056929a377">operator=</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>        this-&gt;width_in_elems = rhs.width_in_elems;</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>        this-&gt;height_in_elems = rhs.height_in_elems;</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>        this-&gt;base_x = rhs.base_x;</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>        this-&gt;base_y = rhs.base_y;</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>        this-&gt;base_pointer = rhs.base_pointer;</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>        this-&gt;address = rhs.address;</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>        this-&gt;step_x = rhs.step_x;</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>        this-&gt;step_y = rhs.step_y;</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>        <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>    }</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span> </div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>    <span class="keyword">template</span> &lt;tdesc_update_dir update_dir = tdesc_update_dir::x_dir&gt;</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#ae50b8e0f45fd150c327c09c352f2f112">  447</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#ae50b8e0f45fd150c327c09c352f2f112">update_tdesc</a>(<span class="keywordtype">int</span> offset) {</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (update_dir == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">tdesc_update_dir::x_dir</a>) {</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>            address = address + offset * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#aab9a78b7249897535969beafcfd9c033">dtype</a>);</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>            address = address + offset * pitch_in_bytes;</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>        }</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>    }</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>};</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span> </div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_, <span class="keyword">typename</span> tile_desc_&gt;</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html">  462</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;dtype_, tile_desc_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a>::<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233">block_1d</a>,</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>        <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt; {</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#ad6a804058950bee5a69ed03f6fb27fcc">  464</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#ad6a804058950bee5a69ed03f6fb27fcc">dtype</a> = dtype_;</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a5394acfd6601691eab7e9fd9791b69e3">  465</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a5394acfd6601691eab7e9fd9791b69e3">tile_desc</a> = tile_desc_;</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#ae4614a462fed8f7ec9bfb90520f1efed">  466</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> memory_space = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>;</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#afc575a3acf7b752a5ff11961a74be381">  467</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> memory_layout = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>;</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a5d11fb26ea1c26674b91ff644b4a692c">  468</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a> message_type = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233">msg_type::block_1d</a>;</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#ad30f5d580eb1ece70eb1a8af70354c97">  469</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag = <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>;</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span> </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_x = tile_desc::tile_size_x;</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_y = tile_desc::tile_size_y;</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_x = tile_desc::block_size_x;</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_y = tile_desc::block_size_y;</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#ad6a804058950bee5a69ed03f6fb27fcc">dtype</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a5394acfd6601691eab7e9fd9791b69e3">tile_desc</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233">msg_type::block_1d</a>,</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span> </div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a3c5d7dc55b3355aa111c47c294daa362">  480</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_bytes</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>            = tile_size_x * tile_size_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#ad6a804058950bee5a69ed03f6fb27fcc">dtype</a>);</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a0f46656f47099d7e931c3b9fd2087b16">  482</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_bytes</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>            = block_size_x * block_size_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#ad6a804058950bee5a69ed03f6fb27fcc">dtype</a>);</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a2a48e1cb90d25ea9c25984276c785114">  484</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t bytes_per_row = block_size_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#ad6a804058950bee5a69ed03f6fb27fcc">dtype</a>);</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a469371f7e0f85af96d3b9772af600c60">  485</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a469371f7e0f85af96d3b9772af600c60">mem_dtype</a> = <span class="keyword">typename</span> std::conditional&lt;</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>            (bytes_per_row % <span class="keyword">sizeof</span>(uint64_t) == 0), uint64_t,</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>            <span class="keyword">typename</span> std::conditional&lt;(bytes_per_row % <span class="keyword">sizeof</span>(uint32_t) == 0),</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>                    uint32_t, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#ad6a804058950bee5a69ed03f6fb27fcc">dtype</a>&gt;::type&gt;::type;</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#af0deb524d2a55d748923d8c67b5673b1">  489</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t scale_factor = <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a469371f7e0f85af96d3b9772af600c60">mem_dtype</a>) / <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#ad6a804058950bee5a69ed03f6fb27fcc">dtype</a>);</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span> </div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#af38460a6d93657d074904bd4f6bf41c9">  491</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#af38460a6d93657d074904bd4f6bf41c9">address</a>;</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#acf1c49b9f622a9b2182e73adb03ede84">  492</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#acf1c49b9f622a9b2182e73adb03ede84">base_addr</a>;</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a2c33bedc0377c1583d22791daa4372dd">  493</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a2c33bedc0377c1583d22791daa4372dd">base_offset</a>;</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#ab2d83188e87c59caf57375c8f6d9e728">  494</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#ab2d83188e87c59caf57375c8f6d9e728">pitch_in_bytes</a>;</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#ac240f9251ef5d2d7239871edfc6a634e">  495</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#ac240f9251ef5d2d7239871edfc6a634e">mem_payload_t</a>(</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype, memory_layout, memory_space&gt;</a> &amp;mem_tdesc) {</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>        pitch_in_bytes = mem_tdesc.shape.stride * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#ad6a804058950bee5a69ed03f6fb27fcc">dtype</a>);</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>        uint32_t offset_x = mem_tdesc.coord.x;</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>        uint32_t offset_y = mem_tdesc.coord.y;</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>        base_offset = offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#ad6a804058950bee5a69ed03f6fb27fcc">dtype</a>);</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>        base_addr = mem_tdesc.base.base;</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>        address = base_addr + base_offset;</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>    }</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a0abea611686bbb12ed7580a19a9aa6b7">  504</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a0abea611686bbb12ed7580a19a9aa6b7">mem_payload_t</a>(uint32_t base, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>        uint32_t offset_x = surface_offset_x;</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>        uint32_t offset_y = surface_offset_y;</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#ad6a804058950bee5a69ed03f6fb27fcc">dtype</a>);</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>        base_offset = offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#ad6a804058950bee5a69ed03f6fb27fcc">dtype</a>);</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>        address = base + base_offset;</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>        base_addr = base;</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>    }</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span> </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a1cb7d9907d5ebca1392ec60cf89313d6">  514</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a1cb7d9907d5ebca1392ec60cf89313d6">init</a>(</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype, memory_layout, memory_space&gt;</a> &amp;mem_tdesc) {</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>        pitch_in_bytes = mem_tdesc.shape.stride * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#ad6a804058950bee5a69ed03f6fb27fcc">dtype</a>);</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>        uint32_t offset_x = mem_tdesc.coord.x;</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>        uint32_t offset_y = mem_tdesc.coord.y;</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>        base_offset = offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#ad6a804058950bee5a69ed03f6fb27fcc">dtype</a>);</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>        base_addr = mem_tdesc.base.base;</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>        address = base_addr + base_offset;</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>    }</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span> </div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a28693e415b7637ba11cb49f26258fd45">  524</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a28693e415b7637ba11cb49f26258fd45">init</a>(uint32_t base, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>        uint32_t offset_x = surface_offset_x;</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>        uint32_t offset_y = surface_offset_y;</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#ad6a804058950bee5a69ed03f6fb27fcc">dtype</a>);</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>        base_offset = offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#ad6a804058950bee5a69ed03f6fb27fcc">dtype</a>);</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>        address = base + base_offset;</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>        base_addr = base;</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>    }</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span> </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a3a2ab397c06884c535ec8c220bdf1997">  534</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a3a2ab397c06884c535ec8c220bdf1997">mem_payload_t</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>        this-&gt;base_addr = rhs.base_addr;</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>        this-&gt;address = rhs.address;</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>        this-&gt;base_offset = rhs.base_offset;</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>    }</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span> </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a7d02965b722d91ee84a208202081f3bc">  541</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a7d02965b722d91ee84a208202081f3bc">mem_payload_t</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a06a345aac83e0956d2fbcc2085866922">  542</a></span>    <span class="keyword">inline</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;<a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a06a345aac83e0956d2fbcc2085866922">operator=</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>        this-&gt;base_addr = rhs.base_addr;</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>        this-&gt;address = rhs.address;</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>        this-&gt;base_offset = rhs.base_offset;</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>        <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>    }</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span> </div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>    <span class="keyword">template</span> &lt;tdesc_update_dir update_dir = tdesc_update_dir::x_dir&gt;</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a80e9acf7c632b89148294937ef02670f">  551</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a80e9acf7c632b89148294937ef02670f">update_tdesc</a>(<span class="keywordtype">int</span> offset) {</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (update_dir == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">tdesc_update_dir::x_dir</a>) {</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>            base_offset += offset * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#ad6a804058950bee5a69ed03f6fb27fcc">dtype</a>);</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>            base_offset += offset * pitch_in_bytes;</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>        }</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>    }</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>};</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span> </div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_, <span class="keyword">typename</span> tile_desc_&gt;</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html">  566</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;dtype_, tile_desc_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a>::<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">scatter</a>,</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>        <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt; {</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a9d23a5332e6b8106cecce95075a10e22">  568</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a9d23a5332e6b8106cecce95075a10e22">dtype</a> = dtype_;</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#ad58567923dcdbd54c10766acd836d2c9">  569</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#ad58567923dcdbd54c10766acd836d2c9">tile_desc</a> = tile_desc_;</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a66ac59cb4cc6d43c3965e0f27af1ebde">  570</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> memory_space = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>;</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a4cefcbf1f14655922a2fab8da6051ea6">  571</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> memory_layout = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>;</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a35117437a8725678ad1610607ec707fa">  572</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a> message_type = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>;</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a2903bd08ad5d07da46736c8ae397898a">  573</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag = <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>;</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span> </div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_x = tile_desc::tile_size_x;</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_y = tile_desc::tile_size_y;</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_x = tile_desc::block_size_x;</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_y = tile_desc::block_size_y;</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a9d23a5332e6b8106cecce95075a10e22">dtype</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#ad58567923dcdbd54c10766acd836d2c9">tile_desc</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>,</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span> </div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a93f2b06bac15fe6f5a4c2a63e4bca2dc">  584</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_bytes</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>            = tile_size_x * tile_size_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a9d23a5332e6b8106cecce95075a10e22">dtype</a>);</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#aadc8a0b86fc2e60cb55b1b6d003b61de">  586</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_bytes</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>            = block_size_x * block_size_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a9d23a5332e6b8106cecce95075a10e22">dtype</a>);</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#afa9436cfc05b50af7bc96080292239f4">  588</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#afa9436cfc05b50af7bc96080292239f4">mem_dtype</a> = <span class="keyword">typename</span> std::conditional&lt;</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>            (block_bytes % (16 * <span class="keyword">sizeof</span>(uint64_t)) == 0), uint64_t,</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>            <span class="keyword">typename</span> std::conditional&lt;(block_bytes % (16 * <span class="keyword">sizeof</span>(uint32_t))</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>                                              == 0),</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>                    uint32_t, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a9d23a5332e6b8106cecce95075a10e22">dtype</a>&gt;::type&gt;::type;</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>    <span class="comment">// we can use simd16 or simd32</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#ad010cc5861f76e6470898b85f0f1d36d">  594</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t min_bytes = 16 * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#afa9436cfc05b50af7bc96080292239f4">mem_dtype</a>);</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#af957cc6eaebae823f1eb17470f1c0941">  595</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t max_bytes = 32 * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#afa9436cfc05b50af7bc96080292239f4">mem_dtype</a>);</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span> </div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a1ce80a6ff766bc5623cfaf0492a8d32d">  597</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>            = ((tile_bytes % max_bytes) == 0 &amp;&amp; (block_bytes % max_bytes) == 0)</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>            ? 32</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>            : 16;</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a9abaf38836a030e4ecd7d976aab6c1e3">  601</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel_x</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>            = block_size_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a9d23a5332e6b8106cecce95075a10e22">dtype</a>) / <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#afa9436cfc05b50af7bc96080292239f4">mem_dtype</a>);</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#af456c151a841be2b9e924907412d1700">  603</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel_y = num_channel / num_channel_x;</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#aaf91e6158e42637d46f99e39ad7b7a3d">  604</a></span>    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#aaf91e6158e42637d46f99e39ad7b7a3d">address</a>;</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a97a36689b8af1d70f26e00e062ed5ce6">  605</a></span>    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a97a36689b8af1d70f26e00e062ed5ce6">base_address</a>;</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#aa3d99c3e4bf0671895ac524e0dd1410e">  606</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#aa3d99c3e4bf0671895ac524e0dd1410e">pitch_in_bytes</a>;</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#aa8e3710bf924c530da2dd86b8c0bb2ae">  607</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#aa8e3710bf924c530da2dd86b8c0bb2ae">wg_width_in_bytes</a>;</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#adad9fc7596dc2b10ed9420230d23646e">  608</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#adad9fc7596dc2b10ed9420230d23646e">wg_height_in_elems</a>;</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span> </div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a1e63a9da8b8229d5548fbfd99ef36824">  610</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a1e63a9da8b8229d5548fbfd99ef36824">mem_payload_t</a>(</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype, memory_layout, memory_space&gt;</a> &amp;mem_tdesc) {</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>        <a class="code hl_typedef" href="group__xetla__util__tensor__load__store.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc = mem_tdesc.get_tdesc();</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>        pitch_in_bytes = base_tdesc[4];</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>        wg_width_in_bytes = base_tdesc[2];</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>        wg_height_in_elems = base_tdesc[3];</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>        uint32_t offset_x = base_tdesc[5];</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>        uint32_t offset_y = base_tdesc[6];</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>        uint32_t start_address = base_tdesc[0];</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>        start_address += offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a9d23a5332e6b8106cecce95075a10e22">dtype</a>);</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>        base_address = start_address</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>                + (channel_index % num_channel_x) * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#afa9436cfc05b50af7bc96080292239f4">mem_dtype</a>)</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>                + (channel_index / num_channel_x) * pitch_in_bytes;</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>        address = base_address;</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>    }</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span> </div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#ae435a1efe1efd0459dfd39918cac56e3">  628</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#ae435a1efe1efd0459dfd39918cac56e3">mem_payload_t</a>(uint32_t base, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a9d23a5332e6b8106cecce95075a10e22">dtype</a>);</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>        wg_width_in_bytes = surface_width * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a9d23a5332e6b8106cecce95075a10e22">dtype</a>);</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>        wg_height_in_elems = surface_height;</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>        uint32_t offset_x = surface_offset_x;</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>        uint32_t offset_y = surface_offset_y;</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>        uint32_t start_address = base;</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>        start_address += offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a9d23a5332e6b8106cecce95075a10e22">dtype</a>);</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>        base_address = start_address</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>                + (channel_index % num_channel_x) * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#afa9436cfc05b50af7bc96080292239f4">mem_dtype</a>)</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>                + (channel_index / num_channel_x) * pitch_in_bytes;</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>        address = base_address;</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>    }</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span> </div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a1b862e824494f8b5b96f97eeb94a221d">  645</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a1b862e824494f8b5b96f97eeb94a221d">init</a>(uint32_t base, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a9d23a5332e6b8106cecce95075a10e22">dtype</a>);</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>        wg_width_in_bytes = surface_width * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a9d23a5332e6b8106cecce95075a10e22">dtype</a>);</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>        wg_height_in_elems = surface_height;</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>        uint32_t offset_x = surface_offset_x;</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>        uint32_t offset_y = surface_offset_y;</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>        uint32_t start_address = base;</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>        start_address += offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a9d23a5332e6b8106cecce95075a10e22">dtype</a>);</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>        base_address = start_address</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>                + (channel_index % num_channel_x) * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#afa9436cfc05b50af7bc96080292239f4">mem_dtype</a>)</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>                + (channel_index / num_channel_x) * pitch_in_bytes;</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>        address = base_address;</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>    }</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span> </div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a4df91165f0df15ca6b88fcd2b29253a2">  662</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a4df91165f0df15ca6b88fcd2b29253a2">init</a>(</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype, memory_layout, memory_space&gt;</a> &amp;mem_tdesc) {</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>        <a class="code hl_typedef" href="group__xetla__util__tensor__load__store.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc = mem_tdesc.get_tdesc();</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>        pitch_in_bytes = base_tdesc[4];</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>        wg_width_in_bytes = base_tdesc[2];</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>        wg_height_in_elems = base_tdesc[3];</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>        uint32_t offset_x = base_tdesc[5];</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>        uint32_t offset_y = base_tdesc[6];</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>        uint32_t start_address = base_tdesc[0];</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>        start_address += offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a9d23a5332e6b8106cecce95075a10e22">dtype</a>);</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>        base_address = start_address</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>                + (channel_index % num_channel_x) * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#afa9436cfc05b50af7bc96080292239f4">mem_dtype</a>)</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>                + (channel_index / num_channel_x) * pitch_in_bytes;</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>        address = base_address;</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>    }</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span> </div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a2d2ca82dfe5e428330a4ccafc5ea1962">  680</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a2d2ca82dfe5e428330a4ccafc5ea1962">mem_payload_t</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>        this-&gt;address = rhs.address;</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>        this-&gt;base_address = rhs.base_address;</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>        this-&gt;wg_width_in_bytes = rhs.wg_width_in_bytes;</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>        this-&gt;wg_height_in_elems = rhs.wg_height_in_elems;</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>    }</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span> </div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#aea01d7bab1a92c03ea92240e2d507583">  688</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#aea01d7bab1a92c03ea92240e2d507583">mem_payload_t</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a2f222de5db4ee98b92e7a20589899bb6">  689</a></span>    <span class="keyword">inline</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;<a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a2f222de5db4ee98b92e7a20589899bb6">operator=</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>        this-&gt;address = rhs.address;</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>        this-&gt;base_address = rhs.base_address;</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>        this-&gt;wg_width_in_bytes = rhs.wg_width_in_bytes;</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>        this-&gt;wg_height_in_elems = rhs.wg_height_in_elems;</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>        <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>    }</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span> </div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>    <span class="keyword">template</span> &lt;tdesc_update_dir update_dir = tdesc_update_dir::x_dir&gt;</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a5a244601f67d02315a796833f7dee176">  699</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a5a244601f67d02315a796833f7dee176">update_tdesc</a>(<span class="keywordtype">int</span> offset) {</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (update_dir == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">tdesc_update_dir::x_dir</a>) {</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>            address = address + offset * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a9d23a5332e6b8106cecce95075a10e22">dtype</a>);</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>            address = address + offset * pitch_in_bytes;</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>        }</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>    }</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>};</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span> </div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_, uint32_t tile_size_x_, uint32_t tile_size_y_,</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>        uint32_t block_size_x_, uint32_t block_size_y_&gt;</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html">  716</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;dtype_,</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt;tile_size_x_, tile_size_y_, block_size_x_, block_size_y_,</div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>                <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aa">reg_layout</a>::<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">vnni_tiled_col_major</a>&gt;,</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>        <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>,</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>        <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt; {</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ab79dc03a89f823ba0ab1bebab5d8f285">  721</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ab79dc03a89f823ba0ab1bebab5d8f285">dtype</a> = dtype_;</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a8e3d1d4857ce95c897fb8d1aac7f9abc">  722</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt;tile_size_x_, tile_size_y_, block_size_x_,</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>            block_size_y_, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a>&gt;;</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a4d515dfbc0bfdac2e3543ce49a9cec78">  724</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> memory_space = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>;</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a0374c869054952e72bf7fca916f341b0">  725</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> memory_layout = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>;</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a4b52426d678876778a57851a519daab2">  726</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a> message_type = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>;</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a8a0cfa62537e7f46cef84464f57680ac">  727</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag = <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>;</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span> </div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_x = tile_desc::tile_size_x;</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_y = tile_desc::tile_size_y;</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_x = tile_desc::block_size_x;</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_y = tile_desc::block_size_y;</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ab79dc03a89f823ba0ab1bebab5d8f285">dtype</a>, <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>,</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span> </div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a8ccdf6d8d78966b36798012ca4bcf345">  738</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_bytes</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>            = tile_size_x * tile_size_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ab79dc03a89f823ba0ab1bebab5d8f285">dtype</a>);</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#afdc9f761b2cf61cfaefecbcbdbecaf7d">  740</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_bytes</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>            = block_size_x * block_size_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ab79dc03a89f823ba0ab1bebab5d8f285">dtype</a>);</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ad8c08dd9ddd2c0481f6a78c11f3ab6db">  742</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ad8c08dd9ddd2c0481f6a78c11f3ab6db">store_dtype</a> = uint32_t;</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a092cbf80b5690415071098d718e64f0f">  743</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t vnni_scale_factor</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>            = <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ad8c08dd9ddd2c0481f6a78c11f3ab6db">store_dtype</a>) / <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ab79dc03a89f823ba0ab1bebab5d8f285">dtype</a>);</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a2ddd9db7bdbf69d17b78e07099ae13c3">  745</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t is_simd16_vec</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>            = (block_size_x == 16) &amp;&amp; ((tile_size_y &amp; (tile_size_y - 1)) == 0);</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#afcb32e60b14c20353ec0aeaece29d6e5">  747</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_vector_size = is_simd16_vec</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>            ? <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd.html">detail::gcd</a>&lt;tile_size_y / vnni_scale_factor, 8&gt;::value</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>            : 1;</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span> </div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#af4f422235fbfffdaff22e470baaaf6c0">  751</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t min_store_bytes = 16 * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ad8c08dd9ddd2c0481f6a78c11f3ab6db">store_dtype</a>);</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ae80a6164d08febb3be60052dde941b2a">  752</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t max_store_bytes = 32 * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ad8c08dd9ddd2c0481f6a78c11f3ab6db">store_dtype</a>);</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a321b20559da082378a713b3d30f49fdb">  753</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel = is_simd16_vec</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>            ? 16</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>            : (((tile_bytes % max_store_bytes) == 0</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>                       &amp;&amp; (block_bytes % max_store_bytes) == 0)</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>                            ? 32</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>                            : 16);</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ae68f8d420fae240db9df6d58211ed67d">  759</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel_x = block_size_x;</div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ab5e9e5432bbd598f191cf575bc5e051e">  760</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel_y</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>            = is_simd16_vec ? 1 : num_channel / num_channel_x;</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ae58c48780cd1bbf02340d2b6e519f451">  762</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t store_elems = num_channel_y * num_vector_size</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>            * vnni_scale_factor * block_size_x;</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#afd3bc230e2f4ff86c73697865d61ef50">  764</a></span>    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#afd3bc230e2f4ff86c73697865d61ef50">address</a>;</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#afbbb2ddc0e3aa30f72b524251d7944ae">  765</a></span>    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#afbbb2ddc0e3aa30f72b524251d7944ae">base_address</a>;</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a95c884a63524c12ba794a40c6c4fba23">  766</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a95c884a63524c12ba794a40c6c4fba23">pitch_in_bytes</a>;</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a948d2dca2cbdb6e13793ee58601855ad">  767</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a948d2dca2cbdb6e13793ee58601855ad">cyclic_count</a>;</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a5bc75812f3b04d4164732fed2af3c987">  768</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a5bc75812f3b04d4164732fed2af3c987">wg_width_in_bytes</a>;</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#aa569d42738d8e6e44900dce44c5d7264">  769</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#aa569d42738d8e6e44900dce44c5d7264">wg_height_in_elems</a>;</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a9be14374585e40ca02655bcb84436ccb">  770</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a9be14374585e40ca02655bcb84436ccb">mem_payload_t</a>(</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype, memory_layout, memory_space&gt;</a> mem_tdesc) {</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>        <a class="code hl_typedef" href="group__xetla__util__tensor__load__store.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc = mem_tdesc.get_tdesc();</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>        cyclic_count = 0;</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>        pitch_in_bytes = base_tdesc[4];</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>        wg_width_in_bytes = base_tdesc[2];</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>        wg_height_in_elems = base_tdesc[3];</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>        uint32_t offset_x = base_tdesc[5];</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>        uint32_t offset_y = base_tdesc[6];</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>        uint32_t start_address = base_tdesc[0];</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>        start_address += offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ab79dc03a89f823ba0ab1bebab5d8f285">dtype</a>);</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>        base_address = start_address</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>                + (channel_index % num_channel_x) * pitch_in_bytes</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>                + (channel_index / num_channel_x) * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ad8c08dd9ddd2c0481f6a78c11f3ab6db">store_dtype</a>);</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span> </div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>        address = base_address;</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>    }</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span> </div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ac0d9def687bda44336d181c37712b1f5">  790</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ac0d9def687bda44336d181c37712b1f5">mem_payload_t</a>(uint32_t base, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ab79dc03a89f823ba0ab1bebab5d8f285">dtype</a>);</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>        wg_width_in_bytes = surface_width * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ab79dc03a89f823ba0ab1bebab5d8f285">dtype</a>);</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>        wg_height_in_elems = surface_height;</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>        uint32_t offset_x = surface_offset_x;</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>        uint32_t offset_y = surface_offset_y;</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>        uint32_t start_address = base;</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>        start_address += offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ab79dc03a89f823ba0ab1bebab5d8f285">dtype</a>);</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>        base_address = start_address</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>                + ((channel_index % num_channel_x) * pitch_in_bytes</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>                        + (channel_index / num_channel_x)</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>                                * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ad8c08dd9ddd2c0481f6a78c11f3ab6db">store_dtype</a>));</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span> </div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>        address = base_address;</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>        cyclic_count = 0;</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>    }</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span> </div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a4396833632f7d0e0102ac613ab6499e4">  810</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a4396833632f7d0e0102ac613ab6499e4">init</a>(uint32_t base, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ab79dc03a89f823ba0ab1bebab5d8f285">dtype</a>);</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>        wg_width_in_bytes = surface_width * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ab79dc03a89f823ba0ab1bebab5d8f285">dtype</a>);</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>        wg_height_in_elems = surface_height;</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>        uint32_t offset_x = surface_offset_x;</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>        uint32_t offset_y = surface_offset_y;</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>        uint32_t start_address = base;</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>        start_address += offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ab79dc03a89f823ba0ab1bebab5d8f285">dtype</a>);</div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>        base_address = start_address</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>                + ((channel_index % num_channel_x) * pitch_in_bytes</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>                        + (channel_index / num_channel_x)</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>                                * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ad8c08dd9ddd2c0481f6a78c11f3ab6db">store_dtype</a>));</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span> </div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>        address = base_address;</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>        cyclic_count = 0;</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>    }</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span> </div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#af5ad9daade4767fd792cc05a6e39e444">  830</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#af5ad9daade4767fd792cc05a6e39e444">init</a>(</div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype, memory_layout, memory_space&gt;</a> mem_tdesc) {</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>        <a class="code hl_typedef" href="group__xetla__util__tensor__load__store.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc = mem_tdesc.get_tdesc();</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>        cyclic_count = 0;</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>        pitch_in_bytes = base_tdesc[4];</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>        wg_width_in_bytes = base_tdesc[2];</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>        wg_height_in_elems = base_tdesc[3];</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>        uint32_t offset_x = base_tdesc[5];</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>        uint32_t offset_y = base_tdesc[6];</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>        uint32_t start_address = base_tdesc[0];</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>        start_address += offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ab79dc03a89f823ba0ab1bebab5d8f285">dtype</a>);</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>        base_address = start_address</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>                + (channel_index % num_channel_x) * pitch_in_bytes</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>                + (channel_index / num_channel_x) * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ad8c08dd9ddd2c0481f6a78c11f3ab6db">store_dtype</a>);</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span> </div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>        address = base_address;</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>    }</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span> </div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a0fa1bac824637e1f15b1fd5e5683172b">  850</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a0fa1bac824637e1f15b1fd5e5683172b">mem_payload_t</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>        this-&gt;address = rhs.address;</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>        this-&gt;base_address = rhs.base_address;</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>        this-&gt;cyclic_count = 0;</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>        this-&gt;wg_width_in_bytes = rhs.wg_width_in_bytes;</div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span>        this-&gt;wg_height_in_elems = rhs.wg_height_in_elems;</div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>    }</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span> </div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a67c43dc9165217533a8c3a2ec7aa579b">  859</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a67c43dc9165217533a8c3a2ec7aa579b">mem_payload_t</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#abd37e6867b46de122cc7a2835791ee7d">  860</a></span>    <span class="keyword">inline</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;<a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#abd37e6867b46de122cc7a2835791ee7d">operator=</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>        this-&gt;address = rhs.address;</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>        this-&gt;base_address = rhs.base_address;</div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>        this-&gt;cyclic_count = 0;</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>        this-&gt;wg_width_in_bytes = rhs.wg_width_in_bytes;</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>        this-&gt;wg_height_in_elems = rhs.wg_height_in_elems;</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>        <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>    }</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span> </div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>    <span class="keyword">template</span> &lt;tdesc_update_dir update_dir = tdesc_update_dir::x_dir&gt;</div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a97beaa9320ba6b1abd92fba18d7a1d70">  871</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a97beaa9320ba6b1abd92fba18d7a1d70">update_tdesc</a>(<span class="keywordtype">int</span> offset) {</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (update_dir == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">tdesc_update_dir::x_dir</a>) {</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>            address = address + offset * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ab79dc03a89f823ba0ab1bebab5d8f285">dtype</a>);</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>            address = address + offset * pitch_in_bytes;</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>        }</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>    }</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>};</div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span> </div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_, uint32_t tile_size_x_, uint32_t tile_size_y_,</div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>        uint32_t block_size_x_, uint32_t block_size_y_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_,</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>        uint32_t cooperative_num_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aa">reg_layout</a> reg_layout_&gt;</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html">  889</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">prefetch_payload_t</a>&lt;dtype_,</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt;tile_size_x_, tile_size_y_, block_size_x_, block_size_y_,</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>                reg_layout_&gt;,</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>        mem_layout_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>::<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">global</a>, cooperative_num_, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt; {</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#ad96de8d8688e97ea3cabee730a2abbfe">  893</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#ad96de8d8688e97ea3cabee730a2abbfe">dtype</a> = dtype_;</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#a2c25c3fa5f23c73275fe483c5771f1aa">  894</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt;tile_size_x_, tile_size_y_, block_size_x_,</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>            block_size_y_, reg_layout_&gt;;</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#a08c779edaab355b3b85b92582380dda4">  896</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> memory_space = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>;</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#aa9b98374f583cf4ea959832ddeca0961">  897</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> memory_layout = mem_layout_;</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#a6e947fa7f51f479e6c6bbb0a4578ca81">  898</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag = <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>;</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span> </div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_x = tile_desc::tile_size_x;</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_y = tile_desc::tile_size_y;</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> is_col_major = mem_layout_ == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a>;</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t mem_tile_size_w</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>            = is_col_major ? tile_size_y : tile_size_x;</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t mem_tile_size_h</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>            = is_col_major ? tile_size_x : tile_size_y;</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1arch__attr__t.html">arch_attr</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1arch__attr__t.html">arch_attr_t&lt;gpu_arch::Xe&gt;</a>;</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1load__store__attr__t.html">load_store_attr</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1load__store__attr__t.html">arch_attr::load_store_attr</a>;</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> int32_t max_block_size_w</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>            = load_store_attr::max_load_width_in_bytes / <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#ad96de8d8688e97ea3cabee730a2abbfe">dtype</a>)</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>                    &gt; mem_tile_size_w</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>            ? mem_tile_size_w</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>            : load_store_attr::max_load_width_in_bytes / <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#ad96de8d8688e97ea3cabee730a2abbfe">dtype</a>);</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> int32_t max_block_size_h</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>            = load_store_attr::max_load_height_in_elem;</div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t max_num_block_w</div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>            = (mem_tile_size_w + max_block_size_w - 1) / max_block_size_w;</div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span> </div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t cooperative_num = cooperative_num_;</div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t coop_num_w</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd.html">detail::gcd&lt;cooperative_num, max_num_block_w&gt;::value</a>;</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t coop_num_h = cooperative_num / coop_num_w;</div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>    <span class="comment">// for x direction, we are fine with oob access, since it&#39;s still in the same CL</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_w</div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>            = max_block_size_w * max_num_block_w / coop_num_w;</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> int32_t num_block_w = max_num_block_w / coop_num_w;</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>    <span class="comment">// todo: currently we don&#39;t have the oob check for y direction</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_h</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>            = (mem_tile_size_h + coop_num_h - 1) / coop_num_h;</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> int32_t num_block_h</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>            = (tile_size_h + max_block_size_h - 1) / max_block_size_h;</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">this_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">prefetch_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#ad96de8d8688e97ea3cabee730a2abbfe">dtype</a>, <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc</a>, mem_layout_,</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, cooperative_num_, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span> </div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#a22fe98dfc6be2a15685f94bd5f38e2f9">  937</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> int32_t num_tdesc = num_block_w * num_block_h;</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#ab50050b1cc6223b62d2d37943578e580">  938</a></span>    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_tdesc * 16&gt;</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#ab50050b1cc6223b62d2d37943578e580">tdesc_prefetch</a>;</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span> </div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#a6972d1f1cad10932f31ddff6beb94981">  940</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#a6972d1f1cad10932f31ddff6beb94981">prefetch_payload_t</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>        this-&gt;tdesc_prefetch = rhs.tdesc_prefetch;</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>    }</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span> </div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#a58dc6ae8b65c3cd3758741df1803c71e">  944</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#a58dc6ae8b65c3cd3758741df1803c71e">prefetch_payload_t</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span> </div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#ac4d1d162c09253ff2087738290023f42">  946</a></span>    <span class="keyword">inline</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">this_payload_t</a> &amp;<a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#ac4d1d162c09253ff2087738290023f42">operator=</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>        this-&gt;tdesc_prefetch = rhs.tdesc_prefetch;</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>        <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>    }</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span> </div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#a5d357f13ea7e0b56c9205e3f68b717f7">  951</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#a5d357f13ea7e0b56c9205e3f68b717f7">prefetch_payload_t</a>(</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype, mem_layout_, mem_space::global&gt;</a> &amp;mem_desc,</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>            uint32_t coop_id = 0) {</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>        <a class="code hl_typedef" href="group__xetla__util__tensor__load__store.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc = mem_desc.get_tdesc();</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>        uint32_t coop_id_x = coop_id % coop_num_w;</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>        uint32_t coop_id_y = coop_id / coop_num_w;</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>        <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#gaa762b4f5a5a2b2ee9accee5b0af3e40c">xetla_update_tdesc_offsetx</a>(</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>                base_tdesc.xetla_format&lt;uint32_t&gt;(), coop_id_x * tile_size_w);</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>        <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#gae779bb3a3626f9c8e36dbc330e269c39">xetla_update_tdesc_offsety</a>(</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>                base_tdesc.xetla_format&lt;uint32_t&gt;(), coop_id_y * tile_size_h);</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>        prepare_tdesc(base_tdesc);</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>    }</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span> </div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#a81d3f17b48b462aa6ea24a94517b7470">  964</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#a81d3f17b48b462aa6ea24a94517b7470">prefetch_payload_t</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#ad96de8d8688e97ea3cabee730a2abbfe">dtype</a> *p, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y,</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>            uint32_t coop_id = 0) {</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>        uint32_t coop_id_x = coop_id % coop_num_w;</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>        uint32_t coop_id_y = coop_id / coop_num_w;</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>        <a class="code hl_typedef" href="group__xetla__util__tensor__load__store.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc;</div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>        <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#ga39afcb7e7028fa94d45b3cedc3e1a2b3">xetla_fill_tdesc</a>(base_tdesc.xetla_format&lt;uint32_t&gt;(), p, surface_width,</div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>                surface_height, surface_pitch,</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span>                surface_offset_x + coop_id_x * tile_size_w,</div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span>                surface_offset_y + coop_id_y * tile_size_h);</div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span>        prepare_tdesc(base_tdesc);</div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>    }</div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>    <span class="comment">// Be aware of the risks: Rule of three (copy constructor, copy assignment, destructor)</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>    <span class="comment">// Please check if you need to add self-define destructor</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span>    <span class="comment">// ~prefetch_payload_t(){}</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span> </div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>    <span class="keyword">template</span> &lt;tdesc_update_dir update_dir = tdesc_update_dir::x_dir&gt;</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#ab96ea09a187105f93ba00307f7c56e12">  981</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#ab96ea09a187105f93ba00307f7c56e12">update_tdesc</a>(<span class="keywordtype">int</span> offset) {</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>        <span class="keyword">auto</span> tdesc_2d = tdesc_prefetch.xetla_format&lt;uint32_t, num_tdesc, 16&gt;();</div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (update_dir == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">tdesc_update_dir::x_dir</a>) {</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; num_tdesc; i++) {</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>                <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#gaa762b4f5a5a2b2ee9accee5b0af3e40c">xetla_update_tdesc_offsetx</a>(tdesc_2d.row(i), offset);</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>            }</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; num_tdesc; i++) {</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>                <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#gae779bb3a3626f9c8e36dbc330e269c39">xetla_update_tdesc_offsety</a>(tdesc_2d.row(i), offset);</div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>            }</div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>        }</div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>    }</div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span> </div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> prepare_tdesc(<a class="code hl_typedef" href="group__xetla__util__tensor__load__store.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc) {</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>        <span class="keyword">auto</span> tdesc_2d = tdesc_prefetch.xetla_format&lt;uint32_t, num_tdesc, 16&gt;();</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>        uint32_t base_offset_y = 0;</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; tile_size_h / max_block_size_h; i++) {</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span>            <span class="keyword">auto</span> tdesc_row_2d = tdesc_2d.xetla_select&lt;num_block_w, 1, 16, 1&gt;(</div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>                    i * num_block_w, 0);</div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>            prepare_tile_desc_core&lt;num_block_w, max_block_size_w,</div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>                    max_block_size_h&gt;(tdesc_row_2d, base_tdesc, base_offset_y);</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>            base_offset_y += max_block_size_h;</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>        }</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> ((tile_size_h % max_block_size_h) != 0) {</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>            <span class="keyword">constexpr</span> <span class="keywordtype">int</span> i = tile_size_h / max_block_size_h;</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>            <span class="keyword">auto</span> tdesc_row_2d = tdesc_2d.xetla_select&lt;num_block_w, 1, 16, 1&gt;(</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>                    i * num_block_w, 0);</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>            <span class="keyword">constexpr</span> uint32_t remain_size_y = tile_size_h % max_block_size_h;</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>            prepare_tile_desc_core&lt;num_block_w, max_block_size_w,</div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>                    remain_size_y&gt;(tdesc_row_2d, base_tdesc, base_offset_y);</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>        }</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>    }</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span> </div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>    <span class="keyword">template</span> &lt;<span class="keywordtype">int</span>32_t num_tdesc, u<span class="keywordtype">int</span>32_t size_x, u<span class="keywordtype">int</span>32_t size_y&gt;</div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keyword">static</span> <span class="keywordtype">void</span> prepare_tile_desc_core(</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>            xetla_matrix_ref&lt;uint32_t, num_tdesc, 16&gt; <a class="code hl_define" href="group__xetla__core__base__types.html#ga126a6fcae520c421efd2419512e9bf70">__REF__</a> tdesc_2d,</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>            <a class="code hl_typedef" href="group__xetla__util__tensor__load__store.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc, uint32_t base_offset_y) {</div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>        uint32_t base_offset_x = 0;</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> j = 0; j &lt; num_tdesc; j++) {</div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>            tdesc_2d.row(j) = base_tdesc;</div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span> </div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>            <span class="keyword">constexpr</span> uint32_t block_widthx_widthy_arrlen</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>                    = (size_x - 1) | ((size_y - 1) &lt;&lt; 8);</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>            <a class="code hl_function" href="namespacegpu_1_1xetla_1_1detail.html#ab24065f86723df30dcb8cc91f274665c">gpu::xetla::detail::xetla_set_block_widthx_widthy_arrlen</a>(</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>                    tdesc_2d.row(j), block_widthx_widthy_arrlen);</div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span> </div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>            <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#gaa762b4f5a5a2b2ee9accee5b0af3e40c">xetla_update_tdesc_offsetx</a>(tdesc_2d.row(j), base_offset_x);</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>            <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#gae779bb3a3626f9c8e36dbc330e269c39">xetla_update_tdesc_offsety</a>(tdesc_2d.row(j), base_offset_y);</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>            base_offset_x += size_x;</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>        }</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>    }</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>};</div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span> </div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_, uint32_t tile_size_x_, uint32_t block_size_x_,</div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>        <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t cooperative_num_,</div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>        <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aa">reg_layout</a> reg_layout_&gt;</div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html"> 1048</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">prefetch_payload_t</a>&lt;dtype_,</div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt;tile_size_x_, 1, block_size_x_, 1, reg_layout_&gt;,</div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>        mem_layout_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>::<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">global</a>, cooperative_num_, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt; {</div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#a0557d33b96bfc096d25157a29f9007d3"> 1051</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#a0557d33b96bfc096d25157a29f9007d3">dtype</a> = dtype_;</div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span>    <span class="comment">// CL aligned, so we can use uint64_t</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#a162659e00d77ac4963d3ac04cfb56192"> 1053</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#a162659e00d77ac4963d3ac04cfb56192">prefetch_dtype</a> = uint64_t;</div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#aec0f822f09c5f2b9cdb1e5b70f415b58"> 1054</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc</a></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t&lt;tile_size_x_, 1, block_size_x_, 1, reg_layout_&gt;</a>;</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#a87fed39121feaf851d9bbc6156a9cbd9"> 1056</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> memory_space = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>;</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#a969b26716916e68a9f97b98f81859173"> 1057</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> memory_layout = mem_layout_;</div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#aa805c3391081745fa3c1fed795251d24"> 1058</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag = <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>;</div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span> </div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>    <span class="comment">// Fetches the entire CL.</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t cacheline_elems = 64 / <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#a0557d33b96bfc096d25157a29f9007d3">dtype</a>);</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t mem_block_nums</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>            = (tile_desc::tile_size_x + cacheline_elems - 1) / cacheline_elems;</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t cooperative_num = cooperative_num_;</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span> </div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>    <span class="comment">// For mem_tile_nums &lt; cooperative_num cases, mem_tile_size_x will be CL length</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>    <span class="comment">// which might lead to illegal read.</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>    <span class="comment">// there are cooperative_num threads to prefetch mem_block_nums</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span>    <span class="comment">// each thread will prefetch mem_tile_size_x elements</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t mem_tile_size_x = mem_block_nums &gt; cooperative_num</div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>            ? (mem_block_nums + cooperative_num - 1)</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>                    / cooperative_num *cacheline_elems</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span>            : 0;</div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">this_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">prefetch_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#a0557d33b96bfc096d25157a29f9007d3">dtype</a>, <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc</a>, mem_layout_,</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, cooperative_num_, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span> </div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>    <span class="comment">// Fixed prefetch_dtype, close this assertion</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>    <span class="comment">// static_assert(sizeof(prefetch_dtype) &gt;= 4,</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span>    <span class="comment">//         &quot;prefetch dtype size should at least DW aligned&quot;);</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span> </div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#a8a9a575fd56ef699e16c9a322d736c17"> 1083</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t scale_factor</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span>            = <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#a162659e00d77ac4963d3ac04cfb56192">prefetch_dtype</a>) / <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#a0557d33b96bfc096d25157a29f9007d3">dtype</a>);</div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#aece3de8ce617c0897ea2fe4bf3d67eb8"> 1085</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#aece3de8ce617c0897ea2fe4bf3d67eb8">base_offset</a>;</div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#aa170a1eb9bc9b883f27d422c006cd50c"> 1086</a></span>    <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#a162659e00d77ac4963d3ac04cfb56192">prefetch_dtype</a> *<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#aa170a1eb9bc9b883f27d422c006cd50c">base_ptr</a>;</div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#a9187d095a1d9c8c3beb91259197b529d"> 1087</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#a9187d095a1d9c8c3beb91259197b529d">pitch_in_bytes</a>;</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span> </div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#afd5df16c1bc3248c1bbe07d04240194a"> 1089</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#afd5df16c1bc3248c1bbe07d04240194a">prefetch_payload_t</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>        this-&gt;base_offset = rhs.base_offset;</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>        this-&gt;base_ptr = rhs.base_ptr;</div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span>    }</div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span> </div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#ac42094079b45c562e7b3bc63ae13b268"> 1095</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#ac42094079b45c562e7b3bc63ae13b268">prefetch_payload_t</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span> </div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#aa1abb10921ef3a86c9eff0ee77d500e2"> 1097</a></span>    <span class="keyword">inline</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">this_payload_t</a> &amp;<a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#aa1abb10921ef3a86c9eff0ee77d500e2">operator=</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>        this-&gt;base_offset = rhs.base_offset;</div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>        this-&gt;base_ptr = rhs.base_ptr;</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span>        <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span>    }</div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span> </div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#ae7890e39ad2e0d181e1d5f2366272110"> 1104</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#ae7890e39ad2e0d181e1d5f2366272110">prefetch_payload_t</a>(</div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype, mem_layout_, mem_space::global&gt;</a> &amp;mem_desc,</div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>            uint32_t coop_id = 0) {</div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>        pitch_in_bytes = mem_desc.shape.stride * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#a0557d33b96bfc096d25157a29f9007d3">dtype</a>);</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span>        uint32_t offset_x = mem_desc.coord.x;</div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span>        uint32_t offset_y = mem_desc.coord.y;</div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>        base_offset = offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#a0557d33b96bfc096d25157a29f9007d3">dtype</a>);</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span>        uint64_t ptr_temp = (uint64_t)mem_desc.base.base;</div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span>        base_ptr = (<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#a162659e00d77ac4963d3ac04cfb56192">prefetch_dtype</a> *)ptr_temp</div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span>                + (coop_id % cooperative_num) * mem_tile_size_x;</div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>    }</div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span> </div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#abd35939caa68b07142b645adf19be901"> 1116</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#abd35939caa68b07142b645adf19be901">prefetch_payload_t</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#a0557d33b96bfc096d25157a29f9007d3">dtype</a> *p, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y,</div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span>            uint32_t coop_id = 0) {</div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#a0557d33b96bfc096d25157a29f9007d3">dtype</a>);</div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span>        uint32_t offset_x = surface_offset_x;</div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span>        uint32_t offset_y = surface_offset_y;</div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span>        base_offset = offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#a0557d33b96bfc096d25157a29f9007d3">dtype</a>);</div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span>        base_ptr = (<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#a162659e00d77ac4963d3ac04cfb56192">prefetch_dtype</a> *)p</div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>                + (coop_id % cooperative_num) * mem_tile_size_x;</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>    }</div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span> </div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>    <span class="keyword">template</span> &lt;tdesc_update_dir update_dir = tdesc_update_dir::x_dir&gt;</div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#a910e483842618abaf9d28e34417c4bc4"> 1128</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#a910e483842618abaf9d28e34417c4bc4">update_tdesc</a>(<span class="keywordtype">int</span> offset) {</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (update_dir == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">tdesc_update_dir::x_dir</a>) {</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span>            base_offset += offset * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#a0557d33b96bfc096d25157a29f9007d3">dtype</a>);</div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>            base_offset += offset * pitch_in_bytes;</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>        }</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span>    }</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span>};</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span> </div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_, <span class="keyword">typename</span> tile_desc_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_,</div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span>        uint32_t cooperative_num_&gt;</div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l07cbb4a3da2d2f362ea2b0be0bf263d1.html"> 1145</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">prefetch_payload_t</a>&lt;dtype_, tile_desc_, mem_layout_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>::<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">local</a>,</div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>        cooperative_num_, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt; {</div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l07cbb4a3da2d2f362ea2b0be0bf263d1.html#a936c52f78d74d16fbe5d7e207ce9980d"> 1147</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l07cbb4a3da2d2f362ea2b0be0bf263d1.html#a936c52f78d74d16fbe5d7e207ce9980d">dtype</a> = dtype_;</div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l07cbb4a3da2d2f362ea2b0be0bf263d1.html#a6da1cd293f5948b6563853f024be0c9f"> 1148</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l07cbb4a3da2d2f362ea2b0be0bf263d1.html#a6da1cd293f5948b6563853f024be0c9f">tile_desc</a> = tile_desc_;</div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l07cbb4a3da2d2f362ea2b0be0bf263d1.html#ae28b8dd4bf5c627f112ecd8bd62fa9fa"> 1149</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> memory_space = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>;</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l07cbb4a3da2d2f362ea2b0be0bf263d1.html#a73a6b23d552b851e4d2d6b4447d09584"> 1150</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> memory_layout = mem_layout_;</div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l07cbb4a3da2d2f362ea2b0be0bf263d1.html#a326f6463f0d64a6c493e70218d2e89c0"> 1151</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag = <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>;</div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span> </div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l07cbb4a3da2d2f362ea2b0be0bf263d1.html#ae16ea1c35a08238a6582a0e19c0c5761"> 1153</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l07cbb4a3da2d2f362ea2b0be0bf263d1.html#ae16ea1c35a08238a6582a0e19c0c5761">prefetch_payload_t</a>(</div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype, mem_layout_, mem_space::local&gt;</a> &amp;mem_desc,</div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span>            uint32_t coop_id = 0) {}</div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span> </div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l07cbb4a3da2d2f362ea2b0be0bf263d1.html#a913d6a608e18b82d294b88f1fcdd35ba"> 1157</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l07cbb4a3da2d2f362ea2b0be0bf263d1.html#a913d6a608e18b82d294b88f1fcdd35ba">prefetch_payload_t</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l07cbb4a3da2d2f362ea2b0be0bf263d1.html#a936c52f78d74d16fbe5d7e207ce9980d">dtype</a> *p, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y,</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span>            uint32_t coop_id = 0) {}</div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span> </div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span>    <span class="keyword">template</span> &lt;tdesc_update_dir update_dir = tdesc_update_dir::x_dir&gt;</div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l07cbb4a3da2d2f362ea2b0be0bf263d1.html#a1ee775efa055a550c821b2e3a3297632"> 1162</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l07cbb4a3da2d2f362ea2b0be0bf263d1.html#a1ee775efa055a550c821b2e3a3297632">update_tdesc</a>(<span class="keywordtype">int</span> offset) {}</div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span>};</div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span> </div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>} <span class="comment">// namespace gpu::xetla::subgroup</span></div>
<div class="ttc" id="acommon_2core_2common_8hpp_html_a9ed53999886ec13b86a4fe2e0fc16765"><div class="ttname"><a href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a></div><div class="ttdeci">#define __XETLA_API</div><div class="ttdef"><b>Definition:</b> common.hpp:43</div></div>
<div class="ttc" id="agroup__xetla__core__arch__config_html_gaa5a2713edb27d6fed88a3c61673556f1"><div class="ttname"><a href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu::xetla::gpu_arch</a></div><div class="ttdeci">gpu_arch</div><div class="ttdef"><b>Definition:</b> arch_config.hpp:28</div></div>
<div class="ttc" id="agroup__xetla__core__arch__config_html_ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130"><div class="ttname"><a href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu::xetla::gpu_arch::Xe</a></div><div class="ttdeci">@ Xe</div></div>
<div class="ttc" id="agroup__xetla__core__base__types_html_ga126a6fcae520c421efd2419512e9bf70"><div class="ttname"><a href="group__xetla__core__base__types.html#ga126a6fcae520c421efd2419512e9bf70">__REF__</a></div><div class="ttdeci">#define __REF__</div><div class="ttdoc">Workaround for ESIMD reference usage.</div><div class="ttdef"><b>Definition:</b> base_types.hpp:186</div></div>
<div class="ttc" id="agroup__xetla__core__base__types_html_ga8cf5d016d24c8870706e20c376287e04"><div class="ttname"><a href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">gpu::xetla::xetla_vector</a></div><div class="ttdeci">__ESIMD_NS::simd&lt; native_type_t&lt; Ty &gt;, N &gt; xetla_vector</div><div class="ttdoc">wrapper for xetla_vector.</div><div class="ttdef"><b>Definition:</b> base_types.hpp:167</div></div>
<div class="ttc" id="agroup__xetla__util__tensor__load__store_html_ga39afcb7e7028fa94d45b3cedc3e1a2b3"><div class="ttname"><a href="group__xetla__util__tensor__load__store.html#ga39afcb7e7028fa94d45b3cedc3e1a2b3">gpu::xetla::xetla_fill_tdesc</a></div><div class="ttdeci">__XETLA_API void xetla_fill_tdesc(xetla_vector_ref&lt; uint32_t, 16 &gt; __REF__ tdesc, Ty *p, int tensor_width, int tensor_height, int tensor_pitch, int offset_x, int offset_y)</div><div class="ttdoc">Tensor descriptor construction(global memory version).</div><div class="ttdef"><b>Definition:</b> raw_send_load_store.hpp:175</div></div>
<div class="ttc" id="agroup__xetla__util__tensor__load__store_html_ga42f510141eb50c17c2b0d1aa1edaf40d"><div class="ttname"><a href="group__xetla__util__tensor__load__store.html#ga42f510141eb50c17c2b0d1aa1edaf40d">gpu::xetla::xetla_tdescriptor</a></div><div class="ttdeci">xetla_vector&lt; uint32_t, 16 &gt; xetla_tdescriptor</div><div class="ttdoc">Description of nd tensor descriptor for load and store.</div><div class="ttdef"><b>Definition:</b> raw_send_load_store.hpp:33</div></div>
<div class="ttc" id="agroup__xetla__util__tensor__load__store_html_gaa762b4f5a5a2b2ee9accee5b0af3e40c"><div class="ttname"><a href="group__xetla__util__tensor__load__store.html#gaa762b4f5a5a2b2ee9accee5b0af3e40c">gpu::xetla::xetla_update_tdesc_offsetx</a></div><div class="ttdeci">__XETLA_API void xetla_update_tdesc_offsetx(xetla_vector_ref&lt; uint32_t, 16 &gt; __REF__ tdesc, int32_t doffset_x)</div><div class="ttdoc">Update the x coordinate in the given tensor descriptor.</div><div class="ttdef"><b>Definition:</b> raw_send_load_store.hpp:275</div></div>
<div class="ttc" id="agroup__xetla__util__tensor__load__store_html_gae779bb3a3626f9c8e36dbc330e269c39"><div class="ttname"><a href="group__xetla__util__tensor__load__store.html#gae779bb3a3626f9c8e36dbc330e269c39">gpu::xetla::xetla_update_tdesc_offsety</a></div><div class="ttdeci">__XETLA_API void xetla_update_tdesc_offsety(xetla_vector_ref&lt; uint32_t, 16 &gt; __REF__ tdesc, int32_t doffset_y)</div><div class="ttdoc">Update the y coordinate in the given tensor descriptor.</div><div class="ttdef"><b>Definition:</b> raw_send_load_store.hpp:284</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_1_1detail_html_a9b5213243131517a6b78ac04f670b320"><div class="ttname"><a href="namespacegpu_1_1xetla_1_1detail.html#a9b5213243131517a6b78ac04f670b320">gpu::xetla::detail::xetla_set_tensor_offset_x</a></div><div class="ttdeci">__XETLA_API void xetla_set_tensor_offset_x(xetla_vector_ref&lt; uint32_t, 16 &gt; __REF__ desc, int32_t offset_x)</div><div class="ttdef"><b>Definition:</b> raw_send_load_store.hpp:64</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_1_1detail_html_ab24065f86723df30dcb8cc91f274665c"><div class="ttname"><a href="namespacegpu_1_1xetla_1_1detail.html#ab24065f86723df30dcb8cc91f274665c">gpu::xetla::detail::xetla_set_block_widthx_widthy_arrlen</a></div><div class="ttdeci">__XETLA_API void xetla_set_block_widthx_widthy_arrlen(xetla_vector_ref&lt; uint32_t, 16 &gt; __REF__ desc, uint32_t block_widthx_widthy_arrlen)</div><div class="ttdef"><b>Definition:</b> raw_send_load_store.hpp:94</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_1_1detail_html_ae10789f0835a93431e94fdb90b7f7361"><div class="ttname"><a href="namespacegpu_1_1xetla_1_1detail.html#ae10789f0835a93431e94fdb90b7f7361">gpu::xetla::detail::xetla_get_tensor_offset_x</a></div><div class="ttdeci">__XETLA_API int32_t xetla_get_tensor_offset_x(xetla_tdescriptor desc)</div><div class="ttdef"><b>Definition:</b> raw_send_load_store.hpp:86</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_1_1subgroup_html"><div class="ttname"><a href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a></div><div class="ttdef"><b>Definition:</b> tile_broadcast_op.hpp:24</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a51137fd81d0d9d2156525a1e279432aa"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aa">gpu::xetla::reg_layout</a></div><div class="ttdeci">reg_layout</div><div class="ttdoc">tile layout in register linear: linear layout with one tile tiled: 2d block stacked in raster order v...</div><div class="ttdef"><b>Definition:</b> common.hpp:156</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">gpu::xetla::reg_layout::vnni_tiled_col_major</a></div><div class="ttdeci">@ vnni_tiled_col_major</div><div class="ttdoc">this is vnni tiled format, but for each block, they are stored in col major order</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a51137fd81d0d9d2156525a1e279432aaa9c072496656f07aeb105a1bc09a218b5"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa9c072496656f07aeb105a1bc09a218b5">gpu::xetla::reg_layout::vnni_tiled</a></div><div class="ttdeci">@ vnni_tiled</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a7f225ed816e841c1d31414d872dae59d"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">gpu::xetla::mem_space</a></div><div class="ttdeci">mem_space</div><div class="ttdef"><b>Definition:</b> common.hpp:67</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">gpu::xetla::mem_space::global</a></div><div class="ttdeci">@ global</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">gpu::xetla::mem_space::local</a></div><div class="ttdeci">@ local</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_aa8afe1d12e7777419fb6ea09534a0aa7"><div class="ttname"><a href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">gpu::xetla::msg_type</a></div><div class="ttdeci">msg_type</div><div class="ttdef"><b>Definition:</b> common.hpp:68</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174"><div class="ttname"><a href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">gpu::xetla::msg_type::atomic_add</a></div><div class="ttdeci">@ atomic_add</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf"><div class="ttname"><a href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">gpu::xetla::msg_type::scatter</a></div><div class="ttdeci">@ scatter</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233"><div class="ttname"><a href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233">gpu::xetla::msg_type::block_1d</a></div><div class="ttdeci">@ block_1d</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6"><div class="ttname"><a href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">gpu::xetla::msg_type::block_2d</a></div><div class="ttdeci">@ block_2d</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9"><div class="ttname"><a href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">gpu::xetla::tdesc_update_dir::x_dir</a></div><div class="ttdeci">@ x_dir</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_af4a355a1806510c5515fad16f5910561"><div class="ttname"><a href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">gpu::xetla::mem_layout</a></div><div class="ttdeci">mem_layout</div><div class="ttdef"><b>Definition:</b> common.hpp:66</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704"><div class="ttname"><a href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">gpu::xetla::mem_layout::col_major</a></div><div class="ttdeci">@ col_major</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c"><div class="ttname"><a href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">gpu::xetla::mem_layout::row_major</a></div><div class="ttdeci">@ row_major</div></div>
<div class="ttc" id="aop__function_8hpp_html"><div class="ttname"><a href="op__function_8hpp.html">op_function.hpp</a></div><div class="ttdoc">C++ API.</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1arch__attr__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1arch__attr__t.html">gpu::xetla::arch_attr_t</a></div><div class="ttdef"><b>Definition:</b> arch_config.hpp:70</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1load__store__attr__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1load__store__attr__t.html">gpu::xetla::load_store_attr_t</a></div><div class="ttdef"><b>Definition:</b> arch_config.hpp:32</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1mem__desc__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1mem__desc__t.html">gpu::xetla::mem_desc_t</a></div><div class="ttdef"><b>Definition:</b> memory_descriptor.hpp:137</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd.html">gpu::xetla::subgroup::detail::gcd</a></div><div class="ttdef"><b>Definition:</b> common.hpp:80</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456_html_a000c4adcb7b9402d3189e573a878a7bd"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a000c4adcb7b9402d3189e573a878a7bd">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::base_offset</a></div><div class="ttdeci">uint32_t base_offset</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:231</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456_html_a14300de403377c25b166af13674d5696"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a14300de403377c25b166af13674d5696">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t()=default</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456_html_a264adfc0307f41adf81328c71772e69c"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a264adfc0307f41adf81328c71772e69c">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::pitch_in_bytes</a></div><div class="ttdeci">uint32_t pitch_in_bytes</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:233</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456_html_a40729ea3068676406de2e7adfe782048"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a40729ea3068676406de2e7adfe782048">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::update_tdesc</a></div><div class="ttdeci">__XETLA_API void update_tdesc(int offset)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:286</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456_html_a5453e637bb9ed840cd1f81524493c8b1"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a5453e637bb9ed840cd1f81524493c8b1">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::mem_dtype</a></div><div class="ttdeci">typename std::conditional&lt;(bytes_per_row % sizeof(uint64_t)==0), uint64_t, typename std::conditional&lt;(bytes_per_row % sizeof(uint32_t)==0), uint32_t, dtype &gt;::type &gt;::type mem_dtype</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:228</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456_html_a57a9fd374c0548052f9562c58d6a689b"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a57a9fd374c0548052f9562c58d6a689b">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::dtype</a></div><div class="ttdeci">dtype_ dtype</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:208</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456_html_a70f1c6a95d01529d989aa479708ee711"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a70f1c6a95d01529d989aa479708ee711">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::base_ptr</a></div><div class="ttdeci">mem_dtype * base_ptr</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:232</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456_html_a7bb77ef3285741ca9801058759b0129b"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a7bb77ef3285741ca9801058759b0129b">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(mem_desc_t&lt; dtype, memory_layout, memory_space &gt; &amp;mem_tdesc)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:235</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456_html_a7be60b6280bf7f7681b12e30ac4812c2"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a7be60b6280bf7f7681b12e30ac4812c2">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(dtype *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:244</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456_html_a85daa9b1872c824f513ad6b177702eee"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#a85daa9b1872c824f513ad6b177702eee">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::tile_desc</a></div><div class="ttdeci">tile_desc_ tile_desc</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:209</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456_html_aa2ecff128226b013c140256279495f74"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#aa2ecff128226b013c140256279495f74">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(dtype *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:262</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456_html_ae480f3740e18df3f5e9d29e816cac631"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#ae480f3740e18df3f5e9d29e816cac631">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:271</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456_html_ae6d81017b7d08c7a4b27a970d1832eea"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#ae6d81017b7d08c7a4b27a970d1832eea">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::operator=</a></div><div class="ttdeci">this_payload_t &amp; operator=(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:278</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456_html_afd407b6649907f917fdc9289f8b38dbf"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html#afd407b6649907f917fdc9289f8b38dbf">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(mem_desc_t&lt; dtype, memory_layout, memory_space &gt; &amp;mem_tdesc)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:253</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436_html_a1e5305809a58ae6c38ed00f3ce6b6bc9"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#a1e5305809a58ae6c38ed00f3ce6b6bc9">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_2d, mem_layout_, mem_space::global, gpu_arch::Xe &gt;::payloads</a></div><div class="ttdeci">xetla_vector&lt; uint32_t, 16 *num_block &gt; payloads</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:71</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436_html_a27aa2ee5af56482b9fa0636a53220f94"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#a27aa2ee5af56482b9fa0636a53220f94">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_2d, mem_layout_, mem_space::global, gpu_arch::Xe &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(dtype *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x=0, int surface_offset_y=0)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:109</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436_html_a555ac219986f3a32f9d3805ec96f1c06"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#a555ac219986f3a32f9d3805ec96f1c06">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_2d, mem_layout_, mem_space::global, gpu_arch::Xe &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(mem_desc_t&lt; dtype, memory_layout, memory_space &gt; &amp;mem_desc)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:77</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436_html_a5939fdb29b87cbff683b66f1ee24c66d"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#a5939fdb29b87cbff683b66f1ee24c66d">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_2d, mem_layout_, mem_space::global, gpu_arch::Xe &gt;::update_tdesc</a></div><div class="ttdeci">__XETLA_API void update_tdesc(int offset)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:130</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436_html_a8bc1766a00c6132880002e8c9bf277cb"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#a8bc1766a00c6132880002e8c9bf277cb">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_2d, mem_layout_, mem_space::global, gpu_arch::Xe &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:73</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436_html_ab7cb24993da48e8e970c6e7ddb0173fe"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#ab7cb24993da48e8e970c6e7ddb0173fe">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_2d, mem_layout_, mem_space::global, gpu_arch::Xe &gt;::tile_desc</a></div><div class="ttdeci">tile_desc_ tile_desc</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:39</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436_html_ac28b0609ab3465444668c5734ab55340"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#ac28b0609ab3465444668c5734ab55340">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_2d, mem_layout_, mem_space::global, gpu_arch::Xe &gt;::dtype</a></div><div class="ttdeci">dtype_ dtype</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:40</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436_html_acca9b63614e0fdf2cf59b80b861769fb"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#acca9b63614e0fdf2cf59b80b861769fb">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_2d, mem_layout_, mem_space::global, gpu_arch::Xe &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(dtype *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x=0, int surface_offset_y=0)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:88</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436_html_aeb3bdbdcf683bb531455415824bb810c"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#aeb3bdbdcf683bb531455415824bb810c">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_2d, mem_layout_, mem_space::global, gpu_arch::Xe &gt;::operator=</a></div><div class="ttdeci">this_payload_t &amp; operator=(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:124</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436_html_af30fd148fa5f89fd8fb646ef7bcaa2c2"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#af30fd148fa5f89fd8fb646ef7bcaa2c2">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_2d, mem_layout_, mem_space::global, gpu_arch::Xe &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t()=default</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436_html_af651806eef2c5501152d85d8b0f663c6"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#af651806eef2c5501152d85d8b0f663c6">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_2d, mem_layout_, mem_space::global, gpu_arch::Xe &gt;::mem_dtype</a></div><div class="ttdeci">typename std::conditional&lt; mem_dword_transpose, uint32_t, dtype &gt;::type mem_dtype</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:68</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436_html_afe7fc37fba41f693a304decbf31f485d"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html#afe7fc37fba41f693a304decbf31f485d">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_2d, mem_layout_, mem_space::global, gpu_arch::Xe &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(mem_desc_t&lt; dtype, memory_layout, memory_space &gt; &amp;mem_desc)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:98</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457_html_a1b862e824494f8b5b96f97eeb94a221d"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a1b862e824494f8b5b96f97eeb94a221d">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::scatter, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(uint32_t base, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:645</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457_html_a1e63a9da8b8229d5548fbfd99ef36824"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a1e63a9da8b8229d5548fbfd99ef36824">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::scatter, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(mem_desc_t&lt; dtype, memory_layout, memory_space &gt; &amp;mem_tdesc)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:610</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457_html_a2d2ca82dfe5e428330a4ccafc5ea1962"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a2d2ca82dfe5e428330a4ccafc5ea1962">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::scatter, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:680</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457_html_a2f222de5db4ee98b92e7a20589899bb6"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a2f222de5db4ee98b92e7a20589899bb6">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::scatter, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::operator=</a></div><div class="ttdeci">this_payload_t &amp; operator=(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:689</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457_html_a4df91165f0df15ca6b88fcd2b29253a2"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a4df91165f0df15ca6b88fcd2b29253a2">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::scatter, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(mem_desc_t&lt; dtype, memory_layout, memory_space &gt; &amp;mem_tdesc)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:662</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457_html_a5a244601f67d02315a796833f7dee176"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a5a244601f67d02315a796833f7dee176">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::scatter, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::update_tdesc</a></div><div class="ttdeci">__XETLA_API void update_tdesc(int offset)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:699</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457_html_a97a36689b8af1d70f26e00e062ed5ce6"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a97a36689b8af1d70f26e00e062ed5ce6">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::scatter, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::base_address</a></div><div class="ttdeci">xetla_vector&lt; uint32_t, num_channel &gt; base_address</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:605</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457_html_a9d23a5332e6b8106cecce95075a10e22"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#a9d23a5332e6b8106cecce95075a10e22">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::scatter, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::dtype</a></div><div class="ttdeci">dtype_ dtype</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:568</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457_html_aa3d99c3e4bf0671895ac524e0dd1410e"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#aa3d99c3e4bf0671895ac524e0dd1410e">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::scatter, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::pitch_in_bytes</a></div><div class="ttdeci">uint32_t pitch_in_bytes</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:606</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457_html_aa8e3710bf924c530da2dd86b8c0bb2ae"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#aa8e3710bf924c530da2dd86b8c0bb2ae">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::scatter, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::wg_width_in_bytes</a></div><div class="ttdeci">uint32_t wg_width_in_bytes</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:607</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457_html_aaf91e6158e42637d46f99e39ad7b7a3d"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#aaf91e6158e42637d46f99e39ad7b7a3d">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::scatter, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::address</a></div><div class="ttdeci">xetla_vector&lt; uint32_t, num_channel &gt; address</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:604</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457_html_ad58567923dcdbd54c10766acd836d2c9"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#ad58567923dcdbd54c10766acd836d2c9">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::scatter, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::tile_desc</a></div><div class="ttdeci">tile_desc_ tile_desc</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:569</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457_html_adad9fc7596dc2b10ed9420230d23646e"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#adad9fc7596dc2b10ed9420230d23646e">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::scatter, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::wg_height_in_elems</a></div><div class="ttdeci">uint32_t wg_height_in_elems</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:608</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457_html_ae435a1efe1efd0459dfd39918cac56e3"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#ae435a1efe1efd0459dfd39918cac56e3">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::scatter, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(uint32_t base, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:628</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457_html_aea01d7bab1a92c03ea92240e2d507583"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#aea01d7bab1a92c03ea92240e2d507583">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::scatter, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t()=default</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457_html_afa9436cfc05b50af7bc96080292239f4"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html#afa9436cfc05b50af7bc96080292239f4">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::scatter, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::mem_dtype</a></div><div class="ttdeci">typename std::conditional&lt;(block_bytes %(16 *sizeof(uint64_t))==0), uint64_t, typename std::conditional&lt;(block_bytes %(16 *sizeof(uint32_t))==0), uint32_t, dtype &gt;::type &gt;::type mem_dtype</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:592</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d_html_a072ea7859856fd63f2524d6d1db44464"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a072ea7859856fd63f2524d6d1db44464">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(mem_desc_t&lt; dtype, memory_layout, memory_space &gt; &amp;mem_tdesc)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:402</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d_html_a079c8917edeadb8418c165322fbe12c9"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a079c8917edeadb8418c165322fbe12c9">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:420</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d_html_a2a016c075e51bc6dd2990dc4329b9b2c"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a2a016c075e51bc6dd2990dc4329b9b2c">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::tile_desc</a></div><div class="ttdeci">tile_desc_ tile_desc</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:305</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d_html_a3bcda9129e58d45040cc5eb2848a7f52"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a3bcda9129e58d45040cc5eb2848a7f52">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::height_in_elems</a></div><div class="ttdeci">uint32_t height_in_elems</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:343</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d_html_a3ebf77042f9f749200d9c498bb46feef"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a3ebf77042f9f749200d9c498bb46feef">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::address</a></div><div class="ttdeci">xetla_vector&lt; uint32_t, num_channel &gt; address</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:338</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d_html_a48ca9820a7a51da36e844bb6e44a7eaf"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a48ca9820a7a51da36e844bb6e44a7eaf">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::step_y</a></div><div class="ttdeci">xetla_vector&lt; uint32_t, num_channel &gt; step_y</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:340</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d_html_a49c52970005547a1ebed7c056929a377"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a49c52970005547a1ebed7c056929a377">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::operator=</a></div><div class="ttdeci">this_payload_t &amp; operator=(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:433</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d_html_a73dfabc88ba35481040dc54c11119e3e"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a73dfabc88ba35481040dc54c11119e3e">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::base_y</a></div><div class="ttdeci">uint32_t base_y</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:345</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d_html_a8c93248600f4d09a7f54003afc6f074b"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a8c93248600f4d09a7f54003afc6f074b">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::width_in_elems</a></div><div class="ttdeci">uint32_t width_in_elems</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:342</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d_html_a988813700d1f4fc8dcf07831630b0d1f"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a988813700d1f4fc8dcf07831630b0d1f">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(dtype *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:366</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d_html_a98f732911aad0c42ea26163b0ddc4d33"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#a98f732911aad0c42ea26163b0ddc4d33">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t()=default</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d_html_aab9a78b7249897535969beafcfd9c033"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#aab9a78b7249897535969beafcfd9c033">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::dtype</a></div><div class="ttdeci">dtype_ dtype</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:304</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d_html_aafca0eb0b9100d15eef1c9636755be7b"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#aafca0eb0b9100d15eef1c9636755be7b">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::pitch_in_bytes</a></div><div class="ttdeci">uint32_t pitch_in_bytes</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:341</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d_html_ab2942ad645c583e5daf44fe635bd89e0"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#ab2942ad645c583e5daf44fe635bd89e0">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::step_x</a></div><div class="ttdeci">xetla_vector&lt; uint32_t, num_channel &gt; step_x</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:339</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d_html_abc51887b0b9e793290ba1e9535ac3df9"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#abc51887b0b9e793290ba1e9535ac3df9">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::base_x</a></div><div class="ttdeci">uint32_t base_x</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:344</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d_html_ac0154500d01f8dd2ef5f6954b16f7a40"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#ac0154500d01f8dd2ef5f6954b16f7a40">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(dtype *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:384</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d_html_ac69c3961741608b184350a2829300fa7"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#ac69c3961741608b184350a2829300fa7">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::base_pointer</a></div><div class="ttdeci">dtype * base_pointer</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:346</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d_html_ae32261065efd48e7101b0f0d19034844"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#ae32261065efd48e7101b0f0d19034844">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(mem_desc_t&lt; dtype, memory_layout, memory_space &gt; &amp;mem_tdesc)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:348</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d_html_ae50b8e0f45fd150c327c09c352f2f112"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html#ae50b8e0f45fd150c327c09c352f2f112">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::update_tdesc</a></div><div class="ttdeci">__XETLA_API void update_tdesc(int offset)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:447</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c_html_a06a345aac83e0956d2fbcc2085866922"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a06a345aac83e0956d2fbcc2085866922">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::operator=</a></div><div class="ttdeci">this_payload_t &amp; operator=(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:542</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c_html_a0abea611686bbb12ed7580a19a9aa6b7"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a0abea611686bbb12ed7580a19a9aa6b7">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(uint32_t base, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:504</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c_html_a1cb7d9907d5ebca1392ec60cf89313d6"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a1cb7d9907d5ebca1392ec60cf89313d6">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(mem_desc_t&lt; dtype, memory_layout, memory_space &gt; &amp;mem_tdesc)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:514</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c_html_a28693e415b7637ba11cb49f26258fd45"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a28693e415b7637ba11cb49f26258fd45">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(uint32_t base, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:524</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c_html_a2c33bedc0377c1583d22791daa4372dd"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a2c33bedc0377c1583d22791daa4372dd">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::base_offset</a></div><div class="ttdeci">uint32_t base_offset</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:493</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c_html_a3a2ab397c06884c535ec8c220bdf1997"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a3a2ab397c06884c535ec8c220bdf1997">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:534</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c_html_a469371f7e0f85af96d3b9772af600c60"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a469371f7e0f85af96d3b9772af600c60">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::mem_dtype</a></div><div class="ttdeci">typename std::conditional&lt;(bytes_per_row % sizeof(uint64_t)==0), uint64_t, typename std::conditional&lt;(bytes_per_row % sizeof(uint32_t)==0), uint32_t, dtype &gt;::type &gt;::type mem_dtype</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:488</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c_html_a5394acfd6601691eab7e9fd9791b69e3"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a5394acfd6601691eab7e9fd9791b69e3">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::tile_desc</a></div><div class="ttdeci">tile_desc_ tile_desc</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:465</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c_html_a7d02965b722d91ee84a208202081f3bc"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a7d02965b722d91ee84a208202081f3bc">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t()=default</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c_html_a80e9acf7c632b89148294937ef02670f"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#a80e9acf7c632b89148294937ef02670f">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::update_tdesc</a></div><div class="ttdeci">__XETLA_API void update_tdesc(int offset)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:551</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c_html_ab2d83188e87c59caf57375c8f6d9e728"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#ab2d83188e87c59caf57375c8f6d9e728">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::pitch_in_bytes</a></div><div class="ttdeci">uint32_t pitch_in_bytes</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:494</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c_html_ac240f9251ef5d2d7239871edfc6a634e"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#ac240f9251ef5d2d7239871edfc6a634e">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(mem_desc_t&lt; dtype, memory_layout, memory_space &gt; &amp;mem_tdesc)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:495</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c_html_acf1c49b9f622a9b2182e73adb03ede84"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#acf1c49b9f622a9b2182e73adb03ede84">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::base_addr</a></div><div class="ttdeci">uint32_t base_addr</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:492</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c_html_ad6a804058950bee5a69ed03f6fb27fcc"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#ad6a804058950bee5a69ed03f6fb27fcc">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::dtype</a></div><div class="ttdeci">dtype_ dtype</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:464</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c_html_af38460a6d93657d074904bd4f6bf41c9"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html#af38460a6d93657d074904bd4f6bf41c9">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::address</a></div><div class="ttdeci">uint32_t address</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:491</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e_html_a0fa1bac824637e1f15b1fd5e5683172b"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a0fa1bac824637e1f15b1fd5e5683172b">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:850</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e_html_a4396833632f7d0e0102ac613ab6499e4"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a4396833632f7d0e0102ac613ab6499e4">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(uint32_t base, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:810</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e_html_a5bc75812f3b04d4164732fed2af3c987"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a5bc75812f3b04d4164732fed2af3c987">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::wg_width_in_bytes</a></div><div class="ttdeci">uint32_t wg_width_in_bytes</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:768</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e_html_a67c43dc9165217533a8c3a2ec7aa579b"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a67c43dc9165217533a8c3a2ec7aa579b">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t()=default</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e_html_a948d2dca2cbdb6e13793ee58601855ad"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a948d2dca2cbdb6e13793ee58601855ad">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::cyclic_count</a></div><div class="ttdeci">uint32_t cyclic_count</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:767</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e_html_a95c884a63524c12ba794a40c6c4fba23"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a95c884a63524c12ba794a40c6c4fba23">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::pitch_in_bytes</a></div><div class="ttdeci">uint32_t pitch_in_bytes</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:766</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e_html_a97beaa9320ba6b1abd92fba18d7a1d70"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a97beaa9320ba6b1abd92fba18d7a1d70">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::update_tdesc</a></div><div class="ttdeci">__XETLA_API void update_tdesc(int offset)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:871</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e_html_a9be14374585e40ca02655bcb84436ccb"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#a9be14374585e40ca02655bcb84436ccb">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(mem_desc_t&lt; dtype, memory_layout, memory_space &gt; mem_tdesc)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:770</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e_html_aa569d42738d8e6e44900dce44c5d7264"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#aa569d42738d8e6e44900dce44c5d7264">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::wg_height_in_elems</a></div><div class="ttdeci">uint32_t wg_height_in_elems</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:769</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e_html_ab79dc03a89f823ba0ab1bebab5d8f285"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ab79dc03a89f823ba0ab1bebab5d8f285">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::dtype</a></div><div class="ttdeci">dtype_ dtype</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:721</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e_html_abd37e6867b46de122cc7a2835791ee7d"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#abd37e6867b46de122cc7a2835791ee7d">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::operator=</a></div><div class="ttdeci">this_payload_t &amp; operator=(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:860</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e_html_ac0d9def687bda44336d181c37712b1f5"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ac0d9def687bda44336d181c37712b1f5">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(uint32_t base, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:790</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e_html_ad8c08dd9ddd2c0481f6a78c11f3ab6db"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#ad8c08dd9ddd2c0481f6a78c11f3ab6db">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::store_dtype</a></div><div class="ttdeci">uint32_t store_dtype</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:742</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e_html_af5ad9daade4767fd792cc05a6e39e444"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#af5ad9daade4767fd792cc05a6e39e444">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(mem_desc_t&lt; dtype, memory_layout, memory_space &gt; mem_tdesc)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:830</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e_html_afbbb2ddc0e3aa30f72b524251d7944ae"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#afbbb2ddc0e3aa30f72b524251d7944ae">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::base_address</a></div><div class="ttdeci">xetla_vector&lt; uint32_t, num_channel &gt; base_address</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:765</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e_html_afd3bc230e2f4ff86c73697865d61ef50"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html#afd3bc230e2f4ff86c73697865d61ef50">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, gpu_arch::Xe &gt;::address</a></div><div class="ttdeci">xetla_vector&lt; uint32_t, num_channel &gt; address</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:764</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a></div><div class="ttdoc">Is to illustrate the memory information.</div><div class="ttdef"><b>Definition:</b> api.hpp:46</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l07cbb4a3da2d2f362ea2b0be0bf263d1_html_a1ee775efa055a550c821b2e3a3297632"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l07cbb4a3da2d2f362ea2b0be0bf263d1.html#a1ee775efa055a550c821b2e3a3297632">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_, mem_layout_, mem_space::local, cooperative_num_, gpu_arch::Xe &gt;::update_tdesc</a></div><div class="ttdeci">__XETLA_API void update_tdesc(int offset)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:1162</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l07cbb4a3da2d2f362ea2b0be0bf263d1_html_a6da1cd293f5948b6563853f024be0c9f"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l07cbb4a3da2d2f362ea2b0be0bf263d1.html#a6da1cd293f5948b6563853f024be0c9f">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_, mem_layout_, mem_space::local, cooperative_num_, gpu_arch::Xe &gt;::tile_desc</a></div><div class="ttdeci">tile_desc_ tile_desc</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:1148</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l07cbb4a3da2d2f362ea2b0be0bf263d1_html_a913d6a608e18b82d294b88f1fcdd35ba"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l07cbb4a3da2d2f362ea2b0be0bf263d1.html#a913d6a608e18b82d294b88f1fcdd35ba">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_, mem_layout_, mem_space::local, cooperative_num_, gpu_arch::Xe &gt;::prefetch_payload_t</a></div><div class="ttdeci">prefetch_payload_t(dtype *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y, uint32_t coop_id=0)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:1157</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l07cbb4a3da2d2f362ea2b0be0bf263d1_html_a936c52f78d74d16fbe5d7e207ce9980d"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l07cbb4a3da2d2f362ea2b0be0bf263d1.html#a936c52f78d74d16fbe5d7e207ce9980d">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_, mem_layout_, mem_space::local, cooperative_num_, gpu_arch::Xe &gt;::dtype</a></div><div class="ttdeci">dtype_ dtype</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:1147</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l07cbb4a3da2d2f362ea2b0be0bf263d1_html_ae16ea1c35a08238a6582a0e19c0c5761"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l07cbb4a3da2d2f362ea2b0be0bf263d1.html#ae16ea1c35a08238a6582a0e19c0c5761">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_, mem_layout_, mem_space::local, cooperative_num_, gpu_arch::Xe &gt;::prefetch_payload_t</a></div><div class="ttdeci">prefetch_payload_t(mem_desc_t&lt; dtype, mem_layout_, mem_space::local &gt; &amp;mem_desc, uint32_t coop_id=0)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:1153</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c_html_a0557d33b96bfc096d25157a29f9007d3"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#a0557d33b96bfc096d25157a29f9007d3">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, mem_layout_, mem_space::global, cooperative_num_, gpu_arch::Xe &gt;::dtype</a></div><div class="ttdeci">dtype_ dtype</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:1051</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c_html_a162659e00d77ac4963d3ac04cfb56192"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#a162659e00d77ac4963d3ac04cfb56192">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, mem_layout_, mem_space::global, cooperative_num_, gpu_arch::Xe &gt;::prefetch_dtype</a></div><div class="ttdeci">uint64_t prefetch_dtype</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:1053</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c_html_a910e483842618abaf9d28e34417c4bc4"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#a910e483842618abaf9d28e34417c4bc4">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, mem_layout_, mem_space::global, cooperative_num_, gpu_arch::Xe &gt;::update_tdesc</a></div><div class="ttdeci">__XETLA_API void update_tdesc(int offset)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:1128</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c_html_a9187d095a1d9c8c3beb91259197b529d"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#a9187d095a1d9c8c3beb91259197b529d">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, mem_layout_, mem_space::global, cooperative_num_, gpu_arch::Xe &gt;::pitch_in_bytes</a></div><div class="ttdeci">uint32_t pitch_in_bytes</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:1087</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c_html_aa170a1eb9bc9b883f27d422c006cd50c"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#aa170a1eb9bc9b883f27d422c006cd50c">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, mem_layout_, mem_space::global, cooperative_num_, gpu_arch::Xe &gt;::base_ptr</a></div><div class="ttdeci">prefetch_dtype * base_ptr</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:1086</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c_html_aa1abb10921ef3a86c9eff0ee77d500e2"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#aa1abb10921ef3a86c9eff0ee77d500e2">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, mem_layout_, mem_space::global, cooperative_num_, gpu_arch::Xe &gt;::operator=</a></div><div class="ttdeci">this_payload_t &amp; operator=(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:1097</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c_html_abd35939caa68b07142b645adf19be901"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#abd35939caa68b07142b645adf19be901">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, mem_layout_, mem_space::global, cooperative_num_, gpu_arch::Xe &gt;::prefetch_payload_t</a></div><div class="ttdeci">prefetch_payload_t(dtype *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y, uint32_t coop_id=0)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:1116</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c_html_ac42094079b45c562e7b3bc63ae13b268"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#ac42094079b45c562e7b3bc63ae13b268">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, mem_layout_, mem_space::global, cooperative_num_, gpu_arch::Xe &gt;::prefetch_payload_t</a></div><div class="ttdeci">prefetch_payload_t()=default</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c_html_ae7890e39ad2e0d181e1d5f2366272110"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#ae7890e39ad2e0d181e1d5f2366272110">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, mem_layout_, mem_space::global, cooperative_num_, gpu_arch::Xe &gt;::prefetch_payload_t</a></div><div class="ttdeci">prefetch_payload_t(mem_desc_t&lt; dtype, mem_layout_, mem_space::global &gt; &amp;mem_desc, uint32_t coop_id=0)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:1104</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c_html_aece3de8ce617c0897ea2fe4bf3d67eb8"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#aece3de8ce617c0897ea2fe4bf3d67eb8">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, mem_layout_, mem_space::global, cooperative_num_, gpu_arch::Xe &gt;::base_offset</a></div><div class="ttdeci">uint32_t base_offset</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:1085</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c_html_afd5df16c1bc3248c1bbe07d04240194a"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html#afd5df16c1bc3248c1bbe07d04240194a">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, mem_layout_, mem_space::global, cooperative_num_, gpu_arch::Xe &gt;::prefetch_payload_t</a></div><div class="ttdeci">prefetch_payload_t(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:1089</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116_html_a58dc6ae8b65c3cd3758741df1803c71e"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#a58dc6ae8b65c3cd3758741df1803c71e">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout_ &gt;, mem_layout_, mem_space::global, cooperative_num_, gpu_arch::Xe &gt;::prefetch_payload_t</a></div><div class="ttdeci">prefetch_payload_t()=default</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116_html_a5d357f13ea7e0b56c9205e3f68b717f7"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#a5d357f13ea7e0b56c9205e3f68b717f7">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout_ &gt;, mem_layout_, mem_space::global, cooperative_num_, gpu_arch::Xe &gt;::prefetch_payload_t</a></div><div class="ttdeci">prefetch_payload_t(mem_desc_t&lt; dtype, mem_layout_, mem_space::global &gt; &amp;mem_desc, uint32_t coop_id=0)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:951</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116_html_a6972d1f1cad10932f31ddff6beb94981"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#a6972d1f1cad10932f31ddff6beb94981">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout_ &gt;, mem_layout_, mem_space::global, cooperative_num_, gpu_arch::Xe &gt;::prefetch_payload_t</a></div><div class="ttdeci">prefetch_payload_t(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:940</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116_html_a81d3f17b48b462aa6ea24a94517b7470"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#a81d3f17b48b462aa6ea24a94517b7470">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout_ &gt;, mem_layout_, mem_space::global, cooperative_num_, gpu_arch::Xe &gt;::prefetch_payload_t</a></div><div class="ttdeci">prefetch_payload_t(dtype *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y, uint32_t coop_id=0)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:964</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116_html_ab50050b1cc6223b62d2d37943578e580"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#ab50050b1cc6223b62d2d37943578e580">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout_ &gt;, mem_layout_, mem_space::global, cooperative_num_, gpu_arch::Xe &gt;::tdesc_prefetch</a></div><div class="ttdeci">xetla_vector&lt; uint32_t, num_tdesc *16 &gt; tdesc_prefetch</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:938</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116_html_ab96ea09a187105f93ba00307f7c56e12"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#ab96ea09a187105f93ba00307f7c56e12">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout_ &gt;, mem_layout_, mem_space::global, cooperative_num_, gpu_arch::Xe &gt;::update_tdesc</a></div><div class="ttdeci">__XETLA_API void update_tdesc(int offset)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:981</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116_html_ac4d1d162c09253ff2087738290023f42"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#ac4d1d162c09253ff2087738290023f42">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout_ &gt;, mem_layout_, mem_space::global, cooperative_num_, gpu_arch::Xe &gt;::operator=</a></div><div class="ttdeci">this_payload_t &amp; operator=(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:946</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116_html_ad96de8d8688e97ea3cabee730a2abbfe"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html#ad96de8d8688e97ea3cabee730a2abbfe">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout_ &gt;, mem_layout_, mem_space::global, cooperative_num_, gpu_arch::Xe &gt;::dtype</a></div><div class="ttdeci">dtype_ dtype</div><div class="ttdef"><b>Definition:</b> payload_xe.hpp:893</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">gpu::xetla::subgroup::prefetch_payload_t</a></div><div class="ttdoc">Is to illustrate the memory information to prefetch data to cache.</div><div class="ttdef"><b>Definition:</b> api.hpp:58</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1tile__desc__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">gpu::xetla::subgroup::tile_desc_t</a></div><div class="ttdoc">Is to illustrate the tile information about a sub matrix.</div><div class="ttdef"><b>Definition:</b> api.hpp:69</div></div>
<div class="ttc" id="asubgroup_2tile_2api_8hpp_html"><div class="ttname"><a href="subgroup_2tile_2api_8hpp.html">api.hpp</a></div><div class="ttdoc">C++ API.</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_4491ffced1a1e2c00bbd5b97a6d251d5.html">subgroup</a></li><li class="navelem"><a class="el" href="dir_e816c50244db08630be3ec9c90add874.html">tile</a></li><li class="navelem"><a class="el" href="dir_e99b40808c72de906d8df043ed3227fb.html">impl</a></li><li class="navelem"><a class="el" href="payload__xe_8hpp.html">payload_xe.hpp</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5 </li>
  </ul>
</div>
</body>
</html>
