// Seed: 2758909231
module module_0 (
    output wire id_0,
    input tri1 id_1,
    input wire id_2,
    input wand id_3,
    input tri1 id_4,
    input tri1 id_5,
    input wor id_6,
    input tri id_7,
    output supply0 id_8,
    input tri0 id_9,
    input supply0 id_10
);
  uwire id_12, id_13, id_14 = (id_9) ^ (1'b0 + id_1);
  wire id_15;
  wire id_16 = id_15;
  parameter id_17 = -1'b0;
  assign module_1.id_2 = 0;
  wire id_18;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input tri1 id_2,
    output supply1 id_3,
    input tri0 id_4,
    output wand id_5,
    output wor id_6,
    input tri0 id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4,
      id_0,
      id_4,
      id_4,
      id_7,
      id_0,
      id_3,
      id_2,
      id_4
  );
  wire id_10, id_11;
endmodule
