// Seed: 2729011554
module module_0 (
    input wire id_0
);
  logic [7:0] id_2;
  wire id_3;
  assign id_2[{1, 1}] = id_0;
  wire id_5;
  wire id_6;
  id_8(
      .id_0(id_5), .id_1(1)
  );
endmodule
module module_1 (
    output wire id_0,
    output uwire id_1,
    output wire id_2,
    input wor id_3
    , id_11,
    input tri id_4,
    input uwire id_5,
    input wand id_6,
    input supply0 id_7,
    input tri0 id_8,
    input supply0 id_9
);
  module_0 modCall_1 (id_3);
  assign modCall_1.type_0 = 0;
endmodule
