{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527700522536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527700522542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 30 20:15:22 2018 " "Processing started: Wed May 30 20:15:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527700522542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527700522542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off record_moudle -c record_moudle " "Command: quartus_map --read_settings_files=on --write_settings_files=off record_moudle -c record_moudle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527700522543 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527700523537 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527700523537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sintable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sintable-arch " "Found design unit 1: sintable-arch" {  } { { "SinTable.vhd" "" { Text "C:/intelFPGA_lite/Projects/record_moudle/SinTable.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527700561623 ""} { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "SinTable.vhd" "" { Text "C:/intelFPGA_lite/Projects/record_moudle/SinTable.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527700561623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527700561623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recorder_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file recorder_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 recorder_module " "Found entity 1: recorder_module" {  } { { "recorder_module.bdf" "" { Schematic "C:/intelFPGA_lite/Projects/record_moudle/recorder_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527700561625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527700561625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prescaler-behave " "Found design unit 1: prescaler-behave" {  } { { "prescaler.vhd" "" { Text "C:/intelFPGA_lite/Projects/record_moudle/prescaler.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527700561628 ""} { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "prescaler.vhd" "" { Text "C:/intelFPGA_lite/Projects/record_moudle/prescaler.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527700561628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527700561628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "experiment_sinus_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file experiment_sinus_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 experiment_sinus_generator " "Found entity 1: experiment_sinus_generator" {  } { { "experiment_sinus_generator.bdf" "" { Schematic "C:/intelFPGA_lite/Projects/record_moudle/experiment_sinus_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527700561637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527700561637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "experiment_digital_recorder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file experiment_digital_recorder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 experiment_digital_recorder " "Found entity 1: experiment_digital_recorder" {  } { { "experiment_digital_recorder.bdf" "" { Schematic "C:/intelFPGA_lite/Projects/record_moudle/experiment_digital_recorder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527700561640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527700561640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "experiment_data_conversion.bdf 1 1 " "Found 1 design units, including 1 entities, in source file experiment_data_conversion.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 experiment_data_conversion " "Found entity 1: experiment_data_conversion" {  } { { "experiment_data_conversion.bdf" "" { Schematic "C:/intelFPGA_lite/Projects/record_moudle/experiment_data_conversion.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527700561650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527700561650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram-SYN " "Found design unit 1: dpram-SYN" {  } { { "dpram.vhd" "" { Text "C:/intelFPGA_lite/Projects/record_moudle/dpram.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527700561653 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram " "Found entity 1: dpram" {  } { { "dpram.vhd" "" { Text "C:/intelFPGA_lite/Projects/record_moudle/dpram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527700561653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527700561653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_codec_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_codec_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/Projects/record_moudle/audio_codec_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527700562057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527700562057 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "experiment_digital_recorder " "Elaborating entity \"experiment_digital_recorder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1527700562491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec_controller audio_codec_controller:audio_codec_controller_inst " "Elaborating entity \"audio_codec_controller\" for hierarchy \"audio_codec_controller:audio_codec_controller_inst\"" {  } { { "experiment_digital_recorder.bdf" "audio_codec_controller_inst" { Schematic "C:/intelFPGA_lite/Projects/record_moudle/experiment_digital_recorder.bdf" { { 152 896 1168 360 "audio_codec_controller_inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527700562523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recorder_module recorder_module:inst " "Elaborating entity \"recorder_module\" for hierarchy \"recorder_module:inst\"" {  } { { "experiment_digital_recorder.bdf" "inst" { Schematic "C:/intelFPGA_lite/Projects/record_moudle/experiment_digital_recorder.bdf" { { 224 504 736 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527700562760 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "wraddress\[17..0\] dpram inst3 \"addr\[18..0\]\" (ID addr_counter:inst4) " "Width mismatch in port \"wraddress\[17..0\]\" of instance \"inst3\" and type dpram -- source is \"\"addr\[18..0\]\" (ID addr_counter:inst4)\"" {  } { { "recorder_module.bdf" "" { Schematic "C:/intelFPGA_lite/Projects/record_moudle/recorder_module.bdf" { { 200 520 528 200 "" "" } { 192 528 528 200 "" "" } { 192 528 584 192 "" "" } { 168 304 520 280 "inst4" "" } { 144 584 840 304 "inst3" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527700562769 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "rdaddress\[17..0\] dpram inst3 \"addr\[18..0\]\" (ID addr_counter:inst8) " "Width mismatch in port \"rdaddress\[17..0\]\" of instance \"inst3\" and type dpram -- source is \"\"addr\[18..0\]\" (ID addr_counter:inst8)\"" {  } { { "recorder_module.bdf" "" { Schematic "C:/intelFPGA_lite/Projects/record_moudle/recorder_module.bdf" { { 344 512 520 344 "" "" } { 232 520 520 344 "" "" } { 232 520 584 232 "" "" } { 312 296 512 424 "inst8" "" } { 144 584 840 304 "inst3" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527700562769 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "recorder_module:inst " "Can't elaborate user hierarchy \"recorder_module:inst\"" {  } { { "experiment_digital_recorder.bdf" "inst" { Schematic "C:/intelFPGA_lite/Projects/record_moudle/experiment_digital_recorder.bdf" { { 224 504 736 352 "inst" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527700562770 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4907 " "Peak virtual memory: 4907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527700563157 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 30 20:16:03 2018 " "Processing ended: Wed May 30 20:16:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527700563157 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527700563157 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527700563157 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527700563157 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527700563976 ""}
