Analysis & Synthesis report for Anubis
Sun Mar 17 12:54:48 2019
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Anubis_2|nextstate_1
  9. State Machine - |Anubis_2|state_1
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: Top-level Entity: |Anubis_2
 14. Port Connectivity Checks: "Key_Schedule:key_update|Round_Constants:round_constants|Sbox:s_4"
 15. Port Connectivity Checks: "Key_Schedule:key_update|Round_Constants:round_constants|Sbox:s_3"
 16. Port Connectivity Checks: "Key_Schedule:key_update|Round_Constants:round_constants|Sbox:s_2"
 17. Port Connectivity Checks: "Key_Schedule:key_update|Round_Constants:round_constants|Sbox:s_1"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages
 21. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Mar 17 12:54:48 2019       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; Anubis                                      ;
; Top-level Entity Name           ; Anubis_2                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1300                                        ;
; Total pins                      ; 4                                           ;
; Total virtual pins              ; 640                                         ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA6U23C6       ;                    ;
; Top-level entity name                                                           ; Anubis_2           ; Anubis             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                        ; Library ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------------+---------+
; Theta.v                          ; yes             ; User Verilog HDL File  ; C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Theta.v               ;         ;
; Tau.v                            ; yes             ; User Verilog HDL File  ; C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Tau.v                 ;         ;
; Sbox.v                           ; yes             ; User Verilog HDL File  ; C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v                ;         ;
; Pi.v                             ; yes             ; User Verilog HDL File  ; C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Pi.v                  ;         ;
; Multiplication.v                 ; yes             ; User Verilog HDL File  ; C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Multiplication.v      ;         ;
; Gamma.v                          ; yes             ; User Verilog HDL File  ; C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Gamma.v               ;         ;
; Omega.v                          ; yes             ; User Verilog HDL File  ; C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Omega.v               ;         ;
; Round_Constants.v                ; yes             ; User Verilog HDL File  ; C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Round_Constants.v     ;         ;
; Key_Schedule.v                   ; yes             ; User Verilog HDL File  ; C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Key_Schedule.v        ;         ;
; Fi.v                             ; yes             ; User Verilog HDL File  ; C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Fi.v                  ;         ;
; Add_Round_Constants.v            ; yes             ; User Verilog HDL File  ; C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Add_Round_Constants.v ;         ;
; Psi.v                            ; yes             ; User Verilog HDL File  ; C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Psi.v                 ;         ;
; Anubis_2.v                       ; yes             ; User Verilog HDL File  ; C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v            ;         ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 5464      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 6030      ;
;     -- 7 input functions                    ; 15        ;
;     -- 6 input functions                    ; 4243      ;
;     -- 5 input functions                    ; 746       ;
;     -- 4 input functions                    ; 422       ;
;     -- <=3 input functions                  ; 604       ;
;                                             ;           ;
; Dedicated logic registers                   ; 1300      ;
;                                             ;           ;
; Virtual pins                                ; 640       ;
; I/O pins                                    ; 4         ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1300      ;
; Total fan-out                               ; 37312     ;
; Average fan-out                             ; 4.68      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                           ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                 ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------+---------------------+--------------+
; |Anubis_2                                 ; 6030 (928)          ; 1300 (1300)               ; 0                 ; 0          ; 4    ; 640          ; |Anubis_2                                                                           ; Anubis_2            ; work         ;
;    |Fi:fi_1|                              ; 788 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi_1                                                                   ; Fi                  ; work         ;
;       |Gamma:gamma|                       ; 640 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi_1|Gamma:gamma                                                       ; Gamma               ; work         ;
;          |Sbox:sboxes[0].s16|             ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi_1|Gamma:gamma|Sbox:sboxes[0].s16                                    ; Sbox                ; work         ;
;          |Sbox:sboxes[10].s16|            ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi_1|Gamma:gamma|Sbox:sboxes[10].s16                                   ; Sbox                ; work         ;
;          |Sbox:sboxes[11].s16|            ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi_1|Gamma:gamma|Sbox:sboxes[11].s16                                   ; Sbox                ; work         ;
;          |Sbox:sboxes[12].s16|            ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi_1|Gamma:gamma|Sbox:sboxes[12].s16                                   ; Sbox                ; work         ;
;          |Sbox:sboxes[13].s16|            ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi_1|Gamma:gamma|Sbox:sboxes[13].s16                                   ; Sbox                ; work         ;
;          |Sbox:sboxes[14].s16|            ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi_1|Gamma:gamma|Sbox:sboxes[14].s16                                   ; Sbox                ; work         ;
;          |Sbox:sboxes[15].s16|            ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi_1|Gamma:gamma|Sbox:sboxes[15].s16                                   ; Sbox                ; work         ;
;          |Sbox:sboxes[1].s16|             ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi_1|Gamma:gamma|Sbox:sboxes[1].s16                                    ; Sbox                ; work         ;
;          |Sbox:sboxes[2].s16|             ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi_1|Gamma:gamma|Sbox:sboxes[2].s16                                    ; Sbox                ; work         ;
;          |Sbox:sboxes[3].s16|             ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi_1|Gamma:gamma|Sbox:sboxes[3].s16                                    ; Sbox                ; work         ;
;          |Sbox:sboxes[4].s16|             ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi_1|Gamma:gamma|Sbox:sboxes[4].s16                                    ; Sbox                ; work         ;
;          |Sbox:sboxes[5].s16|             ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi_1|Gamma:gamma|Sbox:sboxes[5].s16                                    ; Sbox                ; work         ;
;          |Sbox:sboxes[6].s16|             ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi_1|Gamma:gamma|Sbox:sboxes[6].s16                                    ; Sbox                ; work         ;
;          |Sbox:sboxes[7].s16|             ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi_1|Gamma:gamma|Sbox:sboxes[7].s16                                    ; Sbox                ; work         ;
;          |Sbox:sboxes[8].s16|             ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi_1|Gamma:gamma|Sbox:sboxes[8].s16                                    ; Sbox                ; work         ;
;          |Sbox:sboxes[9].s16|             ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi_1|Gamma:gamma|Sbox:sboxes[9].s16                                    ; Sbox                ; work         ;
;       |Omega:omega|                       ; 148 (148)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi_1|Omega:omega                                                       ; Omega               ; work         ;
;    |Fi:fi|                                ; 788 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi                                                                     ; Fi                  ; work         ;
;       |Gamma:gamma|                       ; 640 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi|Gamma:gamma                                                         ; Gamma               ; work         ;
;          |Sbox:sboxes[0].s16|             ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi|Gamma:gamma|Sbox:sboxes[0].s16                                      ; Sbox                ; work         ;
;          |Sbox:sboxes[10].s16|            ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi|Gamma:gamma|Sbox:sboxes[10].s16                                     ; Sbox                ; work         ;
;          |Sbox:sboxes[11].s16|            ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi|Gamma:gamma|Sbox:sboxes[11].s16                                     ; Sbox                ; work         ;
;          |Sbox:sboxes[12].s16|            ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi|Gamma:gamma|Sbox:sboxes[12].s16                                     ; Sbox                ; work         ;
;          |Sbox:sboxes[13].s16|            ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi|Gamma:gamma|Sbox:sboxes[13].s16                                     ; Sbox                ; work         ;
;          |Sbox:sboxes[14].s16|            ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi|Gamma:gamma|Sbox:sboxes[14].s16                                     ; Sbox                ; work         ;
;          |Sbox:sboxes[15].s16|            ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi|Gamma:gamma|Sbox:sboxes[15].s16                                     ; Sbox                ; work         ;
;          |Sbox:sboxes[1].s16|             ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi|Gamma:gamma|Sbox:sboxes[1].s16                                      ; Sbox                ; work         ;
;          |Sbox:sboxes[2].s16|             ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi|Gamma:gamma|Sbox:sboxes[2].s16                                      ; Sbox                ; work         ;
;          |Sbox:sboxes[3].s16|             ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi|Gamma:gamma|Sbox:sboxes[3].s16                                      ; Sbox                ; work         ;
;          |Sbox:sboxes[4].s16|             ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi|Gamma:gamma|Sbox:sboxes[4].s16                                      ; Sbox                ; work         ;
;          |Sbox:sboxes[5].s16|             ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi|Gamma:gamma|Sbox:sboxes[5].s16                                      ; Sbox                ; work         ;
;          |Sbox:sboxes[6].s16|             ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi|Gamma:gamma|Sbox:sboxes[6].s16                                      ; Sbox                ; work         ;
;          |Sbox:sboxes[7].s16|             ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi|Gamma:gamma|Sbox:sboxes[7].s16                                      ; Sbox                ; work         ;
;          |Sbox:sboxes[8].s16|             ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi|Gamma:gamma|Sbox:sboxes[8].s16                                      ; Sbox                ; work         ;
;          |Sbox:sboxes[9].s16|             ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi|Gamma:gamma|Sbox:sboxes[9].s16                                      ; Sbox                ; work         ;
;       |Omega:omega|                       ; 148 (148)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Fi:fi|Omega:omega                                                         ; Omega               ; work         ;
;    |Gamma:sub_1|                          ; 640 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub_1                                                               ; Gamma               ; work         ;
;       |Sbox:sboxes[0].s16|                ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub_1|Sbox:sboxes[0].s16                                            ; Sbox                ; work         ;
;       |Sbox:sboxes[10].s16|               ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub_1|Sbox:sboxes[10].s16                                           ; Sbox                ; work         ;
;       |Sbox:sboxes[11].s16|               ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub_1|Sbox:sboxes[11].s16                                           ; Sbox                ; work         ;
;       |Sbox:sboxes[12].s16|               ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub_1|Sbox:sboxes[12].s16                                           ; Sbox                ; work         ;
;       |Sbox:sboxes[13].s16|               ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub_1|Sbox:sboxes[13].s16                                           ; Sbox                ; work         ;
;       |Sbox:sboxes[14].s16|               ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub_1|Sbox:sboxes[14].s16                                           ; Sbox                ; work         ;
;       |Sbox:sboxes[15].s16|               ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub_1|Sbox:sboxes[15].s16                                           ; Sbox                ; work         ;
;       |Sbox:sboxes[1].s16|                ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub_1|Sbox:sboxes[1].s16                                            ; Sbox                ; work         ;
;       |Sbox:sboxes[2].s16|                ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub_1|Sbox:sboxes[2].s16                                            ; Sbox                ; work         ;
;       |Sbox:sboxes[3].s16|                ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub_1|Sbox:sboxes[3].s16                                            ; Sbox                ; work         ;
;       |Sbox:sboxes[4].s16|                ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub_1|Sbox:sboxes[4].s16                                            ; Sbox                ; work         ;
;       |Sbox:sboxes[5].s16|                ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub_1|Sbox:sboxes[5].s16                                            ; Sbox                ; work         ;
;       |Sbox:sboxes[6].s16|                ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub_1|Sbox:sboxes[6].s16                                            ; Sbox                ; work         ;
;       |Sbox:sboxes[7].s16|                ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub_1|Sbox:sboxes[7].s16                                            ; Sbox                ; work         ;
;       |Sbox:sboxes[8].s16|                ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub_1|Sbox:sboxes[8].s16                                            ; Sbox                ; work         ;
;       |Sbox:sboxes[9].s16|                ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub_1|Sbox:sboxes[9].s16                                            ; Sbox                ; work         ;
;    |Gamma:sub|                            ; 640 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub                                                                 ; Gamma               ; work         ;
;       |Sbox:sboxes[0].s16|                ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub|Sbox:sboxes[0].s16                                              ; Sbox                ; work         ;
;       |Sbox:sboxes[10].s16|               ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub|Sbox:sboxes[10].s16                                             ; Sbox                ; work         ;
;       |Sbox:sboxes[11].s16|               ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub|Sbox:sboxes[11].s16                                             ; Sbox                ; work         ;
;       |Sbox:sboxes[12].s16|               ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub|Sbox:sboxes[12].s16                                             ; Sbox                ; work         ;
;       |Sbox:sboxes[13].s16|               ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub|Sbox:sboxes[13].s16                                             ; Sbox                ; work         ;
;       |Sbox:sboxes[14].s16|               ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub|Sbox:sboxes[14].s16                                             ; Sbox                ; work         ;
;       |Sbox:sboxes[15].s16|               ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub|Sbox:sboxes[15].s16                                             ; Sbox                ; work         ;
;       |Sbox:sboxes[1].s16|                ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub|Sbox:sboxes[1].s16                                              ; Sbox                ; work         ;
;       |Sbox:sboxes[2].s16|                ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub|Sbox:sboxes[2].s16                                              ; Sbox                ; work         ;
;       |Sbox:sboxes[3].s16|                ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub|Sbox:sboxes[3].s16                                              ; Sbox                ; work         ;
;       |Sbox:sboxes[4].s16|                ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub|Sbox:sboxes[4].s16                                              ; Sbox                ; work         ;
;       |Sbox:sboxes[5].s16|                ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub|Sbox:sboxes[5].s16                                              ; Sbox                ; work         ;
;       |Sbox:sboxes[6].s16|                ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub|Sbox:sboxes[6].s16                                              ; Sbox                ; work         ;
;       |Sbox:sboxes[7].s16|                ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub|Sbox:sboxes[7].s16                                              ; Sbox                ; work         ;
;       |Sbox:sboxes[8].s16|                ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub|Sbox:sboxes[8].s16                                              ; Sbox                ; work         ;
;       |Sbox:sboxes[9].s16|                ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Gamma:sub|Sbox:sboxes[9].s16                                              ; Sbox                ; work         ;
;    |Key_Schedule:key_update_1|            ; 955 (129)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update_1                                                 ; Key_Schedule        ; work         ;
;       |Psi:psi|                           ; 794 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update_1|Psi:psi                                         ; Psi                 ; work         ;
;          |Add_Round_Constants:add|        ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update_1|Psi:psi|Add_Round_Constants:add                 ; Add_Round_Constants ; work         ;
;          |Gamma:gamma|                    ; 640 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update_1|Psi:psi|Gamma:gamma                             ; Gamma               ; work         ;
;             |Sbox:sboxes[0].s16|          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update_1|Psi:psi|Gamma:gamma|Sbox:sboxes[0].s16          ; Sbox                ; work         ;
;             |Sbox:sboxes[10].s16|         ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update_1|Psi:psi|Gamma:gamma|Sbox:sboxes[10].s16         ; Sbox                ; work         ;
;             |Sbox:sboxes[11].s16|         ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update_1|Psi:psi|Gamma:gamma|Sbox:sboxes[11].s16         ; Sbox                ; work         ;
;             |Sbox:sboxes[12].s16|         ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update_1|Psi:psi|Gamma:gamma|Sbox:sboxes[12].s16         ; Sbox                ; work         ;
;             |Sbox:sboxes[13].s16|         ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update_1|Psi:psi|Gamma:gamma|Sbox:sboxes[13].s16         ; Sbox                ; work         ;
;             |Sbox:sboxes[14].s16|         ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update_1|Psi:psi|Gamma:gamma|Sbox:sboxes[14].s16         ; Sbox                ; work         ;
;             |Sbox:sboxes[15].s16|         ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update_1|Psi:psi|Gamma:gamma|Sbox:sboxes[15].s16         ; Sbox                ; work         ;
;             |Sbox:sboxes[1].s16|          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update_1|Psi:psi|Gamma:gamma|Sbox:sboxes[1].s16          ; Sbox                ; work         ;
;             |Sbox:sboxes[2].s16|          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update_1|Psi:psi|Gamma:gamma|Sbox:sboxes[2].s16          ; Sbox                ; work         ;
;             |Sbox:sboxes[3].s16|          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update_1|Psi:psi|Gamma:gamma|Sbox:sboxes[3].s16          ; Sbox                ; work         ;
;             |Sbox:sboxes[4].s16|          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update_1|Psi:psi|Gamma:gamma|Sbox:sboxes[4].s16          ; Sbox                ; work         ;
;             |Sbox:sboxes[5].s16|          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update_1|Psi:psi|Gamma:gamma|Sbox:sboxes[5].s16          ; Sbox                ; work         ;
;             |Sbox:sboxes[6].s16|          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update_1|Psi:psi|Gamma:gamma|Sbox:sboxes[6].s16          ; Sbox                ; work         ;
;             |Sbox:sboxes[7].s16|          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update_1|Psi:psi|Gamma:gamma|Sbox:sboxes[7].s16          ; Sbox                ; work         ;
;             |Sbox:sboxes[8].s16|          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update_1|Psi:psi|Gamma:gamma|Sbox:sboxes[8].s16          ; Sbox                ; work         ;
;             |Sbox:sboxes[9].s16|          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update_1|Psi:psi|Gamma:gamma|Sbox:sboxes[9].s16          ; Sbox                ; work         ;
;          |Theta:theta|                    ; 118 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update_1|Psi:psi|Theta:theta                             ; Theta               ; work         ;
;             |Multiplication:thetas[0].m4| ; 39 (39)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update_1|Psi:psi|Theta:theta|Multiplication:thetas[0].m4 ; Multiplication      ; work         ;
;             |Multiplication:thetas[1].m4| ; 39 (39)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update_1|Psi:psi|Theta:theta|Multiplication:thetas[1].m4 ; Multiplication      ; work         ;
;             |Multiplication:thetas[2].m4| ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update_1|Psi:psi|Theta:theta|Multiplication:thetas[2].m4 ; Multiplication      ; work         ;
;       |Round_Constants:round_constants|   ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update_1|Round_Constants:round_constants                 ; Round_Constants     ; work         ;
;          |Sbox:s_1|                       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update_1|Round_Constants:round_constants|Sbox:s_1        ; Sbox                ; work         ;
;          |Sbox:s_2|                       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update_1|Round_Constants:round_constants|Sbox:s_2        ; Sbox                ; work         ;
;          |Sbox:s_3|                       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update_1|Round_Constants:round_constants|Sbox:s_3        ; Sbox                ; work         ;
;          |Sbox:s_4|                       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update_1|Round_Constants:round_constants|Sbox:s_4        ; Sbox                ; work         ;
;    |Key_Schedule:key_update|              ; 955 (129)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update                                                   ; Key_Schedule        ; work         ;
;       |Psi:psi|                           ; 794 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update|Psi:psi                                           ; Psi                 ; work         ;
;          |Add_Round_Constants:add|        ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update|Psi:psi|Add_Round_Constants:add                   ; Add_Round_Constants ; work         ;
;          |Gamma:gamma|                    ; 640 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update|Psi:psi|Gamma:gamma                               ; Gamma               ; work         ;
;             |Sbox:sboxes[0].s16|          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update|Psi:psi|Gamma:gamma|Sbox:sboxes[0].s16            ; Sbox                ; work         ;
;             |Sbox:sboxes[10].s16|         ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update|Psi:psi|Gamma:gamma|Sbox:sboxes[10].s16           ; Sbox                ; work         ;
;             |Sbox:sboxes[11].s16|         ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update|Psi:psi|Gamma:gamma|Sbox:sboxes[11].s16           ; Sbox                ; work         ;
;             |Sbox:sboxes[12].s16|         ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update|Psi:psi|Gamma:gamma|Sbox:sboxes[12].s16           ; Sbox                ; work         ;
;             |Sbox:sboxes[13].s16|         ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update|Psi:psi|Gamma:gamma|Sbox:sboxes[13].s16           ; Sbox                ; work         ;
;             |Sbox:sboxes[14].s16|         ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update|Psi:psi|Gamma:gamma|Sbox:sboxes[14].s16           ; Sbox                ; work         ;
;             |Sbox:sboxes[15].s16|         ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update|Psi:psi|Gamma:gamma|Sbox:sboxes[15].s16           ; Sbox                ; work         ;
;             |Sbox:sboxes[1].s16|          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update|Psi:psi|Gamma:gamma|Sbox:sboxes[1].s16            ; Sbox                ; work         ;
;             |Sbox:sboxes[2].s16|          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update|Psi:psi|Gamma:gamma|Sbox:sboxes[2].s16            ; Sbox                ; work         ;
;             |Sbox:sboxes[3].s16|          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update|Psi:psi|Gamma:gamma|Sbox:sboxes[3].s16            ; Sbox                ; work         ;
;             |Sbox:sboxes[4].s16|          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update|Psi:psi|Gamma:gamma|Sbox:sboxes[4].s16            ; Sbox                ; work         ;
;             |Sbox:sboxes[5].s16|          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update|Psi:psi|Gamma:gamma|Sbox:sboxes[5].s16            ; Sbox                ; work         ;
;             |Sbox:sboxes[6].s16|          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update|Psi:psi|Gamma:gamma|Sbox:sboxes[6].s16            ; Sbox                ; work         ;
;             |Sbox:sboxes[7].s16|          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update|Psi:psi|Gamma:gamma|Sbox:sboxes[7].s16            ; Sbox                ; work         ;
;             |Sbox:sboxes[8].s16|          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update|Psi:psi|Gamma:gamma|Sbox:sboxes[8].s16            ; Sbox                ; work         ;
;             |Sbox:sboxes[9].s16|          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update|Psi:psi|Gamma:gamma|Sbox:sboxes[9].s16            ; Sbox                ; work         ;
;          |Theta:theta|                    ; 118 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update|Psi:psi|Theta:theta                               ; Theta               ; work         ;
;             |Multiplication:thetas[0].m4| ; 39 (39)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update|Psi:psi|Theta:theta|Multiplication:thetas[0].m4   ; Multiplication      ; work         ;
;             |Multiplication:thetas[1].m4| ; 39 (39)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update|Psi:psi|Theta:theta|Multiplication:thetas[1].m4   ; Multiplication      ; work         ;
;             |Multiplication:thetas[2].m4| ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update|Psi:psi|Theta:theta|Multiplication:thetas[2].m4   ; Multiplication      ; work         ;
;       |Round_Constants:round_constants|   ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update|Round_Constants:round_constants                   ; Round_Constants     ; work         ;
;          |Sbox:s_1|                       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update|Round_Constants:round_constants|Sbox:s_1          ; Sbox                ; work         ;
;          |Sbox:s_2|                       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update|Round_Constants:round_constants|Sbox:s_2          ; Sbox                ; work         ;
;          |Sbox:s_3|                       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update|Round_Constants:round_constants|Sbox:s_3          ; Sbox                ; work         ;
;          |Sbox:s_4|                       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Key_Schedule:key_update|Round_Constants:round_constants|Sbox:s_4          ; Sbox                ; work         ;
;    |Theta:mix_1|                          ; 168 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Theta:mix_1                                                               ; Theta               ; work         ;
;       |Multiplication:thetas[0].m4|       ; 42 (42)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Theta:mix_1|Multiplication:thetas[0].m4                                   ; Multiplication      ; work         ;
;       |Multiplication:thetas[1].m4|       ; 42 (42)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Theta:mix_1|Multiplication:thetas[1].m4                                   ; Multiplication      ; work         ;
;       |Multiplication:thetas[2].m4|       ; 42 (42)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Theta:mix_1|Multiplication:thetas[2].m4                                   ; Multiplication      ; work         ;
;       |Multiplication:thetas[3].m4|       ; 42 (42)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Theta:mix_1|Multiplication:thetas[3].m4                                   ; Multiplication      ; work         ;
;    |Theta:mix|                            ; 168 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Theta:mix                                                                 ; Theta               ; work         ;
;       |Multiplication:thetas[0].m4|       ; 42 (42)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Theta:mix|Multiplication:thetas[0].m4                                     ; Multiplication      ; work         ;
;       |Multiplication:thetas[1].m4|       ; 42 (42)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Theta:mix|Multiplication:thetas[1].m4                                     ; Multiplication      ; work         ;
;       |Multiplication:thetas[2].m4|       ; 42 (42)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Theta:mix|Multiplication:thetas[2].m4                                     ; Multiplication      ; work         ;
;       |Multiplication:thetas[3].m4|       ; 42 (42)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Anubis_2|Theta:mix|Multiplication:thetas[3].m4                                     ; Multiplication      ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |Anubis_2|nextstate_1                                                                                 ;
+-------------------------+----------------------+-----------------------+-------------------------+--------------------+
; Name                    ; nextstate_1.result_1 ; nextstate_1.encrypt_1 ; nextstate_1.load_data_1 ; nextstate_1.idle_1 ;
+-------------------------+----------------------+-----------------------+-------------------------+--------------------+
; nextstate_1.idle_1      ; 0                    ; 0                     ; 0                       ; 0                  ;
; nextstate_1.load_data_1 ; 0                    ; 0                     ; 1                       ; 1                  ;
; nextstate_1.encrypt_1   ; 0                    ; 1                     ; 0                       ; 1                  ;
; nextstate_1.result_1    ; 1                    ; 0                     ; 0                       ; 1                  ;
+-------------------------+----------------------+-----------------------+-------------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |Anubis_2|state_1                                                                 ;
+---------------------+------------------+-------------------+---------------------+----------------+
; Name                ; state_1.result_1 ; state_1.encrypt_1 ; state_1.load_data_1 ; state_1.idle_1 ;
+---------------------+------------------+-------------------+---------------------+----------------+
; state_1.idle_1      ; 0                ; 0                 ; 0                   ; 0              ;
; state_1.load_data_1 ; 0                ; 0                 ; 1                   ; 1              ;
; state_1.encrypt_1   ; 0                ; 1                 ; 0                   ; 1              ;
; state_1.result_1    ; 1                ; 0                 ; 0                   ; 1              ;
+---------------------+------------------+-------------------+---------------------+----------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; state[3]                               ; Merged with state[2]                   ;
; nextstate[3]                           ; Merged with nextstate[2]               ;
; nextstate_1~2                          ; Lost fanout                            ;
; nextstate_1~3                          ; Lost fanout                            ;
; nextstate_1~4                          ; Lost fanout                            ;
; nextstate_1~5                          ; Lost fanout                            ;
; state_1~6                              ; Lost fanout                            ;
; state_1~7                              ; Lost fanout                            ;
; state_1~8                              ; Lost fanout                            ;
; state_1~9                              ; Lost fanout                            ;
; nextstate[2]                           ; Stuck at GND due to stuck port data_in ;
; state[2]                               ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 12 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1300  ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 512   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1284  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |Anubis_2|round_counter[0]                      ;
; 5:1                ; 128 bits  ; 384 LEs       ; 0 LEs                ; 384 LEs                ; Yes        ; |Anubis_2|key_1[108]                            ;
; 5:1                ; 128 bits  ; 384 LEs       ; 128 LEs              ; 256 LEs                ; Yes        ; |Anubis_2|data_1[27]                            ;
; 10:1               ; 128 bits  ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |Anubis_2|key[58]                               ;
; 10:1               ; 128 bits  ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |Anubis_2|data[88]                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Anubis_2|Fi:fi|Omega:omega|factor_3_3_3_3[4]   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Anubis_2|Fi:fi|Omega:omega|factor_3_3_1[3]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Anubis_2|Fi:fi|Omega:omega|factor_3_2_3_3[4]   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Anubis_2|Fi:fi|Omega:omega|factor_3_2_1[3]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Anubis_2|Fi:fi|Omega:omega|factor_3_1_3_3[3]   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Anubis_2|Fi:fi|Omega:omega|factor_3_1_1[3]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Anubis_2|Fi:fi|Omega:omega|factor_3_0_3_3[4]   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Anubis_2|Fi:fi|Omega:omega|factor_3_0_1[4]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Anubis_2|Fi:fi_1|Omega:omega|factor_3_3_3_3[4] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Anubis_2|Fi:fi_1|Omega:omega|factor_3_3_1[3]   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Anubis_2|Fi:fi_1|Omega:omega|factor_3_2_3_3[4] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Anubis_2|Fi:fi_1|Omega:omega|factor_3_2_1[3]   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Anubis_2|Fi:fi_1|Omega:omega|factor_3_1_3_3[4] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Anubis_2|Fi:fi_1|Omega:omega|factor_3_1_1[3]   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Anubis_2|Fi:fi_1|Omega:omega|factor_3_0_3_3[3] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Anubis_2|Fi:fi_1|Omega:omega|factor_3_0_1[3]   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Anubis_2 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; idle           ; 0     ; Signed Integer                                  ;
; load_data      ; 1     ; Signed Integer                                  ;
; encrypt        ; 2     ; Signed Integer                                  ;
; result         ; 3     ; Signed Integer                                  ;
; idle_1         ; 0     ; Signed Integer                                  ;
; load_data_1    ; 1     ; Signed Integer                                  ;
; encrypt_1      ; 2     ; Signed Integer                                  ;
; result_1       ; 3     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Key_Schedule:key_update|Round_Constants:round_constants|Sbox:s_4"                                                                                                                          ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data_in[1..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Key_Schedule:key_update|Round_Constants:round_constants|Sbox:s_3"                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data_in[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; data_in[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Key_Schedule:key_update|Round_Constants:round_constants|Sbox:s_2"                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data_in[1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; data_in[0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Key_Schedule:key_update|Round_Constants:round_constants|Sbox:s_1"                                                                                                                          ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data_in[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1300                        ;
;     ENA               ; 771                         ;
;     ENA SCLR          ; 1                           ;
;     ENA SLD           ; 512                         ;
;     plain             ; 16                          ;
; arriav_lcell_comb     ; 6030                        ;
;     extend            ; 15                          ;
;         7 data inputs ; 15                          ;
;     normal            ; 6015                        ;
;         1 data inputs ; 384                         ;
;         2 data inputs ; 138                         ;
;         3 data inputs ; 82                          ;
;         4 data inputs ; 422                         ;
;         5 data inputs ; 746                         ;
;         6 data inputs ; 4243                        ;
; boundary_port         ; 644                         ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 9.76                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:59     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sun Mar 17 12:53:35 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Anubis -c Anubis
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file theta.v
    Info (12023): Found entity 1: Theta File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Theta.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tau.v
    Info (12023): Found entity 1: Tau File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Tau.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sbox.v
    Info (12023): Found entity 1: Sbox File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pi.v
    Info (12023): Found entity 1: Pi File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Pi.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file multiplication_tb.v
    Info (12023): Found entity 1: Multiplication_tb File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Multiplication_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file multiplication.v
    Info (12023): Found entity 1: Multiplication File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Multiplication.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file gamma.v
    Info (12023): Found entity 1: Gamma File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Gamma.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file add_round_key.v
    Info (12023): Found entity 1: Add_Round_Key File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Add_Round_Key.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file omega.v
    Info (12023): Found entity 1: Omega File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Omega.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file omega_tb.v
    Info (12023): Found entity 1: Omega_tb File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Omega_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file round_constants.v
    Info (12023): Found entity 1: Round_Constants File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Round_Constants.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file round_constants_tb.v
    Info (12023): Found entity 1: Round_Constants_tb File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Round_Constants_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file key_schedule.v
    Info (12023): Found entity 1: Key_Schedule File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Key_Schedule.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fi.v
    Info (12023): Found entity 1: Fi File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Fi.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fi_tb.v
    Info (12023): Found entity 1: Fi_tb File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Fi_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file add_round_constants.v
    Info (12023): Found entity 1: Add_Round_Constants File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Add_Round_Constants.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file psi.v
    Info (12023): Found entity 1: Psi File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Psi.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gamma_tb.v
    Info (12023): Found entity 1: Gamma_tb File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Gamma_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tau_tb.v
    Info (12023): Found entity 1: Tau_tb File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Tau_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file theta_tb.v
    Info (12023): Found entity 1: Theta_tb File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Theta_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pi_tb.v
    Info (12023): Found entity 1: Pi_tb File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Pi_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file anubis.v
    Info (12023): Found entity 1: Anubis File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file anubis_tb.v
    Info (12023): Found entity 1: Anubis_tb File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file anubis_2.v
    Info (12023): Found entity 1: Anubis_2 File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file key_schedule_tb.v
    Info (12023): Found entity 1: Key_Schedule_tb File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Key_Schedule_tb.v Line: 2
Info (12127): Elaborating entity "Anubis_2" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Anubis_2.v(35): object "state_n" assigned a value but never read File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 35
Warning (10036): Verilog HDL or VHDL warning at Anubis_2.v(36): object "nextstate_n" assigned a value but never read File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 36
Warning (10036): Verilog HDL or VHDL warning at Anubis_2.v(37): object "round_counter_n" assigned a value but never read File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 37
Warning (10036): Verilog HDL or VHDL warning at Anubis_2.v(38): object "key_n" assigned a value but never read File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 38
Warning (10036): Verilog HDL or VHDL warning at Anubis_2.v(39): object "data_n" assigned a value but never read File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 39
Warning (10036): Verilog HDL or VHDL warning at Anubis_2.v(185): object "state_1_n" assigned a value but never read File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 185
Warning (10036): Verilog HDL or VHDL warning at Anubis_2.v(186): object "nextstate_1_n" assigned a value but never read File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 186
Warning (10036): Verilog HDL or VHDL warning at Anubis_2.v(187): object "round_counter_1_n" assigned a value but never read File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 187
Warning (10036): Verilog HDL or VHDL warning at Anubis_2.v(188): object "key_1_n" assigned a value but never read File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 188
Warning (10036): Verilog HDL or VHDL warning at Anubis_2.v(189): object "data_1_n" assigned a value but never read File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 189
Warning (10230): Verilog HDL assignment warning at Anubis_2.v(61): truncated value with size 32 to match size of target (4) File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 61
Warning (10230): Verilog HDL assignment warning at Anubis_2.v(62): truncated value with size 32 to match size of target (4) File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 62
Warning (10230): Verilog HDL assignment warning at Anubis_2.v(89): truncated value with size 32 to match size of target (4) File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 89
Warning (10230): Verilog HDL assignment warning at Anubis_2.v(90): truncated value with size 32 to match size of target (4) File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 90
Warning (10230): Verilog HDL assignment warning at Anubis_2.v(94): truncated value with size 32 to match size of target (4) File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 94
Warning (10230): Verilog HDL assignment warning at Anubis_2.v(95): truncated value with size 32 to match size of target (4) File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 95
Warning (10230): Verilog HDL assignment warning at Anubis_2.v(103): truncated value with size 32 to match size of target (4) File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 103
Warning (10230): Verilog HDL assignment warning at Anubis_2.v(104): truncated value with size 32 to match size of target (4) File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 104
Warning (10230): Verilog HDL assignment warning at Anubis_2.v(109): truncated value with size 32 to match size of target (4) File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 109
Warning (10230): Verilog HDL assignment warning at Anubis_2.v(111): truncated value with size 32 to match size of target (4) File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 111
Warning (10230): Verilog HDL assignment warning at Anubis_2.v(130): truncated value with size 32 to match size of target (4) File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 130
Warning (10230): Verilog HDL assignment warning at Anubis_2.v(135): truncated value with size 32 to match size of target (4) File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 135
Warning (10230): Verilog HDL assignment warning at Anubis_2.v(140): truncated value with size 32 to match size of target (4) File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 140
Warning (10230): Verilog HDL assignment warning at Anubis_2.v(141): truncated value with size 32 to match size of target (4) File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 141
Warning (10230): Verilog HDL assignment warning at Anubis_2.v(147): truncated value with size 32 to match size of target (4) File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 147
Warning (10230): Verilog HDL assignment warning at Anubis_2.v(149): truncated value with size 32 to match size of target (4) File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 149
Warning (10230): Verilog HDL assignment warning at Anubis_2.v(153): truncated value with size 32 to match size of target (4) File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 153
Warning (10230): Verilog HDL assignment warning at Anubis_2.v(154): truncated value with size 32 to match size of target (4) File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 154
Warning (10230): Verilog HDL assignment warning at Anubis_2.v(212): truncated value with size 32 to match size of target (4) File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 212
Warning (10230): Verilog HDL assignment warning at Anubis_2.v(217): truncated value with size 32 to match size of target (4) File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 217
Warning (10230): Verilog HDL assignment warning at Anubis_2.v(240): truncated value with size 32 to match size of target (4) File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 240
Warning (10230): Verilog HDL assignment warning at Anubis_2.v(245): truncated value with size 32 to match size of target (4) File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 245
Warning (10230): Verilog HDL assignment warning at Anubis_2.v(254): truncated value with size 32 to match size of target (4) File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 254
Warning (10230): Verilog HDL assignment warning at Anubis_2.v(261): truncated value with size 32 to match size of target (4) File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 261
Warning (10230): Verilog HDL assignment warning at Anubis_2.v(285): truncated value with size 32 to match size of target (4) File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 285
Warning (10230): Verilog HDL assignment warning at Anubis_2.v(291): truncated value with size 32 to match size of target (4) File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 291
Warning (10230): Verilog HDL assignment warning at Anubis_2.v(299): truncated value with size 32 to match size of target (4) File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 299
Warning (10230): Verilog HDL assignment warning at Anubis_2.v(304): truncated value with size 32 to match size of target (4) File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 304
Info (12128): Elaborating entity "Gamma" for hierarchy "Gamma:sub" File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 43
Info (12128): Elaborating entity "Sbox" for hierarchy "Gamma:sub|Sbox:sboxes[0].s16" File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Gamma.v Line: 13
Info (12128): Elaborating entity "Tau" for hierarchy "Tau:shift" File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 44
Info (12128): Elaborating entity "Theta" for hierarchy "Theta:mix" File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 45
Info (12128): Elaborating entity "Multiplication" for hierarchy "Theta:mix|Multiplication:thetas[0].m4" File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Theta.v Line: 13
Info (12128): Elaborating entity "Fi" for hierarchy "Fi:fi" File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 47
Info (12128): Elaborating entity "Omega" for hierarchy "Fi:fi|Omega:omega" File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Fi.v Line: 9
Info (12128): Elaborating entity "Key_Schedule" for hierarchy "Key_Schedule:key_update" File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 49
Info (12128): Elaborating entity "Round_Constants" for hierarchy "Key_Schedule:key_update|Round_Constants:round_constants" File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Key_Schedule.v Line: 14
Info (12128): Elaborating entity "Psi" for hierarchy "Key_Schedule:key_update|Psi:psi" File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Key_Schedule.v Line: 15
Info (12128): Elaborating entity "Pi" for hierarchy "Key_Schedule:key_update|Psi:psi|Pi:pi" File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Psi.v Line: 10
Info (12128): Elaborating entity "Add_Round_Constants" for hierarchy "Key_Schedule:key_update|Psi:psi|Add_Round_Constants:add" File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Psi.v Line: 12
Warning (12020): Port "data_in" on the entity instantiation of "s_4" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored. File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Round_Constants.v Line: 13
Warning (12020): Port "data_in" on the entity instantiation of "s_3" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored. File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Round_Constants.v Line: 12
Warning (12020): Port "data_in" on the entity instantiation of "s_2" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored. File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Round_Constants.v Line: 11
Warning (12020): Port "data_in" on the entity instantiation of "s_1" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored. File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Round_Constants.v Line: 10
Info (276014): Found 72 instances of uninferred RAM logic
    Info (276007): RAM logic "Key_Schedule:key_update_1|Round_Constants:round_constants|Sbox:s_4|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Key_Schedule:key_update_1|Round_Constants:round_constants|Sbox:s_3|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Key_Schedule:key_update_1|Round_Constants:round_constants|Sbox:s_2|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Key_Schedule:key_update_1|Round_Constants:round_constants|Sbox:s_1|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Fi:fi_1|Gamma:gamma|Sbox:sboxes[15].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Fi:fi_1|Gamma:gamma|Sbox:sboxes[14].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Fi:fi_1|Gamma:gamma|Sbox:sboxes[13].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Fi:fi_1|Gamma:gamma|Sbox:sboxes[12].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Fi:fi_1|Gamma:gamma|Sbox:sboxes[11].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Fi:fi_1|Gamma:gamma|Sbox:sboxes[10].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Fi:fi_1|Gamma:gamma|Sbox:sboxes[9].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Fi:fi_1|Gamma:gamma|Sbox:sboxes[8].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Fi:fi_1|Gamma:gamma|Sbox:sboxes[7].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Fi:fi_1|Gamma:gamma|Sbox:sboxes[6].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Fi:fi_1|Gamma:gamma|Sbox:sboxes[5].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Fi:fi_1|Gamma:gamma|Sbox:sboxes[4].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Fi:fi_1|Gamma:gamma|Sbox:sboxes[3].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Fi:fi_1|Gamma:gamma|Sbox:sboxes[2].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Fi:fi_1|Gamma:gamma|Sbox:sboxes[1].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Fi:fi_1|Gamma:gamma|Sbox:sboxes[0].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Gamma:sub_1|Sbox:sboxes[15].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Gamma:sub_1|Sbox:sboxes[14].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Gamma:sub_1|Sbox:sboxes[13].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Gamma:sub_1|Sbox:sboxes[12].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Gamma:sub_1|Sbox:sboxes[11].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Gamma:sub_1|Sbox:sboxes[10].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Gamma:sub_1|Sbox:sboxes[9].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Gamma:sub_1|Sbox:sboxes[8].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Gamma:sub_1|Sbox:sboxes[7].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Gamma:sub_1|Sbox:sboxes[6].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Gamma:sub_1|Sbox:sboxes[5].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Gamma:sub_1|Sbox:sboxes[4].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Gamma:sub_1|Sbox:sboxes[3].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Gamma:sub_1|Sbox:sboxes[2].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Gamma:sub_1|Sbox:sboxes[1].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Gamma:sub_1|Sbox:sboxes[0].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Key_Schedule:key_update|Round_Constants:round_constants|Sbox:s_4|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Key_Schedule:key_update|Round_Constants:round_constants|Sbox:s_3|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Key_Schedule:key_update|Round_Constants:round_constants|Sbox:s_2|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Key_Schedule:key_update|Round_Constants:round_constants|Sbox:s_1|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Fi:fi|Gamma:gamma|Sbox:sboxes[15].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Fi:fi|Gamma:gamma|Sbox:sboxes[14].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Fi:fi|Gamma:gamma|Sbox:sboxes[13].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Fi:fi|Gamma:gamma|Sbox:sboxes[12].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Fi:fi|Gamma:gamma|Sbox:sboxes[11].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Fi:fi|Gamma:gamma|Sbox:sboxes[10].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Fi:fi|Gamma:gamma|Sbox:sboxes[9].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Fi:fi|Gamma:gamma|Sbox:sboxes[8].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Fi:fi|Gamma:gamma|Sbox:sboxes[7].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Fi:fi|Gamma:gamma|Sbox:sboxes[6].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Fi:fi|Gamma:gamma|Sbox:sboxes[5].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Fi:fi|Gamma:gamma|Sbox:sboxes[4].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Fi:fi|Gamma:gamma|Sbox:sboxes[3].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Fi:fi|Gamma:gamma|Sbox:sboxes[2].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Fi:fi|Gamma:gamma|Sbox:sboxes[1].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Fi:fi|Gamma:gamma|Sbox:sboxes[0].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Gamma:sub|Sbox:sboxes[15].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Gamma:sub|Sbox:sboxes[14].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Gamma:sub|Sbox:sboxes[13].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Gamma:sub|Sbox:sboxes[12].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Gamma:sub|Sbox:sboxes[11].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Gamma:sub|Sbox:sboxes[10].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Gamma:sub|Sbox:sboxes[9].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Gamma:sub|Sbox:sboxes[8].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Gamma:sub|Sbox:sboxes[7].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Gamma:sub|Sbox:sboxes[6].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Gamma:sub|Sbox:sboxes[5].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Gamma:sub|Sbox:sboxes[4].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Gamma:sub|Sbox:sboxes[3].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Gamma:sub|Sbox:sboxes[2].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Gamma:sub|Sbox:sboxes[1].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
    Info (276007): RAM logic "Gamma:sub|Sbox:sboxes[0].s16|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Sbox.v Line: 9
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/output_files/Anubis.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (15717): Design contains 640 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info (15719): Pin "data_out[0]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[1]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[2]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[3]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[4]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[5]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[6]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[7]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[8]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[9]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[10]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[11]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[12]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[13]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[14]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[15]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[16]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[17]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[18]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[19]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[20]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[21]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[22]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[23]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[24]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[25]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[26]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[27]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[28]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[29]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[30]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[31]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[32]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[33]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[34]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[35]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[36]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[37]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[38]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[39]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[40]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[41]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[42]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[43]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[44]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[45]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[46]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[47]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[48]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[49]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[50]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[51]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[52]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[53]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[54]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[55]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[56]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[57]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[58]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[59]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[60]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[61]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[62]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[63]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[64]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[65]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[66]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[67]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[68]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[69]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[70]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[71]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[72]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[73]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[74]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[75]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[76]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[77]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[78]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[79]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[80]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[81]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[82]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[83]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[84]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[85]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[86]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[87]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[88]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[89]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[90]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[91]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[92]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[93]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[94]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[95]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[96]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[97]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[98]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[99]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[100]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[101]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[102]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[103]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[104]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[105]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[106]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[107]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[108]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[109]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[110]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[111]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[112]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[113]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[114]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[115]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[116]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[117]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[118]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[119]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[120]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[121]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[122]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[123]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[124]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[125]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[126]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out[127]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_1[0]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[1]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[2]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[3]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[4]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[5]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[6]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[7]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[8]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[9]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[10]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[11]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[12]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[13]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[14]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[15]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[16]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[17]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[18]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[19]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[20]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[21]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[22]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[23]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[24]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[25]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[26]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[27]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[28]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[29]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[30]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[31]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[32]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[33]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[34]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[35]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[36]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[37]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[38]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[39]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[40]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[41]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[42]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[43]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[44]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[45]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[46]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[47]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[48]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[49]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[50]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[51]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[52]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[53]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[54]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[55]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[56]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[57]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[58]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[59]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[60]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[61]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[62]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[63]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[64]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[65]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[66]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[67]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[68]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[69]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[70]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[71]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[72]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[73]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[74]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[75]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[76]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[77]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[78]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[79]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[80]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[81]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[82]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[83]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[84]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[85]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[86]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[87]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[88]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[89]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[90]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[91]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[92]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[93]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[94]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[95]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[96]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[97]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[98]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[99]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[100]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[101]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[102]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[103]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[104]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[105]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[106]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[107]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[108]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[109]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[110]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[111]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[112]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[113]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[114]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[115]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[116]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[117]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[118]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[119]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[120]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[121]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[122]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[123]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[124]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[125]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[126]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1[127]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_n[0]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[1]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[2]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[3]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[4]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[5]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[6]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[7]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[8]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[9]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[10]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[11]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[12]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[13]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[14]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[15]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[16]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[17]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[18]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[19]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[20]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[21]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[22]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[23]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[24]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[25]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[26]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[27]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[28]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[29]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[30]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[31]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[32]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[33]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[34]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[35]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[36]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[37]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[38]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[39]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[40]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[41]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[42]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[43]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[44]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[45]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[46]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[47]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[48]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[49]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[50]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[51]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[52]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[53]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[54]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[55]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[56]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[57]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[58]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[59]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[60]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[61]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[62]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[63]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[64]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[65]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[66]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[67]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[68]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[69]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[70]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[71]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[72]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[73]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[74]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[75]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[76]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[77]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[78]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[79]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[80]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[81]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[82]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[83]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[84]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[85]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[86]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[87]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[88]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[89]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[90]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[91]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[92]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[93]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[94]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[95]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[96]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[97]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[98]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[99]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[100]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[101]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[102]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[103]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[104]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[105]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[106]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[107]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[108]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[109]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[110]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[111]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[112]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[113]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[114]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[115]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[116]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[117]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[118]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[119]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[120]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[121]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[122]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[123]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[124]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[125]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[126]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_n[127]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 80
    Info (15719): Pin "data_out_1_n[0]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[1]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[2]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[3]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[4]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[5]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[6]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[7]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[8]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[9]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[10]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[11]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[12]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[13]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[14]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[15]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[16]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[17]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[18]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[19]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[20]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[21]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[22]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[23]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[24]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[25]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[26]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[27]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[28]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[29]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[30]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[31]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[32]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[33]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[34]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[35]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[36]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[37]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[38]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[39]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[40]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[41]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[42]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[43]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[44]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[45]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[46]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[47]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[48]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[49]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[50]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[51]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[52]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[53]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[54]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[55]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[56]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[57]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[58]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[59]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[60]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[61]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[62]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[63]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[64]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[65]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[66]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[67]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[68]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[69]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[70]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[71]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[72]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[73]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[74]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[75]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[76]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[77]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[78]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[79]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[80]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[81]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[82]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[83]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[84]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[85]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[86]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[87]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[88]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[89]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[90]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[91]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[92]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[93]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[94]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[95]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[96]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[97]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[98]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[99]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[100]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[101]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[102]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[103]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[104]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[105]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[106]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[107]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[108]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[109]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[110]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[111]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[112]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[113]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[114]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[115]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[116]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[117]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[118]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[119]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[120]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[121]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[122]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[123]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[124]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[125]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[126]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15719): Pin "data_out_1_n[127]" is virtual output pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 230
    Info (15718): Pin "data_in[96]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[64]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[70]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[66]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[67]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[68]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[69]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[71]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[65]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[46]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[41]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[42]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[43]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[44]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[45]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[40]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[47]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[16]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[17]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[18]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[23]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[20]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[22]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[21]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[19]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[120]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[121]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[122]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[127]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[124]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[126]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[125]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[123]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[102]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[98]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[99]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[100]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[101]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[103]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[97]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[32]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[0]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[6]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[2]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[3]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[4]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[5]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[7]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[1]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[110]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[105]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[106]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[107]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[108]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[109]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[104]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[111]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[80]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[81]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[82]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[87]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[84]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[86]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[85]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[83]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[56]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[57]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[58]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[63]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[60]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[62]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[61]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[59]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[33]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[34]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[39]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[36]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[37]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[35]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[38]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[72]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[79]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[74]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[75]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[76]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[77]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[73]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[78]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[24]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[30]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[26]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[27]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[28]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[31]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[25]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[29]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[48]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[54]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[50]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[51]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[52]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[55]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[49]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[53]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[112]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[113]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[114]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[119]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[116]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[118]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[117]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[115]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[14]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[9]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[10]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[11]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[12]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[13]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[8]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[15]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[88]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[89]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[90]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[95]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[92]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[94]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[93]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
    Info (15718): Pin "data_in[91]" is virtual input pin File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/Anubis_2.v Line: 4
Warning (15752): Ignored 4 Virtual Pin logic option assignments
    Warning (15720): Ignored Virtual Pin assignment to node "round_counter[1]"
    Warning (15720): Ignored Virtual Pin assignment to node "round_counter[3]"
    Warning (15720): Ignored Virtual Pin assignment to node "round_counter[2]"
    Warning (15720): Ignored Virtual Pin assignment to node "round_counter[0]"
Info (21057): Implemented 7442 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 0 output pins
    Info (21061): Implemented 7438 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 4891 megabytes
    Info: Processing ended: Sun Mar 17 12:54:48 2019
    Info: Elapsed time: 00:01:13
    Info: Total CPU time (on all processors): 00:01:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_uodporniona/output_files/Anubis.map.smsg.


