--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1627 paths analyzed, 329 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.286ns.
--------------------------------------------------------------------------------
Slack:                  14.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.273ns (Levels of Logic = 2)
  Clock Path Skew:      0.022ns (0.772 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.AQ       Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y53.A3       net (fanout=38)       3.658   M_reset_cond_out
    SLICE_X8Y53.A        Tilo                  0.254   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X8Y53.C1       net (fanout=4)        0.546   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X8Y53.CLK      Tas                   0.339   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.273ns (1.069ns logic, 4.204ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  14.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.181ns (Levels of Logic = 2)
  Clock Path Skew:      0.022ns (0.772 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.AQ       Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y53.A3       net (fanout=38)       3.658   M_reset_cond_out
    SLICE_X8Y53.A        Tilo                  0.254   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X8Y53.B4       net (fanout=4)        0.454   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X8Y53.CLK      Tas                   0.339   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.181ns (1.069ns logic, 4.112ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  14.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.152ns (Levels of Logic = 2)
  Clock Path Skew:      0.024ns (0.774 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.AQ       Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y53.A3       net (fanout=38)       3.658   M_reset_cond_out
    SLICE_X8Y53.A        Tilo                  0.254   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X9Y52.C5       net (fanout=4)        0.391   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X9Y52.CLK      Tas                   0.373   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.152ns (1.103ns logic, 4.049ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  14.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.111ns (Levels of Logic = 2)
  Clock Path Skew:      0.022ns (0.772 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.AQ       Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y53.A3       net (fanout=38)       3.658   M_reset_cond_out
    SLICE_X8Y53.A        Tilo                  0.254   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X8Y53.D5       net (fanout=4)        0.384   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X8Y53.CLK      Tas                   0.339   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.111ns (1.069ns logic, 4.042ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  15.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.760ns (Levels of Logic = 2)
  Clock Path Skew:      0.026ns (0.776 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.AQ       Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y51.B4       net (fanout=38)       3.361   M_reset_cond_out
    SLICE_X8Y51.B        Tilo                  0.254   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/Mcount_M_val_q_val1
    SLICE_X8Y51.C4       net (fanout=1)        0.330   dec_ctr/dctr_gen_0[2].dctr/Mcount_M_val_q_val
    SLICE_X8Y51.CLK      Tas                   0.339   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.760ns (1.069ns logic, 3.691ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  15.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[0].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.465ns (Levels of Logic = 2)
  Clock Path Skew:      0.031ns (0.781 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[0].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.AQ       Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y52.B4       net (fanout=38)       3.127   M_reset_cond_out
    SLICE_X7Y52.B        Tilo                  0.259   M_dec_ctr_digits[6]
                                                       dec_ctr/dctr_gen_0[0].dctr/Mcount_M_val_q_val1
    SLICE_X7Y52.A5       net (fanout=1)        0.230   dec_ctr/dctr_gen_0[0].dctr/Mcount_M_val_q_val
    SLICE_X7Y52.CLK      Tas                   0.373   M_dec_ctr_digits[6]
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.465ns (1.108ns logic, 3.357ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  15.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.775 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[2].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.AQ       Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y51.D5      net (fanout=38)       3.556   M_reset_cond_out
    SLICE_X10Y51.CLK     Tas                   0.349   M_dec_ctr_digits[9]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.381ns (0.825ns logic, 3.556ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  15.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.327ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.775 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[2].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.AQ       Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y51.B3      net (fanout=38)       3.502   M_reset_cond_out
    SLICE_X10Y51.CLK     Tas                   0.349   M_dec_ctr_digits[9]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_0_rstpot
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.327ns (0.825ns logic, 3.502ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  15.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.775 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.AQ       Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y51.A3      net (fanout=38)       3.450   M_reset_cond_out
    SLICE_X10Y51.CLK     Tas                   0.349   M_dec_ctr_digits[9]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.275ns (0.825ns logic, 3.450ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  15.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[0].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.257ns (Levels of Logic = 1)
  Clock Path Skew:      0.024ns (0.774 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[0].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.AQ       Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y52.A3       net (fanout=38)       3.442   M_reset_cond_out
    SLICE_X8Y52.CLK      Tas                   0.339   M_dec_ctr_digits[2]
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_0_rstpot
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.257ns (0.815ns logic, 3.442ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  15.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.026ns (0.776 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[2].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.AQ       Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y51.A5       net (fanout=38)       3.299   M_reset_cond_out
    SLICE_X8Y51.CLK      Tas                   0.339   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_2_rstpot
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.114ns (0.815ns logic, 3.299ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  15.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.781 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.AQ       Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y52.D5       net (fanout=38)       3.266   M_reset_cond_out
    SLICE_X7Y52.CLK      Tas                   0.373   M_dec_ctr_digits[6]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_2_rstpot
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.115ns (0.849ns logic, 3.266ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  15.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[0].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.042ns (Levels of Logic = 1)
  Clock Path Skew:      0.024ns (0.774 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[0].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.AQ       Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y52.C6       net (fanout=38)       3.227   M_reset_cond_out
    SLICE_X8Y52.CLK      Tas                   0.339   M_dec_ctr_digits[2]
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.042ns (0.815ns logic, 3.227ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  15.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[0].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.042ns (Levels of Logic = 1)
  Clock Path Skew:      0.024ns (0.774 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[0].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.AQ       Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y52.D6       net (fanout=38)       3.227   M_reset_cond_out
    SLICE_X8Y52.CLK      Tas                   0.339   M_dec_ctr_digits[2]
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_2_rstpot
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.042ns (0.815ns logic, 3.227ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  15.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.006ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.781 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.AQ       Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y52.D5       net (fanout=38)       3.266   M_reset_cond_out
    SLICE_X7Y52.CLK      Tas                   0.264   M_dec_ctr_digits[6]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_0_rstpot
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.006ns (0.740ns logic, 3.266ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  16.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.918ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.DQ       Tcko                  0.525   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    SLICE_X9Y53.D1       net (fanout=4)        0.764   M_dec_ctr_digits[14]
    SLICE_X9Y53.D        Tilo                  0.259   dec_ctr/dctr_gen_0[3].dctr/N2
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val21_SW0
    SLICE_X8Y53.A2       net (fanout=1)        1.231   dec_ctr/dctr_gen_0[3].dctr/N2
    SLICE_X8Y53.A        Tilo                  0.254   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X8Y53.C1       net (fanout=4)        0.546   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X8Y53.CLK      Tas                   0.339   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.918ns (1.377ns logic, 2.541ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  16.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.826ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.DQ       Tcko                  0.525   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    SLICE_X9Y53.D1       net (fanout=4)        0.764   M_dec_ctr_digits[14]
    SLICE_X9Y53.D        Tilo                  0.259   dec_ctr/dctr_gen_0[3].dctr/N2
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val21_SW0
    SLICE_X8Y53.A2       net (fanout=1)        1.231   dec_ctr/dctr_gen_0[3].dctr/N2
    SLICE_X8Y53.A        Tilo                  0.254   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X8Y53.B4       net (fanout=4)        0.454   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X8Y53.CLK      Tas                   0.339   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.826ns (1.377ns logic, 2.449ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  16.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[2].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.797ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.318 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[2].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.BQ      Tcko                  0.476   M_dec_ctr_digits[9]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_0
    SLICE_X9Y53.D5       net (fanout=9)        0.692   M_dec_ctr_digits[8]
    SLICE_X9Y53.D        Tilo                  0.259   dec_ctr/dctr_gen_0[3].dctr/N2
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val21_SW0
    SLICE_X8Y53.A2       net (fanout=1)        1.231   dec_ctr/dctr_gen_0[3].dctr/N2
    SLICE_X8Y53.A        Tilo                  0.254   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X8Y53.C1       net (fanout=4)        0.546   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X8Y53.CLK      Tas                   0.339   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.797ns (1.328ns logic, 2.469ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  16.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.797ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.DQ       Tcko                  0.525   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    SLICE_X9Y53.D1       net (fanout=4)        0.764   M_dec_ctr_digits[14]
    SLICE_X9Y53.D        Tilo                  0.259   dec_ctr/dctr_gen_0[3].dctr/N2
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val21_SW0
    SLICE_X8Y53.A2       net (fanout=1)        1.231   dec_ctr/dctr_gen_0[3].dctr/N2
    SLICE_X8Y53.A        Tilo                  0.254   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X9Y52.C5       net (fanout=4)        0.391   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X9Y52.CLK      Tas                   0.373   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.797ns (1.411ns logic, 2.386ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  16.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.756ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.DQ       Tcko                  0.525   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    SLICE_X9Y53.D1       net (fanout=4)        0.764   M_dec_ctr_digits[14]
    SLICE_X9Y53.D        Tilo                  0.259   dec_ctr/dctr_gen_0[3].dctr/N2
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val21_SW0
    SLICE_X8Y53.A2       net (fanout=1)        1.231   dec_ctr/dctr_gen_0[3].dctr/N2
    SLICE_X8Y53.A        Tilo                  0.254   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X8Y53.D5       net (fanout=4)        0.384   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X8Y53.CLK      Tas                   0.339   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.756ns (1.377ns logic, 2.379ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  16.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.767ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.781 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.AQ       Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y52.C6       net (fanout=38)       2.918   M_reset_cond_out
    SLICE_X7Y52.CLK      Tas                   0.373   M_dec_ctr_digits[6]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.767ns (0.849ns logic, 2.918ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  16.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[2].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.705ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.318 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[2].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.BQ      Tcko                  0.476   M_dec_ctr_digits[9]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_0
    SLICE_X9Y53.D5       net (fanout=9)        0.692   M_dec_ctr_digits[8]
    SLICE_X9Y53.D        Tilo                  0.259   dec_ctr/dctr_gen_0[3].dctr/N2
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val21_SW0
    SLICE_X8Y53.A2       net (fanout=1)        1.231   dec_ctr/dctr_gen_0[3].dctr/N2
    SLICE_X8Y53.A        Tilo                  0.254   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X8Y53.B4       net (fanout=4)        0.454   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X8Y53.CLK      Tas                   0.339   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.705ns (1.328ns logic, 2.377ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  16.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.723ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.BQ       Tcko                  0.525   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X9Y53.D2       net (fanout=6)        0.569   M_dec_ctr_digits[12]
    SLICE_X9Y53.D        Tilo                  0.259   dec_ctr/dctr_gen_0[3].dctr/N2
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val21_SW0
    SLICE_X8Y53.A2       net (fanout=1)        1.231   dec_ctr/dctr_gen_0[3].dctr/N2
    SLICE_X8Y53.A        Tilo                  0.254   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X8Y53.C1       net (fanout=4)        0.546   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X8Y53.CLK      Tas                   0.339   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.723ns (1.377ns logic, 2.346ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  16.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[2].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.676ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.320 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[2].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.BQ      Tcko                  0.476   M_dec_ctr_digits[9]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_0
    SLICE_X9Y53.D5       net (fanout=9)        0.692   M_dec_ctr_digits[8]
    SLICE_X9Y53.D        Tilo                  0.259   dec_ctr/dctr_gen_0[3].dctr/N2
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val21_SW0
    SLICE_X8Y53.A2       net (fanout=1)        1.231   dec_ctr/dctr_gen_0[3].dctr/N2
    SLICE_X8Y53.A        Tilo                  0.254   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X9Y52.C5       net (fanout=4)        0.391   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X9Y52.CLK      Tas                   0.373   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.676ns (1.362ns logic, 2.314ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  16.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[1].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.660ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.318 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[1].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.DMUX     Tshcko                0.518   M_dec_ctr_digits[6]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_0
    SLICE_X9Y51.A5       net (fanout=9)        0.784   M_dec_ctr_digits[4]
    SLICE_X9Y51.A        Tilo                  0.259   dec_ctr/dctr_gen_0[2].dctr/N16
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val11_SW1
    SLICE_X8Y53.A1       net (fanout=5)        0.960   dec_ctr/N6
    SLICE_X8Y53.A        Tilo                  0.254   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X8Y53.C1       net (fanout=4)        0.546   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X8Y53.CLK      Tas                   0.339   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.660ns (1.370ns logic, 2.290ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  16.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_1 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.682ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_1 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.CQ       Tcko                  0.525   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    SLICE_X9Y53.D4       net (fanout=5)        0.528   M_dec_ctr_digits[13]
    SLICE_X9Y53.D        Tilo                  0.259   dec_ctr/dctr_gen_0[3].dctr/N2
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val21_SW0
    SLICE_X8Y53.A2       net (fanout=1)        1.231   dec_ctr/dctr_gen_0[3].dctr/N2
    SLICE_X8Y53.A        Tilo                  0.254   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X8Y53.C1       net (fanout=4)        0.546   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X8Y53.CLK      Tas                   0.339   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.682ns (1.377ns logic, 2.305ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  16.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[1].dctr/M_val_q_1 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.642ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.318 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[1].dctr/M_val_q_1 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.CQ       Tcko                  0.430   M_dec_ctr_digits[6]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_1
    SLICE_X9Y51.A4       net (fanout=9)        0.854   M_dec_ctr_digits[5]
    SLICE_X9Y51.A        Tilo                  0.259   dec_ctr/dctr_gen_0[2].dctr/N16
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val11_SW1
    SLICE_X8Y53.A1       net (fanout=5)        0.960   dec_ctr/N6
    SLICE_X8Y53.A        Tilo                  0.254   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X8Y53.C1       net (fanout=4)        0.546   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X8Y53.CLK      Tas                   0.339   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.642ns (1.282ns logic, 2.360ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  16.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.653ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.188 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_3 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y52.CQ       Tcko                  0.430   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    SLICE_X9Y53.D3       net (fanout=3)        0.594   M_dec_ctr_digits[15]
    SLICE_X9Y53.D        Tilo                  0.259   dec_ctr/dctr_gen_0[3].dctr/N2
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val21_SW0
    SLICE_X8Y53.A2       net (fanout=1)        1.231   dec_ctr/dctr_gen_0[3].dctr/N2
    SLICE_X8Y53.A        Tilo                  0.254   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X8Y53.C1       net (fanout=4)        0.546   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X8Y53.CLK      Tas                   0.339   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.653ns (1.282ns logic, 2.371ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  16.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.644ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.188 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.CQ       Tcko                  0.525   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    SLICE_X9Y51.A1       net (fanout=4)        0.761   M_dec_ctr_digits[11]
    SLICE_X9Y51.A        Tilo                  0.259   dec_ctr/dctr_gen_0[2].dctr/N16
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val11_SW1
    SLICE_X8Y53.A1       net (fanout=5)        0.960   dec_ctr/N6
    SLICE_X8Y53.A        Tilo                  0.254   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X8Y53.C1       net (fanout=4)        0.546   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X8Y53.CLK      Tas                   0.339   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.644ns (1.377ns logic, 2.267ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  16.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[2].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.635ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.318 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[2].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.BQ      Tcko                  0.476   M_dec_ctr_digits[9]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_0
    SLICE_X9Y53.D5       net (fanout=9)        0.692   M_dec_ctr_digits[8]
    SLICE_X9Y53.D        Tilo                  0.259   dec_ctr/dctr_gen_0[3].dctr/N2
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val21_SW0
    SLICE_X8Y53.A2       net (fanout=1)        1.231   dec_ctr/dctr_gen_0[3].dctr/N2
    SLICE_X8Y53.A        Tilo                  0.254   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X8Y53.D5       net (fanout=4)        0.384   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X8Y53.CLK      Tas                   0.339   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.635ns (1.328ns logic, 2.307ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_16/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_18/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_19/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_20/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_21/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_22/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_23/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_value/CLK
  Logical resource: ctr/M_ctr_q_24/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ws2812_man/M_counter_q[3]/CLK
  Logical resource: ws2812_man/M_counter_q_0/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ws2812_man/M_counter_q[3]/CLK
  Logical resource: ws2812_man/M_counter_q_1/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ws2812_man/M_counter_q[3]/CLK
  Logical resource: ws2812_man/M_counter_q_2/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ws2812_man/M_counter_q[3]/CLK
  Logical resource: ws2812_man/M_counter_q_3/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ws2812_man/M_counter_q[7]/CLK
  Logical resource: ws2812_man/M_counter_q_4/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ws2812_man/M_counter_q[7]/CLK
  Logical resource: ws2812_man/M_counter_q_5/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ws2812_man/M_counter_q[7]/CLK
  Logical resource: ws2812_man/M_counter_q_6/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ws2812_man/M_counter_q[7]/CLK
  Logical resource: ws2812_man/M_counter_q_7/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ws2812_man/M_counter_q[11]/CLK
  Logical resource: ws2812_man/M_counter_q_8/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ws2812_man/M_counter_q[11]/CLK
  Logical resource: ws2812_man/M_counter_q_9/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ws2812_man/M_counter_q[11]/CLK
  Logical resource: ws2812_man/M_counter_q_10/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ws2812_man/M_counter_q[11]/CLK
  Logical resource: ws2812_man/M_counter_q_11/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q_13/CLK
  Logical resource: ws2812_man/M_counter_q_12/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q_13/CLK
  Logical resource: ws2812_man/M_counter_q_13/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[11]/CLK
  Logical resource: dec_ctr/dctr_gen_0[2].dctr/M_val_q_2/CK
  Location pin: SLICE_X8Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[11]/CLK
  Logical resource: dec_ctr/dctr_gen_0[2].dctr/M_val_q_3/CK
  Location pin: SLICE_X8Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[2]/CLK
  Logical resource: dec_ctr/dctr_gen_0[0].dctr/M_val_q_0/CK
  Location pin: SLICE_X8Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[2]/CLK
  Logical resource: dec_ctr/dctr_gen_0[0].dctr/M_val_q_1/CK
  Location pin: SLICE_X8Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[2]/CLK
  Logical resource: dec_ctr/dctr_gen_0[0].dctr/M_val_q_2/CK
  Location pin: SLICE_X8Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[14]/CLK
  Logical resource: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[14]/CLK
  Logical resource: dec_ctr/dctr_gen_0[3].dctr/M_val_q_1/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.286|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1627 paths, 0 nets, and 407 connections

Design statistics:
   Minimum period:   5.286ns{1}   (Maximum frequency: 189.179MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 26 22:31:52 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 404 MB



