{"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableAssignment\/init(rawValue:)"},"sections":[],"abstract":[{"type":"text","text":"Creates a new "},{"code":"VariableAssignment","type":"codeVoice"},{"type":"text","text":" from the given "},{"code":"VHDL","type":"codeVoice"},{"type":"text","text":" code."}],"primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"tokens":[{"text":"init","kind":"keyword"},{"text":"?(","kind":"text"},{"text":"rawValue","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"String","kind":"typeIdentifier","preciseIdentifier":"s:SS"},{"text":")","kind":"text"}],"platforms":["Linux"]}]},{"kind":"parameters","parameters":[{"name":"rawValue","content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"The "},{"code":"VHDL","type":"codeVoice"},{"type":"text","text":" code to create the "},{"code":"VariableAssignment","type":"codeVoice"},{"type":"text","text":" from."}]}]}]}],"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableAssignment"]]},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/variableassignment\/init(rawvalue:)"]}],"kind":"symbol","metadata":{"title":"init(rawValue:)","roleHeading":"Initializer","role":"symbol","fragments":[{"text":"init","kind":"identifier"},{"text":"?(","kind":"text"},{"text":"rawValue","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"String","preciseIdentifier":"s:SS","kind":"typeIdentifier"},{"text":")","kind":"text"}],"modules":[{"name":"VHDLParsing"}],"symbolKind":"init","externalID":"s:11VHDLParsing18VariableAssignmentO8rawValueACSgSS_tcfc"},"schemaVersion":{"major":0,"patch":0,"minor":3},"references":{"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/VariableAssignment/init(rawValue:)":{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableAssignment\/init(rawValue:)","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"rawValue"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:SS","text":"String"},{"kind":"text","text":")"}],"abstract":[{"type":"text","text":"Creates a new "},{"code":"VariableAssignment","type":"codeVoice"},{"type":"text","text":" from the given "},{"code":"VHDL","type":"codeVoice"},{"type":"text","text":" code."}],"role":"symbol","kind":"symbol","type":"topic","title":"init(rawValue:)","url":"\/documentation\/vhdlparsing\/variableassignment\/init(rawvalue:)"},"doc://VHDLParsing/documentation/VHDLParsing/VariableAssignment":{"title":"VariableAssignment","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableAssignment","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VariableAssignment","kind":"identifier"}],"abstract":[{"text":"A variable assignment exists within a port map and is used to assign a port to a variable.","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"VariableAssignment","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/variableassignment","type":"topic"}}}