
*** Running vivado
    with args -log CSSTE.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CSSTE.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source CSSTE.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 487.320 ; gain = 184.273
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/IPs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_Labs/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/apps/Xilinx/Vivado/2023.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/utils_1/imports/synth_1/CSSTE.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/utils_1/imports/synth_1/CSSTE.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top CSSTE -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26396
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1349.402 ; gain = 441.656
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'rst', assumed default net type 'wire' [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:98]
INFO: [Synth 8-11241] undeclared symbol 'LE_out_o', assumed default net type 'wire' [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:160]
WARNING: [Synth 8-2254] instance name 'inst' matches net/port name [d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/VGA_0/synth/VGA_0.v:110]
INFO: [Synth 8-6826] previous declaration of 'inst' is from here [d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/VGA_0/synth/VGA_0.v:82]
INFO: [Synth 8-6157] synthesizing module 'CSSTE' [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:23]
INFO: [Synth 8-6157] synthesizing module 'SCPU_myDataPath' [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/SCPU_myDataPath/SCPU_myDataPath.v:16]
WARNING: [Synth 8-7071] port 'MIO_ready' of module 'SCPU_myDataPath' is unconnected for instance 'U1' [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:96]
WARNING: [Synth 8-7071] port 'CPU_MIO' of module 'SCPU_myDataPath' is unconnected for instance 'U1' [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:96]
WARNING: [Synth 8-7023] instance 'U1' of module 'SCPU_myDataPath' has 10 connections declared, but only 8 given [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:96]
INFO: [Synth 8-638] synthesizing module 'ROM_D_0' [d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/ROM_D_0/synth/ROM_D_0.vhd:66]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: ROM_D_0.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_14' declared at 'd:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/ROM_D_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3191' bound to instance 'U0' of component 'dist_mem_gen_v8_0_14' [d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/ROM_D_0/synth/ROM_D_0.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'ROM_D_0' (0#1) [d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/ROM_D_0/synth/ROM_D_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'RAM_B' [d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/synth/RAM_B.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: RAM_B.mif - type: string 
	Parameter C_INIT_FILE bound to: RAM_B.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.95215 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_7' declared at 'd:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_7' [d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/synth/RAM_B.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'RAM_B' (0#1) [d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/synth/RAM_B.vhd:69]
INFO: [Synth 8-6157] synthesizing module 'MIO_BUS' [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/MIO_BUS.v:15]
WARNING: [Synth 8-689] width (1) of port connection 'Peripheral_in' does not match port width (32) of module 'MIO_BUS_bbox_1' [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:141]
INFO: [Synth 8-6157] synthesizing module 'Multi_8CH32' [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Multi_8CH32.v:15]
WARNING: [Synth 8-689] width (1) of port connection 'LE_out' does not match port width (8) of module 'Multi_8CH32_bbox_2' [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:160]
INFO: [Synth 8-6157] synthesizing module 'Seg7_Dev_0' [d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/Seg7_Dev_0/synth/Seg7_Dev_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Seg7_Dev' [d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/Seg7_Dev_0/Seg7_Dev.v:23]
INFO: [Synth 8-6157] synthesizing module 'dispsync' [d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/Seg7_Dev_0/DisplaySync.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dispsync' (0#1) [d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/Seg7_Dev_0/DisplaySync.v:23]
INFO: [Synth 8-6157] synthesizing module 'MC_14495' [d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/Seg7_Dev_0/MC_14495.v:23]
INFO: [Synth 8-6157] synthesizing module 'INV' [D:/apps/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:78119]
INFO: [Synth 8-6155] done synthesizing module 'INV' (0#1) [D:/apps/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:78119]
INFO: [Synth 8-6157] synthesizing module 'AND4' [D:/apps/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1001]
INFO: [Synth 8-6155] done synthesizing module 'AND4' (0#1) [D:/apps/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1001]
INFO: [Synth 8-6157] synthesizing module 'OR4' [D:/apps/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:97028]
INFO: [Synth 8-6155] done synthesizing module 'OR4' (0#1) [D:/apps/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:97028]
INFO: [Synth 8-6157] synthesizing module 'AND3' [D:/apps/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:953]
INFO: [Synth 8-6155] done synthesizing module 'AND3' (0#1) [D:/apps/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:953]
INFO: [Synth 8-6157] synthesizing module 'OR3' [D:/apps/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:96980]
INFO: [Synth 8-6155] done synthesizing module 'OR3' (0#1) [D:/apps/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:96980]
INFO: [Synth 8-6157] synthesizing module 'AND2' [D:/apps/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:905]
INFO: [Synth 8-6155] done synthesizing module 'AND2' (0#1) [D:/apps/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:905]
INFO: [Synth 8-6157] synthesizing module 'OR2' [D:/apps/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:96934]
INFO: [Synth 8-6155] done synthesizing module 'OR2' (0#1) [D:/apps/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:96934]
INFO: [Synth 8-6155] done synthesizing module 'MC_14495' (0#1) [d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/Seg7_Dev_0/MC_14495.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Seg7_Dev' (0#1) [d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/Seg7_Dev_0/Seg7_Dev.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Seg7_Dev_0' (0#1) [d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/Seg7_Dev_0/synth/Seg7_Dev_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'SPIO' [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/SPIO.v:15]
WARNING: [Synth 8-7071] port 'led_clk' of module 'SPIO' is unconnected for instance 'U7' [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:176]
WARNING: [Synth 8-7071] port 'led_sout' of module 'SPIO' is unconnected for instance 'U7' [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:176]
WARNING: [Synth 8-7071] port 'led_clrn' of module 'SPIO' is unconnected for instance 'U7' [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:176]
WARNING: [Synth 8-7071] port 'LED_PEN' of module 'SPIO' is unconnected for instance 'U7' [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:176]
WARNING: [Synth 8-7071] port 'GPIOf0' of module 'SPIO' is unconnected for instance 'U7' [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:176]
WARNING: [Synth 8-7023] instance 'U7' of module 'SPIO' has 12 connections declared, but only 7 given [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:176]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/clk_div.v:15]
INFO: [Synth 8-6157] synthesizing module 'SAnti_jitter' [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/SAnti_jitter.v:15]
WARNING: [Synth 8-7071] port 'readn' of module 'SAnti_jitter' is unconnected for instance 'U9' [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:198]
WARNING: [Synth 8-7071] port 'Key_x' of module 'SAnti_jitter' is unconnected for instance 'U9' [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:198]
WARNING: [Synth 8-7071] port 'Key_out' of module 'SAnti_jitter' is unconnected for instance 'U9' [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:198]
WARNING: [Synth 8-7071] port 'Key_ready' of module 'SAnti_jitter' is unconnected for instance 'U9' [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:198]
WARNING: [Synth 8-7071] port 'pulse_out' of module 'SAnti_jitter' is unconnected for instance 'U9' [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:198]
WARNING: [Synth 8-7071] port 'CR' of module 'SAnti_jitter' is unconnected for instance 'U9' [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:198]
WARNING: [Synth 8-7023] instance 'U9' of module 'SAnti_jitter' has 13 connections declared, but only 7 given [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:198]
INFO: [Synth 8-6157] synthesizing module 'Counter_x' [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Counter_x.v:15]
INFO: [Synth 8-6157] synthesizing module 'VGA_0' [d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/VGA_0/synth/VGA_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA' [d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/VGA_0/src/VGA.v:23]
INFO: [Synth 8-6157] synthesizing module 'VgaController' [d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/VGA_0/src/VgaController.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VgaController' (0#1) [d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/VGA_0/src/VgaController.v:23]
INFO: [Synth 8-6157] synthesizing module 'VgaDisplay' [d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/VGA_0/src/VgaDisplay.v:23]
INFO: [Synth 8-3876] $readmem data file 'D://Vivado_Labs//Lab2//OExp02-IP2SOC//vga_debugger.mem' is read successfully [d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/VGA_0/src/VgaDisplay.v:37]
INFO: [Synth 8-3876] $readmem data file 'D://Vivado_Labs//Lab2//OExp02-IP2SOC//font_8x16.mem' is read successfully [d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/VGA_0/src/VgaDisplay.v:47]
INFO: [Synth 8-6155] done synthesizing module 'VgaDisplay' (0#1) [d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/VGA_0/src/VgaDisplay.v:23]
INFO: [Synth 8-6157] synthesizing module 'VgaDebugger' [d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/VGA_0/src/VgaDebugger.v:23]
INFO: [Synth 8-6157] synthesizing module 'Hex2Ascii' [d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/VGA_0/src/Hex2Ascii.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Hex2Ascii' (0#1) [d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/VGA_0/src/Hex2Ascii.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VgaDebugger' (0#1) [d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/VGA_0/src/VgaDebugger.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VGA' (0#1) [d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/VGA_0/src/VGA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VGA_0' (0#1) [d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/VGA_0/synth/VGA_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CSSTE' (0#1) [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:23]
WARNING: [Synth 8-3848] Net rst in module/entity CSSTE does not have driver. [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:98]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[31] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[30] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[29] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[28] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[27] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[26] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[25] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[24] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[23] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[22] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[21] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[20] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[19] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[18] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[17] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[16] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[15] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[14] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[13] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[35] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[34] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[33] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[32] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[31] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[30] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[29] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[28] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[27] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[26] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[25] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[24] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[23] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[22] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[21] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[20] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[19] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[18] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[17] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[16] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[15] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[14] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[13] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[12] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[11] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[10] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[9] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[8] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[7] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[6] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[5] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[4] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[3] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[2] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[1] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[0] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENB in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[9] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[8] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[7] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[6] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[5] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[4] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[3] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[2] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[1] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[0] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[35] in module blk_mem_gen_prim_wrapper_init is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 1709.363 ; gain = 801.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 1709.363 ; gain = 801.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 1709.363 ; gain = 801.617
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1709.363 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/constrs_1/imports/pre/A7.xdc]
Finished Parsing XDC File [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/constrs_1/imports/pre/A7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/constrs_1/imports/pre/A7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CSSTE_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CSSTE_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1709.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  AND2 => LUT2: 1 instance 
  AND3 => LUT3: 11 instances
  AND4 => LUT4: 9 instances
  INV => LUT1: 5 instances
  OR2 => LUT2: 7 instances
  OR3 => LUT3: 3 instances
  OR4 => LUT4: 4 instances

系统找不到指定的路径。
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1709.363 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 1709.363 ; gain = 801.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 1709.363 ; gain = 801.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U11. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U3. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 1709.363 ; gain = 801.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 1709.363 ; gain = 801.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	 449 Input    4 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
	 449 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "U11/inst__0/vga_display/display_data_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "U11/inst__0/vga_display/display_data_reg",trying to implement using LUTRAM
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:55 . Memory (MB): peak = 1709.363 ; gain = 801.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------------+--------------------------------------------------------+---------------+----------------+
|Module Name          | RTL Object                                             | Depth x Width | Implemented As | 
+---------------------+--------------------------------------------------------+---------------+----------------+
|rom                  | rom[1023]                                              | 1024x21       | LUT            | 
|VgaDisplay           | fonts_data                                             | 4096x8        | LUT            | 
|dist_mem_gen_v8_0_14 | synth_options.dist_mem_inst/gen_rom.rom_inst/rom[1023] | 1024x21       | LUT            | 
|VGA_0                | p_0_out                                                | 4096x8        | LUT            | 
+---------------------+--------------------------------------------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+------------+--------------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                           | Inference | Size (Depth x Width) | Primitives    | 
+------------+--------------------------------------+-----------+----------------------+---------------+
|U11         | inst__0/vga_display/display_data_reg | Implied   | 4 K x 7              | RAM64M x 192  | 
+------------+--------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:01:00 . Memory (MB): peak = 1709.363 ; gain = 801.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:01:00 . Memory (MB): peak = 1709.363 ; gain = 801.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+--------------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                           | Inference | Size (Depth x Width) | Primitives    | 
+------------+--------------------------------------+-----------+----------------------+---------------+
|U11         | inst__0/vga_display/display_data_reg | Implied   | 4 K x 7              | RAM64M x 192  | 
+------------+--------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:01:00 . Memory (MB): peak = 1709.363 ; gain = 801.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module U1 has unconnected pin MIO_ready
CRITICAL WARNING: [Synth 8-4442] BlackBox module U5 has unconnected pin Data0[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U5 has unconnected pin Data0[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U5 has unconnected pin Data0[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U5 has unconnected pin Data0[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U5 has unconnected pin Data0[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U5 has unconnected pin Data0[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U5 has unconnected pin Data0[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U5 has unconnected pin Data0[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U5 has unconnected pin Data0[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U5 has unconnected pin Data0[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U5 has unconnected pin Data0[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U5 has unconnected pin Data0[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U5 has unconnected pin Data0[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U5 has unconnected pin Data0[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U5 has unconnected pin Data0[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U5 has unconnected pin Data0[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U5 has unconnected pin Data0[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U5 has unconnected pin Data0[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U5 has unconnected pin Data0[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U5 has unconnected pin Data0[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U5 has unconnected pin Data0[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U5 has unconnected pin Data0[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U5 has unconnected pin Data0[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U5 has unconnected pin Data0[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U5 has unconnected pin Data0[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U5 has unconnected pin Data0[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U5 has unconnected pin Data0[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U5 has unconnected pin Data0[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U5 has unconnected pin Data0[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U5 has unconnected pin Data0[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U5 has unconnected pin Data0[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U7 has unconnected pin P_Data[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U7 has unconnected pin P_Data[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U7 has unconnected pin P_Data[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U7 has unconnected pin P_Data[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U7 has unconnected pin P_Data[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U7 has unconnected pin P_Data[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U7 has unconnected pin P_Data[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U7 has unconnected pin P_Data[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U7 has unconnected pin P_Data[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U7 has unconnected pin P_Data[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U7 has unconnected pin P_Data[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U7 has unconnected pin P_Data[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U7 has unconnected pin P_Data[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U7 has unconnected pin P_Data[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U7 has unconnected pin P_Data[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U7 has unconnected pin P_Data[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U7 has unconnected pin P_Data[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U7 has unconnected pin P_Data[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U7 has unconnected pin P_Data[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U7 has unconnected pin P_Data[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U7 has unconnected pin P_Data[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U7 has unconnected pin P_Data[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U7 has unconnected pin P_Data[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U7 has unconnected pin P_Data[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U7 has unconnected pin P_Data[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U7 has unconnected pin P_Data[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U7 has unconnected pin P_Data[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U7 has unconnected pin P_Data[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U7 has unconnected pin P_Data[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U7 has unconnected pin P_Data[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U7 has unconnected pin P_Data[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U9 has unconnected pin readn
CRITICAL WARNING: [Synth 8-4442] BlackBox module U10 has unconnected pin counter_val[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U10 has unconnected pin counter_val[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U10 has unconnected pin counter_val[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U10 has unconnected pin counter_val[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U10 has unconnected pin counter_val[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U10 has unconnected pin counter_val[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U10 has unconnected pin counter_val[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U10 has unconnected pin counter_val[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U10 has unconnected pin counter_val[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U10 has unconnected pin counter_val[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U10 has unconnected pin counter_val[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U10 has unconnected pin counter_val[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U10 has unconnected pin counter_val[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U10 has unconnected pin counter_val[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U10 has unconnected pin counter_val[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U10 has unconnected pin counter_val[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U10 has unconnected pin counter_val[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U10 has unconnected pin counter_val[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U10 has unconnected pin counter_val[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U10 has unconnected pin counter_val[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U10 has unconnected pin counter_val[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U10 has unconnected pin counter_val[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U10 has unconnected pin counter_val[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U10 has unconnected pin counter_val[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U10 has unconnected pin counter_val[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U10 has unconnected pin counter_val[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U10 has unconnected pin counter_val[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U10 has unconnected pin counter_val[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U10 has unconnected pin counter_val[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U10 has unconnected pin counter_val[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U10 has unconnected pin counter_val[1]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:01:03 . Memory (MB): peak = 1709.363 ; gain = 801.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:01:03 . Memory (MB): peak = 1709.363 ; gain = 801.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:01:03 . Memory (MB): peak = 1709.363 ; gain = 801.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:01:04 . Memory (MB): peak = 1709.363 ; gain = 801.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:01:04 . Memory (MB): peak = 1709.363 ; gain = 801.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:01:04 . Memory (MB): peak = 1709.363 ; gain = 801.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |SCPU_myDataPath |         1|
|2     |MIO_BUS         |         1|
|3     |Multi_8CH32     |         1|
|4     |SPIO            |         1|
|5     |clk_div         |         1|
|6     |SAnti_jitter    |         1|
|7     |Counter_x       |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |Counter_x_bbox       |     1|
|2     |MIO_BUS_bbox         |     1|
|3     |Multi_8CH32_bbox     |     1|
|4     |SAnti_jitter_bbox    |     1|
|5     |SCPU_myDataPath_bbox |     1|
|6     |SPIO_bbox            |     1|
|7     |clk_div_bbox         |     1|
|8     |AND2                 |     1|
|9     |AND3                 |    11|
|10    |AND4                 |     9|
|11    |BUFG                 |     1|
|12    |CARRY4               |    11|
|13    |INV                  |     5|
|14    |LUT1                 |     4|
|15    |LUT2                 |    59|
|16    |LUT3                 |    34|
|17    |LUT4                 |    33|
|18    |LUT5                 |    73|
|19    |LUT6                 |   916|
|20    |MUXF7                |   215|
|21    |MUXF8                |    84|
|22    |OR2                  |     7|
|23    |OR3                  |     3|
|24    |OR4                  |     4|
|25    |RAM64M               |   128|
|26    |RAM64X1D             |    62|
|27    |RAMB36E1             |     1|
|28    |FDRE                 |    35|
|29    |FDSE                 |     2|
|30    |IBUF                 |    22|
|31    |OBUF                 |    46|
+------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:01:04 . Memory (MB): peak = 1709.363 ; gain = 801.617
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 95 critical warnings and 348 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:01:01 . Memory (MB): peak = 1709.363 ; gain = 801.617
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:01:04 . Memory (MB): peak = 1709.363 ; gain = 801.617
INFO: [Project 1-571] Translating synthesized netlist
Parsing EDIF File [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/SCPU_myDataPath/SCPU_myDataPath.edf]
Finished Parsing EDIF File [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/SCPU_myDataPath/SCPU_myDataPath.edf]
Parsing EDIF File [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/MIO_BUS.edf]
Finished Parsing EDIF File [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/MIO_BUS.edf]
Parsing EDIF File [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Multi_8CH32.edf]
Finished Parsing EDIF File [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Multi_8CH32.edf]
Parsing EDIF File [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/SPIO.edf]
Finished Parsing EDIF File [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/SPIO.edf]
Parsing EDIF File [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/clk_div.edf]
Finished Parsing EDIF File [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/clk_div.edf]
Parsing EDIF File [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/SAnti_jitter.edf]
Finished Parsing EDIF File [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/SAnti_jitter.edf]
Parsing EDIF File [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Counter_x.edf]
Finished Parsing EDIF File [D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Counter_x.edf]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1709.363 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 931 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1709.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 230 instances were transformed.
  AND2 => LUT2: 1 instance 
  AND3 => LUT3: 11 instances
  AND4 => LUT4: 9 instances
  INV => LUT1: 5 instances
  OR2 => LUT2: 7 instances
  OR3 => LUT3: 3 instances
  OR4 => LUT4: 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 128 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 62 instances

系统找不到指定的路径。
Synth Design complete | Checksum: bff46a18
INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 123 Warnings, 95 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:01:09 . Memory (MB): peak = 1709.363 ; gain = 1210.469
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1709.363 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/CSSTE.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CSSTE_utilization_synth.rpt -pb CSSTE_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 14:40:08 2024...
