rc file Version 1.0

[Design]
COMPILE_PATH=/home/ecelrc/students/sg57827/vlsi1/dram_vlsi/ddr4-verilog-models/protected_vcs
VCS_HOME=/usr/local/packages/synopsys_2022/vcs/T-2022.06/
VERDI_HOME=
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=tb 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a
