<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p121" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_121{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_121{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_121{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_121{left:190px;bottom:998px;letter-spacing:-0.14px;}
#t5_121{left:518px;bottom:998px;letter-spacing:-0.14px;}
#t6_121{left:190px;bottom:973px;letter-spacing:-0.17px;}
#t7_121{left:424px;bottom:973px;letter-spacing:-0.14px;}
#t8_121{left:518px;bottom:973px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t9_121{left:518px;bottom:952px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#ta_121{left:518px;bottom:935px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tb_121{left:518px;bottom:918px;letter-spacing:-0.11px;}
#tc_121{left:518px;bottom:901px;letter-spacing:-0.12px;word-spacing:0.01px;}
#td_121{left:518px;bottom:880px;letter-spacing:-0.11px;}
#te_121{left:518px;bottom:863px;letter-spacing:-0.11px;}
#tf_121{left:518px;bottom:846px;letter-spacing:-0.12px;}
#tg_121{left:518px;bottom:825px;letter-spacing:-0.11px;}
#th_121{left:518px;bottom:808px;letter-spacing:-0.12px;word-spacing:-0.26px;}
#ti_121{left:518px;bottom:791px;letter-spacing:-0.11px;}
#tj_121{left:518px;bottom:774px;letter-spacing:-0.11px;word-spacing:-0.46px;}
#tk_121{left:518px;bottom:758px;letter-spacing:-0.1px;}
#tl_121{left:190px;bottom:733px;letter-spacing:-0.14px;}
#tm_121{left:518px;bottom:733px;letter-spacing:-0.14px;}
#tn_121{left:83px;bottom:709px;letter-spacing:-0.17px;}
#to_121{left:143px;bottom:709px;letter-spacing:-0.17px;}
#tp_121{left:190px;bottom:709px;letter-spacing:-0.16px;}
#tq_121{left:424px;bottom:709px;letter-spacing:-0.15px;}
#tr_121{left:517px;bottom:709px;letter-spacing:-0.11px;}
#ts_121{left:518px;bottom:687px;letter-spacing:-0.11px;}
#tt_121{left:190px;bottom:663px;}
#tu_121{left:518px;bottom:663px;letter-spacing:-0.15px;}
#tv_121{left:190px;bottom:639px;}
#tw_121{left:518px;bottom:639px;letter-spacing:-0.15px;}
#tx_121{left:190px;bottom:614px;}
#ty_121{left:518px;bottom:614px;letter-spacing:-0.11px;}
#tz_121{left:190px;bottom:590px;}
#t10_121{left:518px;bottom:590px;letter-spacing:-0.15px;}
#t11_121{left:190px;bottom:565px;}
#t12_121{left:518px;bottom:565px;letter-spacing:-0.14px;}
#t13_121{left:190px;bottom:541px;}
#t14_121{left:518px;bottom:541px;letter-spacing:-0.16px;}
#t15_121{left:190px;bottom:516px;}
#t16_121{left:518px;bottom:516px;letter-spacing:-0.15px;}
#t17_121{left:190px;bottom:492px;}
#t18_121{left:518px;bottom:492px;letter-spacing:-0.15px;}
#t19_121{left:190px;bottom:467px;}
#t1a_121{left:518px;bottom:467px;letter-spacing:-0.16px;}
#t1b_121{left:190px;bottom:443px;letter-spacing:-0.14px;}
#t1c_121{left:518px;bottom:443px;letter-spacing:-0.14px;}
#t1d_121{left:83px;bottom:419px;letter-spacing:-0.17px;}
#t1e_121{left:143px;bottom:419px;letter-spacing:-0.17px;}
#t1f_121{left:190px;bottom:419px;letter-spacing:-0.16px;}
#t1g_121{left:424px;bottom:419px;letter-spacing:-0.16px;}
#t1h_121{left:517px;bottom:419px;letter-spacing:-0.12px;}
#t1i_121{left:518px;bottom:397px;letter-spacing:-0.11px;}
#t1j_121{left:518px;bottom:380px;letter-spacing:-0.12px;}
#t1k_121{left:518px;bottom:359px;letter-spacing:-0.14px;}
#t1l_121{left:83px;bottom:334px;letter-spacing:-0.16px;}
#t1m_121{left:143px;bottom:334px;letter-spacing:-0.17px;}
#t1n_121{left:190px;bottom:334px;letter-spacing:-0.15px;}
#t1o_121{left:424px;bottom:334px;letter-spacing:-0.15px;}
#t1p_121{left:518px;bottom:334px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1q_121{left:518px;bottom:318px;letter-spacing:-0.09px;}
#t1r_121{left:82px;bottom:293px;letter-spacing:-0.17px;}
#t1s_121{left:143px;bottom:293px;letter-spacing:-0.17px;}
#t1t_121{left:190px;bottom:293px;letter-spacing:-0.15px;}
#t1u_121{left:424px;bottom:293px;letter-spacing:-0.15px;}
#t1v_121{left:518px;bottom:293px;letter-spacing:-0.11px;}
#t1w_121{left:518px;bottom:276px;letter-spacing:-0.1px;}
#t1x_121{left:83px;bottom:252px;letter-spacing:-0.16px;}
#t1y_121{left:139px;bottom:252px;letter-spacing:-0.16px;}
#t1z_121{left:190px;bottom:252px;letter-spacing:-0.14px;}
#t20_121{left:190px;bottom:231px;letter-spacing:-0.14px;}
#t21_121{left:424px;bottom:252px;letter-spacing:-0.13px;}
#t22_121{left:518px;bottom:252px;letter-spacing:-0.11px;}
#t23_121{left:518px;bottom:235px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t24_121{left:190px;bottom:206px;}
#t25_121{left:518px;bottom:206px;letter-spacing:-0.12px;}
#t26_121{left:82px;bottom:182px;letter-spacing:-0.18px;}
#t27_121{left:139px;bottom:182px;letter-spacing:-0.15px;}
#t28_121{left:190px;bottom:182px;letter-spacing:-0.14px;}
#t29_121{left:425px;bottom:182px;letter-spacing:-0.14px;}
#t2a_121{left:518px;bottom:182px;letter-spacing:-0.11px;}
#t2b_121{left:518px;bottom:165px;letter-spacing:-0.12px;}
#t2c_121{left:518px;bottom:148px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2d_121{left:201px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t2e_121{left:277px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2f_121{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2g_121{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2h_121{left:221px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2i_121{left:446px;bottom:1046px;letter-spacing:-0.13px;}
#t2j_121{left:637px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2k_121{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2l_121{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_121{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_121{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_121{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_121{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_121{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts121" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg121Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg121" style="-webkit-user-select: none;"><object width="935" height="1210" data="121/121.svg" type="image/svg+xml" id="pdf121" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_121" class="t s1_121">Vol. 4 </span><span id="t2_121" class="t s1_121">2-105 </span>
<span id="t3_121" class="t s2_121">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_121" class="t s3_121">37:35 </span><span id="t5_121" class="t s3_121">Reserved </span>
<span id="t6_121" class="t s3_121">38 </span><span id="t7_121" class="t s3_121">Module </span><span id="t8_121" class="t s3_121">Turbo Mode Disable (R/W) </span>
<span id="t9_121" class="t s3_121">When set to 1 on processors that support Intel Turbo </span>
<span id="ta_121" class="t s3_121">Boost Technology, the turbo mode feature is disabled </span>
<span id="tb_121" class="t s3_121">and the IDA_Enable feature flag will be cleared </span>
<span id="tc_121" class="t s3_121">(CPUID.06H: EAX[1]=0). </span>
<span id="td_121" class="t s3_121">When set to a 0 on processors that support IDA, </span>
<span id="te_121" class="t s3_121">CPUID.06H: EAX[1] reports the processor’s support of </span>
<span id="tf_121" class="t s3_121">turbo mode is enabled. </span>
<span id="tg_121" class="t s3_121">Note: The power-on default value is used by BIOS to </span>
<span id="th_121" class="t s3_121">detect hardware support of turbo mode. If the power-on </span>
<span id="ti_121" class="t s3_121">default value is 1, turbo mode is available in the </span>
<span id="tj_121" class="t s3_121">processor. If the power-on default value is 0, turbo mode </span>
<span id="tk_121" class="t s3_121">is not available. </span>
<span id="tl_121" class="t s3_121">63:39 </span><span id="tm_121" class="t s3_121">Reserved </span>
<span id="tn_121" class="t s3_121">1C8H </span><span id="to_121" class="t s3_121">456 </span><span id="tp_121" class="t s3_121">MSR_LBR_SELECT </span><span id="tq_121" class="t s3_121">Core </span><span id="tr_121" class="t s3_121">Last Branch Record Filtering Select Register (R/W) </span>
<span id="ts_121" class="t s3_121">See Section 18.9.2, “Filtering of Last Branch Records.” </span>
<span id="tt_121" class="t s3_121">0 </span><span id="tu_121" class="t s3_121">CPL_EQ_0 </span>
<span id="tv_121" class="t s3_121">1 </span><span id="tw_121" class="t s3_121">CPL_NEQ_0 </span>
<span id="tx_121" class="t s3_121">2 </span><span id="ty_121" class="t s3_121">JCC </span>
<span id="tz_121" class="t s3_121">3 </span><span id="t10_121" class="t s3_121">NEAR_REL_CALL </span>
<span id="t11_121" class="t s3_121">4 </span><span id="t12_121" class="t s3_121">NEAR_IND_CALL </span>
<span id="t13_121" class="t s3_121">5 </span><span id="t14_121" class="t s3_121">NEAR_RET </span>
<span id="t15_121" class="t s3_121">6 </span><span id="t16_121" class="t s3_121">NEAR_IND_JMP </span>
<span id="t17_121" class="t s3_121">7 </span><span id="t18_121" class="t s3_121">NEAR_REL_JMP </span>
<span id="t19_121" class="t s3_121">8 </span><span id="t1a_121" class="t s3_121">FAR_BRANCH </span>
<span id="t1b_121" class="t s3_121">63:9 </span><span id="t1c_121" class="t s3_121">Reserved </span>
<span id="t1d_121" class="t s3_121">1C9H </span><span id="t1e_121" class="t s3_121">457 </span><span id="t1f_121" class="t s3_121">MSR_LASTBRANCH_TOS </span><span id="t1g_121" class="t s3_121">Core </span><span id="t1h_121" class="t s3_121">Last Branch Record Stack TOS (R/W) </span>
<span id="t1i_121" class="t s3_121">Contains an index (bits 0-2) that points to the MSR </span>
<span id="t1j_121" class="t s3_121">containing the most recent branch record. </span>
<span id="t1k_121" class="t s3_121">See MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="t1l_121" class="t s3_121">38EH </span><span id="t1m_121" class="t s3_121">910 </span><span id="t1n_121" class="t s3_121">IA32_PERF_GLOBAL_STATUS </span><span id="t1o_121" class="t s3_121">Core </span><span id="t1p_121" class="t s3_121">See Table 2-2. See Section 20.6.2.2, “Global Counter </span>
<span id="t1q_121" class="t s3_121">Control Facilities.” </span>
<span id="t1r_121" class="t s3_121">390H </span><span id="t1s_121" class="t s3_121">912 </span><span id="t1t_121" class="t s3_121">IA32_PERF_GLOBAL_OVF_CTRL </span><span id="t1u_121" class="t s3_121">Core </span><span id="t1v_121" class="t s3_121">See Table 2-2. See Section 20.6.2.2, “Global Counter </span>
<span id="t1w_121" class="t s3_121">Control Facilities.” </span>
<span id="t1x_121" class="t s3_121">3F1H </span><span id="t1y_121" class="t s3_121">1009 </span><span id="t1z_121" class="t s3_121">IA32_PEBS_ENABLE </span>
<span id="t20_121" class="t s3_121">(MSR_PEBS_ENABLE) </span>
<span id="t21_121" class="t s3_121">Core </span><span id="t22_121" class="t s3_121">See Table 2-2. See Section 20.6.2.4, “Processor Event </span>
<span id="t23_121" class="t s3_121">Based Sampling (PEBS).” </span>
<span id="t24_121" class="t s3_121">0 </span><span id="t25_121" class="t s3_121">Enable PEBS for precise event on IA32_PMC0 (R/W) </span>
<span id="t26_121" class="t s3_121">3FAH </span><span id="t27_121" class="t s3_121">1018 </span><span id="t28_121" class="t s3_121">MSR_PKG_C6_RESIDENCY </span><span id="t29_121" class="t s3_121">Package </span><span id="t2a_121" class="t s3_121">Note: C-state values are processor specific C-state code </span>
<span id="t2b_121" class="t s3_121">names, unrelated to MWAIT extension C-state </span>
<span id="t2c_121" class="t s3_121">parameters or ACPI C-States. </span>
<span id="t2d_121" class="t s4_121">Table 2-7. </span><span id="t2e_121" class="t s4_121">MSRs Common to the Silvermont and Airmont Microarchitectures </span>
<span id="t2f_121" class="t s5_121">Register </span>
<span id="t2g_121" class="t s5_121">Address </span><span id="t2h_121" class="t s5_121">Register Name / Bit Fields </span><span id="t2i_121" class="t s5_121">Scope </span><span id="t2j_121" class="t s5_121">Bit Description </span>
<span id="t2k_121" class="t s5_121">Hex </span><span id="t2l_121" class="t s5_121">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
