#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffe91c48b0 .scope module, "PC" "PC" 2 56;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_in"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /OUTPUT 32 "pc_out"
o0x7fd2399f0018 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffe91cd150_0 .net "clk", 0 0, o0x7fd2399f0018;  0 drivers
o0x7fd2399f0048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffe91cbef0_0 .net "pc_in", 31 0, o0x7fd2399f0048;  0 drivers
v0x7fffe91b3b90_0 .var "pc_out", 31 0;
o0x7fd2399f00a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffe91b3230_0 .net "rst", 0 0, o0x7fd2399f00a8;  0 drivers
E_0x7fffe9177860 .event posedge, v0x7fffe91b3230_0, v0x7fffe91cd150_0;
S_0x7fffe9199b60 .scope module, "pipemips" "pipemips" 2 388;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 32 "reg_writedata"
o0x7fd2399f0228 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffe91f5cc0_0 .net "clk", 0 0, o0x7fd2399f0228;  0 drivers
v0x7fffe91f5d80_0 .net "d_inst", 31 0, v0x7fffe91f1920_0;  1 drivers
v0x7fffe91f5e40_0 .net "d_pc", 31 0, v0x7fffe91f1a30_0;  1 drivers
v0x7fffe91f5ee0_0 .net "e_aluop", 1 0, v0x7fffe91e6f50_0;  1 drivers
v0x7fffe91f5fa0_0 .net "e_alusrc", 0 0, v0x7fffe91e7030_0;  1 drivers
v0x7fffe91f6040_0 .net "e_branch", 0 0, v0x7fffe91e7200_0;  1 drivers
v0x7fffe91f6170_0 .net "e_inst1", 4 0, v0x7fffe91e72c0_0;  1 drivers
v0x7fffe91f6230_0 .net "e_inst2", 4 0, v0x7fffe91e73a0_0;  1 drivers
v0x7fffe91f62f0_0 .net "e_memread", 0 0, v0x7fffe91e7480_0;  1 drivers
v0x7fffe91f64b0_0 .net "e_memtoreg", 0 0, v0x7fffe91e7540_0;  1 drivers
v0x7fffe91f65e0_0 .net "e_memwrite", 0 0, v0x7fffe91e7600_0;  1 drivers
v0x7fffe91f6710_0 .net "e_pc", 31 0, v0x7fffe91e76c0_0;  1 drivers
v0x7fffe91f6860_0 .net "e_rd1", 31 0, v0x7fffe91e77a0_0;  1 drivers
v0x7fffe91f69b0_0 .net "e_rd2", 31 0, v0x7fffe91e7880_0;  1 drivers
v0x7fffe91f6b00_0 .net "e_regdst", 0 0, v0x7fffe91e7960_0;  1 drivers
v0x7fffe91f6ba0_0 .net "e_regwrite", 0 0, v0x7fffe91e7a20_0;  1 drivers
v0x7fffe91f6cd0_0 .net "m_addRes", 31 0, v0x7fffe91ee0b0_0;  1 drivers
v0x7fffe91f6ea0_0 .net "m_alures", 31 0, v0x7fffe91ee190_0;  1 drivers
v0x7fffe91f6f60_0 .net "m_branch", 0 0, v0x7fffe91ee270_0;  1 drivers
v0x7fffe91f7000_0 .net "m_memread", 0 0, v0x7fffe91ee330_0;  1 drivers
v0x7fffe91f70a0_0 .net "m_memtoreg", 0 0, v0x7fffe91ee3f0_0;  1 drivers
v0x7fffe91f71d0_0 .net "m_memwrite", 0 0, v0x7fffe91ee4b0_0;  1 drivers
v0x7fffe91f7270_0 .net "m_muxRegDst", 4 0, v0x7fffe91ee570_0;  1 drivers
v0x7fffe91f73c0_0 .net "m_regwrite", 0 0, v0x7fffe91ee730_0;  1 drivers
v0x7fffe91f74f0_0 .net "m_zero", 0 0, v0x7fffe91ee7f0_0;  1 drivers
v0x7fffe91f7590_0 .net "pc_src", 0 0, L_0x7fffe9209f40;  1 drivers
v0x7fffe91f7630_0 .net "reg_writedata", 31 0, L_0x7fffe920a2f0;  1 drivers
o0x7fd2399f2988 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffe91f76f0_0 .net "rst", 0 0, o0x7fd2399f2988;  0 drivers
v0x7fffe91f7790_0 .net "sig_ext", 31 0, v0x7fffe91e7ae0_0;  1 drivers
v0x7fffe91f78c0_0 .net "w_alures", 31 0, v0x7fffe91f3690_0;  1 drivers
v0x7fffe91f7980_0 .net "w_memtoreg", 0 0, v0x7fffe91f3770_0;  1 drivers
v0x7fffe91f7a20_0 .net "w_muxRegDst", 4 0, v0x7fffe91f3830_0;  1 drivers
v0x7fffe91f7b70_0 .net "w_readData", 31 0, v0x7fffe91f3980_0;  1 drivers
v0x7fffe91f7c30_0 .net "w_regwrite", 0 0, v0x7fffe91f3a60_0;  1 drivers
v0x7fffe91f7d60_0 .net "write_data", 31 0, v0x7fffe91ee650_0;  1 drivers
S_0x7fffe91e5ba0 .scope module, "decode" "decode" 2 399, 2 75 0, S_0x7fffe9199b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d_clk"
    .port_info 1 /INPUT 1 "regwrite"
    .port_info 2 /INPUT 32 "inst"
    .port_info 3 /INPUT 32 "pc"
    .port_info 4 /INPUT 32 "writedata"
    .port_info 5 /INPUT 5 "muxRegDst"
    .port_info 6 /OUTPUT 32 "e_rd1"
    .port_info 7 /OUTPUT 32 "e_rd2"
    .port_info 8 /OUTPUT 32 "e_sigext"
    .port_info 9 /OUTPUT 32 "e_pc"
    .port_info 10 /OUTPUT 5 "e_inst1"
    .port_info 11 /OUTPUT 5 "e_inst2"
    .port_info 12 /OUTPUT 2 "e_aluop"
    .port_info 13 /OUTPUT 1 "e_alusrc"
    .port_info 14 /OUTPUT 1 "e_regdst"
    .port_info 15 /OUTPUT 1 "e_regwrite"
    .port_info 16 /OUTPUT 1 "e_memread"
    .port_info 17 /OUTPUT 1 "e_memtoreg"
    .port_info 18 /OUTPUT 1 "e_memwrite"
    .port_info 19 /OUTPUT 1 "e_branch"
v0x7fffe91e9e50_0 .net *"_s13", 0 0, L_0x7fffe9208550;  1 drivers
L_0x7fd2399a0060 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x7fffe91e9f50_0 .net/2u *"_s14", 15 0, L_0x7fd2399a0060;  1 drivers
v0x7fffe91ea030_0 .net *"_s16", 16 0, L_0x7fffe92085f0;  1 drivers
v0x7fffe91ea120_0 .net *"_s18", 31 0, L_0x7fffe9208690;  1 drivers
L_0x7fd2399a00a8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe91ea200_0 .net *"_s21", 14 0, L_0x7fd2399a00a8;  1 drivers
L_0x7fd2399a00f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe91ea2e0_0 .net/2u *"_s22", 15 0, L_0x7fd2399a00f0;  1 drivers
v0x7fffe91ea3c0_0 .net *"_s24", 16 0, L_0x7fffe9208730;  1 drivers
v0x7fffe91ea4a0_0 .net *"_s26", 31 0, L_0x7fffe9208830;  1 drivers
L_0x7fd2399a0138 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe91ea580_0 .net *"_s29", 14 0, L_0x7fd2399a0138;  1 drivers
v0x7fffe91ea660_0 .net *"_s9", 15 0, L_0x7fffe9208410;  1 drivers
v0x7fffe91ea740_0 .net "aluop", 1 0, v0x7fffe91e9660_0;  1 drivers
v0x7fffe91ea800_0 .net "alusrc", 0 0, v0x7fffe91e9770_0;  1 drivers
v0x7fffe91ea8f0_0 .net "branch", 0 0, v0x7fffe91e9840_0;  1 drivers
v0x7fffe91ea9e0_0 .net "d_clk", 0 0, o0x7fd2399f0228;  alias, 0 drivers
v0x7fffe91eaad0_0 .net "data1", 31 0, L_0x7fffe9208e10;  1 drivers
v0x7fffe91eabe0_0 .net "data2", 31 0, L_0x7fffe9209310;  1 drivers
v0x7fffe91eacf0_0 .net "e_aluop", 1 0, v0x7fffe91e6f50_0;  alias, 1 drivers
v0x7fffe91eaec0_0 .net "e_alusrc", 0 0, v0x7fffe91e7030_0;  alias, 1 drivers
v0x7fffe91eaf60_0 .net "e_branch", 0 0, v0x7fffe91e7200_0;  alias, 1 drivers
v0x7fffe91eb000_0 .net "e_inst1", 4 0, v0x7fffe91e72c0_0;  alias, 1 drivers
v0x7fffe91eb0a0_0 .net "e_inst2", 4 0, v0x7fffe91e73a0_0;  alias, 1 drivers
v0x7fffe91eb140_0 .net "e_memread", 0 0, v0x7fffe91e7480_0;  alias, 1 drivers
v0x7fffe91eb1e0_0 .net "e_memtoreg", 0 0, v0x7fffe91e7540_0;  alias, 1 drivers
v0x7fffe91eb280_0 .net "e_memwrite", 0 0, v0x7fffe91e7600_0;  alias, 1 drivers
v0x7fffe91eb350_0 .net "e_pc", 31 0, v0x7fffe91e76c0_0;  alias, 1 drivers
v0x7fffe91eb420_0 .net "e_rd1", 31 0, v0x7fffe91e77a0_0;  alias, 1 drivers
v0x7fffe91eb4f0_0 .net "e_rd2", 31 0, v0x7fffe91e7880_0;  alias, 1 drivers
v0x7fffe91eb5c0_0 .net "e_regdst", 0 0, v0x7fffe91e7960_0;  alias, 1 drivers
v0x7fffe91eb690_0 .net "e_regwrite", 0 0, v0x7fffe91e7a20_0;  alias, 1 drivers
v0x7fffe91eb760_0 .net "e_sigext", 31 0, v0x7fffe91e7ae0_0;  alias, 1 drivers
v0x7fffe91eb830_0 .net "imm", 0 0, L_0x7fffe92084b0;  1 drivers
v0x7fffe91eb8d0_0 .net "inst", 31 0, v0x7fffe91f1920_0;  alias, 1 drivers
v0x7fffe91eb970_0 .net "memread", 0 0, v0x7fffe91e9940_0;  1 drivers
v0x7fffe91eba60_0 .net "memtoreg", 0 0, v0x7fffe91e9a10_0;  1 drivers
v0x7fffe91ebb50_0 .net "memwrite", 0 0, v0x7fffe91e9b00_0;  1 drivers
v0x7fffe91ebc40_0 .net "muxRegDst", 4 0, v0x7fffe91f3830_0;  alias, 1 drivers
v0x7fffe91ebce0_0 .net "opcode", 5 0, L_0x7fffe9208100;  1 drivers
v0x7fffe91ebd80_0 .net "pc", 31 0, v0x7fffe91f1a30_0;  alias, 1 drivers
v0x7fffe91ebe20_0 .net "rd", 4 0, L_0x7fffe9208370;  1 drivers
v0x7fffe91ebef0_0 .net "regdst", 0 0, v0x7fffe91e9c70_0;  1 drivers
v0x7fffe91ebfe0_0 .net "regwrite", 0 0, v0x7fffe91f3a60_0;  alias, 1 drivers
v0x7fffe91ec080_0 .net "regwrite_out", 0 0, v0x7fffe91e9d40_0;  1 drivers
v0x7fffe91ec170_0 .net "rs", 4 0, L_0x7fffe9208230;  1 drivers
v0x7fffe91ec210_0 .net "rt", 4 0, L_0x7fffe92082d0;  1 drivers
v0x7fffe91ec300_0 .net "sig_ext", 31 0, L_0x7fffe92088d0;  1 drivers
v0x7fffe91ec3a0_0 .net "writedata", 31 0, L_0x7fffe920a2f0;  alias, 1 drivers
L_0x7fffe9208100 .part v0x7fffe91f1920_0, 26, 6;
L_0x7fffe9208230 .part v0x7fffe91f1920_0, 21, 5;
L_0x7fffe92082d0 .part v0x7fffe91f1920_0, 16, 5;
L_0x7fffe9208370 .part v0x7fffe91f1920_0, 11, 5;
L_0x7fffe9208410 .part v0x7fffe91f1920_0, 0, 16;
L_0x7fffe92084b0 .part L_0x7fffe9208410, 0, 1;
L_0x7fffe9208550 .part v0x7fffe91f1920_0, 15, 1;
L_0x7fffe92085f0 .concat [ 1 16 0 0], L_0x7fffe92084b0, L_0x7fd2399a0060;
L_0x7fffe9208690 .concat [ 17 15 0 0], L_0x7fffe92085f0, L_0x7fd2399a00a8;
L_0x7fffe9208730 .concat [ 1 16 0 0], L_0x7fffe92084b0, L_0x7fd2399a00f0;
L_0x7fffe9208830 .concat [ 17 15 0 0], L_0x7fffe9208730, L_0x7fd2399a0138;
L_0x7fffe92088d0 .functor MUXZ 32, L_0x7fffe9208830, L_0x7fffe9208690, L_0x7fffe9208550, C4<>;
S_0x7fffe91e5f30 .scope module, "IDEX" "IDEX" 2 96, 2 101 0, S_0x7fffe91e5ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d_clk"
    .port_info 1 /INPUT 1 "d_regwrite"
    .port_info 2 /INPUT 1 "d_memtoreg"
    .port_info 3 /INPUT 1 "d_branch"
    .port_info 4 /INPUT 1 "d_memwrite"
    .port_info 5 /INPUT 1 "d_memread"
    .port_info 6 /INPUT 1 "d_regdst"
    .port_info 7 /INPUT 1 "d_alusrc"
    .port_info 8 /INPUT 2 "d_aluop"
    .port_info 9 /INPUT 32 "d_pc"
    .port_info 10 /INPUT 32 "d_rd1"
    .port_info 11 /INPUT 32 "d_rd2"
    .port_info 12 /INPUT 32 "d_sigext"
    .port_info 13 /INPUT 5 "d_inst1"
    .port_info 14 /INPUT 5 "d_inst2"
    .port_info 15 /OUTPUT 1 "e_regwrite"
    .port_info 16 /OUTPUT 1 "e_memtoreg"
    .port_info 17 /OUTPUT 1 "e_branch"
    .port_info 18 /OUTPUT 1 "e_memwrite"
    .port_info 19 /OUTPUT 1 "e_memread"
    .port_info 20 /OUTPUT 1 "e_regdst"
    .port_info 21 /OUTPUT 1 "e_alusrc"
    .port_info 22 /OUTPUT 2 "e_aluop"
    .port_info 23 /OUTPUT 32 "e_pc"
    .port_info 24 /OUTPUT 32 "e_rd1"
    .port_info 25 /OUTPUT 32 "e_rd2"
    .port_info 26 /OUTPUT 32 "e_sigext"
    .port_info 27 /OUTPUT 5 "e_inst1"
    .port_info 28 /OUTPUT 5 "e_inst2"
v0x7fffe91c8e10_0 .net "d_aluop", 1 0, v0x7fffe91e9660_0;  alias, 1 drivers
v0x7fffe91c0f40_0 .net "d_alusrc", 0 0, v0x7fffe91e9770_0;  alias, 1 drivers
v0x7fffe91e64a0_0 .net "d_branch", 0 0, v0x7fffe91e9840_0;  alias, 1 drivers
v0x7fffe91e6540_0 .net "d_clk", 0 0, o0x7fd2399f0228;  alias, 0 drivers
v0x7fffe91e6600_0 .net "d_inst1", 4 0, L_0x7fffe92082d0;  alias, 1 drivers
v0x7fffe91e6730_0 .net "d_inst2", 4 0, L_0x7fffe9208370;  alias, 1 drivers
v0x7fffe91e6810_0 .net "d_memread", 0 0, v0x7fffe91e9940_0;  alias, 1 drivers
v0x7fffe91e68d0_0 .net "d_memtoreg", 0 0, v0x7fffe91e9a10_0;  alias, 1 drivers
v0x7fffe91e6990_0 .net "d_memwrite", 0 0, v0x7fffe91e9b00_0;  alias, 1 drivers
v0x7fffe91e6a50_0 .net "d_pc", 31 0, v0x7fffe91f1a30_0;  alias, 1 drivers
v0x7fffe91e6b30_0 .net "d_rd1", 31 0, L_0x7fffe9208e10;  alias, 1 drivers
v0x7fffe91e6c10_0 .net "d_rd2", 31 0, L_0x7fffe9209310;  alias, 1 drivers
v0x7fffe91e6cf0_0 .net "d_regdst", 0 0, v0x7fffe91e9c70_0;  alias, 1 drivers
v0x7fffe91e6db0_0 .net "d_regwrite", 0 0, v0x7fffe91e9d40_0;  alias, 1 drivers
v0x7fffe91e6e70_0 .net "d_sigext", 31 0, L_0x7fffe92088d0;  alias, 1 drivers
v0x7fffe91e6f50_0 .var "e_aluop", 1 0;
v0x7fffe91e7030_0 .var "e_alusrc", 0 0;
v0x7fffe91e7200_0 .var "e_branch", 0 0;
v0x7fffe91e72c0_0 .var "e_inst1", 4 0;
v0x7fffe91e73a0_0 .var "e_inst2", 4 0;
v0x7fffe91e7480_0 .var "e_memread", 0 0;
v0x7fffe91e7540_0 .var "e_memtoreg", 0 0;
v0x7fffe91e7600_0 .var "e_memwrite", 0 0;
v0x7fffe91e76c0_0 .var "e_pc", 31 0;
v0x7fffe91e77a0_0 .var "e_rd1", 31 0;
v0x7fffe91e7880_0 .var "e_rd2", 31 0;
v0x7fffe91e7960_0 .var "e_regdst", 0 0;
v0x7fffe91e7a20_0 .var "e_regwrite", 0 0;
v0x7fffe91e7ae0_0 .var "e_sigext", 31 0;
E_0x7fffe91771e0 .event posedge, v0x7fffe91e6540_0;
S_0x7fffe91e7f60 .scope module, "Registers" "Register_Bank" 2 93, 2 188 0, S_0x7fffe91e5ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "regwrite"
    .port_info 2 /INPUT 5 "read1"
    .port_info 3 /INPUT 5 "read2"
    .port_info 4 /INPUT 5 "writereg"
    .port_info 5 /INPUT 32 "writedata"
    .port_info 6 /OUTPUT 32 "data1"
    .port_info 7 /OUTPUT 32 "data2"
L_0x7fffe9208bc0 .functor AND 1, v0x7fffe91f3a60_0, L_0x7fffe9208b20, C4<1>, C4<1>;
L_0x7fffe9209110 .functor AND 1, v0x7fffe91f3a60_0, L_0x7fffe9208fe0, C4<1>, C4<1>;
v0x7fffe91e8150_0 .net *"_s0", 0 0, L_0x7fffe9208b20;  1 drivers
v0x7fffe91e8210_0 .net *"_s12", 0 0, L_0x7fffe9208fe0;  1 drivers
v0x7fffe91e82d0_0 .net *"_s14", 0 0, L_0x7fffe9209110;  1 drivers
v0x7fffe91e8370_0 .net *"_s16", 31 0, L_0x7fffe9209180;  1 drivers
v0x7fffe91e8450_0 .net *"_s18", 6 0, L_0x7fffe9209220;  1 drivers
v0x7fffe91e8580_0 .net *"_s2", 0 0, L_0x7fffe9208bc0;  1 drivers
L_0x7fd2399a01c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe91e8640_0 .net *"_s21", 1 0, L_0x7fd2399a01c8;  1 drivers
v0x7fffe91e8720_0 .net *"_s4", 31 0, L_0x7fffe9208c80;  1 drivers
v0x7fffe91e8800_0 .net *"_s6", 6 0, L_0x7fffe9208d20;  1 drivers
L_0x7fd2399a0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe91e88e0_0 .net *"_s9", 1 0, L_0x7fd2399a0180;  1 drivers
v0x7fffe91e89c0_0 .net "clk", 0 0, o0x7fd2399f0228;  alias, 0 drivers
v0x7fffe91e8a60_0 .net "data1", 31 0, L_0x7fffe9208e10;  alias, 1 drivers
v0x7fffe91e8b00_0 .net "data2", 31 0, L_0x7fffe9209310;  alias, 1 drivers
v0x7fffe91e8ba0_0 .var/i "i", 31 0;
v0x7fffe91e8c60 .array "memory", 31 0, 31 0;
v0x7fffe91e8d20_0 .net "read1", 4 0, L_0x7fffe9208230;  alias, 1 drivers
v0x7fffe91e8e00_0 .net "read2", 4 0, L_0x7fffe92082d0;  alias, 1 drivers
v0x7fffe91e9000_0 .net "regwrite", 0 0, v0x7fffe91f3a60_0;  alias, 1 drivers
v0x7fffe91e90a0_0 .net "writedata", 31 0, L_0x7fffe920a2f0;  alias, 1 drivers
v0x7fffe91e9180_0 .net "writereg", 4 0, v0x7fffe91f3830_0;  alias, 1 drivers
L_0x7fffe9208b20 .cmp/eq 5, L_0x7fffe9208230, v0x7fffe91f3830_0;
L_0x7fffe9208c80 .array/port v0x7fffe91e8c60, L_0x7fffe9208d20;
L_0x7fffe9208d20 .concat [ 5 2 0 0], L_0x7fffe9208230, L_0x7fd2399a0180;
L_0x7fffe9208e10 .functor MUXZ 32, L_0x7fffe9208c80, L_0x7fffe920a2f0, L_0x7fffe9208bc0, C4<>;
L_0x7fffe9208fe0 .cmp/eq 5, L_0x7fffe92082d0, v0x7fffe91f3830_0;
L_0x7fffe9209180 .array/port v0x7fffe91e8c60, L_0x7fffe9209220;
L_0x7fffe9209220 .concat [ 5 2 0 0], L_0x7fffe92082d0, L_0x7fd2399a01c8;
L_0x7fffe9209310 .functor MUXZ 32, L_0x7fffe9209180, L_0x7fffe920a2f0, L_0x7fffe9209110, C4<>;
S_0x7fffe91e9360 .scope module, "control" "ControlUnit" 2 91, 2 120 0, S_0x7fffe91e5ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /OUTPUT 1 "regdst"
    .port_info 2 /OUTPUT 1 "alusrc"
    .port_info 3 /OUTPUT 1 "memtoreg"
    .port_info 4 /OUTPUT 1 "regwrite"
    .port_info 5 /OUTPUT 1 "memread"
    .port_info 6 /OUTPUT 1 "memwrite"
    .port_info 7 /OUTPUT 1 "branch"
    .port_info 8 /OUTPUT 2 "aluop"
v0x7fffe91e9660_0 .var "aluop", 1 0;
v0x7fffe91e9770_0 .var "alusrc", 0 0;
v0x7fffe91e9840_0 .var "branch", 0 0;
v0x7fffe91e9940_0 .var "memread", 0 0;
v0x7fffe91e9a10_0 .var "memtoreg", 0 0;
v0x7fffe91e9b00_0 .var "memwrite", 0 0;
v0x7fffe91e9bd0_0 .net "opcode", 5 0, L_0x7fffe9208100;  alias, 1 drivers
v0x7fffe91e9c70_0 .var "regdst", 0 0;
v0x7fffe91e9d40_0 .var "regwrite", 0 0;
E_0x7fffe9177c20 .event edge, v0x7fffe91e9bd0_0;
S_0x7fffe91ec650 .scope module, "execute" "execute" 2 402, 2 210 0, S_0x7fffe9199b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e_clk"
    .port_info 1 /INPUT 1 "e_alusrc"
    .port_info 2 /INPUT 1 "e_regdst"
    .port_info 3 /INPUT 1 "e_regwrite"
    .port_info 4 /INPUT 1 "e_memread"
    .port_info 5 /INPUT 1 "e_memtoreg"
    .port_info 6 /INPUT 1 "e_memwrite"
    .port_info 7 /INPUT 1 "e_branch"
    .port_info 8 /INPUT 32 "e_in1"
    .port_info 9 /INPUT 32 "e_in2"
    .port_info 10 /INPUT 32 "e_sigext"
    .port_info 11 /INPUT 32 "e_pc"
    .port_info 12 /INPUT 5 "e_inst20_16"
    .port_info 13 /INPUT 5 "e_inst15_11"
    .port_info 14 /INPUT 2 "e_aluop"
    .port_info 15 /OUTPUT 32 "m_alures"
    .port_info 16 /OUTPUT 32 "m_rd2"
    .port_info 17 /OUTPUT 32 "m_addres"
    .port_info 18 /OUTPUT 5 "m_muxRegDst"
    .port_info 19 /OUTPUT 1 "m_branch"
    .port_info 20 /OUTPUT 1 "m_zero"
    .port_info 21 /OUTPUT 1 "m_regwrite"
    .port_info 22 /OUTPUT 1 "m_memtoreg"
    .port_info 23 /OUTPUT 1 "m_memread"
    .port_info 24 /OUTPUT 1 "m_memwrite"
v0x7fffe91ef910_0 .net "alu_B", 31 0, L_0x7fffe92097e0;  1 drivers
v0x7fffe91ef9d0_0 .net "aluctrl", 3 0, v0x7fffe91ef600_0;  1 drivers
v0x7fffe91efac0_0 .net "e_addres", 31 0, L_0x7fffe9209680;  1 drivers
v0x7fffe91efbb0_0 .net "e_aluop", 1 0, v0x7fffe91e6f50_0;  alias, 1 drivers
v0x7fffe91efc70_0 .net "e_aluout", 31 0, v0x7fffe91ef170_0;  1 drivers
v0x7fffe91efdd0_0 .net "e_alusrc", 0 0, v0x7fffe91e7030_0;  alias, 1 drivers
v0x7fffe91efec0_0 .net "e_branch", 0 0, v0x7fffe91e7200_0;  alias, 1 drivers
v0x7fffe91eff60_0 .net "e_clk", 0 0, o0x7fd2399f0228;  alias, 0 drivers
v0x7fffe91f0000_0 .net "e_in1", 31 0, v0x7fffe91e77a0_0;  alias, 1 drivers
v0x7fffe91f00c0_0 .net "e_in2", 31 0, v0x7fffe91e7880_0;  alias, 1 drivers
v0x7fffe91f0180_0 .net "e_inst15_11", 4 0, v0x7fffe91e73a0_0;  alias, 1 drivers
v0x7fffe91f0240_0 .net "e_inst20_16", 4 0, v0x7fffe91e72c0_0;  alias, 1 drivers
v0x7fffe91f0300_0 .net "e_memread", 0 0, v0x7fffe91e7480_0;  alias, 1 drivers
v0x7fffe91f03a0_0 .net "e_memtoreg", 0 0, v0x7fffe91e7540_0;  alias, 1 drivers
v0x7fffe91f0440_0 .net "e_memwrite", 0 0, v0x7fffe91e7600_0;  alias, 1 drivers
v0x7fffe91f04e0_0 .net "e_muxRegDst", 4 0, L_0x7fffe9209b30;  1 drivers
v0x7fffe91f05a0_0 .net "e_pc", 31 0, v0x7fffe91e76c0_0;  alias, 1 drivers
v0x7fffe91f0750_0 .net "e_regdst", 0 0, v0x7fffe91e7960_0;  alias, 1 drivers
v0x7fffe91f0840_0 .net "e_regwrite", 0 0, v0x7fffe91e7a20_0;  alias, 1 drivers
v0x7fffe91f08e0_0 .net "e_sigext", 31 0, v0x7fffe91e7ae0_0;  alias, 1 drivers
v0x7fffe91f09a0_0 .net "e_zero", 0 0, L_0x7fffe92099f0;  1 drivers
v0x7fffe91f0a90_0 .net "m_addres", 31 0, v0x7fffe91ee0b0_0;  alias, 1 drivers
v0x7fffe91f0b50_0 .net "m_alures", 31 0, v0x7fffe91ee190_0;  alias, 1 drivers
v0x7fffe91f0bf0_0 .net "m_branch", 0 0, v0x7fffe91ee270_0;  alias, 1 drivers
v0x7fffe91f0c90_0 .net "m_memread", 0 0, v0x7fffe91ee330_0;  alias, 1 drivers
v0x7fffe91f0d30_0 .net "m_memtoreg", 0 0, v0x7fffe91ee3f0_0;  alias, 1 drivers
v0x7fffe91f0dd0_0 .net "m_memwrite", 0 0, v0x7fffe91ee4b0_0;  alias, 1 drivers
v0x7fffe91f0e70_0 .net "m_muxRegDst", 4 0, v0x7fffe91ee570_0;  alias, 1 drivers
v0x7fffe91f0f10_0 .net "m_rd2", 31 0, v0x7fffe91ee650_0;  alias, 1 drivers
v0x7fffe91f0fb0_0 .net "m_regwrite", 0 0, v0x7fffe91ee730_0;  alias, 1 drivers
v0x7fffe91f1050_0 .net "m_zero", 0 0, v0x7fffe91ee7f0_0;  alias, 1 drivers
L_0x7fffe92097e0 .functor MUXZ 32, v0x7fffe91e7880_0, v0x7fffe91e7ae0_0, v0x7fffe91e7030_0, C4<>;
L_0x7fffe9209a90 .part v0x7fffe91e7ae0_0, 0, 6;
L_0x7fffe9209b30 .functor MUXZ 5, v0x7fffe91e72c0_0, v0x7fffe91e73a0_0, v0x7fffe91e7960_0, C4<>;
S_0x7fffe91ecaa0 .scope module, "Add" "Add" 2 220, 2 258 0, S_0x7fffe91ec650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc"
    .port_info 1 /INPUT 32 "shiftleft2"
    .port_info 2 /OUTPUT 32 "add_result"
v0x7fffe91ecce0_0 .net *"_s0", 31 0, L_0x7fffe9209540;  1 drivers
v0x7fffe91ecde0_0 .net *"_s2", 29 0, L_0x7fffe92094a0;  1 drivers
L_0x7fd2399a0210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe91ecec0_0 .net *"_s4", 1 0, L_0x7fd2399a0210;  1 drivers
v0x7fffe91ecfb0_0 .net "add_result", 31 0, L_0x7fffe9209680;  alias, 1 drivers
v0x7fffe91ed090_0 .net "pc", 31 0, v0x7fffe91e76c0_0;  alias, 1 drivers
v0x7fffe91ed1f0_0 .net "shiftleft2", 31 0, v0x7fffe91e7ae0_0;  alias, 1 drivers
L_0x7fffe92094a0 .part v0x7fffe91e7ae0_0, 0, 30;
L_0x7fffe9209540 .concat [ 2 30 0 0], L_0x7fd2399a0210, L_0x7fffe92094a0;
L_0x7fffe9209680 .arith/sum 32, v0x7fffe91e76c0_0, L_0x7fffe9209540;
S_0x7fffe91ed380 .scope module, "EXMEM" "EXMEM" 2 232, 2 307 0, S_0x7fffe91ec650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e_clk"
    .port_info 1 /INPUT 1 "e_regwrite"
    .port_info 2 /INPUT 1 "e_memtoreg"
    .port_info 3 /INPUT 1 "e_branch"
    .port_info 4 /INPUT 32 "e_addRes"
    .port_info 5 /INPUT 1 "e_zero"
    .port_info 6 /INPUT 32 "e_alures"
    .port_info 7 /INPUT 32 "e_rd2"
    .port_info 8 /INPUT 5 "e_muxRegDst"
    .port_info 9 /INPUT 1 "e_memread"
    .port_info 10 /INPUT 1 "e_memwrite"
    .port_info 11 /OUTPUT 1 "m_regwrite"
    .port_info 12 /OUTPUT 1 "m_memtoreg"
    .port_info 13 /OUTPUT 32 "m_addRes"
    .port_info 14 /OUTPUT 1 "m_zero"
    .port_info 15 /OUTPUT 32 "m_alures"
    .port_info 16 /OUTPUT 32 "m_rd2"
    .port_info 17 /OUTPUT 5 "m_muxRegDst"
    .port_info 18 /OUTPUT 1 "m_memread"
    .port_info 19 /OUTPUT 1 "m_memwrite"
    .port_info 20 /OUTPUT 1 "m_branch"
v0x7fffe91ed750_0 .net "e_addRes", 31 0, L_0x7fffe9209680;  alias, 1 drivers
v0x7fffe91ed810_0 .net "e_alures", 31 0, v0x7fffe91ef170_0;  alias, 1 drivers
v0x7fffe91ed8d0_0 .net "e_branch", 0 0, v0x7fffe91e7200_0;  alias, 1 drivers
v0x7fffe91ed9c0_0 .net "e_clk", 0 0, o0x7fd2399f0228;  alias, 0 drivers
v0x7fffe91eda60_0 .net "e_memread", 0 0, v0x7fffe91e7480_0;  alias, 1 drivers
v0x7fffe91edba0_0 .net "e_memtoreg", 0 0, v0x7fffe91e7540_0;  alias, 1 drivers
v0x7fffe91edc90_0 .net "e_memwrite", 0 0, v0x7fffe91e7600_0;  alias, 1 drivers
v0x7fffe91edd80_0 .net "e_muxRegDst", 4 0, L_0x7fffe9209b30;  alias, 1 drivers
v0x7fffe91ede40_0 .net "e_rd2", 31 0, v0x7fffe91e7880_0;  alias, 1 drivers
v0x7fffe91edf00_0 .net "e_regwrite", 0 0, v0x7fffe91e7a20_0;  alias, 1 drivers
v0x7fffe91edff0_0 .net "e_zero", 0 0, L_0x7fffe92099f0;  alias, 1 drivers
v0x7fffe91ee0b0_0 .var "m_addRes", 31 0;
v0x7fffe91ee190_0 .var "m_alures", 31 0;
v0x7fffe91ee270_0 .var "m_branch", 0 0;
v0x7fffe91ee330_0 .var "m_memread", 0 0;
v0x7fffe91ee3f0_0 .var "m_memtoreg", 0 0;
v0x7fffe91ee4b0_0 .var "m_memwrite", 0 0;
v0x7fffe91ee570_0 .var "m_muxRegDst", 4 0;
v0x7fffe91ee650_0 .var "m_rd2", 31 0;
v0x7fffe91ee730_0 .var "m_regwrite", 0 0;
v0x7fffe91ee7f0_0 .var "m_zero", 0 0;
S_0x7fffe91eeb50 .scope module, "alu" "ALU" 2 225, 2 285 0, S_0x7fffe91ec650;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "alucontrol"
    .port_info 1 /INPUT 32 "A"
    .port_info 2 /INPUT 32 "B"
    .port_info 3 /OUTPUT 32 "aluout"
    .port_info 4 /OUTPUT 1 "zero"
v0x7fffe91eedc0_0 .net "A", 31 0, v0x7fffe91e77a0_0;  alias, 1 drivers
v0x7fffe91eeef0_0 .net "B", 31 0, L_0x7fffe92097e0;  alias, 1 drivers
L_0x7fd2399a0258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe91eefd0_0 .net/2u *"_s0", 31 0, L_0x7fd2399a0258;  1 drivers
v0x7fffe91ef090_0 .net "alucontrol", 3 0, v0x7fffe91ef600_0;  alias, 1 drivers
v0x7fffe91ef170_0 .var "aluout", 31 0;
v0x7fffe91ef280_0 .net "zero", 0 0, L_0x7fffe92099f0;  alias, 1 drivers
E_0x7fffe9177e20 .event edge, v0x7fffe91eeef0_0, v0x7fffe91e77a0_0, v0x7fffe91ef090_0;
L_0x7fffe92099f0 .cmp/eq 32, v0x7fffe91ef170_0, L_0x7fd2399a0258;
S_0x7fffe91ef380 .scope module, "alucontrol" "alucontrol" 2 227, 2 262 0, S_0x7fffe91ec650;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluop"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /OUTPUT 4 "alucontrol"
v0x7fffe91ef600_0 .var "alucontrol", 3 0;
v0x7fffe91ef6e0_0 .net "aluop", 1 0, v0x7fffe91e6f50_0;  alias, 1 drivers
v0x7fffe91ef7d0_0 .net "funct", 5 0, L_0x7fffe9209a90;  1 drivers
E_0x7fffe91ccf20 .event edge, v0x7fffe91ef7d0_0, v0x7fffe91e6f50_0;
S_0x7fffe91f1400 .scope module, "fetch" "fetch" 2 396, 2 2 0, S_0x7fffe9199b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "pc_src"
    .port_info 3 /INPUT 32 "add_res"
    .port_info 4 /OUTPUT 32 "d_inst"
    .port_info 5 /OUTPUT 32 "d_pc"
L_0x7fffe9207f50 .functor BUFZ 32, L_0x7fffe9207fc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fd2399a0018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffe91f1e50_0 .net/2u *"_s0", 31 0, L_0x7fd2399a0018;  1 drivers
v0x7fffe91f1f50_0 .net *"_s4", 31 0, L_0x7fffe9207fc0;  1 drivers
v0x7fffe91f2030_0 .net *"_s7", 29 0, L_0x7fffe9208060;  1 drivers
v0x7fffe91f20f0_0 .net "add_res", 31 0, v0x7fffe91ee0b0_0;  alias, 1 drivers
v0x7fffe91f2200_0 .net "clk", 0 0, o0x7fd2399f0228;  alias, 0 drivers
v0x7fffe91f22f0_0 .net "d_inst", 31 0, v0x7fffe91f1920_0;  alias, 1 drivers
v0x7fffe91f2400_0 .net "d_pc", 31 0, v0x7fffe91f1a30_0;  alias, 1 drivers
v0x7fffe91f24c0_0 .net "inst", 31 0, L_0x7fffe9207f50;  1 drivers
v0x7fffe91f2580 .array "inst_mem", 31 0, 31 0;
v0x7fffe91f2620_0 .var "pc", 31 0;
v0x7fffe91f26e0_0 .net "pc_4", 31 0, L_0x7fffe9207eb0;  1 drivers
v0x7fffe91f27a0_0 .net "pc_src", 0 0, L_0x7fffe9209f40;  alias, 1 drivers
v0x7fffe91f2860_0 .net "rst", 0 0, o0x7fd2399f2988;  alias, 0 drivers
L_0x7fffe9207eb0 .arith/sum 32, L_0x7fd2399a0018, v0x7fffe91f2620_0;
L_0x7fffe9207fc0 .array/port v0x7fffe91f2580, L_0x7fffe9208060;
L_0x7fffe9208060 .part v0x7fffe91f2620_0, 2, 30;
S_0x7fffe91f16a0 .scope module, "IFID" "IFID" 2 52, 2 65 0, S_0x7fffe91f1400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "f_clk"
    .port_info 1 /INPUT 32 "f_pc"
    .port_info 2 /INPUT 32 "f_inst"
    .port_info 3 /OUTPUT 32 "d_pc"
    .port_info 4 /OUTPUT 32 "d_inst"
v0x7fffe91f1920_0 .var "d_inst", 31 0;
v0x7fffe91f1a30_0 .var "d_pc", 31 0;
v0x7fffe91f1b20_0 .net "f_clk", 0 0, o0x7fd2399f0228;  alias, 0 drivers
v0x7fffe91f1bc0_0 .net "f_inst", 31 0, L_0x7fffe9207f50;  alias, 1 drivers
v0x7fffe91f1c80_0 .net "f_pc", 31 0, v0x7fffe91f2620_0;  1 drivers
S_0x7fffe91f2a20 .scope module, "memory" "memory" 2 405, 2 345 0, S_0x7fffe9199b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "m_clk"
    .port_info 1 /INPUT 1 "m_branch"
    .port_info 2 /INPUT 1 "m_zero"
    .port_info 3 /INPUT 1 "m_regwrite"
    .port_info 4 /INPUT 1 "m_memtoreg"
    .port_info 5 /INPUT 1 "m_memread"
    .port_info 6 /INPUT 1 "m_memwrite"
    .port_info 7 /INPUT 32 "m_alures"
    .port_info 8 /INPUT 32 "writedata"
    .port_info 9 /INPUT 5 "m_muxRegDst"
    .port_info 10 /OUTPUT 32 "w_readdata"
    .port_info 11 /OUTPUT 32 "w_alures"
    .port_info 12 /OUTPUT 1 "w_memtoreg"
    .port_info 13 /OUTPUT 1 "w_regwrite"
    .port_info 14 /OUTPUT 1 "pc_src"
    .port_info 15 /OUTPUT 5 "w_muxRegDst"
L_0x7fffe9209720 .functor AND 1, v0x7fffe91ee7f0_0, v0x7fffe91ee270_0, C4<1>, C4<1>;
v0x7fffe91f3cb0_0 .net *"_s0", 0 0, L_0x7fffe9209720;  1 drivers
v0x7fffe91f3db0_0 .net *"_s10", 31 0, L_0x7fffe9209fe0;  1 drivers
v0x7fffe91f3e90_0 .net *"_s13", 29 0, L_0x7fffe920a080;  1 drivers
L_0x7fd2399a0330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe91f3f50_0 .net/2u *"_s14", 31 0, L_0x7fd2399a0330;  1 drivers
L_0x7fd2399a02a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fffe91f4030_0 .net/2s *"_s2", 1 0, L_0x7fd2399a02a0;  1 drivers
L_0x7fd2399a02e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe91f4160_0 .net/2s *"_s4", 1 0, L_0x7fd2399a02e8;  1 drivers
v0x7fffe91f4240_0 .net *"_s6", 1 0, L_0x7fffe9209ea0;  1 drivers
v0x7fffe91f4320_0 .var/i "i", 31 0;
v0x7fffe91f4400_0 .net "m_alures", 31 0, v0x7fffe91ee190_0;  alias, 1 drivers
v0x7fffe91f4550_0 .net "m_branch", 0 0, v0x7fffe91ee270_0;  alias, 1 drivers
v0x7fffe91f45f0_0 .net "m_clk", 0 0, o0x7fd2399f0228;  alias, 0 drivers
v0x7fffe91f47a0_0 .net "m_memread", 0 0, v0x7fffe91ee330_0;  alias, 1 drivers
v0x7fffe91f4890_0 .net "m_memtoreg", 0 0, v0x7fffe91ee3f0_0;  alias, 1 drivers
v0x7fffe91f4930_0 .net "m_memwrite", 0 0, v0x7fffe91ee4b0_0;  alias, 1 drivers
v0x7fffe91f4a20_0 .net "m_muxRegDst", 4 0, v0x7fffe91ee570_0;  alias, 1 drivers
v0x7fffe91f4ae0_0 .net "m_readdata", 31 0, L_0x7fffe920a120;  1 drivers
v0x7fffe91f4ba0_0 .net "m_regwrite", 0 0, v0x7fffe91ee730_0;  alias, 1 drivers
v0x7fffe91f4d50_0 .net "m_zero", 0 0, v0x7fffe91ee7f0_0;  alias, 1 drivers
v0x7fffe91f4e40 .array "memory", 127 0, 31 0;
v0x7fffe91f4ee0_0 .net "pc_src", 0 0, L_0x7fffe9209f40;  alias, 1 drivers
v0x7fffe91f4f80_0 .net "w_alures", 31 0, v0x7fffe91f3690_0;  alias, 1 drivers
v0x7fffe91f5020_0 .net "w_memtoreg", 0 0, v0x7fffe91f3770_0;  alias, 1 drivers
v0x7fffe91f50c0_0 .net "w_muxRegDst", 4 0, v0x7fffe91f3830_0;  alias, 1 drivers
v0x7fffe91f5160_0 .net "w_readdata", 31 0, v0x7fffe91f3980_0;  alias, 1 drivers
v0x7fffe91f5200_0 .net "w_regwrite", 0 0, v0x7fffe91f3a60_0;  alias, 1 drivers
v0x7fffe91f52a0_0 .net "writedata", 31 0, v0x7fffe91ee650_0;  alias, 1 drivers
L_0x7fffe9209ea0 .functor MUXZ 2, L_0x7fd2399a02e8, L_0x7fd2399a02a0, L_0x7fffe9209720, C4<>;
L_0x7fffe9209f40 .part L_0x7fffe9209ea0, 0, 1;
L_0x7fffe9209fe0 .array/port v0x7fffe91f4e40, L_0x7fffe920a080;
L_0x7fffe920a080 .part v0x7fffe91ee190_0, 2, 30;
L_0x7fffe920a120 .functor MUXZ 32, L_0x7fd2399a0330, L_0x7fffe9209fe0, v0x7fffe91ee330_0, C4<>;
S_0x7fffe91f2dc0 .scope module, "MEMWB" "MEMWB" 2 367, 2 372 0, S_0x7fffe91f2a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "m_clk"
    .port_info 1 /INPUT 1 "m_regwrite"
    .port_info 2 /INPUT 1 "m_memtoreg"
    .port_info 3 /INPUT 32 "m_readData"
    .port_info 4 /INPUT 32 "m_alures"
    .port_info 5 /INPUT 5 "m_muxRegDst"
    .port_info 6 /OUTPUT 32 "w_readData"
    .port_info 7 /OUTPUT 32 "w_alures"
    .port_info 8 /OUTPUT 5 "w_muxRegDst"
    .port_info 9 /OUTPUT 1 "w_regwrite"
    .port_info 10 /OUTPUT 1 "w_memtoreg"
v0x7fffe91f30c0_0 .net "m_alures", 31 0, v0x7fffe91ee190_0;  alias, 1 drivers
v0x7fffe91f31f0_0 .net "m_clk", 0 0, o0x7fd2399f0228;  alias, 0 drivers
v0x7fffe91f32b0_0 .net "m_memtoreg", 0 0, v0x7fffe91ee3f0_0;  alias, 1 drivers
v0x7fffe91f33a0_0 .net "m_muxRegDst", 4 0, v0x7fffe91ee570_0;  alias, 1 drivers
v0x7fffe91f3490_0 .net "m_readData", 31 0, L_0x7fffe920a120;  alias, 1 drivers
v0x7fffe91f35a0_0 .net "m_regwrite", 0 0, v0x7fffe91ee730_0;  alias, 1 drivers
v0x7fffe91f3690_0 .var "w_alures", 31 0;
v0x7fffe91f3770_0 .var "w_memtoreg", 0 0;
v0x7fffe91f3830_0 .var "w_muxRegDst", 4 0;
v0x7fffe91f3980_0 .var "w_readData", 31 0;
v0x7fffe91f3a60_0 .var "w_regwrite", 0 0;
S_0x7fffe91f5590 .scope module, "writeback" "writeback" 2 408, 2 383 0, S_0x7fffe9199b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "readdata"
    .port_info 1 /INPUT 32 "aluout"
    .port_info 2 /INPUT 1 "memtoreg"
    .port_info 3 /OUTPUT 32 "write_data"
v0x7fffe91f5820_0 .net "aluout", 31 0, v0x7fffe91f3690_0;  alias, 1 drivers
v0x7fffe91f5950_0 .net "memtoreg", 0 0, v0x7fffe91f3770_0;  alias, 1 drivers
v0x7fffe91f5a60_0 .net "readdata", 31 0, v0x7fffe91f3980_0;  alias, 1 drivers
v0x7fffe91f5b50_0 .net "write_data", 31 0, L_0x7fffe920a2f0;  alias, 1 drivers
L_0x7fffe920a2f0 .functor MUXZ 32, v0x7fffe91f3690_0, v0x7fffe91f3980_0, v0x7fffe91f3770_0, C4<>;
    .scope S_0x7fffe91c48b0;
T_0 ;
    %wait E_0x7fffe9177860;
    %load/vec4 v0x7fffe91cbef0_0;
    %assign/vec4 v0x7fffe91b3b90_0, 0;
    %load/vec4 v0x7fffe91b3230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe91b3b90_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffe91f16a0;
T_1 ;
    %wait E_0x7fffe91771e0;
    %load/vec4 v0x7fffe91f1bc0_0;
    %assign/vec4 v0x7fffe91f1920_0, 0;
    %load/vec4 v0x7fffe91f1c80_0;
    %assign/vec4 v0x7fffe91f1a30_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffe91f1400;
T_2 ;
    %wait E_0x7fffe91771e0;
    %load/vec4 v0x7fffe91f2860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe91f2620_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffe91f27a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x7fffe91f20f0_0;
    %assign/vec4 v0x7fffe91f2620_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7fffe91f26e0_0;
    %assign/vec4 v0x7fffe91f2620_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffe91f1400;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe91f2580, 0, 4;
    %pushi/vec4 537526277, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe91f2580, 0, 4;
    %pushi/vec4 537591815, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe91f2580, 0, 4;
    %pushi/vec4 537657346, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe91f2580, 0, 4;
    %pushi/vec4 537722883, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe91f2580, 0, 4;
    %pushi/vec4 21712928, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe91f2580, 0, 4;
    %pushi/vec4 23877664, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe91f2580, 0, 4;
    %pushi/vec4 25976864, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe91f2580, 0, 4;
    %pushi/vec4 27944992, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe91f2580, 0, 4;
    %end;
    .thread T_3;
    .scope S_0x7fffe91e9360;
T_4 ;
    %wait E_0x7fffe9177c20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe91e9c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe91e9770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe91e9a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe91e9d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe91e9940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe91e9b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe91e9840_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe91e9660_0, 0;
    %load/vec4 v0x7fffe91e9bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe91e9c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe91e9770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe91e9a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe91e9d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe91e9940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe91e9b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe91e9840_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffe91e9660_0, 0;
    %jmp T_4.5;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe91e9c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe91e9770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe91e9a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe91e9d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe91e9940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe91e9b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe91e9840_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fffe91e9660_0, 0;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe91e9c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe91e9770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe91e9a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe91e9d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe91e9940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe91e9b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe91e9840_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe91e9660_0, 0;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe91e9c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe91e9770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe91e9a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe91e9d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe91e9940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe91e9b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe91e9840_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe91e9660_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe91e9c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe91e9770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe91e9a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe91e9d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe91e9940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe91e9b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe91e9840_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe91e9660_0, 0;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffe91e7f60;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe91e8ba0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x7fffe91e8ba0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0x7fffe91e8ba0_0;
    %ix/getv/s 4, v0x7fffe91e8ba0_0;
    %store/vec4a v0x7fffe91e8c60, 4, 0;
    %load/vec4 v0x7fffe91e8ba0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffe91e8ba0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x7fffe91e7f60;
T_6 ;
    %wait E_0x7fffe91771e0;
    %load/vec4 v0x7fffe91e9000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fffe91e90a0_0;
    %load/vec4 v0x7fffe91e9180_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe91e8c60, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fffe91e5f30;
T_7 ;
    %wait E_0x7fffe91771e0;
    %load/vec4 v0x7fffe91e6db0_0;
    %assign/vec4 v0x7fffe91e7a20_0, 0;
    %load/vec4 v0x7fffe91e68d0_0;
    %assign/vec4 v0x7fffe91e7540_0, 0;
    %load/vec4 v0x7fffe91e64a0_0;
    %assign/vec4 v0x7fffe91e7200_0, 0;
    %load/vec4 v0x7fffe91e6990_0;
    %assign/vec4 v0x7fffe91e7600_0, 0;
    %load/vec4 v0x7fffe91e6810_0;
    %assign/vec4 v0x7fffe91e7480_0, 0;
    %load/vec4 v0x7fffe91e6cf0_0;
    %assign/vec4 v0x7fffe91e7960_0, 0;
    %load/vec4 v0x7fffe91c8e10_0;
    %assign/vec4 v0x7fffe91e6f50_0, 0;
    %load/vec4 v0x7fffe91c0f40_0;
    %assign/vec4 v0x7fffe91e7030_0, 0;
    %load/vec4 v0x7fffe91e6a50_0;
    %assign/vec4 v0x7fffe91e76c0_0, 0;
    %load/vec4 v0x7fffe91e6b30_0;
    %assign/vec4 v0x7fffe91e77a0_0, 0;
    %load/vec4 v0x7fffe91e6c10_0;
    %assign/vec4 v0x7fffe91e7880_0, 0;
    %load/vec4 v0x7fffe91e6e70_0;
    %assign/vec4 v0x7fffe91e7ae0_0, 0;
    %load/vec4 v0x7fffe91e6600_0;
    %assign/vec4 v0x7fffe91e72c0_0, 0;
    %load/vec4 v0x7fffe91e6730_0;
    %assign/vec4 v0x7fffe91e73a0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffe91eeb50;
T_8 ;
    %wait E_0x7fffe9177e20;
    %load/vec4 v0x7fffe91ef090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe91ef170_0, 0;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v0x7fffe91eedc0_0;
    %load/vec4 v0x7fffe91eeef0_0;
    %and;
    %assign/vec4 v0x7fffe91ef170_0, 0;
    %jmp T_8.7;
T_8.1 ;
    %load/vec4 v0x7fffe91eedc0_0;
    %load/vec4 v0x7fffe91eeef0_0;
    %or;
    %assign/vec4 v0x7fffe91ef170_0, 0;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0x7fffe91eedc0_0;
    %load/vec4 v0x7fffe91eeef0_0;
    %add;
    %assign/vec4 v0x7fffe91ef170_0, 0;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0x7fffe91eedc0_0;
    %load/vec4 v0x7fffe91eeef0_0;
    %sub;
    %assign/vec4 v0x7fffe91ef170_0, 0;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x7fffe91eedc0_0;
    %load/vec4 v0x7fffe91eeef0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %assign/vec4 v0x7fffe91ef170_0, 0;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x7fffe91eedc0_0;
    %load/vec4 v0x7fffe91eeef0_0;
    %or;
    %inv;
    %assign/vec4 v0x7fffe91ef170_0, 0;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffe91ef380;
T_9 ;
    %wait E_0x7fffe91ccf20;
    %load/vec4 v0x7fffe91ef6e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %load/vec4 v0x7fffe91ef7d0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7fffe91ef600_0, 0;
    %jmp T_9.11;
T_9.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fffe91ef600_0, 0;
    %jmp T_9.11;
T_9.5 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fffe91ef600_0, 0;
    %jmp T_9.11;
T_9.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffe91ef600_0, 0;
    %jmp T_9.11;
T_9.7 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fffe91ef600_0, 0;
    %jmp T_9.11;
T_9.8 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7fffe91ef600_0, 0;
    %jmp T_9.11;
T_9.9 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fffe91ef600_0, 0;
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
    %jmp T_9.3;
T_9.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fffe91ef600_0, 0;
    %jmp T_9.3;
T_9.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fffe91ef600_0, 0;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffe91ed380;
T_10 ;
    %wait E_0x7fffe91771e0;
    %load/vec4 v0x7fffe91edf00_0;
    %assign/vec4 v0x7fffe91ee730_0, 0;
    %load/vec4 v0x7fffe91edba0_0;
    %assign/vec4 v0x7fffe91ee3f0_0, 0;
    %load/vec4 v0x7fffe91ed750_0;
    %assign/vec4 v0x7fffe91ee0b0_0, 0;
    %load/vec4 v0x7fffe91edff0_0;
    %assign/vec4 v0x7fffe91ee7f0_0, 0;
    %load/vec4 v0x7fffe91ed810_0;
    %assign/vec4 v0x7fffe91ee190_0, 0;
    %load/vec4 v0x7fffe91ede40_0;
    %assign/vec4 v0x7fffe91ee650_0, 0;
    %load/vec4 v0x7fffe91edd80_0;
    %assign/vec4 v0x7fffe91ee570_0, 0;
    %load/vec4 v0x7fffe91eda60_0;
    %assign/vec4 v0x7fffe91ee330_0, 0;
    %load/vec4 v0x7fffe91edc90_0;
    %assign/vec4 v0x7fffe91ee4b0_0, 0;
    %load/vec4 v0x7fffe91ed8d0_0;
    %assign/vec4 v0x7fffe91ee270_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fffe91f2dc0;
T_11 ;
    %wait E_0x7fffe91771e0;
    %load/vec4 v0x7fffe91f3490_0;
    %assign/vec4 v0x7fffe91f3980_0, 0;
    %load/vec4 v0x7fffe91f30c0_0;
    %assign/vec4 v0x7fffe91f3690_0, 0;
    %load/vec4 v0x7fffe91f35a0_0;
    %assign/vec4 v0x7fffe91f3a60_0, 0;
    %load/vec4 v0x7fffe91f32b0_0;
    %assign/vec4 v0x7fffe91f3770_0, 0;
    %load/vec4 v0x7fffe91f33a0_0;
    %assign/vec4 v0x7fffe91f3830_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fffe91f2a20;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe91f4320_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x7fffe91f4320_0;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_12.1, 5;
    %load/vec4 v0x7fffe91f4320_0;
    %ix/getv/s 4, v0x7fffe91f4320_0;
    %store/vec4a v0x7fffe91f4e40, 4, 0;
    %load/vec4 v0x7fffe91f4320_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffe91f4320_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x7fffe91f2a20;
T_13 ;
    %wait E_0x7fffe91771e0;
    %load/vec4 v0x7fffe91f4930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x7fffe91f52a0_0;
    %load/vec4 v0x7fffe91f4400_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x7fffe91f4e40, 4, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "mips_pipeline_full.v";
