{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1745406870792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1745406870792 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 23 19:14:30 2025 " "Processing started: Wed Apr 23 19:14:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1745406870792 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1745406870792 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1745406870792 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1745406871023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dht11_module.v 1 1 " "Found 1 design units, including 1 entities, in source file dht11_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 dht11_module " "Found entity 1: dht11_module" {  } { { "dht11_module.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/dht11_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406871056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406871056 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "25 uart_tx.v(161) " "Verilog HDL Expression warning at uart_tx.v(161): truncated literal to match 25 bits" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 161 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1745406871058 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "25 uart_tx.v(183) " "Verilog HDL Expression warning at uart_tx.v(183): truncated literal to match 25 bits" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 183 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1745406871058 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "25 uart_tx.v(206) " "Verilog HDL Expression warning at uart_tx.v(206): truncated literal to match 25 bits" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 206 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1745406871058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AT_CIPMUX at_cipmux uart_tx.v(32) " "Verilog HDL Declaration information at uart_tx.v(32): object \"AT_CIPMUX\" differs only in case from object \"at_cipmux\" in the same scope" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1745406871058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AT_CIPSERVER at_cipserver uart_tx.v(33) " "Verilog HDL Declaration information at uart_tx.v(33): object \"AT_CIPSERVER\" differs only in case from object \"at_cipserver\" in the same scope" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1745406871058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AT_CIPSEND at_cipsend uart_tx.v(34) " "Verilog HDL Declaration information at uart_tx.v(34): object \"AT_CIPSEND\" differs only in case from object \"at_cipsend\" in the same scope" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1745406871058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406871058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406871058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_temp.v 1 1 " "Found 1 design units, including 1 entities, in source file top_temp.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_temp " "Found entity 1: top_temp" {  } { { "top_temp.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top_temp.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406871060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406871060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max30102_init_table.v 1 1 " "Found 1 design units, including 1 entities, in source file max30102_init_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 max30102_init_table " "Found entity 1: max30102_init_table" {  } { { "max30102_init_table.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/max30102_init_table.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406871061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406871061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max30102_init.v 1 1 " "Found 1 design units, including 1 entities, in source file max30102_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 max30102_Init " "Found entity 1: max30102_Init" {  } { { "MAX30102_Init.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/MAX30102_Init.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406871063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406871063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "key_filter.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/key_filter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406871064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406871064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_init_dev.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_init_dev.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Init_Dev " "Found entity 1: I2C_Init_Dev" {  } { { "I2C_Init_Dev.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/I2C_Init_Dev.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406871065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406871065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ack ACK i2c_control.v(35) " "Verilog HDL Declaration information at i2c_control.v(35): object \"ack\" differs only in case from object \"ACK\" in the same scope" {  } { { "i2c_control.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/i2c_control.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1745406871066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_control.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_control " "Found entity 1: i2c_control" {  } { { "i2c_control.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/i2c_control.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406871067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406871067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_bit_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_bit_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_bit_shift " "Found entity 1: i2c_bit_shift" {  } { { "i2c_bit_shift.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/i2c_bit_shift.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406871069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406871069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug_uart_tx " "Found entity 1: debug_uart_tx" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406871071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406871071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406871073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406871073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led top_temp.v(104) " "Verilog HDL Implicit Net warning at top_temp.v(104): created implicit net for \"led\"" {  } { { "top_temp.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top_temp.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406871073 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1745406871332 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "freq_cnt top.v(54) " "Verilog HDL or VHDL warning at top.v(54): object \"freq_cnt\" assigned a value but never read" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1745406871332 "|test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led top.v(35) " "Output port \"led\" at top.v(35) has no driver" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745406871335 "|test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_valid top.v(42) " "Output port \"data_valid\" at top.v(42) has no driver" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745406871335 "|test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dht11_module dht11_module:dht11_inst " "Elaborating entity \"dht11_module\" for hierarchy \"dht11_module:dht11_inst\"" {  } { { "top.v" "dht11_inst" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406871358 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dht11_in dht11_module.v(34) " "Verilog HDL or VHDL warning at dht11_module.v(34): object \"dht11_in\" assigned a value but never read" {  } { { "dht11_module.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/dht11_module.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1745406871360 "|test|dht11_module:dht11_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_temp top_temp:u_top_temp " "Elaborating entity \"top_temp\" for hierarchy \"top_temp:u_top_temp\"" {  } { { "top.v" "u_top_temp" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406871360 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 8 top_temp.v(85) " "Verilog HDL assignment warning at top_temp.v(85): truncated value with size 36 to match size of target (8)" {  } { { "top_temp.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top_temp.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745406871361 "|test|top_temp:u_top_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 top_temp.v(89) " "Verilog HDL assignment warning at top_temp.v(89): truncated value with size 10 to match size of target (8)" {  } { { "top_temp.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top_temp.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745406871361 "|test|top_temp:u_top_temp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max30102_Init top_temp:u_top_temp\|max30102_Init:u_max30102_Init " "Elaborating entity \"max30102_Init\" for hierarchy \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\"" {  } { { "top_temp.v" "u_max30102_Init" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top_temp.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406871363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Init_Dev top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev " "Elaborating entity \"I2C_Init_Dev\" for hierarchy \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\"" {  } { { "MAX30102_Init.v" "u_I2C_Init_Dev" { Text "E:/Code/FPGA_project/other/fish_tank/temp/MAX30102_Init.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406871364 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_full I2C_Init_Dev.v(49) " "Verilog HDL or VHDL warning at I2C_Init_Dev.v(49): object \"fifo_full\" assigned a value but never read" {  } { { "I2C_Init_Dev.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/I2C_Init_Dev.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1745406871366 "|test|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_ready I2C_Init_Dev.v(50) " "Verilog HDL or VHDL warning at I2C_Init_Dev.v(50): object \"read_ready\" assigned a value but never read" {  } { { "I2C_Init_Dev.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/I2C_Init_Dev.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1745406871366 "|test|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max30102_init_table top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table " "Elaborating entity \"max30102_init_table\" for hierarchy \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\"" {  } { { "I2C_Init_Dev.v" "u_max30102_init_table" { Text "E:/Code/FPGA_project/other/fish_tank/temp/I2C_Init_Dev.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406871367 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[255..10\] 0 max30102_init_table.v(16) " "Net \"rom\[255..10\]\" at max30102_init_table.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "max30102_init_table.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/max30102_init_table.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1745406871368 "|test|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_control top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|i2c_control:i2c_control " "Elaborating entity \"i2c_control\" for hierarchy \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|i2c_control:i2c_control\"" {  } { { "I2C_Init_Dev.v" "i2c_control" { Text "E:/Code/FPGA_project/other/fish_tank/temp/I2C_Init_Dev.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406871370 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led i2c_control.v(31) " "Output port \"led\" at i2c_control.v(31) has no driver" {  } { { "i2c_control.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/i2c_control.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745406871372 "|test|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_bit_shift top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|i2c_control:i2c_control\|i2c_bit_shift:i2c_bit_shift " "Elaborating entity \"i2c_bit_shift\" for hierarchy \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|i2c_control:i2c_control\|i2c_bit_shift:i2c_bit_shift\"" {  } { { "i2c_control.v" "i2c_bit_shift" { Text "E:/Code/FPGA_project/other/fish_tank/temp/i2c_control.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406871373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debug_uart_tx debug_uart_tx:u_temp_uart_tx " "Elaborating entity \"debug_uart_tx\" for hierarchy \"debug_uart_tx:u_temp_uart_tx\"" {  } { { "top.v" "u_temp_uart_tx" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406871375 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pose debug_uart_tx.v(37) " "Verilog HDL or VHDL warning at debug_uart_tx.v(37): object \"pose\" assigned a value but never read" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1745406871379 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_update debug_uart_tx.v(44) " "Verilog HDL or VHDL warning at debug_uart_tx.v(44): object \"data_update\" assigned a value but never read" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1745406871379 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "update_counter debug_uart_tx.v(59) " "Verilog HDL or VHDL warning at debug_uart_tx.v(59): object \"update_counter\" assigned a value but never read" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1745406871379 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 debug_uart_tx.v(82) " "Verilog HDL assignment warning at debug_uart_tx.v(82): truncated value with size 32 to match size of target (8)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745406871379 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 debug_uart_tx.v(83) " "Verilog HDL assignment warning at debug_uart_tx.v(83): truncated value with size 32 to match size of target (10)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745406871379 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 debug_uart_tx.v(100) " "Verilog HDL assignment warning at debug_uart_tx.v(100): truncated value with size 32 to match size of target (2)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745406871379 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 debug_uart_tx.v(105) " "Verilog HDL assignment warning at debug_uart_tx.v(105): truncated value with size 32 to match size of target (10)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745406871379 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 debug_uart_tx.v(106) " "Verilog HDL assignment warning at debug_uart_tx.v(106): truncated value with size 32 to match size of target (8)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745406871379 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 debug_uart_tx.v(108) " "Verilog HDL assignment warning at debug_uart_tx.v(108): truncated value with size 32 to match size of target (10)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745406871379 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 debug_uart_tx.v(109) " "Verilog HDL assignment warning at debug_uart_tx.v(109): truncated value with size 32 to match size of target (8)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745406871379 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 debug_uart_tx.v(123) " "Verilog HDL assignment warning at debug_uart_tx.v(123): truncated value with size 32 to match size of target (8)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745406871379 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 debug_uart_tx.v(124) " "Verilog HDL assignment warning at debug_uart_tx.v(124): truncated value with size 32 to match size of target (8)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745406871380 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 debug_uart_tx.v(129) " "Verilog HDL assignment warning at debug_uart_tx.v(129): truncated value with size 32 to match size of target (10)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745406871380 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 debug_uart_tx.v(130) " "Verilog HDL assignment warning at debug_uart_tx.v(130): truncated value with size 32 to match size of target (10)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745406871380 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 debug_uart_tx.v(134) " "Verilog HDL assignment warning at debug_uart_tx.v(134): truncated value with size 32 to match size of target (8)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745406871380 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 debug_uart_tx.v(135) " "Verilog HDL assignment warning at debug_uart_tx.v(135): truncated value with size 32 to match size of target (10)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745406871380 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 debug_uart_tx.v(137) " "Verilog HDL assignment warning at debug_uart_tx.v(137): truncated value with size 32 to match size of target (8)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745406871380 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 debug_uart_tx.v(138) " "Verilog HDL assignment warning at debug_uart_tx.v(138): truncated value with size 32 to match size of target (8)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745406871380 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 debug_uart_tx.v(139) " "Verilog HDL assignment warning at debug_uart_tx.v(139): truncated value with size 32 to match size of target (8)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745406871380 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 debug_uart_tx.v(140) " "Verilog HDL assignment warning at debug_uart_tx.v(140): truncated value with size 32 to match size of target (8)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745406871380 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "debug_uart_tx.v(170) " "Verilog HDL Case Statement information at debug_uart_tx.v(170): all case item expressions in this case statement are onehot" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 170 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1745406871380 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "104 8 debug_uart_tx.v(200) " "Verilog HDL assignment warning at debug_uart_tx.v(200): truncated value with size 104 to match size of target (8)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745406871380 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "184 8 debug_uart_tx.v(219) " "Verilog HDL assignment warning at debug_uart_tx.v(219): truncated value with size 184 to match size of target (8)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745406871380 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "144 8 debug_uart_tx.v(237) " "Verilog HDL assignment warning at debug_uart_tx.v(237): truncated value with size 144 to match size of target (8)" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745406871380 "|test|debug_uart_tx:u_temp_uart_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx debug_uart_tx:u_temp_uart_tx\|uart_tx:u_uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"debug_uart_tx:u_temp_uart_tx\|uart_tx:u_uart_tx\"" {  } { { "debug_uart_tx.v" "u_uart_tx" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406871380 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "at_cmd_done uart_tx.v(42) " "Verilog HDL or VHDL warning at uart_tx.v(42): object \"at_cmd_done\" assigned a value but never read" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1745406871382 "|test|debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "at_cipmux.data_a 0 uart_tx.v(38) " "Net \"at_cipmux.data_a\" at uart_tx.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1745406871382 "|test|debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "at_cipmux.waddr_a 0 uart_tx.v(38) " "Net \"at_cipmux.waddr_a\" at uart_tx.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1745406871382 "|test|debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "at_cipserver.data_a 0 uart_tx.v(39) " "Net \"at_cipserver.data_a\" at uart_tx.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1745406871382 "|test|debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "at_cipserver.waddr_a 0 uart_tx.v(39) " "Net \"at_cipserver.waddr_a\" at uart_tx.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1745406871382 "|test|debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "at_cipsend.data_a 0 uart_tx.v(40) " "Net \"at_cipsend.data_a\" at uart_tx.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1745406871382 "|test|debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "at_cipsend.waddr_a 0 uart_tx.v(40) " "Net \"at_cipsend.waddr_a\" at uart_tx.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1745406871383 "|test|debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "at_cipmux.we_a 0 uart_tx.v(38) " "Net \"at_cipmux.we_a\" at uart_tx.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1745406871383 "|test|debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "at_cipserver.we_a 0 uart_tx.v(39) " "Net \"at_cipserver.we_a\" at uart_tx.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1745406871383 "|test|debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "at_cipsend.we_a 0 uart_tx.v(40) " "Net \"at_cipsend.we_a\" at uart_tx.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1745406871383 "|test|debug_uart_tx:u_temp_uart_tx|uart_tx:u_uart_tx"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cu14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cu14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cu14 " "Found entity 1: altsyncram_cu14" {  } { { "db/altsyncram_cu14.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/altsyncram_cu14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406872117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406872117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406872243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406872243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406872299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406872299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406872397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406872397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406872441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406872441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406872517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406872517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406872603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406872603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406872650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406872650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406872726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406872726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406872772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406872772 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406872825 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "debug_uart_tx:u_temp_uart_tx\|uart_tx:u_uart_tx\|at_cipmux " "RAM logic \"debug_uart_tx:u_temp_uart_tx\|uart_tx:u_uart_tx\|at_cipmux\" is uninferred due to inappropriate RAM size" {  } { { "uart_tx.v" "at_cipmux" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 38 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1745406873682 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "debug_uart_tx:u_temp_uart_tx\|uart_tx:u_uart_tx\|at_cipserver " "RAM logic \"debug_uart_tx:u_temp_uart_tx\|uart_tx:u_uart_tx\|at_cipserver\" is uninferred due to inappropriate RAM size" {  } { { "uart_tx.v" "at_cipserver" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 39 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1745406873682 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "debug_uart_tx:u_temp_uart_tx\|uart_tx:u_uart_tx\|at_cipsend " "RAM logic \"debug_uart_tx:u_temp_uart_tx\|uart_tx:u_uart_tx\|at_cipsend\" is uninferred due to inappropriate RAM size" {  } { { "uart_tx.v" "at_cipsend" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 40 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1745406873682 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1745406873682 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 12 E:/Code/FPGA_project/other/fish_tank/temp/db/test.ram0_uart_tx_79e8e05b.hdl.mif " "Memory depth (16) in the design file differs from memory depth (12) in the Memory Initialization File \"E:/Code/FPGA_project/other/fish_tank/temp/db/test.ram0_uart_tx_79e8e05b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1745406873684 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 20 E:/Code/FPGA_project/other/fish_tank/temp/db/test.ram1_uart_tx_79e8e05b.hdl.mif " "Memory depth (32) in the design file differs from memory depth (20) in the Memory Initialization File \"E:/Code/FPGA_project/other/fish_tank/temp/db/test.ram1_uart_tx_79e8e05b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1745406873684 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 18 E:/Code/FPGA_project/other/fish_tank/temp/db/test.ram2_uart_tx_79e8e05b.hdl.mif " "Memory depth (32) in the design file differs from memory depth (18) in the Memory Initialization File \"E:/Code/FPGA_project/other/fish_tank/temp/db/test.ram2_uart_tx_79e8e05b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1745406873684 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\|Mux10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\|Mux10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1745406874275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1745406874275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1745406874275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1745406874275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1745406874275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1745406874275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE test.test0.rtl.mif " "Parameter INIT_FILE set to test.test0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1745406874275 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406874275 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1745406874275 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "20 " "Inferred 20 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Div6\"" {  } { { "debug_uart_tx.v" "Div6" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 140 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406874276 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod9\"" {  } { { "debug_uart_tx.v" "Mod9" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 140 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406874276 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Div4\"" {  } { { "debug_uart_tx.v" "Div4" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 139 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406874276 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod6\"" {  } { { "debug_uart_tx.v" "Mod6" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 139 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406874276 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Div7\"" {  } { { "debug_uart_tx.v" "Div7" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 140 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406874276 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod10\"" {  } { { "debug_uart_tx.v" "Mod10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 140 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406874276 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod11\"" {  } { { "debug_uart_tx.v" "Mod11" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 140 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406874276 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Div5\"" {  } { { "debug_uart_tx.v" "Div5" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 139 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406874276 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod7\"" {  } { { "debug_uart_tx.v" "Mod7" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 139 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406874276 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod8\"" {  } { { "debug_uart_tx.v" "Mod8" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 139 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406874276 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Div2\"" {  } { { "debug_uart_tx.v" "Div2" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406874276 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod3\"" {  } { { "debug_uart_tx.v" "Mod3" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406874276 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Div3\"" {  } { { "debug_uart_tx.v" "Div3" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406874276 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod4\"" {  } { { "debug_uart_tx.v" "Mod4" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406874276 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod5\"" {  } { { "debug_uart_tx.v" "Mod5" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406874276 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Div0\"" {  } { { "debug_uart_tx.v" "Div0" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406874276 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod0\"" {  } { { "debug_uart_tx.v" "Mod0" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406874276 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Div1\"" {  } { { "debug_uart_tx.v" "Div1" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406874276 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod1\"" {  } { { "debug_uart_tx.v" "Mod1" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406874276 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug_uart_tx:u_temp_uart_tx\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug_uart_tx:u_temp_uart_tx\|Mod2\"" {  } { { "debug_uart_tx.v" "Mod2" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406874276 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1745406874276 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\|altsyncram:Mux10_rtl_0 " "Elaborated megafunction instantiation \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\|altsyncram:Mux10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406874300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\|altsyncram:Mux10_rtl_0 " "Instantiated megafunction \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\|altsyncram:Mux10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406874300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406874300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406874300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406874300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406874300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406874300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE test.test0.rtl.mif " "Parameter \"INIT_FILE\" = \"test.test0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406874300 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1745406874300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l0v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l0v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l0v " "Found entity 1: altsyncram_l0v" {  } { { "db/altsyncram_l0v.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/altsyncram_l0v.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406874345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406874345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div6\"" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 140 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406874363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div6 " "Instantiated megafunction \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406874363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406874363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406874363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406874363 ""}  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 140 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1745406874363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406874408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406874408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406874417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406874417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_g4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406874428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406874428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406874474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406874474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406874521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406874521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod9 " "Elaborated megafunction instantiation \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod9\"" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 140 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406874527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod9 " "Instantiated megafunction \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406874527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406874527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406874527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406874527 ""}  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 140 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1745406874527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/lpm_divide_m9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406874572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406874572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406874581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406874581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406874590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406874590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div7 " "Elaborated megafunction instantiation \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div7\"" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 140 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406874615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div7 " "Instantiated megafunction \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406874615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406874615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406874615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406874615 ""}  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 140 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1745406874615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406874658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406874658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div2\"" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 138 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406874701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div2 " "Instantiated megafunction \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406874701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406874701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406874701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406874701 ""}  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 138 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1745406874701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/lpm_divide_vim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406874747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406874747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406874753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406874753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_27f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406874764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406874764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod3\"" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 138 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406874773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod3 " "Instantiated megafunction \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406874773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406874773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406874773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406874773 ""}  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 138 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1745406874773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vam " "Found entity 1: lpm_divide_vam" {  } { { "db/lpm_divide_vam.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/lpm_divide_vam.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406874817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406874817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406874824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406874824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s6f " "Found entity 1: alt_u_div_s6f" {  } { { "db/alt_u_div_s6f.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_s6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406874834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406874834 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div3\"" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 138 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406874844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div3 " "Instantiated megafunction \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406874844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406874844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406874844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745406874844 ""}  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 138 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1745406874844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sim " "Found entity 1: lpm_divide_sim" {  } { { "db/lpm_divide_sim.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/lpm_divide_sim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745406874891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745406874891 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1745406875606 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "iic_0_scl " "Inserted always-enabled tri-state buffer between \"iic_0_scl\" and its non-tri-state driver." {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 32 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1745406875671 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "fire_alarm_out " "Inserted always-enabled tri-state buffer between \"fire_alarm_out\" and its non-tri-state driver." {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1745406875671 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1745406875671 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "fire_alarm_out " "Fan-out of permanently enabled tri-state buffer feeding bidir \"fire_alarm_out\" is moved to its source" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 43 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1745406875675 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1745406875675 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/uart_tx.v" 323 -1 0 } } { "i2c_bit_shift.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/i2c_bit_shift.v" 41 -1 0 } } { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 62 -1 0 } } { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 86 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1745406875681 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1745406875681 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "iic_0_scl~synth " "Node \"iic_0_scl~synth\"" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406876268 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fire_alarm_out~synth " "Node \"fire_alarm_out~synth\"" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406876268 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1745406876268 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745406876269 "|test|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745406876269 "|test|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745406876269 "|test|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745406876269 "|test|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state\[3\] GND " "Pin \"state\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745406876269 "|test|state[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_valid GND " "Pin \"data_valid\" is stuck at GND" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745406876269 "|test|data_valid"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1745406876269 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406876459 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "40 " "40 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1745406877651 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod7\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod7\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406877660 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div2\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_6_result_int\[1\]~12 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div2\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_6_result_int\[1\]~12\"" {  } { { "db/alt_u_div_27f.tdf" "add_sub_6_result_int\[1\]~12" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_27f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406877660 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod2\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod2\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406877660 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod2\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod2\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406877660 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div1\|lpm_divide_jhm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div1\|lpm_divide_jhm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406877660 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406877660 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod10\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod10\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406877660 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod7\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod7\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_7_result_int\[0\]~10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406877660 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod3\|lpm_divide_vam:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod3\|lpm_divide_vam:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_s6f.tdf" "add_sub_9_result_int\[0\]~10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_s6f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406877660 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div0\|lpm_divide_mhm:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_g4f:divider\|add_sub_6_result_int\[1\]~12 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div0\|lpm_divide_mhm:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_g4f:divider\|add_sub_6_result_int\[1\]~12\"" {  } { { "db/alt_u_div_g4f.tdf" "add_sub_6_result_int\[1\]~12" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_g4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406877660 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div1\|lpm_divide_jhm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Div1\|lpm_divide_jhm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406877660 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_7_result_int\[0\]~10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406877660 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod10\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"debug_uart_tx:u_temp_uart_tx\|lpm_divide:Mod10\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_7_result_int\[0\]~10" { Text "E:/Code/FPGA_project/other/fish_tank/temp/db/alt_u_div_a4f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406877660 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1745406877660 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1745406877696 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1745406877696 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745406877732 "|test|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1745406877732 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406877863 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Code/FPGA_project/other/fish_tank/temp/output_files/test.map.smsg " "Generated suppressed messages file E:/Code/FPGA_project/other/fish_tank/temp/output_files/test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1745406878115 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 61 62 0 0 1 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 61 of its 62 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 1 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1745406878532 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1745406878577 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406878577 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_in " "No output dependent on input pin \"key_in\"" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745406878915 "|test|key_in"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1745406878915 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3163 " "Implemented 3163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1745406878915 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1745406878915 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1745406878915 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3055 " "Implemented 3055 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1745406878915 ""} { "Info" "ICUT_CUT_TM_RAMS" "66 " "Implemented 66 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1745406878915 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1745406878915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4745 " "Peak virtual memory: 4745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1745406878943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 23 19:14:38 2025 " "Processing ended: Wed Apr 23 19:14:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1745406878943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1745406878943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1745406878943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1745406878943 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1745406880195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1745406880195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 23 19:14:39 2025 " "Processing started: Wed Apr 23 19:14:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1745406880195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1745406880195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1745406880196 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1745406880245 ""}
{ "Info" "0" "" "Project  = test" {  } {  } 0 0 "Project  = test" 0 0 "Fitter" 0 0 1745406880246 ""}
{ "Info" "0" "" "Revision = test" {  } {  } 0 0 "Revision = test" 0 0 "Fitter" 0 0 1745406880246 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1745406880354 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1745406880381 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1745406880427 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1745406880427 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1745406880427 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1745406880615 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1745406880794 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1745406880794 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1745406880794 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1745406880794 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 7574 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1745406880801 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 7576 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1745406880801 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 7578 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1745406880801 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 7580 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1745406880801 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 7582 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1745406880801 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1745406880801 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1745406880803 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1745406880807 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "25 37 " "No exact pin location assignment(s) for 25 pins of 37 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[0\] " "Pin led\[0\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { led[0] } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 35 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1745406881359 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[1\] " "Pin led\[1\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { led[1] } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 35 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1745406881359 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[2\] " "Pin led\[2\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { led[2] } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 35 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1745406881359 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[3\] " "Pin led\[3\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { led[3] } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 35 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1745406881359 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp_value\[0\] " "Pin temp_value\[0\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { temp_value[0] } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "temp_value\[0\]" } } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 38 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { temp_value[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1745406881359 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp_value\[1\] " "Pin temp_value\[1\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { temp_value[1] } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "temp_value\[1\]" } } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 38 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { temp_value[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1745406881359 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp_value\[2\] " "Pin temp_value\[2\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { temp_value[2] } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "temp_value\[2\]" } } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 38 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { temp_value[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1745406881359 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp_value\[3\] " "Pin temp_value\[3\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { temp_value[3] } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "temp_value\[3\]" } } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 38 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { temp_value[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1745406881359 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp_value\[4\] " "Pin temp_value\[4\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { temp_value[4] } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "temp_value\[4\]" } } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 38 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { temp_value[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1745406881359 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp_value\[5\] " "Pin temp_value\[5\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { temp_value[5] } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "temp_value\[5\]" } } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 38 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { temp_value[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1745406881359 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp_value\[6\] " "Pin temp_value\[6\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { temp_value[6] } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "temp_value\[6\]" } } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 38 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { temp_value[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1745406881359 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp_value\[7\] " "Pin temp_value\[7\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { temp_value[7] } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "temp_value\[7\]" } } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 38 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { temp_value[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1745406881359 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "humi_value\[0\] " "Pin humi_value\[0\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { humi_value[0] } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "humi_value\[0\]" } } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 39 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { humi_value[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1745406881359 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "humi_value\[1\] " "Pin humi_value\[1\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { humi_value[1] } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "humi_value\[1\]" } } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 39 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { humi_value[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1745406881359 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "humi_value\[2\] " "Pin humi_value\[2\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { humi_value[2] } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "humi_value\[2\]" } } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 39 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { humi_value[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1745406881359 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "humi_value\[3\] " "Pin humi_value\[3\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { humi_value[3] } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "humi_value\[3\]" } } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 39 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { humi_value[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1745406881359 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "humi_value\[4\] " "Pin humi_value\[4\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { humi_value[4] } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "humi_value\[4\]" } } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 39 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { humi_value[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1745406881359 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "humi_value\[5\] " "Pin humi_value\[5\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { humi_value[5] } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "humi_value\[5\]" } } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 39 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { humi_value[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1745406881359 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "humi_value\[6\] " "Pin humi_value\[6\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { humi_value[6] } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "humi_value\[6\]" } } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 39 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { humi_value[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1745406881359 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "humi_value\[7\] " "Pin humi_value\[7\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { humi_value[7] } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "humi_value\[7\]" } } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 39 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { humi_value[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1745406881359 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[0\] " "Pin state\[0\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { state[0] } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 40 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1745406881359 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[1\] " "Pin state\[1\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { state[1] } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 40 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1745406881359 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[2\] " "Pin state\[2\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { state[2] } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 40 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1745406881359 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[3\] " "Pin state\[3\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { state[3] } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 40 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1745406881359 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_valid " "Pin data_valid not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { data_valid } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 42 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1745406881359 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1745406881359 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1745406881709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1745406881709 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1745406881709 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1745406881709 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1745406881721 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dht11_module:dht11_inst\|clk_us " "Node: dht11_module:dht11_inst\|clk_us was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1745406881727 "|test|dht11_module:dht11_inst|clk_us"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1745406881727 "|test|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1745406881745 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1745406881745 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1745406881745 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1745406881745 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1745406881745 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1745406881745 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1745406881745 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1745406881745 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1745406881877 ""}  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 28 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 7560 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745406881877 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1745406881877 ""}  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 4651 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745406881877 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dht11_module:dht11_inst\|clk_us  " "Automatically promoted node dht11_module:dht11_inst\|clk_us " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1745406881877 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dht11_module:dht11_inst\|clk_us~0 " "Destination node dht11_module:dht11_inst\|clk_us~0" {  } { { "dht11_module.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/dht11_module.v" 29 -1 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dht11_module:dht11_inst|clk_us~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 2097 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1745406881877 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1745406881877 ""}  } { { "dht11_module.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/dht11_module.v" 29 -1 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dht11_module:dht11_inst|clk_us } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 1006 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745406881877 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN E15 (CLK4, DIFFCLK_2p)) " "Automatically promoted node rst_n~input (placed in PIN E15 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1745406881877 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|i2c_control:i2c_control\|RW_Done " "Destination node top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|i2c_control:i2c_control\|RW_Done" {  } { { "i2c_control.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/i2c_control.v" 28 -1 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|RW_Done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 709 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1745406881877 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|i2c_control:i2c_control\|LRW_Done " "Destination node top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|i2c_control:i2c_control\|LRW_Done" {  } { { "i2c_control.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/i2c_control.v" 29 -1 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|LRW_Done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 738 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1745406881877 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debug_uart_tx:u_temp_uart_tx\|temp_ascii\[0\]\[2\] " "Destination node debug_uart_tx:u_temp_uart_tx\|temp_ascii\[0\]\[2\]" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 86 -1 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug_uart_tx:u_temp_uart_tx|temp_ascii[0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 359 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1745406881877 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debug_uart_tx:u_temp_uart_tx\|temp_ascii\[1\]\[2\] " "Destination node debug_uart_tx:u_temp_uart_tx\|temp_ascii\[1\]\[2\]" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 86 -1 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug_uart_tx:u_temp_uart_tx|temp_ascii[1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 354 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1745406881877 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debug_uart_tx:u_temp_uart_tx\|hr_ascii\[0\]\[2\] " "Destination node debug_uart_tx:u_temp_uart_tx\|hr_ascii\[0\]\[2\]" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 86 -1 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug_uart_tx:u_temp_uart_tx|hr_ascii[0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 346 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1745406881877 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debug_uart_tx:u_temp_uart_tx\|hr_ascii\[2\]\[2\] " "Destination node debug_uart_tx:u_temp_uart_tx\|hr_ascii\[2\]\[2\]" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 86 -1 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug_uart_tx:u_temp_uart_tx|hr_ascii[2][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 336 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1745406881877 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debug_uart_tx:u_temp_uart_tx\|hr_ascii\[1\]\[2\] " "Destination node debug_uart_tx:u_temp_uart_tx\|hr_ascii\[1\]\[2\]" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 86 -1 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug_uart_tx:u_temp_uart_tx|hr_ascii[1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 341 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1745406881877 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debug_uart_tx:u_temp_uart_tx\|spo2_ascii\[0\]\[2\] " "Destination node debug_uart_tx:u_temp_uart_tx\|spo2_ascii\[0\]\[2\]" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 86 -1 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug_uart_tx:u_temp_uart_tx|spo2_ascii[0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 331 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1745406881877 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debug_uart_tx:u_temp_uart_tx\|spo2_ascii\[1\]\[2\] " "Destination node debug_uart_tx:u_temp_uart_tx\|spo2_ascii\[1\]\[2\]" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 86 -1 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug_uart_tx:u_temp_uart_tx|spo2_ascii[1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 326 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1745406881877 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debug_uart_tx:u_temp_uart_tx\|humi_ascii\[0\]\[2\] " "Destination node debug_uart_tx:u_temp_uart_tx\|humi_ascii\[0\]\[2\]" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/debug_uart_tx.v" 86 -1 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug_uart_tx:u_temp_uart_tx|humi_ascii[0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 372 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1745406881877 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1745406881877 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1745406881877 ""}  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 29 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 7561 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745406881877 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1745406881878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 6292 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1745406881878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 5181 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1745406881878 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1745406881878 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 5792 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745406881878 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1745406882335 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1745406882338 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1745406882338 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1745406882341 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1745406882346 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1745406882349 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1745406882349 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1745406882352 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1745406882804 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "6 EC " "Packed 6 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1745406882807 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1745406882807 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "25 unused 2.5V 0 25 0 " "Number of I/O pins in group: 25 (unused VREF, 2.5V VCCIO, 0 input, 25 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1745406882821 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1745406882821 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1745406882821 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1745406882821 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1745406882821 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 5 21 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1745406882821 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 3 24 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1745406882821 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1745406882821 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 11 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1745406882821 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1745406882821 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 1 25 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1745406882821 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1745406882821 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1745406882821 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745406882965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1745406883564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745406884104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1745406884118 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1745406884831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745406884831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1745406885374 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1745406886238 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1745406886238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745406886419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1745406886420 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1745406886420 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1745406886420 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.70 " "Total time spent on timing analysis during the Fitter is 0.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1745406886491 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1745406886551 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1745406886837 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1745406886901 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1745406887285 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745406887904 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 Cyclone IV E " "7 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iic_0_scl 3.3-V LVCMOS T3 " "Pin iic_0_scl uses I/O standard 3.3-V LVCMOS at T3" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { iic_0_scl } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iic_0_scl" } } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 32 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iic_0_scl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745406888592 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iic_0_sda 3.3-V LVCMOS T4 " "Pin iic_0_sda uses I/O standard 3.3-V LVCMOS at T4" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { iic_0_sda } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iic_0_sda" } } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 33 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iic_0_sda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745406888592 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dht11_data 3.3-V LVCMOS M7 " "Pin dht11_data uses I/O standard 3.3-V LVCMOS at M7" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { dht11_data } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dht11_data" } } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 37 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dht11_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745406888592 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fire_alarm_out 3.3-V LVCMOS T7 " "Pin fire_alarm_out uses I/O standard 3.3-V LVCMOS at T7" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { fire_alarm_out } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fire_alarm_out" } } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 43 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fire_alarm_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745406888592 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVCMOS E1 " "Pin clk uses I/O standard 3.3-V LVCMOS at E1" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 28 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745406888592 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fire_detect 3.3-V LVCMOS N12 " "Pin fire_detect uses I/O standard 3.3-V LVCMOS at N12" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { fire_detect } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fire_detect" } } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 31 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fire_detect } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745406888592 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "intr 3.3-V LVCMOS R10 " "Pin intr uses I/O standard 3.3-V LVCMOS at R10" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { intr } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "intr" } } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 36 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { intr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745406888592 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1745406888592 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "iic_0_scl a permanently enabled " "Pin iic_0_scl has a permanently enabled output enable" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { iic_0_scl } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iic_0_scl" } } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 32 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iic_0_scl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745406888593 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fire_alarm_out a permanently enabled " "Pin fire_alarm_out has a permanently enabled output enable" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { fire_alarm_out } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fire_alarm_out" } } } } { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/temp/top.v" 43 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fire_alarm_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/temp/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745406888593 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1745406888593 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Code/FPGA_project/other/fish_tank/temp/output_files/test.fit.smsg " "Generated suppressed messages file E:/Code/FPGA_project/other/fish_tank/temp/output_files/test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1745406888806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5600 " "Peak virtual memory: 5600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1745406889529 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 23 19:14:49 2025 " "Processing ended: Wed Apr 23 19:14:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1745406889529 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1745406889529 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1745406889529 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1745406889529 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1745406890602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1745406890602 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 23 19:14:50 2025 " "Processing started: Wed Apr 23 19:14:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1745406890602 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1745406890602 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1745406890602 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1745406891203 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1745406891228 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1745406891440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 23 19:14:51 2025 " "Processing ended: Wed Apr 23 19:14:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1745406891440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1745406891440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1745406891440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1745406891440 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1745406892044 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1745406892611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1745406892611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 23 19:14:52 2025 " "Processing started: Wed Apr 23 19:14:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1745406892611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1745406892611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta test -c test " "Command: quartus_sta test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1745406892611 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1745406892660 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1745406892822 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1745406892823 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1745406892872 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1745406892873 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1745406893210 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1745406893210 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1745406893210 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1745406893210 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1745406893226 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dht11_module:dht11_inst\|clk_us " "Node: dht11_module:dht11_inst\|clk_us was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1745406893232 "|test|dht11_module:dht11_inst|clk_us"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1745406893232 "|test|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1745406893312 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1745406893312 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1745406893312 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1745406893314 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1745406893322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 40.502 " "Worst-case setup slack is 40.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406893346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406893346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.502               0.000 altera_reserved_tck  " "   40.502               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406893346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745406893346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406893361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406893361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406893361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745406893361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.862 " "Worst-case recovery slack is 47.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406893365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406893365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.862               0.000 altera_reserved_tck  " "   47.862               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406893365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745406893365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.127 " "Worst-case removal slack is 1.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406893374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406893374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.127               0.000 altera_reserved_tck  " "    1.127               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406893374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745406893374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.391 " "Worst-case minimum pulse width slack is 49.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406893376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406893376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.391               0.000 altera_reserved_tck  " "   49.391               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406893376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745406893376 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1745406893472 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1745406893501 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1745406893924 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dht11_module:dht11_inst\|clk_us " "Node: dht11_module:dht11_inst\|clk_us was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1745406894153 "|test|dht11_module:dht11_inst|clk_us"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1745406894153 "|test|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1745406894157 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1745406894157 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1745406894157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 41.105 " "Worst-case setup slack is 41.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406894195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406894195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.105               0.000 altera_reserved_tck  " "   41.105               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406894195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745406894195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406894202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406894202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406894202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745406894202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.173 " "Worst-case recovery slack is 48.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406894213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406894213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.173               0.000 altera_reserved_tck  " "   48.173               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406894213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745406894213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.028 " "Worst-case removal slack is 1.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406894218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406894218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.028               0.000 altera_reserved_tck  " "    1.028               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406894218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745406894218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.233 " "Worst-case minimum pulse width slack is 49.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406894232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406894232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.233               0.000 altera_reserved_tck  " "   49.233               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406894232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745406894232 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1745406894302 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dht11_module:dht11_inst\|clk_us " "Node: dht11_module:dht11_inst\|clk_us was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1745406894506 "|test|dht11_module:dht11_inst|clk_us"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1745406894506 "|test|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1745406894510 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1745406894510 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1745406894510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.852 " "Worst-case setup slack is 45.852" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406894516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406894516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.852               0.000 altera_reserved_tck  " "   45.852               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406894516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745406894516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406894528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406894528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406894528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745406894528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.381 " "Worst-case recovery slack is 49.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406894537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406894537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.381               0.000 altera_reserved_tck  " "   49.381               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406894537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745406894537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.493 " "Worst-case removal slack is 0.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406894552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406894552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 altera_reserved_tck  " "    0.493               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406894552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745406894552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.278 " "Worst-case minimum pulse width slack is 49.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406894559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406894559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.278               0.000 altera_reserved_tck  " "   49.278               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745406894559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745406894559 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1745406894950 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1745406894951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1745406895094 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 23 19:14:55 2025 " "Processing ended: Wed Apr 23 19:14:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1745406895094 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1745406895094 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1745406895094 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1745406895094 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1745406896311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1745406896312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 23 19:14:56 2025 " "Processing started: Wed Apr 23 19:14:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1745406896312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1745406896312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1745406896312 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_8_1200mv_85c_slow.vo E:/Code/FPGA_project/other/fish_tank/temp/simulation/modelsim/ simulation " "Generated file test_8_1200mv_85c_slow.vo in folder \"E:/Code/FPGA_project/other/fish_tank/temp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1745406897191 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_8_1200mv_0c_slow.vo E:/Code/FPGA_project/other/fish_tank/temp/simulation/modelsim/ simulation " "Generated file test_8_1200mv_0c_slow.vo in folder \"E:/Code/FPGA_project/other/fish_tank/temp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1745406897439 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_min_1200mv_0c_fast.vo E:/Code/FPGA_project/other/fish_tank/temp/simulation/modelsim/ simulation " "Generated file test_min_1200mv_0c_fast.vo in folder \"E:/Code/FPGA_project/other/fish_tank/temp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1745406897704 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test.vo E:/Code/FPGA_project/other/fish_tank/temp/simulation/modelsim/ simulation " "Generated file test.vo in folder \"E:/Code/FPGA_project/other/fish_tank/temp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1745406897938 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_8_1200mv_85c_v_slow.sdo E:/Code/FPGA_project/other/fish_tank/temp/simulation/modelsim/ simulation " "Generated file test_8_1200mv_85c_v_slow.sdo in folder \"E:/Code/FPGA_project/other/fish_tank/temp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1745406898182 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_8_1200mv_0c_v_slow.sdo E:/Code/FPGA_project/other/fish_tank/temp/simulation/modelsim/ simulation " "Generated file test_8_1200mv_0c_v_slow.sdo in folder \"E:/Code/FPGA_project/other/fish_tank/temp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1745406898423 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_min_1200mv_0c_v_fast.sdo E:/Code/FPGA_project/other/fish_tank/temp/simulation/modelsim/ simulation " "Generated file test_min_1200mv_0c_v_fast.sdo in folder \"E:/Code/FPGA_project/other/fish_tank/temp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1745406898682 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_v.sdo E:/Code/FPGA_project/other/fish_tank/temp/simulation/modelsim/ simulation " "Generated file test_v.sdo in folder \"E:/Code/FPGA_project/other/fish_tank/temp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1745406898921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1745406899086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 23 19:14:59 2025 " "Processing ended: Wed Apr 23 19:14:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1745406899086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1745406899086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1745406899086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1745406899086 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 95 s " "Quartus II Full Compilation was successful. 0 errors, 95 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1745406899700 ""}
