#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Feb 26 13:26:17 2023
# Process ID: 19784
# Current directory: D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1
# Command line: vivado.exe -log hs_ad_da.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hs_ad_da.tcl
# Log file: D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/hs_ad_da.vds
# Journal file: D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source hs_ad_da.tcl -notrace
Command: synth_design -top hs_ad_da -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18764 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 425.211 ; gain = 96.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hs_ad_da' [D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:2]
INFO: [Synth 8-6157] synthesizing module 'da_wave_send' [D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:2]
	Parameter FREQ_ADJ bound to: 4'b0010 
INFO: [Synth 8-6155] done synthesizing module 'da_wave_send' (1#1) [D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:2]
INFO: [Synth 8-6157] synthesizing module 'rom_256x8b' [D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/.Xil/Vivado-19784-LAPTOP-5AS2OOJL/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_256x8b' (2#1) [D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/.Xil/Vivado-19784-LAPTOP-5AS2OOJL/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ad_wave_rec' [D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ad_wave_rec' (3#1) [D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:50]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/.Xil/Vivado-19784-LAPTOP-5AS2OOJL/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (4#1) [D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/.Xil/Vivado-19784-LAPTOP-5AS2OOJL/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:50]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ad_wave_rec'. This will prevent further optimization [D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:41]
INFO: [Synth 8-6155] done synthesizing module 'hs_ad_da' (5#1) [D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:2]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_otr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 480.797 ; gain = 151.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 480.797 ; gain = 151.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 480.797 ; gain = 151.656
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b/rom_256x8b/rom_256x8b_in_context.xdc] for cell 'u_rom_256x8b'
Finished Parsing XDC File [d:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b/rom_256x8b/rom_256x8b_in_context.xdc] for cell 'u_rom_256x8b'
Parsing XDC File [d:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_0'
Finished Parsing XDC File [d:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_0'
Parsing XDC File [D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Finished Parsing XDC File [D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hs_ad_da_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hs_ad_da_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 811.223 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 811.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 811.223 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 811.223 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 811.223 ; gain = 482.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 811.223 ; gain = 482.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u_rom_256x8b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ila_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 811.223 ; gain = 482.082
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rd_addr" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 811.223 ; gain = 482.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module da_wave_send 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ad_wave_rec 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "u_da_wave_send/rd_addr" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_otr
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 811.223 ; gain = 482.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 833.840 ; gain = 504.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 853.199 ; gain = 524.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 853.199 ; gain = 524.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 853.199 ; gain = 524.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 853.199 ; gain = 524.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 853.199 ; gain = 524.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 853.199 ; gain = 524.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 853.199 ; gain = 524.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 853.199 ; gain = 524.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |rom_256x8b    |         1|
|2     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |ila_0      |     1|
|2     |rom_256x8b |     1|
|3     |BUFG       |     1|
|4     |LUT1       |     5|
|5     |LUT2       |     3|
|6     |LUT3       |     7|
|7     |LUT4       |     2|
|8     |LUT5       |     2|
|9     |LUT6       |     5|
|10    |FDCE       |    17|
|11    |IBUF       |    11|
|12    |OBUF       |    10|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------+-------------+------+
|      |Instance         |Module       |Cells |
+------+-----------------+-------------+------+
|1     |top              |             |    71|
|2     |  u_ad_wave_rec  |ad_wave_rec  |     3|
|3     |  u_da_wave_send |da_wave_send |    37|
+------+-----------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 853.199 ; gain = 524.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 853.199 ; gain = 193.633
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 853.199 ; gain = 524.059
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 858.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 858.262 ; gain = 530.859
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 858.262 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/hs_ad_da.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hs_ad_da_utilization_synth.rpt -pb hs_ad_da_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 26 13:26:40 2023...
