// Seed: 2678037908
`resetall
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  input id_1;
  logic id_2 = 1;
  logic id_3;
  type_8(
      id_2, 1
  );
  assign id_3 = 1'b0;
  logic id_4;
  always #(id_2);
  logic id_5, id_6;
endmodule
