// Seed: 3606701924
module module_0 (
    input tri0 id_0,
    output wor id_1,
    output supply0 id_2,
    output tri1 id_3,
    input tri0 id_4,
    output wire id_5,
    input supply0 id_6,
    output tri1 id_7,
    input wire id_8,
    output wor id_9,
    input supply0 module_0
);
  logic id_12 = 1;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input uwire id_4,
    input supply1 id_5,
    output wand id_6,
    input tri1 id_7,
    inout wire id_8,
    output tri1 id_9,
    output supply0 id_10,
    input wire id_11,
    input wor id_12,
    output wire id_13,
    inout tri id_14,
    input supply1 id_15,
    input wand id_16,
    input tri0 id_17,
    output uwire id_18,
    output wire id_19,
    output uwire id_20
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_7,
      id_13,
      id_14,
      id_8,
      id_2,
      id_3,
      id_14,
      id_18,
      id_14,
      id_10,
      id_12
  );
  assign modCall_1.id_3 = 0;
endmodule
