Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 13 12:29:37 2022
| Host         : LAPTOP-A3FU7SCH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    84 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    22 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              64 |           37 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             448 |          115 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                               Enable Signal                              |                             Set/Reset Signal                             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                          | reset_cond/M_reset_cond_in                                               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | total_ex_buttoncond_gen_0[12].total_ex_buttoncond/M_ctr_q[0]_i_2__9_n_0  | total_ex_buttoncond_gen_0[12].total_ex_buttoncond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | total_ex_buttoncond_gen_0[13].total_ex_buttoncond/M_ctr_q[0]_i_2__10_n_0 | total_ex_buttoncond_gen_0[13].total_ex_buttoncond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | total_ex_buttoncond_gen_0[14].total_ex_buttoncond/M_ctr_q[0]_i_2__11_n_0 | total_ex_buttoncond_gen_0[14].total_ex_buttoncond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | total_ex_buttoncond_gen_0[1].total_ex_buttoncond/M_ctr_q[0]_i_2__14_n_0  | total_ex_buttoncond_gen_0[1].total_ex_buttoncond/sync/M_pipe_q_reg[1]_0  |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | total_ex_buttoncond_gen_0[2].total_ex_buttoncond/M_ctr_q[0]_i_2__15_n_0  | total_ex_buttoncond_gen_0[2].total_ex_buttoncond/sync/M_pipe_q_reg[1]_0  |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | total_ex_buttoncond_gen_0[3].total_ex_buttoncond/M_ctr_q[0]_i_2__2_n_0   | total_ex_buttoncond_gen_0[3].total_ex_buttoncond/sync/M_pipe_q_reg[1]_0  |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | total_ex_buttoncond_gen_0[4].total_ex_buttoncond/M_ctr_q[0]_i_2__3_n_0   | total_ex_buttoncond_gen_0[4].total_ex_buttoncond/sync/M_pipe_q_reg[1]_0  |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | total_ex_buttoncond_gen_0[5].total_ex_buttoncond/M_ctr_q[0]_i_2__16_n_0  | total_ex_buttoncond_gen_0[5].total_ex_buttoncond/sync/M_pipe_q_reg[1]_0  |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2__13_n_0                    | buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]_0                    |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2_n_0                        | buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]_0                    |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | buttoncond_gen_0[2].buttoncond/sel                                       | buttoncond_gen_0[2].buttoncond/sync/clear                                |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | total_ex_buttoncond_gen_0[11].total_ex_buttoncond/M_ctr_q[0]_i_2__8_n_0  | total_ex_buttoncond_gen_0[11].total_ex_buttoncond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | total_ex_buttoncond_gen_0[8].total_ex_buttoncond/M_ctr_q[0]_i_2__5_n_0   | total_ex_buttoncond_gen_0[8].total_ex_buttoncond/sync/M_pipe_q_reg[1]_0  |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | total_ex_buttoncond_gen_0[9].total_ex_buttoncond/M_ctr_q[0]_i_2__6_n_0   | total_ex_buttoncond_gen_0[9].total_ex_buttoncond/sync/M_pipe_q_reg[1]_0  |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | ex_buttoncond/M_ctr_q[0]_i_2__18_n_0                                     | ex_buttoncond/sync/M_pipe_q_reg[1]_0                                     |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | resetbuttoncond/M_ctr_q[0]_i_2__12_n_0                                   | resetbuttoncond/sync/M_pipe_q_reg[1]_0                                   |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | total_ex_buttoncond_gen_0[0].total_ex_buttoncond/M_ctr_q[0]_i_2__1_n_0   | total_ex_buttoncond_gen_0[0].total_ex_buttoncond/sync/M_pipe_q_reg[1]_0  |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | total_ex_buttoncond_gen_0[10].total_ex_buttoncond/M_ctr_q[0]_i_2__7_n_0  | total_ex_buttoncond_gen_0[10].total_ex_buttoncond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | total_ex_buttoncond_gen_0[6].total_ex_buttoncond/M_ctr_q[0]_i_2__17_n_0  | total_ex_buttoncond_gen_0[6].total_ex_buttoncond/sync/M_pipe_q_reg[1]_0  |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | total_ex_buttoncond_gen_0[7].total_ex_buttoncond/M_ctr_q[0]_i_2__4_n_0   | total_ex_buttoncond_gen_0[7].total_ex_buttoncond/sync/M_pipe_q_reg[1]_0  |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | sc/M_result_q[2]_i_1_n_0                                                 | reset_cond/Q[0]                                                          |               15 |             48 |         3.20 |
|  clk_IBUF_BUFG |                                                                          |                                                                          |               37 |             64 |         1.73 |
+----------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+----------------+--------------+


