FIRRTL version 1.2.0
circuit EncDec :
  module EncDec :
    input clock : Clock
    input reset : UInt<1>
    input io_decin : UInt<2> @[src/main/scala/EncDec.scala 8:14]
    output io_decout : UInt<4> @[src/main/scala/EncDec.scala 8:14]
    input io_encin : UInt<4> @[src/main/scala/EncDec.scala 8:14]
    output io_encout : UInt<2> @[src/main/scala/EncDec.scala 8:14]
    input io_largeEncIn : UInt<16> @[src/main/scala/EncDec.scala 8:14]
    output io_largeEncOut : UInt<4> @[src/main/scala/EncDec.scala 8:14]

    node _T = eq(UInt<1>("h0"), io_decin) @[src/main/scala/EncDec.scala 24:15]
    node _T_1 = eq(UInt<1>("h1"), io_decin) @[src/main/scala/EncDec.scala 24:15]
    node _T_2 = eq(UInt<2>("h2"), io_decin) @[src/main/scala/EncDec.scala 24:15]
    node _T_3 = eq(UInt<2>("h3"), io_decin) @[src/main/scala/EncDec.scala 24:15]
    node _GEN_0 = mux(_T_3, UInt<4>("h8"), UInt<1>("h0")) @[src/main/scala/EncDec.scala 22:10 24:15 28:23]
    node _GEN_1 = mux(_T_2, UInt<3>("h4"), _GEN_0) @[src/main/scala/EncDec.scala 24:15 27:23]
    node _GEN_2 = mux(_T_1, UInt<2>("h2"), _GEN_1) @[src/main/scala/EncDec.scala 24:15 26:23]
    node _GEN_3 = mux(_T, UInt<1>("h1"), _GEN_2) @[src/main/scala/EncDec.scala 24:15 25:23]
    node _T_4 = eq(UInt<1>("h0"), io_decin) @[src/main/scala/EncDec.scala 33:16]
    node _T_5 = eq(UInt<1>("h1"), io_decin) @[src/main/scala/EncDec.scala 33:16]
    node _T_6 = eq(UInt<2>("h2"), io_decin) @[src/main/scala/EncDec.scala 33:16]
    node _T_7 = eq(UInt<2>("h3"), io_decin) @[src/main/scala/EncDec.scala 33:16]
    node _GEN_4 = mux(_T_7, UInt<4>("h8"), _GEN_3) @[src/main/scala/EncDec.scala 33:16 37:27]
    node _GEN_5 = mux(_T_6, UInt<3>("h4"), _GEN_4) @[src/main/scala/EncDec.scala 33:16 36:27]
    node _GEN_6 = mux(_T_5, UInt<2>("h2"), _GEN_5) @[src/main/scala/EncDec.scala 33:16 35:27]
    node _GEN_7 = mux(_T_4, UInt<1>("h1"), _GEN_6) @[src/main/scala/EncDec.scala 33:16 34:27]
    node _result_T = dshl(UInt<1>("h1"), io_decin) @[src/main/scala/EncDec.scala 42:17]
    node _T_8 = eq(UInt<1>("h1"), io_encin) @[src/main/scala/EncDec.scala 51:14]
    node _T_9 = eq(UInt<2>("h2"), io_encin) @[src/main/scala/EncDec.scala 51:14]
    node _T_10 = eq(UInt<3>("h4"), io_encin) @[src/main/scala/EncDec.scala 51:14]
    node _T_11 = eq(UInt<4>("h8"), io_encin) @[src/main/scala/EncDec.scala 51:14]
    node _GEN_8 = mux(_T_11, UInt<2>("h3"), UInt<1>("h0")) @[src/main/scala/EncDec.scala 51:14 55:24 50:5]
    node _GEN_9 = mux(_T_10, UInt<2>("h2"), _GEN_8) @[src/main/scala/EncDec.scala 51:14 54:24]
    node _GEN_10 = mux(_T_9, UInt<1>("h1"), _GEN_9) @[src/main/scala/EncDec.scala 51:14 53:24]
    node _GEN_11 = mux(_T_8, UInt<1>("h0"), _GEN_10) @[src/main/scala/EncDec.scala 51:14 52:24]
    node _v_1_T = bits(io_largeEncIn, 1, 1) @[src/main/scala/EncDec.scala 67:22]
    node _v_1_T_1 = mux(_v_1_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/EncDec.scala 67:16]
    node v_0 = UInt<4>("h0") @[src/main/scala/EncDec.scala 64:15 65:8]
    node _v_1_T_2 = or(_v_1_T_1, v_0) @[src/main/scala/EncDec.scala 67:37]
    node _v_2_T = bits(io_largeEncIn, 2, 2) @[src/main/scala/EncDec.scala 67:22]
    node _v_2_T_1 = mux(_v_2_T, UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/EncDec.scala 67:16]
    node v_1 = _v_1_T_2 @[src/main/scala/EncDec.scala 64:15 67:10]
    node _v_2_T_2 = or(_v_2_T_1, v_1) @[src/main/scala/EncDec.scala 67:37]
    node _v_3_T = bits(io_largeEncIn, 3, 3) @[src/main/scala/EncDec.scala 67:22]
    node _v_3_T_1 = mux(_v_3_T, UInt<2>("h3"), UInt<1>("h0")) @[src/main/scala/EncDec.scala 67:16]
    node v_2 = _v_2_T_2 @[src/main/scala/EncDec.scala 64:15 67:10]
    node _v_3_T_2 = or(_v_3_T_1, v_2) @[src/main/scala/EncDec.scala 67:37]
    node _v_4_T = bits(io_largeEncIn, 4, 4) @[src/main/scala/EncDec.scala 67:22]
    node _v_4_T_1 = mux(_v_4_T, UInt<3>("h4"), UInt<1>("h0")) @[src/main/scala/EncDec.scala 67:16]
    node v_3 = _v_3_T_2 @[src/main/scala/EncDec.scala 64:15 67:10]
    node _v_4_T_2 = or(_v_4_T_1, v_3) @[src/main/scala/EncDec.scala 67:37]
    node _v_5_T = bits(io_largeEncIn, 5, 5) @[src/main/scala/EncDec.scala 67:22]
    node _v_5_T_1 = mux(_v_5_T, UInt<3>("h5"), UInt<1>("h0")) @[src/main/scala/EncDec.scala 67:16]
    node v_4 = _v_4_T_2 @[src/main/scala/EncDec.scala 64:15 67:10]
    node _v_5_T_2 = or(_v_5_T_1, v_4) @[src/main/scala/EncDec.scala 67:37]
    node _v_6_T = bits(io_largeEncIn, 6, 6) @[src/main/scala/EncDec.scala 67:22]
    node _v_6_T_1 = mux(_v_6_T, UInt<3>("h6"), UInt<1>("h0")) @[src/main/scala/EncDec.scala 67:16]
    node v_5 = _v_5_T_2 @[src/main/scala/EncDec.scala 64:15 67:10]
    node _v_6_T_2 = or(_v_6_T_1, v_5) @[src/main/scala/EncDec.scala 67:37]
    node _v_7_T = bits(io_largeEncIn, 7, 7) @[src/main/scala/EncDec.scala 67:22]
    node _v_7_T_1 = mux(_v_7_T, UInt<3>("h7"), UInt<1>("h0")) @[src/main/scala/EncDec.scala 67:16]
    node v_6 = _v_6_T_2 @[src/main/scala/EncDec.scala 64:15 67:10]
    node _v_7_T_2 = or(_v_7_T_1, v_6) @[src/main/scala/EncDec.scala 67:37]
    node _v_8_T = bits(io_largeEncIn, 8, 8) @[src/main/scala/EncDec.scala 67:22]
    node _v_8_T_1 = mux(_v_8_T, UInt<4>("h8"), UInt<1>("h0")) @[src/main/scala/EncDec.scala 67:16]
    node v_7 = _v_7_T_2 @[src/main/scala/EncDec.scala 64:15 67:10]
    node _v_8_T_2 = or(_v_8_T_1, v_7) @[src/main/scala/EncDec.scala 67:37]
    node _v_9_T = bits(io_largeEncIn, 9, 9) @[src/main/scala/EncDec.scala 67:22]
    node _v_9_T_1 = mux(_v_9_T, UInt<4>("h9"), UInt<1>("h0")) @[src/main/scala/EncDec.scala 67:16]
    node v_8 = _v_8_T_2 @[src/main/scala/EncDec.scala 64:15 67:10]
    node _v_9_T_2 = or(_v_9_T_1, v_8) @[src/main/scala/EncDec.scala 67:37]
    node _v_10_T = bits(io_largeEncIn, 10, 10) @[src/main/scala/EncDec.scala 67:22]
    node _v_10_T_1 = mux(_v_10_T, UInt<4>("ha"), UInt<1>("h0")) @[src/main/scala/EncDec.scala 67:16]
    node v_9 = _v_9_T_2 @[src/main/scala/EncDec.scala 64:15 67:10]
    node _v_10_T_2 = or(_v_10_T_1, v_9) @[src/main/scala/EncDec.scala 67:37]
    node _v_11_T = bits(io_largeEncIn, 11, 11) @[src/main/scala/EncDec.scala 67:22]
    node _v_11_T_1 = mux(_v_11_T, UInt<4>("hb"), UInt<1>("h0")) @[src/main/scala/EncDec.scala 67:16]
    node v_10 = _v_10_T_2 @[src/main/scala/EncDec.scala 64:15 67:10]
    node _v_11_T_2 = or(_v_11_T_1, v_10) @[src/main/scala/EncDec.scala 67:37]
    node _v_12_T = bits(io_largeEncIn, 12, 12) @[src/main/scala/EncDec.scala 67:22]
    node _v_12_T_1 = mux(_v_12_T, UInt<4>("hc"), UInt<1>("h0")) @[src/main/scala/EncDec.scala 67:16]
    node v_11 = _v_11_T_2 @[src/main/scala/EncDec.scala 64:15 67:10]
    node _v_12_T_2 = or(_v_12_T_1, v_11) @[src/main/scala/EncDec.scala 67:37]
    node _v_13_T = bits(io_largeEncIn, 13, 13) @[src/main/scala/EncDec.scala 67:22]
    node _v_13_T_1 = mux(_v_13_T, UInt<4>("hd"), UInt<1>("h0")) @[src/main/scala/EncDec.scala 67:16]
    node v_12 = _v_12_T_2 @[src/main/scala/EncDec.scala 64:15 67:10]
    node _v_13_T_2 = or(_v_13_T_1, v_12) @[src/main/scala/EncDec.scala 67:37]
    node _v_14_T = bits(io_largeEncIn, 14, 14) @[src/main/scala/EncDec.scala 67:22]
    node _v_14_T_1 = mux(_v_14_T, UInt<4>("he"), UInt<1>("h0")) @[src/main/scala/EncDec.scala 67:16]
    node v_13 = _v_13_T_2 @[src/main/scala/EncDec.scala 64:15 67:10]
    node _v_14_T_2 = or(_v_14_T_1, v_13) @[src/main/scala/EncDec.scala 67:37]
    node _v_15_T = bits(io_largeEncIn, 15, 15) @[src/main/scala/EncDec.scala 67:22]
    node _v_15_T_1 = mux(_v_15_T, UInt<4>("hf"), UInt<1>("h0")) @[src/main/scala/EncDec.scala 67:16]
    node v_14 = _v_14_T_2 @[src/main/scala/EncDec.scala 64:15 67:10]
    node _v_15_T_2 = or(_v_15_T_1, v_14) @[src/main/scala/EncDec.scala 67:37]
    node result = _result_T @[src/main/scala/EncDec.scala 19:20 42:10]
    node b = _GEN_11 @[src/main/scala/EncDec.scala 48:15]
    node v_15 = _v_15_T_2 @[src/main/scala/EncDec.scala 64:15 67:10]
    io_decout <= result @[src/main/scala/EncDec.scala 45:13]
    io_encout <= b @[src/main/scala/EncDec.scala 59:13]
    io_largeEncOut <= v_15 @[src/main/scala/EncDec.scala 71:18]
