# Summary

Date : 2025-03-13 13:17:25

Directory d:\\Desktop\\FYP\\convolution-accelerator-FYP

Total : 59 files,  3326 codes, 1138 comments, 833 blanks, all 5297 lines

Summary / [Details](details.md) / [Diff Summary](diff.md) / [Diff Details](diff-details.md)

## Languages
| language | files | code | comment | blank | total |
| :--- | ---: | ---: | ---: | ---: | ---: |
| System Verilog | 37 | 2,378 | 868 | 601 | 3,847 |
| Verilog | 12 | 835 | 262 | 194 | 1,291 |
| Markdown | 7 | 58 | 0 | 27 | 85 |
| Python | 1 | 43 | 8 | 10 | 61 |
| JSON with Comments | 1 | 12 | 0 | 0 | 12 |
| Log | 1 | 0 | 0 | 1 | 1 |

## Directories
| path | files | code | comment | blank | total |
| :--- | ---: | ---: | ---: | ---: | ---: |
| . | 59 | 3,326 | 1,138 | 833 | 5,297 |
| . (Files) | 2 | 64 | 0 | 17 | 81 |
| design source | 34 | 2,063 | 763 | 549 | 3,375 |
| design source\\spinalHDL | 1 | 1 | 0 | 2 | 3 |
| design source\\system_verilog | 20 | 1,226 | 501 | 351 | 2,078 |
| design source\\system_verilog (Files) | 15 | 953 | 338 | 257 | 1,548 |
| design source\\system_verilog\\dummy_pe | 5 | 273 | 163 | 94 | 530 |
| design source\\verilog | 13 | 836 | 262 | 196 | 1,294 |
| design source\\verilog (Files) | 10 | 564 | 125 | 124 | 813 |
| design source\\verilog\\axi_example | 3 | 272 | 137 | 72 | 481 |
| design source\\verilog\\axi_example\\sample_generator | 3 | 272 | 137 | 72 | 481 |
| simulation log | 1 | 0 | 0 | 1 | 1 |
| simulation source | 21 | 1,156 | 367 | 256 | 1,779 |
| simulation source\\spinalHDL | 1 | 1 | 0 | 2 | 3 |
| simulation source\\system_verilog | 19 | 1,154 | 367 | 253 | 1,774 |
| simulation source\\verilog | 1 | 1 | 0 | 1 | 2 |
| vis | 1 | 43 | 8 | 10 | 61 |

Summary / [Details](details.md) / [Diff Summary](diff.md) / [Diff Details](diff-details.md)