|==============================================================================|
|=========                      OpenRAM v1.1.14                       =========|
|=========                                                            =========|
|=========               VLSI Design and Automation Lab               =========|
|=========        Computer Science and Engineering Department         =========|
|=========            University of California Santa Cruz             =========|
|=========                                                            =========|
|=========          Usage help: openram-user-group@ucsc.edu           =========|
|=========        Development help: openram-dev-group@ucsc.edu        =========|
|=========          Temp dir: /tmp/openram_peepu_32347_temp/          =========|
|=========                See LICENSE for license info                =========|
|==============================================================================|
** Start: 03/26/2021 12:27:55
Technology: sky130A
Total size: 8192 bits
Word size: 32
Words: 256
Banks: 1
Write size: None
RW ports: 1
R-only ports: 0
W-only ports: 0
DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
Words per row: 4
Output files are: 
/home/peepu/VSDSRAM_sky130/temp/sram_32_256_sky130A.lvs
/home/peepu/VSDSRAM_sky130/temp/sram_32_256_sky130A.sp
/home/peepu/VSDSRAM_sky130/temp/sram_32_256_sky130A.v
/home/peepu/VSDSRAM_sky130/temp/sram_32_256_sky130A.lib
/home/peepu/VSDSRAM_sky130/temp/sram_32_256_sky130A.py
/home/peepu/VSDSRAM_sky130/temp/sram_32_256_sky130A.html
/home/peepu/VSDSRAM_sky130/temp/sram_32_256_sky130A.log
/home/peepu/VSDSRAM_sky130/temp/sram_32_256_sky130A.lef
/home/peepu/VSDSRAM_sky130/temp/sram_32_256_sky130A.gds
** Submodules: 11.1 seconds
** Placement: 0.1 seconds
**** Retrieving pins: 0.3 seconds
**** Analyzing pins: 22.6 seconds
**** Finding blockages: 9.3 seconds
**** Converting blockages: 1.3 seconds
**** Converting pins: 15.7 seconds
**** Separating adjacent pins: 7.8 seconds
**** Enclosing pins: 9.7 seconds
*** Finding pins and blockages: 66.5 seconds
*** Maze routing supplies: 436.2 seconds
**** Retrieving pins: 0.0 seconds
**** Analyzing pins: 0.0 seconds
**** Finding blockages: 9.6 seconds
**** Converting blockages: 2.3 seconds
WARNING: file pin_group.py: line 638:   Expanding conversion (addr0[2] layer=m3 ll=v[-12.89,116.96000000000001] ur=v[-12.370000000000001,117.48])

WARNING: file pin_group.py: line 638:   Expanding conversion (addr0[2] layer=m3 ll=v[-12.85,117.0] ur=v[-12.41,117.44])

**** Converting pins: 0.9 seconds
**** Separating adjacent pins: 0.1 seconds
**** Enclosing pins: 0.1 seconds
*** Finding pins and blockages: 13.0 seconds
*** Maze routing pins: 155.2 seconds
** Routing: 1221.2 seconds
** Verification: 0.0 seconds
** SRAM creation: 1232.6 seconds
SP: Writing to /home/peepu/VSDSRAM_sky130/temp/sram_32_256_sky130A.sp
** Spice writing: 1.1 seconds
GDS: Writing to /home/peepu/VSDSRAM_sky130/temp/sram_32_256_sky130A.gds
** GDS: 1.6 seconds
LEF: Writing to /home/peepu/VSDSRAM_sky130/temp/sram_32_256_sky130A.lef
** LEF: 29.6 seconds
LVS: Writing to /home/peepu/VSDSRAM_sky130/temp/sram_32_256_sky130A.lvs.sp
** LVS writing: 0.1 seconds
LIB: Characterizing... 
** Characterization: 5.7 seconds
Config: Writing to /home/peepu/VSDSRAM_sky130/temp/sram_32_256_sky130A.py
** Config: 0.0 seconds
Datasheet: Writing to /home/peepu/VSDSRAM_sky130/temp/sram_32_256_sky130A.html
** Datasheet: 0.1 seconds
Verilog: Writing to /home/peepu/VSDSRAM_sky130/temp/sram_32_256_sky130A.v
** Verilog: 0.0 seconds
Extended Config: Writing to /home/peepu/VSDSRAM_sky130/temp/sram_32_256_sky130A_extended.py
** Extended Config: 0.0 seconds
** End: 1271.0 seconds
