
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.093627                       # Number of seconds simulated
sim_ticks                                 93627457509                       # Number of ticks simulated
final_tick                               606236660397                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 171339                       # Simulator instruction rate (inst/s)
host_op_rate                                   216753                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1897680                       # Simulator tick rate (ticks/s)
host_mem_usage                               67344436                       # Number of bytes of host memory used
host_seconds                                 49337.86                       # Real time elapsed on the host
sim_insts                                  8453478819                       # Number of instructions simulated
sim_ops                                   10694122312                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2840064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2713728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2722304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2709120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      2686720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1811328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       966400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      2691200                       # Number of bytes read from this memory
system.physmem.bytes_read::total             19180800                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39936                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4017664                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4017664                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        22188                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        21201                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        21268                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        21165                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        20990                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        14151                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         7550                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        21025                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                149850                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           31388                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                31388                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        56052                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     30333666                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53318                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     28984318                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        53318                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     29075915                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        53318                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     28935102                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        53318                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     28695856                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        45115                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     19346120                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        57419                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     10321758                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        54685                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     28743705                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               204862980                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        56052                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53318                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        53318                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        53318                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        53318                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        45115                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        57419                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        54685                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             426542                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          42911173                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               42911173                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          42911173                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        56052                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     30333666                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53318                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     28984318                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        53318                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     29075915                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        53318                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     28935102                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        53318                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     28695856                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        45115                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     19346120                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        57419                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     10321758                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        54685                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     28743705                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              247774153                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus0.numCycles               224526278                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        17525217                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     15813377                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       919681                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      6612001                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         6268909                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          969521                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        40836                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185807809                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             110302183                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           17525217                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      7238430                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             21808242                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        2883815                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4072026                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         10665901                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       924467                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    213629205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.605722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.934208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       191820963     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          777557      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1593364      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          663713      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3628658      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3222443      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          626540      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1309321      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9986646      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    213629205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078054                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491266                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184800608                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5090520                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         21728861                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        68575                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       1940635                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      1538552                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          493                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     129339227                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2741                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       1940635                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184987164                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3557085                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       947189                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         21621102                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       576024                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     129272957                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           88                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        242964                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       210324                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         3320                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    151770118                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608924676                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608924676                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    134722847                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        17047254                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        15006                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         7573                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1461488                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     30508865                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     15437836                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       139197                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       747306                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         129025438                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        15052                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        124115308                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        62948                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      9867721                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     23574302                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           73                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    213629205                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.580985                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.378709                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    169568966     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     13160796      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10840441      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      4678453      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5933338      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      5758606      2.70%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3269999      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       256953      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       161653      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    213629205                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         314469     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2451940     86.41%     97.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        71077      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     77854908     62.73%     62.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085172      0.87%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         7432      0.01%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     29763340     23.98%     87.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     15404456     12.41%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     124115308                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.552787                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            2837486                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022862                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    464760255                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    138911391                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    123062178                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     126952794                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       223087                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1160822                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          474                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         3186                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        92500                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads        11002                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       1940635                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3235695                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       160752                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    129040560                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1331                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     30508865                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     15437836                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         7574                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        109857                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           66                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         3186                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       537037                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       541982                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1079019                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    123248402                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     29662424                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       866906                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   70                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            45065582                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        16147496                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          15403158                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.548926                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             123066072                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            123062178                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         66454583                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        130907669                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.548097                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507645                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    117516368                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     11536415                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        14979                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       939882                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    211688570                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.555138                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.379023                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    169103007     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15517910      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7289885      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      7212507      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      1959764      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      8397436      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       626093      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       457371      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1124597      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    211688570                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     117516368                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              44693368                       # Number of memory references committed
system.switch_cpus0.commit.loads             29348035                       # Number of loads committed
system.switch_cpus0.commit.membars               7478                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          15518718                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        104500046                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1138202                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1124597                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           339616457                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          260046414                       # The number of ROB writes
system.switch_cpus0.timesIdled                4079484                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               10897073                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            117516368                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.245263                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.245263                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.445382                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.445382                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609336576                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      142905530                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      154050019                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         14956                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  45                       # Number of system calls
system.switch_cpus1.numCycles               224526278                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18282304                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     14951240                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1780103                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7543721                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7208903                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1881067                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        79364                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    177321985                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             103767069                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18282304                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9089970                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21742877                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5179130                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3053020                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         10901342                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1794388                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    205477898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.617030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.968892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       183735021     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1179898      0.57%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1861111      0.91%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2965665      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1227654      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1369775      0.67%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1464970      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          952733      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10721071      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    205477898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081426                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462160                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       175710488                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4677244                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21675297                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        55298                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3359568                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2998359                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          452                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     126709921                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2879                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3359568                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       175978558                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1494175                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2413877                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21466254                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       765463                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     126638267                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        18437                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        217741                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       289382                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        31323                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    175815108                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    589134578                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    589134578                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    150091344                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25723729                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        32099                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17587                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2314224                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12058400                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6484376                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       196114                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1476141                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         126464500                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        32187                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        119668851                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       147277                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16071033                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35828793                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         2919                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    205477898                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582393                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.274314                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    155034960     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20240281      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11063412      5.38%     90.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7548608      3.67%     94.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7068897      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2029170      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1584427      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       537222      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       370921      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    205477898                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          27947     12.52%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         86392     38.70%     51.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       108871     48.78%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    100248106     83.77%     83.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1894583      1.58%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14511      0.01%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11058070      9.24%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6453581      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     119668851                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.532984                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             223210                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001865                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    445186084                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    142569001                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    117749735                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     119892061                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       361506                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2152422                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          261                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1308                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       187218                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         7462                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3359568                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1015633                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       106147                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    126496809                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        52011                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12058400                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6484376                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17567                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         77728                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           26                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1308                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1038835                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1017329                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2056164                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    117970466                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     10399313                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1698382                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  122                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            16851353                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        16595970                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6452040                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.525419                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             117750608                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            117749735                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         68844732                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        179893655                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.524436                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382697                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     88164358                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108066094                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18430905                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29268                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1817792                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    202118330                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.534667                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.388414                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    158249241     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21245544     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8270343      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4457069      2.21%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3336652      1.65%     96.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1862668      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1149370      0.57%     98.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1027055      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2520388      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    202118330                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     88164358                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108066094                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16203132                       # Number of memory references committed
system.switch_cpus1.commit.loads              9905974                       # Number of loads committed
system.switch_cpus1.commit.membars              14602                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15512562                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         97375308                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2195234                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2520388                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           326094356                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          256353795                       # The number of ROB writes
system.switch_cpus1.timesIdled                2856275                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19048380                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           88164358                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108066094                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     88164358                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.546679                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.546679                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392668                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392668                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       531987753                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      163220222                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      118182016                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29242                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  45                       # Number of system calls
system.switch_cpus2.numCycles               224526278                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        18262500                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     14935292                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1783657                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      7625565                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7211983                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1879792                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        79501                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    177322616                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             103614982                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           18262500                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9091775                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             21721588                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5178336                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3060896                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         10902786                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1797852                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    205460655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.616258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.967588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       183739067     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1179521      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1863528      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2965310      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1225147      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1372312      0.67%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1460124      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          953884      0.46%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10701762      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    205460655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081338                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.461483                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       175708293                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4688195                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         21653980                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        55073                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3355111                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      2994464                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          446                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     126538706                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2860                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3355111                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       175976747                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1501270                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2420997                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         21444172                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       762355                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     126467551                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        18545                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        215693                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       289359                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents        28840                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    175584804                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    588311141                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    588311141                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    149970795                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        25614009                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        32157                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17656                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2315896                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     12054362                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6476671                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       195164                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1469834                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         126294628                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32246                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        119563506                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       146708                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     15984514                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     35484625                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         3004                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    205460655                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.581929                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.273749                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    155046962     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     20235771      9.85%     85.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11064008      5.38%     90.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7542490      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7052787      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2027094      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1585046      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       536621      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       369876      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    205460655                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          27797     12.47%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         86423     38.77%     51.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       108708     48.76%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    100162496     83.77%     83.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1889542      1.58%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        14500      0.01%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11051293      9.24%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6445675      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     119563506                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.532515                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             222928                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001865                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    444957303                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    142312678                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    117639639                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     119786434                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       360278                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2156293                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          278                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1313                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       184548                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         7456                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3355111                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1021146                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       107205                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    126326994                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        47787                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     12054362                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6476671                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17639                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         78940                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1313                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1044007                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1015648                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2059655                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    117859914                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     10394341                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1703592                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  120                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            16838505                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        16583944                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6444164                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.524927                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             117640544                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            117639639                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         68781084                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        179698427                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.523946                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382758                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     88093614                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    107979468                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18347760                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        29242                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1821454                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    202105544                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.534273                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.387711                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    158261119     78.31%     78.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21234723     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8268440      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4454306      2.20%     95.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3334974      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1862537      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1148307      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1026580      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2514558      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    202105544                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     88093614                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     107979468                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16190192                       # Number of memory references committed
system.switch_cpus2.commit.loads              9898069                       # Number of loads committed
system.switch_cpus2.commit.membars              14590                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15500178                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         97297233                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2193485                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2514558                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           325917629                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          256009761                       # The number of ROB writes
system.switch_cpus2.timesIdled                2857933                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               19065623                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           88093614                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            107979468                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     88093614                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.548724                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.548724                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.392353                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.392353                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       531503658                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      163067847                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      118019333                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         29214                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  45                       # Number of system calls
system.switch_cpus3.numCycles               224526278                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        18277343                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     14948991                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1783758                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      7568837                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7209250                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1877646                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        78907                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    177298598                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             103720068                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           18277343                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9086896                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             21738317                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5189616                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3053529                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         10903087                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1797716                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    205457293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.616875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.968626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       183718976     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1182050      0.58%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1862038      0.91%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2962633      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1229040      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1370387      0.67%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1462128      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          953776      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        10716265      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    205457293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081404                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.461951                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       175685364                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4679645                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         21670166                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        55711                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3366404                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      2995732                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          449                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     126664141                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2864                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3366404                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       175954508                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1496515                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2413355                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         21460362                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       766146                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     126590982                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        17829                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        218158                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       289315                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents        30293                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    175742572                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    588896161                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    588896161                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    149984465                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        25758107                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        32166                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17659                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2320660                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     12064672                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      6480660                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       196531                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1476303                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         126414391                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        32255                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        119607222                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       147494                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     16096688                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     35874832                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         3008                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    205457293                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.582151                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.274006                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    155035923     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     20231947      9.85%     85.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11059541      5.38%     90.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7548489      3.67%     94.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7063821      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2027243      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1583392      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       536621      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       370316      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    205457293                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          27840     12.40%     12.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         87584     39.01%     51.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       109085     48.59%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    100199925     83.77%     83.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1891813      1.58%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        14501      0.01%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11051759      9.24%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6449224      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     119607222                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.532709                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             224509                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001877                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    445043740                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    142544623                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    117684851                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     119831731                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       359794                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2165736                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          316                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1321                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       187985                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         7521                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3366404                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1018715                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       106361                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    126446772                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        50255                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     12064672                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      6480660                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17646                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         78031                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           25                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1321                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1042135                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1019024                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2061159                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    117906637                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     10394452                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1700585                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  126                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            16841919                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        16586790                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           6447467                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.525135                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             117685841                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            117684851                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         68808931                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        179815919                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.524147                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.382663                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     88101650                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    107989205                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     18457781                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        29247                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1821440                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    202090889                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.534360                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.387989                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    158249658     78.31%     78.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21232981     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8266037      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4452444      2.20%     95.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3335775      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1860440      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1149885      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1027144      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2516525      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    202090889                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     88101650                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     107989205                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              16191611                       # Number of memory references committed
system.switch_cpus3.commit.loads              9898936                       # Number of loads committed
system.switch_cpus3.commit.membars              14592                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          15501543                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         97306014                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2193671                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2516525                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           326020765                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          256260565                       # The number of ROB writes
system.switch_cpus3.timesIdled                2858295                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               19068985                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           88101650                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            107989205                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     88101650                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.548491                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.548491                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.392389                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.392389                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       531691196                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      163131104                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      118126214                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         29220                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  45                       # Number of system calls
system.switch_cpus4.numCycles               224526278                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        18278546                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     14948420                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1780513                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      7543030                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7208065                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1880197                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        79286                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    177323849                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             103759319                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           18278546                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9088262                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             21742189                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5181835                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       3062078                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         10901663                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1794707                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    205490417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.616939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.968772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       183748228     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1180282      0.57%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1862958      0.91%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2966661      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1226091      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1367960      0.67%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1464108      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          952947      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        10721182      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    205490417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081409                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.462126                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       175707117                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      4691835                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         21674821                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        54784                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3361857                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      2997458                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          448                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     126696880                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2840                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3361857                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       175976677                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1495060                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      2425076                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         21463743                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       768001                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     126627290                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents        16629                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        217782                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       290917                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents        30175                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands    175801091                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    589084585                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    589084585                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    150070102                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        25730989                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        32172                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        17659                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2324578                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     12056927                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      6484876                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       196501                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1478261                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         126455840                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        32260                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        119656486                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       147450                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     16076022                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     35845574                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         2996                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    205490417                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.582297                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.274231                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    155053610     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     20237032      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11060116      5.38%     90.69% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      7551431      3.67%     94.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7068005      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2026686      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1586591      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       535635      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       371311      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    205490417                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          27838     12.46%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         86552     38.73%     51.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       109102     48.82%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    100237238     83.77%     83.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1894652      1.58%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        14509      0.01%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     11056247      9.24%     94.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      6453840      5.39%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     119656486                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.532929                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             223492                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001868                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    445174331                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    142565405                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    117738335                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     119879978                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       360931                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2152342                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          291                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1313                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       188594                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         7486                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3361857                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1019063                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       106685                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    126488219                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        49250                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     12056927                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      6484876                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        17643                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         78384                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           28                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1313                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1040545                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1016284                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2056829                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    117958862                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     10398011                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1697624                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  119                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            16850235                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        16593057                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           6452224                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.525368                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             117739254                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            117738335                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         68835570                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        179869443                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.524386                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.382697                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     88151911                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    108050854                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     18437567                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        29264                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1818216                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    202128560                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.534565                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.388292                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    158265040     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     21243790     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      8268429      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4456127      2.20%     95.10% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3336793      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1862507      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1148450      0.57%     98.24% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1027974      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2519450      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    202128560                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     88151911                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     108050854                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              16200867                       # Number of memory references committed
system.switch_cpus4.commit.loads              9904585                       # Number of loads committed
system.switch_cpus4.commit.membars              14600                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          15510373                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         97361581                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2194927                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2519450                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           326096946                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          256338895                       # The number of ROB writes
system.switch_cpus4.timesIdled                2855943                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               19035861                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           88151911                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            108050854                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     88151911                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.547038                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.547038                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.392613                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.392613                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       531934419                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      163200842                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      118173717                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         29238                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  22                       # Number of system calls
system.switch_cpus5.numCycles               224526278                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        17112615                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     15273195                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1358862                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups     11332958                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits        11155531                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1026908                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        40750                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    180688801                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              97194556                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           17112615                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     12182439                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             21657489                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        4465387                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       2573645                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         10929013                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1333914                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    208018806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.523517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.766335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       186361317     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         3299005      1.59%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1663125      0.80%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3261136      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1047836      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3018503      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          477925      0.23%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          778306      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         8111653      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    208018806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.076217                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.432887                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       178431550                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      4872474                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         21614734                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        17188                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3082856                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1622776                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        16015                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     108727861                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        30431                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3082856                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       178683969                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        2932269                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1175247                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         21386367                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       758094                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     108576154                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          138                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         83946                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       609777                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    142289469                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    492070237                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    492070237                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    115408628                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        26880821                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        14558                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         7358                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1634835                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     19565225                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      3184777                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        20805                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       725526                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         108013679                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        14610                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        101143070                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        64336                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     19478409                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     39905252                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           91                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    208018806                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.486221                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.098762                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    163655699     78.67%     78.67% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     14010494      6.74%     85.41% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     14792545      7.11%     92.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      8637334      4.15%     96.67% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      4435427      2.13%     98.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      1113158      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1317184      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        30838      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        26127      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    208018806                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         168928     57.30%     57.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         68527     23.24%     80.54% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        57371     19.46%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     79317799     78.42%     78.42% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       793232      0.78%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         7200      0.01%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     17866908     17.66%     96.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      3157931      3.12%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     101143070                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.450473                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             294826                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002915                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    410664108                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    127506959                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     98583671                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     101437896                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        79918                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      3971205                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           95                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          271                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        78613                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3082856                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1932627                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        94875                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    108028364                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         4237                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     19565225                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      3184777                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         7357                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         36311                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents         1705                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          271                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       915642                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       525770                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1441412                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     99866562                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     17614353                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1276508                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   75                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            20772113                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        15180816                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           3157760                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.444788                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              98605608                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             98583671                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         59650579                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        129942636                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.439074                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.459053                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     78529421                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     88413319                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     19619028                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        14519                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1350297                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    204935950                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.431419                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.302296                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    172014932     83.94%     83.94% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     12930637      6.31%     90.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      8312064      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      2619333      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4341450      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       846498      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       537443      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       491137      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2842456      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    204935950                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     78529421                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      88413319                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18700179                       # Number of memory references committed
system.switch_cpus5.commit.loads             15594015                       # Number of loads committed
system.switch_cpus5.commit.membars               7244                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          13565479                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         77266344                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1105881                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2842456                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           310125555                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          219149996                       # The number of ROB writes
system.switch_cpus5.timesIdled                4010986                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               16507472                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           78529421                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             88413319                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     78529421                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.859136                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.859136                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.349756                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.349756                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       464196073                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      128447958                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      115472719                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         14506                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus6.numCycles               224526278                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        20396867                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     16982270                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1852058                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      7748866                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7457340                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2196604                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        86168                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    177488306                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             111907882                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           20396867                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      9653944                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             23326488                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5155125                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       5634339                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         11019904                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1770509                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    209735405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.655770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.031354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       186408917     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1430799      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1797836      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         2871241      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1208452      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1548216      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1805143      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          826070      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11838731      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    209735405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.090844                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.498418                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       176442519                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      6780581                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         23215564                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        10995                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3285738                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3104913                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          534                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     136798820                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2254                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3285738                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       176621039                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         571683                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      5709340                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         23047968                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       499630                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     135956577                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          125                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         72248                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       348508                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    189883017                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    632251092                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    632251092                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    158953896                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        30929121                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        32860                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        17095                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1751742                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     12731476                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      6659014                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        75042                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1510205                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         132744321                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        32982                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        127380355                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       128214                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     16054073                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     32663771                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         1181                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    209735405                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.607338                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.328089                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    155762591     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     24616701     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     10063439      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      5639907      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7643444      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2353378      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      2313228      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7      1244715      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        98002      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    209735405                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         877671     79.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        119683     10.77%     89.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       113563     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    107307996     84.24%     84.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1741348      1.37%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        15764      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     11676498      9.17%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      6638749      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     127380355                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.567329                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            1110917                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008721                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    465735246                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    148831995                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    124066636                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     128491272                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        95094                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2400330                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          620                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        93922                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3285738                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         434751                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        54407                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    132777307                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts       104163                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     12731476                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      6659014                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        17096                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         47332                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           56                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          620                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1097249                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1040687                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2137936                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    125164348                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11484114                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2216007                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            18122146                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17700231                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           6638032                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.557460                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             124067071                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            124066636                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         74335202                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        199695337                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.552571                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372243                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     92476206                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    113951987                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     18825781                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        31801                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1867879                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    206449667                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.551960                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.372463                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    158220678     76.64%     76.64% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     24442939     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8874389      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4420990      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4042839      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      1698312      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1680656      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       800464      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2268400      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    206449667                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     92476206                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     113951987                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              16896238                       # Number of memory references committed
system.switch_cpus6.commit.loads             10331146                       # Number of loads committed
system.switch_cpus6.commit.membars              15864                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          16516745                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        102594206                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2353121                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2268400                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           336958385                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          268841292                       # The number of ROB writes
system.switch_cpus6.timesIdled                2690059                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               14790873                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           92476206                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            113951987                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     92476206                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.427936                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.427936                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.411873                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.411873                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       563193079                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      173360264                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      126517546                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         31774                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  45                       # Number of system calls
system.switch_cpus7.numCycles               224526278                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        18280304                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     14951860                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1783141                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      7525790                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7205678                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1878886                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        79183                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    177318771                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             103769180                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           18280304                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9084564                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             21742589                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5191515                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       3041862                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         10903848                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1797428                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    205472672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.617072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.969025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       183730083     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1180786      0.57%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1861000      0.91%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2965461      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1226330      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1367829      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1464015      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          953687      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        10723481      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    205472672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081417                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.462169                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       175703874                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      4669687                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         21674587                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        55514                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3369007                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      2995920                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          447                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     126713535                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2860                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3369007                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       175973868                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1501699                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      2396826                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         21463547                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       767722                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     126642845                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents        17217                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        217470                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       290952                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents        30045                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    175829262                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    589155635                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    589155635                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    150024486                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        25804771                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        31990                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        17484                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2327065                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     12061781                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      6480259                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       195983                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1476345                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         126467532                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        32075                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        119641163                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       146969                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     16121571                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     35973341                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         2820                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    205472672                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582273                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.274188                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    155040375     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     20237345      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11057745      5.38%     90.69% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      7551626      3.68%     94.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7065144      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2027382      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1585822      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       536832      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       370401      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    205472672                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          27866     12.48%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         86986     38.95%     51.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       108470     48.57%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    100230565     83.78%     83.78% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1894011      1.58%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        14505      0.01%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     11051940      9.24%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      6450142      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     119641163                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.532860                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             223322                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001867                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    445125289                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    142622468                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    117720085                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     119864485                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       359469                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2160186                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          295                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1315                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       185885                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         7444                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3369007                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1020642                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       107232                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    126499724                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        50751                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     12061781                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      6480259                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        17463                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         78754                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1315                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1040662                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1019389                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2060051                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    117940372                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     10394206                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1700791                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  117                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            16842899                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        16590038                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           6448693                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.525285                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             117721001                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            117720085                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         68834316                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        179883400                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.524304                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382661                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     88125181                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    108018062                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     18481863                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        29255                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1820741                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    202103665                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534469                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.388150                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    158251488     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     21239821     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8266669      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4452327      2.20%     95.10% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3336853      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      1861328      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1149981      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1027600      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2517598      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    202103665                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     88125181                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     108018062                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              16195966                       # Number of memory references committed
system.switch_cpus7.commit.loads              9901592                       # Number of loads committed
system.switch_cpus7.commit.membars              14596                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          15505675                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         97332032                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2194261                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2517598                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           326085407                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          256369046                       # The number of ROB writes
system.switch_cpus7.timesIdled                2857492                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               19053606                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           88125181                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            108018062                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     88125181                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.547811                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.547811                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392494                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392494                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       531845296                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      163185399                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      118177132                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         29228                       # number of misc regfile writes
system.l2.replacements                         149866                       # number of replacements
system.l2.tagsinuse                      32764.810899                       # Cycle average of tags in use
system.l2.total_refs                          2077954                       # Total number of references to valid blocks.
system.l2.sampled_refs                         182630                       # Sample count of references to valid blocks.
system.l2.avg_refs                          11.377944                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           179.425500                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.578103                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4552.492266                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.762877                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2767.247680                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.241394                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2796.929288                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      8.624166                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2782.708381                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      9.448776                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   2707.623978                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      8.885479                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   2843.963419                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      9.826892                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   1537.428604                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      9.906371                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   2765.926506                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1504.185183                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1239.940821                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1214.137867                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1248.647295                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1297.690773                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1174.303560                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data            797.504991                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1279.380730                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005476                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000292                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.138931                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000267                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.084450                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000313                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.085356                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000263                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.084922                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000288                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.082630                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000271                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.086791                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000300                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.046919                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000302                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.084409                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.045904                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.037840                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.037053                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.038106                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.039602                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.035837                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.024338                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.039044                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999903                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        49174                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        42930                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        42829                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        42972                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        43078                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        35102                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        24968                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        43087                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  324149                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            90920                       # number of Writeback hits
system.l2.Writeback_hits::total                 90920                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           69                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          118                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          118                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          118                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          118                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          189                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          118                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   911                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        49243                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        43048                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        42947                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        43090                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        43196                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        35165                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        25157                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        43205                       # number of demand (read+write) hits
system.l2.demand_hits::total                   325060                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        49243                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        43048                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        42947                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        43090                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        43196                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        35165                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        25157                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        43205                       # number of overall hits
system.l2.overall_hits::total                  325060                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        22188                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        21200                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        21267                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        21164                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        20989                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        14151                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         7550                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        21025                       # number of ReadReq misses
system.l2.ReadReq_misses::total                149846                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        22188                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        21201                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        21268                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        21165                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        20990                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        14151                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         7550                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        21025                       # number of demand (read+write) misses
system.l2.demand_misses::total                 149850                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        22188                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        21201                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        21268                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        21165                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        20990                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        14151                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         7550                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        21025                       # number of overall misses
system.l2.overall_misses::total                149850                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      6025609                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3569527838                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5972591                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   3423155338                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5873557                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   3428017325                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      6203954                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   3416980409                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5988902                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   3391467030                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5084340                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   2264707834                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      6223625                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   1221322832                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6234869                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   3397035894                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     24159821947                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       142240                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       168307                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       190761                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data       142800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        644108                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      6025609                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3569527838                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5972591                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3423297578                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5873557                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   3428185632                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      6203954                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   3417171170                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5988902                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   3391609830                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5084340                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   2264707834                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      6223625                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   1221322832                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6234869                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   3397035894                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24160466055                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      6025609                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3569527838                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5972591                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3423297578                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5873557                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   3428185632                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      6203954                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   3417171170                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5988902                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   3391609830                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5084340                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   2264707834                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      6223625                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   1221322832                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6234869                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   3397035894                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24160466055                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        71362                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        64130                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        64096                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        64136                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        64067                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        49253                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        32518                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        64112                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              473995                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        90920                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             90920                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           69                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           63                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          189                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          118                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               915                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        71431                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        64249                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        64215                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        64255                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        64186                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        49316                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        32707                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        64230                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               474910                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        71431                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        64249                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        64215                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        64255                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        64186                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        49316                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        32707                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        64230                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              474910                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.310922                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.330579                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.331799                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.329986                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.327610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.287312                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.232179                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.327942                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.316134                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.008403                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.008403                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.008403                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.008403                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.004372                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.310621                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.329982                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.331200                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.329391                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.327018                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.286945                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.230837                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.327339                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.315533                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.310621                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.329982                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.331200                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.329391                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.327018                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.286945                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.230837                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.327339                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.315533                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 146966.073171                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 160876.502524                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 153143.358974                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 161469.591415                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 150604.025641                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 161189.510744                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 159075.743590                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 161452.485778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 153561.589744                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 161583.068750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 154070.909091                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 160038.713448                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 148181.547619                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 161764.613510                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 155871.725000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 161571.267253                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 161231.010150                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data       142240                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data       168307                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data       190761                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data       142800                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       161027                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 146966.073171                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 160876.502524                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 153143.358974                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 161468.684402                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 150604.025641                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 161189.845402                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 159075.743590                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 161453.870541                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 153561.589744                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 161582.173892                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 154070.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 160038.713448                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 148181.547619                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 161764.613510                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 155871.725000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 161571.267253                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 161231.004705                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 146966.073171                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 160876.502524                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 153143.358974                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 161468.684402                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 150604.025641                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 161189.845402                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 159075.743590                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 161453.870541                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 153561.589744                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 161582.173892                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 154070.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 160038.713448                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 148181.547619                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 161764.613510                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 155871.725000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 161571.267253                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 161231.004705                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                31388                       # number of writebacks
system.l2.writebacks::total                     31388                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        22188                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        21200                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        21267                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        21164                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        20989                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        14151                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         7550                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        21025                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           149846                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        22188                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        21201                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        21268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        21165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        20990                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        14151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         7550                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        21025                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            149850                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        22188                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        21201                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        21268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        21165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        20990                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        14151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         7550                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        21025                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           149850                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3636585                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2277667996                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3702317                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2188447666                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3602303                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2189305329                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3934424                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   2184480029                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3720591                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   2169073024                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3166245                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   1440169415                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3776962                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    781601155                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3909952                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   2172507749                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  15432701742                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        84157                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       110507                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       132647                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data        84727                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       412038                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3636585                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2277667996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3702317                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2188531823                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3602303                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2189415836                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3934424                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   2184612676                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3720591                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   2169157751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3166245                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   1440169415                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3776962                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    781601155                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3909952                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   2172507749                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15433113780                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3636585                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2277667996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3702317                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2188531823                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3602303                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2189415836                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3934424                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   2184612676                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3720591                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   2169157751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3166245                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   1440169415                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3776962                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    781601155                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3909952                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   2172507749                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15433113780                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.310922                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.330579                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.331799                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.329986                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.327610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.287312                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.232179                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.327942                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.316134                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.008403                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.008403                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.008403                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.008403                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.004372                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.310621                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.329982                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.331200                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.329391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.327018                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.286945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.230837                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.327339                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.315533                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.310621                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.329982                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.331200                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.329391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.327018                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.286945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.230837                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.327339                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.315533                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88697.195122                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 102653.145664                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 94931.205128                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 103228.663491                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 92366.743590                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 102943.778107                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 100882.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 103216.784587                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 95399.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 103343.323836                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 95946.818182                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 101771.564907                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 89927.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 103523.331788                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 97748.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 103329.738359                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 102990.415106                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        84157                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       110507                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       132647                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data        84727                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103009.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 88697.195122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 102653.145664                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 94931.205128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 103227.763926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 92366.743590                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 102944.133722                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 100882.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 103218.175100                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 95399.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 103342.436922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 95946.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 101771.564907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 89927.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 103523.331788                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 97748.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 103329.738359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102990.415616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 88697.195122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 102653.145664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 94931.205128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 103227.763926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 92366.743590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 102944.133722                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 100882.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 103218.175100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 95399.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 103342.436922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 95946.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 101771.564907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 89927.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 103523.331788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 97748.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 103329.738359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102990.415616                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               580.487067                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1010673738                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1727647.415385                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.414201                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   541.072867                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.063164                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.867104                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.930268                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     10665848                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10665848                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     10665848                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10665848                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     10665848                       # number of overall hits
system.cpu0.icache.overall_hits::total       10665848                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           53                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           53                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           53                       # number of overall misses
system.cpu0.icache.overall_misses::total           53                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8283686                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8283686                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8283686                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8283686                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8283686                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8283686                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     10665901                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10665901                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     10665901                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10665901                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     10665901                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10665901                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 156295.962264                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 156295.962264                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 156295.962264                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 156295.962264                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 156295.962264                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 156295.962264                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6649095                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6649095                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6649095                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6649095                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6649095                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6649095                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 158311.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 158311.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 158311.785714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 158311.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 158311.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 158311.785714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 71431                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               432113227                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 71687                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               6027.776682                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   111.878333                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   144.121667                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.437025                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.562975                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     27999115                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       27999115                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     15329921                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      15329921                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         7487                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         7487                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         7478                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7478                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     43329036                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        43329036                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     43329036                       # number of overall hits
system.cpu0.dcache.overall_hits::total       43329036                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       249704                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       249704                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          230                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          230                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       249934                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        249934                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       249934                       # number of overall misses
system.cpu0.dcache.overall_misses::total       249934                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  27700729963                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  27700729963                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     20077434                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     20077434                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  27720807397                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  27720807397                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  27720807397                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  27720807397                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     28248819                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     28248819                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         7487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     43578970                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     43578970                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     43578970                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     43578970                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008839                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008839                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005735                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005735                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005735                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005735                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 110934.266023                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 110934.266023                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 87293.191304                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 87293.191304                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 110912.510491                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 110912.510491                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 110912.510491                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 110912.510491                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16863                       # number of writebacks
system.cpu0.dcache.writebacks::total            16863                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       178342                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       178342                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          161                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          161                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       178503                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       178503                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       178503                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       178503                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        71362                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        71362                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           69                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        71431                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        71431                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        71431                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        71431                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7185855566                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7185855566                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      4908388                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      4908388                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7190763954                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7190763954                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7190763954                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7190763954                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002526                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002526                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001639                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001639                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001639                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001639                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 100695.826434                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 100695.826434                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 71136.057971                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 71136.057971                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 100667.272669                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 100667.272669                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 100667.272669                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 100667.272669                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               528.724517                       # Cycle average of tags in use
system.cpu1.icache.total_refs               987004806                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   530                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1862273.218868                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.724517                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062059                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.847315                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     10901291                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10901291                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     10901291                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10901291                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     10901291                       # number of overall hits
system.cpu1.icache.overall_hits::total       10901291                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8464745                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8464745                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8464745                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8464745                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8464745                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8464745                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     10901342                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10901342                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     10901342                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10901342                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     10901342                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10901342                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 165975.392157                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 165975.392157                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 165975.392157                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 165975.392157                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 165975.392157                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 165975.392157                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6862976                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6862976                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6862976                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6862976                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6862976                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6862976                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 171574.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 171574.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 171574.400000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 171574.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 171574.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 171574.400000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 64249                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               175172498                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 64505                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2715.642167                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.309698                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.690302                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915272                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084728                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      7561952                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7561952                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6266900                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6266900                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17400                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17400                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14621                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14621                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     13828852                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13828852                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     13828852                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13828852                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       162911                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       162911                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          721                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          721                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       163632                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        163632                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       163632                       # number of overall misses
system.cpu1.dcache.overall_misses::total       163632                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18789664021                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18789664021                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     62331280                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     62331280                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18851995301                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18851995301                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18851995301                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18851995301                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      7724863                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      7724863                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6267621                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6267621                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14621                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14621                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     13992484                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     13992484                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     13992484                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     13992484                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021089                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021089                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000115                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011694                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011694                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011694                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011694                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 115336.987809                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 115336.987809                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 86451.151179                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86451.151179                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 115209.710209                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 115209.710209                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 115209.710209                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 115209.710209                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12006                       # number of writebacks
system.cpu1.dcache.writebacks::total            12006                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        98781                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        98781                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          602                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          602                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        99383                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        99383                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        99383                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        99383                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        64130                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        64130                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          119                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          119                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        64249                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        64249                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        64249                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        64249                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6484685828                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6484685828                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      8051392                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      8051392                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6492737220                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6492737220                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6492737220                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6492737220                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008302                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008302                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004592                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004592                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004592                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004592                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 101117.820490                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 101117.820490                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 67658.756303                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67658.756303                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 101055.848651                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101055.848651                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 101055.848651                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101055.848651                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               528.722826                       # Cycle average of tags in use
system.cpu2.icache.total_refs               987006249                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   530                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1862275.941509                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.722826                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.062056                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.785256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.847312                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     10902734                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10902734                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     10902734                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10902734                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     10902734                       # number of overall hits
system.cpu2.icache.overall_hits::total       10902734                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           52                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           52                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           52                       # number of overall misses
system.cpu2.icache.overall_misses::total           52                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7790860                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7790860                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7790860                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7790860                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7790860                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7790860                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     10902786                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10902786                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     10902786                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10902786                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     10902786                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10902786                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 149824.230769                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 149824.230769                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 149824.230769                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 149824.230769                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 149824.230769                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 149824.230769                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6370341                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6370341                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6370341                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6370341                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6370341                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6370341                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 159258.525000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 159258.525000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 159258.525000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 159258.525000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 159258.525000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 159258.525000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 64215                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               175165317                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 64471                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2716.962929                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.302746                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.697254                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.915245                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.084755                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      7559714                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7559714                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6261886                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6261886                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17485                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17485                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        14607                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        14607                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     13821600                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13821600                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     13821600                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13821600                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       163149                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       163149                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          725                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          725                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       163874                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        163874                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       163874                       # number of overall misses
system.cpu2.dcache.overall_misses::total       163874                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  18824175655                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  18824175655                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     62304425                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     62304425                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  18886480080                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  18886480080                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  18886480080                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  18886480080                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      7722863                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      7722863                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6262611                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6262611                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        14607                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        14607                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     13985474                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     13985474                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     13985474                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     13985474                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021125                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021125                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000116                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011717                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011717                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011717                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011717                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 115380.269907                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 115380.269907                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 85937.137931                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 85937.137931                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 115250.009642                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 115250.009642                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 115250.009642                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 115250.009642                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11512                       # number of writebacks
system.cpu2.dcache.writebacks::total            11512                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        99053                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        99053                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          606                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          606                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        99659                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        99659                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        99659                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        99659                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        64096                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        64096                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          119                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          119                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        64215                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        64215                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        64215                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        64215                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   6479990557                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6479990557                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      8015840                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      8015840                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   6488006397                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6488006397                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   6488006397                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6488006397                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008300                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008300                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004592                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004592                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004592                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004592                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 101098.205145                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 101098.205145                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        67360                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        67360                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 101035.683205                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 101035.683205                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 101035.683205                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 101035.683205                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               528.061423                       # Cycle average of tags in use
system.cpu3.icache.total_refs               987006550                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   530                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1862276.509434                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.061423                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          490                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.060996                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.785256                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.846252                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     10903035                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10903035                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     10903035                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10903035                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     10903035                       # number of overall hits
system.cpu3.icache.overall_hits::total       10903035                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8733187                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8733187                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8733187                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8733187                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8733187                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8733187                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     10903087                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10903087                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     10903087                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10903087                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     10903087                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10903087                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 167945.903846                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 167945.903846                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 167945.903846                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 167945.903846                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 167945.903846                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 167945.903846                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      7131021                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      7131021                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      7131021                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      7131021                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      7131021                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      7131021                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 178275.525000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 178275.525000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 178275.525000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 178275.525000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 178275.525000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 178275.525000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 64255                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               175166246                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 64511                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               2715.292679                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   234.307582                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    21.692418                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.915264                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.084736                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      7560098                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7560098                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6262439                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6262439                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17474                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17474                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        14610                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        14610                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     13822537                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        13822537                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     13822537                       # number of overall hits
system.cpu3.dcache.overall_hits::total       13822537                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       163102                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       163102                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          720                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          720                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       163822                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        163822                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       163822                       # number of overall misses
system.cpu3.dcache.overall_misses::total       163822                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  18805096952                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  18805096952                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     62920815                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     62920815                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  18868017767                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  18868017767                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  18868017767                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  18868017767                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      7723200                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      7723200                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6263159                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6263159                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        14610                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        14610                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     13986359                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     13986359                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     13986359                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     13986359                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021118                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021118                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000115                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011713                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011713                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011713                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011713                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 115296.544199                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 115296.544199                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 87390.020833                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 87390.020833                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 115173.894636                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 115173.894636                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 115173.894636                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 115173.894636                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        11868                       # number of writebacks
system.cpu3.dcache.writebacks::total            11868                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        98966                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        98966                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          601                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          601                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        99567                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        99567                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        99567                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        99567                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        64136                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        64136                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          119                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          119                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        64255                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        64255                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        64255                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        64255                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   6483454464                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6483454464                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      8125118                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      8125118                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   6491579582                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6491579582                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   6491579582                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6491579582                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.008304                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.008304                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.004594                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.004594                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.004594                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.004594                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 101089.161532                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 101089.161532                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 68278.302521                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 68278.302521                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 101028.395954                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 101028.395954                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 101028.395954                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 101028.395954                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               528.701433                       # Cycle average of tags in use
system.cpu4.icache.total_refs               987005127                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   530                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1862273.824528                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    38.701433                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          490                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.062022                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.785256                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.847278                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     10901612                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       10901612                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     10901612                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        10901612                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     10901612                       # number of overall hits
system.cpu4.icache.overall_hits::total       10901612                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           51                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           51                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           51                       # number of overall misses
system.cpu4.icache.overall_misses::total           51                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8129435                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8129435                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8129435                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8129435                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8129435                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8129435                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     10901663                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     10901663                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     10901663                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     10901663                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     10901663                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     10901663                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 159400.686275                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 159400.686275                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 159400.686275                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 159400.686275                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 159400.686275                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 159400.686275                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           11                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           11                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           40                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           40                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6785167                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6785167                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6785167                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6785167                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6785167                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6785167                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 169629.175000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 169629.175000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 169629.175000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 169629.175000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 169629.175000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 169629.175000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 64186                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               175171424                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 64442                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               2718.280376                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   234.304291                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    21.695709                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.915251                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.084749                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      7561670                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        7561670                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      6266028                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6266028                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        17482                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        17482                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        14619                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        14619                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     13827698                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        13827698                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     13827698                       # number of overall hits
system.cpu4.dcache.overall_hits::total       13827698                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       162691                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       162691                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          721                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          721                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       163412                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        163412                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       163412                       # number of overall misses
system.cpu4.dcache.overall_misses::total       163412                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  18733047811                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  18733047811                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     62352292                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     62352292                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  18795400103                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  18795400103                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  18795400103                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  18795400103                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      7724361                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      7724361                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      6266749                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6266749                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        17482                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        17482                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        14619                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        14619                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     13991110                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     13991110                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     13991110                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     13991110                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021062                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021062                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000115                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011680                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011680                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011680                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011680                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 115144.954613                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 115144.954613                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 86480.294036                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 86480.294036                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 115018.481525                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 115018.481525                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 115018.481525                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 115018.481525                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        12502                       # number of writebacks
system.cpu4.dcache.writebacks::total            12502                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        98624                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        98624                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          602                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          602                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        99226                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        99226                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        99226                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        99226                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        64067                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        64067                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          119                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          119                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        64186                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        64186                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        64186                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        64186                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   6463658430                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   6463658430                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      8062572                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      8062572                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   6471721002                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   6471721002                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   6471721002                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   6471721002                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.008294                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.008294                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.004588                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.004588                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.004588                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.004588                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 100889.044750                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 100889.044750                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 67752.705882                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 67752.705882                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 100827.610413                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 100827.610413                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 100827.610413                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 100827.610413                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               558.515874                       # Cycle average of tags in use
system.cpu5.icache.total_refs               898744818                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1602040.673797                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    32.482878                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   526.032996                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.052056                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.843002                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.895057                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     10928971                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       10928971                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     10928971                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        10928971                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     10928971                       # number of overall hits
system.cpu5.icache.overall_hits::total       10928971                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           42                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           42                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           42                       # number of overall misses
system.cpu5.icache.overall_misses::total           42                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      6425887                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      6425887                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      6425887                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      6425887                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      6425887                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      6425887                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     10929013                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     10929013                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     10929013                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     10929013                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     10929013                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     10929013                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 152997.309524                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 152997.309524                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 152997.309524                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 152997.309524                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 152997.309524                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 152997.309524                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            8                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            8                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5485774                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5485774                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5485774                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5485774                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5485774                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5485774                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 161346.294118                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 161346.294118                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 161346.294118                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 161346.294118                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 161346.294118                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 161346.294118                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 49316                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               216606857                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 49572                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4369.540406                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   199.604824                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    56.395176                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.779706                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.220294                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     16089956                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       16089956                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      3091200                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       3091200                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         7298                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         7298                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         7253                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         7253                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     19181156                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        19181156                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     19181156                       # number of overall hits
system.cpu5.dcache.overall_hits::total       19181156                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       167972                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       167972                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          306                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          306                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       168278                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        168278                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       168278                       # number of overall misses
system.cpu5.dcache.overall_misses::total       168278                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  17873695953                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  17873695953                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     26700878                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     26700878                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  17900396831                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  17900396831                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  17900396831                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  17900396831                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     16257928                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     16257928                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      3091506                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      3091506                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         7298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         7298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         7253                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         7253                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     19349434                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     19349434                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     19349434                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     19349434                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010332                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010332                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000099                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000099                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008697                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008697                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008697                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008697                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 106408.782136                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 106408.782136                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 87257.771242                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 87257.771242                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 106373.957564                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 106373.957564                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 106373.957564                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 106373.957564                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         6408                       # number of writebacks
system.cpu5.dcache.writebacks::total             6408                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       118719                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       118719                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          243                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          243                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       118962                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       118962                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       118962                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       118962                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        49253                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        49253                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           63                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        49316                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        49316                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        49316                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        49316                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   4729121824                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   4729121824                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      4173590                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      4173590                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   4733295414                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   4733295414                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   4733295414                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   4733295414                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003029                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003029                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002549                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002549                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002549                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002549                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 96016.929405                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 96016.929405                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 66247.460317                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 66247.460317                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 95978.899627                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 95978.899627                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 95978.899627                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 95978.899627                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               498.117567                       # Cycle average of tags in use
system.cpu6.icache.total_refs               984603408                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   499                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1973153.122244                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    43.117567                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.069099                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.798265                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11019847                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11019847                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11019847                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11019847                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11019847                       # number of overall hits
system.cpu6.icache.overall_hits::total       11019847                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           57                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           57                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           57                       # number of overall misses
system.cpu6.icache.overall_misses::total           57                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8589154                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8589154                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8589154                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8589154                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8589154                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8589154                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11019904                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11019904                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11019904                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11019904                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11019904                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11019904                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 150686.912281                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 150686.912281                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 150686.912281                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 150686.912281                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 150686.912281                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 150686.912281                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           44                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           44                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           44                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6803003                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6803003                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6803003                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6803003                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6803003                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6803003                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 154613.704545                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 154613.704545                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 154613.704545                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 154613.704545                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 154613.704545                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 154613.704545                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 32707                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               158101554                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 32963                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4796.333890                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.274971                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.725029                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.911230                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.088770                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8793768                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8793768                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      6531066                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6531066                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        16839                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        16839                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        15887                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        15887                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     15324834                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        15324834                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     15324834                       # number of overall hits
system.cpu6.dcache.overall_hits::total       15324834                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        83927                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        83927                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         1925                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         1925                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        85852                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         85852                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        85852                       # number of overall misses
system.cpu6.dcache.overall_misses::total        85852                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   8414844146                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   8414844146                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    125410000                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    125410000                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   8540254146                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   8540254146                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   8540254146                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   8540254146                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8877695                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8877695                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      6532991                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6532991                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        16839                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        16839                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        15887                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        15887                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     15410686                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     15410686                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     15410686                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     15410686                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009454                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009454                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000295                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000295                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005571                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005571                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005571                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005571                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 100263.850084                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 100263.850084                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 65148.051948                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 65148.051948                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 99476.472837                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 99476.472837                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 99476.472837                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 99476.472837                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets           60                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets           20                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         7386                       # number of writebacks
system.cpu6.dcache.writebacks::total             7386                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        51409                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        51409                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         1736                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         1736                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        53145                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        53145                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        53145                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        53145                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        32518                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        32518                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          189                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          189                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        32707                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        32707                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        32707                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        32707                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   2941047315                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   2941047315                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     14022252                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     14022252                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   2955069567                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   2955069567                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   2955069567                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   2955069567                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003663                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003663                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002122                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002122                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002122                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002122                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 90443.671659                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 90443.671659                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 74191.809524                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 74191.809524                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 90349.758981                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 90349.758981                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 90349.758981                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 90349.758981                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               529.954879                       # Cycle average of tags in use
system.cpu7.icache.total_refs               987007312                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   531                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1858770.832392                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    39.954879                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.064030                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.849287                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     10903797                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       10903797                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     10903797                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        10903797                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     10903797                       # number of overall hits
system.cpu7.icache.overall_hits::total       10903797                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           51                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           51                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           51                       # number of overall misses
system.cpu7.icache.overall_misses::total           51                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      9036714                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      9036714                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      9036714                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      9036714                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      9036714                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      9036714                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     10903848                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     10903848                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     10903848                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     10903848                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     10903848                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     10903848                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 177190.470588                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 177190.470588                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 177190.470588                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 177190.470588                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 177190.470588                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 177190.470588                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      7475939                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      7475939                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      7475939                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      7475939                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      7475939                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      7475939                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 182339.975610                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 182339.975610                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 182339.975610                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 182339.975610                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 182339.975610                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 182339.975610                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 64230                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               175167500                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 64486                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               2716.364792                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   234.308317                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    21.691683                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.915267                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.084733                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      7559820                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        7559820                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6264141                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6264141                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        17300                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        17300                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        14614                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        14614                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     13823961                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        13823961                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     13823961                       # number of overall hits
system.cpu7.dcache.overall_hits::total       13823961                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       163096                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       163096                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          709                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          709                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       163805                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        163805                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       163805                       # number of overall misses
system.cpu7.dcache.overall_misses::total       163805                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  18778230225                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  18778230225                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     60927220                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     60927220                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  18839157445                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  18839157445                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  18839157445                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  18839157445                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      7722916                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      7722916                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6264850                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6264850                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        17300                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        17300                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        14614                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        14614                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     13987766                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     13987766                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     13987766                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     13987766                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021118                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021118                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000113                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000113                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011711                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011711                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011711                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011711                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 115136.056218                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 115136.056218                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 85934.019746                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 85934.019746                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 115009.660541                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 115009.660541                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 115009.660541                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 115009.660541                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        12375                       # number of writebacks
system.cpu7.dcache.writebacks::total            12375                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        98984                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        98984                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          591                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          591                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        99575                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        99575                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        99575                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        99575                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        64112                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        64112                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          118                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          118                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        64230                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        64230                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        64230                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        64230                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   6468698091                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   6468698091                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      7941007                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      7941007                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   6476639098                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   6476639098                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   6476639098                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   6476639098                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008302                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008302                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004592                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004592                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004592                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004592                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 100896.838205                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 100896.838205                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 67296.669492                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 67296.669492                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 100835.109731                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 100835.109731                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 100835.109731                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 100835.109731                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
