Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg225

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\saulc\Documents\DispLogicosISE\PF\I2C_prueba\top.v" into library work
Parsing module <top>.
Parsing VHDL file "C:\Users\saulc\Documents\DispLogicosISE\PF\I2C_prueba\i2c_master.vhd" into library work
Parsing entity <i2c_master>.
INFO:HDLCompiler:1676 - "C:\Users\saulc\Documents\DispLogicosISE\PF\I2C_prueba\i2c_master.vhd" Line 49. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <logic> of entity <i2c_master>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.
Going to vhdl side to elaborate module i2c_master

Elaborating entity <i2c_master> (architecture <logic>) with generics from library <work>.
Back to verilog to continue elaboration

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\saulc\Documents\DispLogicosISE\PF\I2C_prueba\top.v".
        reset_n = 1'b1
        addr = 7'b1001000
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <i2c_master>.
    Related source file is "C:\Users\saulc\Documents\DispLogicosISE\PF\I2C_prueba\i2c_master.vhd".
        input_clk = 50000000
        bus_clk = 100000
    Found 9-bit register for signal <count>.
    Found 1-bit register for signal <data_clk_prev>.
    Found 1-bit register for signal <scl_clk>.
    Found 1-bit register for signal <data_clk>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <scl_ena>.
    Found 1-bit register for signal <sda_int>.
    Found 1-bit register for signal <ack_error>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <data_rd>.
    Found 8-bit register for signal <addr_rw>.
    Found 8-bit register for signal <data_tx>.
    Found 8-bit register for signal <data_rx>.
    Found 1-bit register for signal <stretch>.
    Found 1-bit register for signal <busy>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 36                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | ready                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <count[8]_GND_6_o_add_1_OUT> created at line 84.
    Found 3-bit subtractor for signal <GND_6_o_GND_6_o_sub_27_OUT<2:0>> created at line 164.
    Found 1-bit 8-to-1 multiplexer for signal <bit_cnt[2]_addr_rw[7]_Mux_15_o> created at line 136.
    Found 1-bit 8-to-1 multiplexer for signal <GND_6_o_addr_rw[7]_Mux_19_o> created at line 145.
    Found 1-bit 8-to-1 multiplexer for signal <bit_cnt[2]_data_tx[7]_Mux_22_o> created at line 150.
    Found 1-bit 8-to-1 multiplexer for signal <GND_6_o_data_tx[7]_Mux_27_o> created at line 164.
    Found 1-bit 8-to-1 multiplexer for signal <bit_cnt[2]_data_wr[7]_Mux_37_o> created at line 188.
    Found 1-bit tristate buffer for signal <scl> created at line 247
    Found 1-bit tristate buffer for signal <sda> created at line 248
    Found 9-bit comparator lessequal for signal <GND_6_o_count[8]_LessThan_5_o> created at line 88
    Found 9-bit comparator greater for signal <count[8]_GND_6_o_LessThan_6_o> created at line 92
    Found 9-bit comparator greater for signal <GND_6_o_count[8]_LessThan_7_o> created at line 92
    Found 9-bit comparator greater for signal <count[8]_GND_6_o_LessThan_8_o> created at line 95
    Found 9-bit comparator greater for signal <PWR_6_o_count[8]_LessThan_9_o> created at line 95
    Found 8-bit comparator equal for signal <addr_rw[7]_addr[6]_equal_43_o> created at line 201
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  52 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  30 Multiplexer(s).
	inferred   2 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_master> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 3-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Registers                                            : 14
 1-bit register                                        : 8
 3-bit register                                        : 1
 8-bit register                                        : 4
 9-bit register                                        : 1
# Comparators                                          : 6
 8-bit comparator equal                                : 1
 9-bit comparator greater                              : 4
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 30
 1-bit 2-to-1 multiplexer                              : 22
 1-bit 8-to-1 multiplexer                              : 5
 3-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <addr_rw_1> in Unit <I2C> is equivalent to the following 4 FFs/Latches, which will be removed : <addr_rw_2> <addr_rw_3> <addr_rw_5> <addr_rw_6> 
INFO:Xst:2261 - The FF/Latch <addr_rw_4> in Unit <I2C> is equivalent to the following FF/Latch, which will be removed : <addr_rw_7> 
WARNING:Xst:1710 - FF/Latch <addr_rw_1> (without init value) has a constant value of 0 in block <I2C>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_rw_4> (without init value) has a constant value of 1 in block <I2C>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 3-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Registers                                            : 52
 Flip-Flops                                            : 52
# Comparators                                          : 6
 8-bit comparator equal                                : 1
 9-bit comparator greater                              : 4
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 30
 1-bit 2-to-1 multiplexer                              : 22
 1-bit 8-to-1 multiplexer                              : 5
 3-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <addr_rw_1> (without init value) has a constant value of 0 in block <i2c_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_rw_2> (without init value) has a constant value of 0 in block <i2c_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_rw_3> (without init value) has a constant value of 0 in block <i2c_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_rw_4> (without init value) has a constant value of 1 in block <i2c_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_rw_5> (without init value) has a constant value of 0 in block <i2c_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_rw_6> (without init value) has a constant value of 0 in block <i2c_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_rw_7> (without init value) has a constant value of 1 in block <i2c_master>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <I2C/FSM_0> on signal <state[1:4]> with user encoding.
----------------------
 State    | Encoding
----------------------
 ready    | 0000
 start    | 0001
 command  | 0010
 slv_ack1 | 0011
 wr       | 0100
 rd       | 0101
 slv_ack2 | 0110
 mstr_ack | 0111
 stop     | 1000
----------------------

Optimizing unit <top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 49
 Flip-Flops                                            : 49

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 93
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 8
#      LUT3                        : 8
#      LUT4                        : 8
#      LUT5                        : 19
#      LUT6                        : 43
#      MUXF7                       : 5
# FlipFlops/Latches                : 49
#      FD                          : 21
#      FDE                         : 28
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 10
#      IOBUF                       : 2
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx9csg225-2 


Slice Logic Utilization: 
 Number of Slice Registers:              49  out of  11440     0%  
 Number of Slice LUTs:                   87  out of   5720     1%  
    Number used as Logic:                87  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    102
   Number with an unused Flip Flop:      53  out of    102    51%  
   Number with an unused LUT:            15  out of    102    14%  
   Number of fully used LUT-FF pairs:    34  out of    102    33%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    160    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 49    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.492ns (Maximum Frequency: 154.036MHz)
   Minimum input arrival time before clock: 5.924ns
   Maximum output required time after clock: 5.984ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.492ns (frequency: 154.036MHz)
  Total number of paths / destination ports: 857 / 68
-------------------------------------------------------------------------
Delay:               6.492ns (Levels of Logic = 5)
  Source:            I2C/count_3 (FF)
  Destination:       I2C/data_clk (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: I2C/count_3 to I2C/data_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.525   1.284  I2C/count_3 (I2C/count_3)
     LUT4:I0->O            4   0.254   0.804  I2C/PWR_6_o_count[8]_equal_1_o<8>_SW0 (N2)
     LUT6:I5->O            5   0.254   0.949  I2C/PWR_6_o_count[8]_equal_1_o<8> (I2C/PWR_6_o_count[8]_equal_1_o)
     LUT6:I4->O            4   0.250   0.804  I2C/GND_6_o_count[8]_LessThan_7_o121 (I2C/GND_6_o_count[8]_LessThan_7_o12)
     LUT6:I5->O            1   0.254   0.790  I2C/GND_6_o_count[8]_LessThan_7_o11 (I2C/GND_6_o_count[8]_LessThan_7_o)
     LUT3:I1->O            1   0.250   0.000  I2C/data_clk_rstpot1 (I2C/data_clk_rstpot)
     FD:D                      0.074          I2C/data_clk
    ----------------------------------------
    Total                      6.492ns (1.861ns logic, 4.631ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 48 / 33
-------------------------------------------------------------------------
Offset:              5.924ns (Levels of Logic = 6)
  Source:            data_wr<4> (PAD)
  Destination:       I2C/sda_int (FF)
  Destination Clock: clk rising

  Data Path: data_wr<4> to I2C/sda_int
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   1.181  data_wr_4_IBUF (data_wr_4_IBUF)
     LUT6:I0->O            1   0.254   0.000  I2C/Mmux_bit_cnt[2]_data_wr[7]_Mux_37_o_3 (I2C/Mmux_bit_cnt[2]_data_wr[7]_Mux_37_o_3)
     MUXF7:I1->O           1   0.175   0.790  I2C/Mmux_bit_cnt[2]_data_wr[7]_Mux_37_o_2_f7 (I2C/bit_cnt[2]_data_wr[7]_Mux_37_o)
     LUT6:I4->O            1   0.250   0.682  I2C/Mmux_state[2]_sda_int_Mux_51_o22_SW0 (N74)
     LUT6:I5->O            1   0.254   0.682  I2C/Mmux_state[2]_sda_int_Mux_51_o22 (I2C/Mmux_state[2]_sda_int_Mux_51_o21)
     LUT6:I5->O            1   0.254   0.000  I2C/sda_int_rstpot (I2C/sda_int_rstpot)
     FD:D                      0.074          I2C/sda_int
    ----------------------------------------
    Total                      5.924ns (2.589ns logic, 3.335ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 18 / 12
-------------------------------------------------------------------------
Offset:              5.984ns (Levels of Logic = 2)
  Source:            I2C/state_FSM_FFd2 (FF)
  Destination:       sda (PAD)
  Source Clock:      clk rising

  Data Path: I2C/state_FSM_FFd2 to sda
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.525   1.612  I2C/state_FSM_FFd2 (I2C/state_FSM_FFd2)
     LUT6:I1->O            1   0.254   0.681  I2C/Mmux_sda_ena_n11 (I2C/sda_ena_n)
     IOBUF:T->IO               2.912          sda_IOBUF (sda)
    ----------------------------------------
    Total                      5.984ns (3.691ns logic, 2.293ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.492|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.91 secs
 
--> 

Total memory usage is 4502436 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    2 (   0 filtered)

