INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_t_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_t_ff_rst'
