#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Apr  6 21:17:58 2022
# Process ID: 10176
# Current directory: C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10020 C:\Users\hasan\Desktop\CS224Labs\Lab04Project\Lab04\Lab04.xpr
# Log file: C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/vivado.log
# Journal file: C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/hasan/Desktop/Vivado/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 1013.641 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPSLite_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPSLite_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sim_1/new/MIPSLite_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPSLite_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
"xelab -wto 16680680f6b34f56ad9c0c7345bbee22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPSLite_sim_behav xil_defaultlib.MIPSLite_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/hasan/Desktop/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 16680680f6b34f56ad9c0c7345bbee22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPSLite_sim_behav xil_defaultlib.MIPSLite_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'memwrite' might have multiple concurrent drivers [C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sim_1/new/MIPSLite_sim.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 6. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 82. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 102. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 123. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 147. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 166. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 274. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 255. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 261. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 255. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 286. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 286. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 214. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 286. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 286. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 267. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 286. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 235. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 255. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 286. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 286. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 286. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 43. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 22. Module dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 6. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 82. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 102. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 123. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 147. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 166. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 274. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 255. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 261. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 255. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 286. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 286. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 214. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 286. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 286. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 267. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 286. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 235. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 255. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 286. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 286. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 286. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 43. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 22. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.MIPSLite_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPSLite_sim_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim/xsim.dir/MIPSLite_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim/xsim.dir/MIPSLite_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr  7 00:36:11 2022. For additional details about this file, please refer to the WebTalk help file at C:/Users/hasan/Desktop/Vivado/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Apr  7 00:36:11 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1013.641 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPSLite_sim_behav -key {Behavioral:sim_1:Functional:MIPSLite_sim} -tclbatch {MIPSLite_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MIPSLite_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1013.641 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPSLite_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1013.641 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1013.641 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPSLite_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPSLite_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sim_1/new/MIPSLite_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPSLite_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
"xelab -wto 16680680f6b34f56ad9c0c7345bbee22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPSLite_sim_behav xil_defaultlib.MIPSLite_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/hasan/Desktop/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 16680680f6b34f56ad9c0c7345bbee22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPSLite_sim_behav xil_defaultlib.MIPSLite_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'memwrite' might have multiple concurrent drivers [C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sim_1/new/MIPSLite_sim.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 6. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 82. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 102. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 123. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 147. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 166. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 274. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 255. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 261. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 255. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 286. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 286. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 214. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 286. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 286. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 267. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 286. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 235. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 255. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 286. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 286. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 286. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 43. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 22. Module dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 6. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 82. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 102. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 123. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 147. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 166. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 274. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 255. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 261. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 255. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 286. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 286. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 214. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 286. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 286. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 267. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 286. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 235. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 255. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 286. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 286. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 286. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 43. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 22. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.MIPSLite_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPSLite_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1013.641 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPSLite_sim_behav -key {Behavioral:sim_1:Functional:MIPSLite_sim} -tclbatch {MIPSLite_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MIPSLite_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPSLite_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1013.641 ; gain = 0.000
save_wave_config {C:/Users/hasan/Desktop/MIPSLite_sim_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/hasan/Desktop/MIPSLite_sim_behav.wcfg
set_property xsim.view C:/Users/hasan/Desktop/MIPSLite_sim_behav.wcfg [get_filesets sim_1]
save_wave_config {C:/Users/hasan/Desktop/MIPSLite_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr  7 00:48:05 2022...
