#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu May 23 20:07:53 2024
# Process ID: 26328
# Current directory: C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.runs/synth_1
# Command line: vivado.exe -log controller.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source controller.tcl
# Log file: C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.runs/synth_1/controller.vds
# Journal file: C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.runs/synth_1\vivado.jou
# Running On: DESKTOP-PGGP91I, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 10, Host memory: 16866 MB
#-----------------------------------------------------------
source controller.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.srcs/utils_1/imports/synth_1/controller.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.srcs/utils_1/imports/synth_1/controller.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top controller -part xc7a50tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18980
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1331.086 ; gain = 440.461
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'pixel', assumed default net type 'wire' [C:/Users/catal/Desktop/New folder/VL504-project-main/src/vga_over_uart_controller.v:78]
INFO: [Synth 8-11241] undeclared symbol 'pixel_data_grayscale', assumed default net type 'wire' [C:/Users/catal/Desktop/New folder/VL504-project-main/src/vga_over_uart_controller.v:107]
INFO: [Synth 8-11241] undeclared symbol 'pixel_data_invert', assumed default net type 'wire' [C:/Users/catal/Desktop/New folder/VL504-project-main/src/vga_over_uart_controller.v:113]
WARNING: [Synth 8-8895] 'pixel_data_grayscale' is already implicitly declared on line 107 [C:/Users/catal/Desktop/New folder/VL504-project-main/src/vga_over_uart_controller.v:116]
WARNING: [Synth 8-8895] 'pixel_data_invert' is already implicitly declared on line 113 [C:/Users/catal/Desktop/New folder/VL504-project-main/src/vga_over_uart_controller.v:117]
WARNING: [Synth 8-8895] 'pixel' is already implicitly declared on line 78 [C:/Users/catal/Desktop/New folder/VL504-project-main/src/vga_over_uart_controller.v:118]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/catal/Desktop/New folder/VL504-project-main/src/vga_over_uart_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.runs/synth_1/.Xil/Vivado-26328-DESKTOP-PGGP91I/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.runs/synth_1/.Xil/Vivado-26328-DESKTOP-PGGP91I/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.runs/synth_1/.Xil/Vivado-26328-DESKTOP-PGGP91I/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.runs/synth_1/.Xil/Vivado-26328-DESKTOP-PGGP91I/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vga_top' [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.srcs/sources_1/new/vga_top.v:4]
INFO: [Synth 8-6157] synthesizing module 'vga_driver' [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.srcs/sources_1/new/vga_driver.v:4]
INFO: [Synth 8-6155] done synthesizing module 'vga_driver' (0#1) [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.srcs/sources_1/new/vga_driver.v:4]
INFO: [Synth 8-6155] done synthesizing module 'vga_top' (0#1) [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.srcs/sources_1/new/vga_top.v:4]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/catal/Desktop/New folder/VL504-project-main/src/uart/uart_rx.v:83]
	Parameter FRAME_BITS bound to: 8 - type: integer 
	Parameter PARITY_BIT bound to: 2 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter OVERSAMPLE_FACTOR bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [C:/Users/catal/Desktop/New folder/VL504-project-main/src/uart/uart_rx.v:83]
INFO: [Synth 8-6157] synthesizing module 'gray_scale' [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.srcs/sources_1/new/gray_scale.v:3]
INFO: [Synth 8-6155] done synthesizing module 'gray_scale' (0#1) [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.srcs/sources_1/new/gray_scale.v:3]
INFO: [Synth 8-6157] synthesizing module 'invert_colors' [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.srcs/sources_1/new/invert_colors.v:3]
INFO: [Synth 8-6155] done synthesizing module 'invert_colors' (0#1) [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.srcs/sources_1/new/invert_colors.v:3]
INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [C:/Users/catal/Desktop/New folder/VL504-project-main/src/vga_over_uart_controller.v:3]
WARNING: [Synth 8-6014] Unused sequential element average_reg was removed.  [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.srcs/sources_1/new/gray_scale.v:12]
WARNING: [Synth 8-7129] Port pixel_data[7] in module gray_scale is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[11] in module vga_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1444.395 ; gain = 553.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1444.395 ; gain = 553.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1444.395 ; gain = 553.770
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1444.395 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clock_synthesis'
Finished Parsing XDC File [c:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clock_synthesis'
Parsing XDC File [c:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.gen/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'data_buffer'
Finished Parsing XDC File [c:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.gen/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'data_buffer'
Parsing XDC File [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'UART_TXD'. [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.srcs/constrs_1/new/constraints.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'o_top_cam_done'. [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.srcs/constrs_1/new/constraints.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'i_top_rst'. [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.srcs/constrs_1/new/constraints.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'i_top_cam_start'. [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.srcs/constrs_1/new/constraints.xdc:82]
Finished Parsing XDC File [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.srcs/constrs_1/new/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.srcs/constrs_1/new/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/controller_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/controller_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/controller_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1549.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1549.699 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'data_buffer' at clock pin 'clkb' is different from the actual clock period '9.259', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1550.020 ; gain = 659.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1550.020 ; gain = 659.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clock_synthesis. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for data_buffer. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1550.020 ; gain = 659.395
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
            DETECT_START |                               01 |                               01
                 STARTED |                               10 |                               10
              CONVERSION |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1550.020 ; gain = 659.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 4     
	   3 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 2     
	   4 Input    9 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'pixel_reg' and it is trimmed from '12' to '11' bits. [C:/Users/catal/Desktop/New folder/VL504-project-main/src/vga_over_uart_controller.v:78]
WARNING: [Synth 8-3936] Found unconnected internal register 'grayscale_inst/data_out_reg' and it is trimmed from '12' to '11' bits. [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.srcs/sources_1/new/gray_scale.v:14]
WARNING: [Synth 8-3936] Found unconnected internal register 'invert_inst/data_out_reg' and it is trimmed from '12' to '11' bits. [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.srcs/sources_1/new/invert_colors.v:11]
WARNING: [Synth 8-3917] design controller has port GREEN_out[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1550.020 ; gain = 659.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1550.020 ; gain = 659.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1550.020 ; gain = 659.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1550.020 ; gain = 659.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1550.020 ; gain = 659.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1550.020 ; gain = 659.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1550.020 ; gain = 659.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1550.020 ; gain = 659.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1550.020 ; gain = 659.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1550.020 ; gain = 659.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |clk_wiz     |     1|
|3     |BUFG        |     1|
|4     |CARRY4      |    15|
|5     |LUT1        |    16|
|6     |LUT2        |    20|
|7     |LUT3        |    21|
|8     |LUT4        |    40|
|9     |LUT5        |    63|
|10    |LUT6        |    51|
|11    |FDRE        |   136|
|12    |IBUF        |     3|
|13    |OBUF        |    15|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1550.020 ; gain = 659.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1550.020 ; gain = 553.770
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1550.020 ; gain = 659.395
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1550.020 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1550.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e2630206
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1550.020 ; gain = 1052.816
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1550.020 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/vga_over_uart/vga_over_uart.runs/synth_1/controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file controller_utilization_synth.rpt -pb controller_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 23 20:08:22 2024...
