# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../src" \
"../../../../../src/ip/feature_out_mem_gen/sim/feature_out_mem_gen.v" \
"../../../../../src/ip/feature_in_mem_gen/sim/feature_in_mem_gen.v" \
"../../../../../src/line_buffer.v" \
"../../../../../src/featrue_mem_ctr.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
