%PDF-1.2 %‚„œ”
 12 0 obj<</Length 13 0 R>>stream
BT306 709.5  TD0 0 0 rg /F0 12  Tf0  Tc 0  Tw ( ) Tj0 -13.5  TD ( ) Tj-135 -15.75  TD /F0 14.25  Tf-0.1506  Tc 0.0381  Tw (Teaching IP Core Development: An Example) Tj270 0  TD 0  Tc 0.1875  Tw ( ) Tj-351 -12.75  TD /F1 9.75  Tf-0.1875  Tw ( ) Tj132.75 -12  TD /F2 11.25  Tf-0.0831  Tc 0.0206  Tw (Aleksandar Milenkovic, David Fatzer) Tj166.5 0  TD 0  Tc 0.1875  Tw ( ) Tj-258 -12  TD /F1 11.25  Tf-0.1756  Tc 0.3631  Tw (Electrical and Computer Engineering, The University of Alabama in Huntsville) Tj349.5 0  TD 0  Tc 0.1875  Tw ( ) Tj-333 -12.75  TD -0.1237  Tc 0  Tw (E) Tj6.75 0  TD 0.0038  Tc (-) Tj3.75 0  TD -0.276  Tc -0.2865  Tw (mail: ) Tj24.75 0  TD 0 0 1 rg -0.0768  Tc 0  Tw (milenka@ece.uah.edu) TjET183 628.5 98.25 0.75 re fBT281.25 630.75  TD0 0 0 rg -0.288  Tc 0.1005  Tw (, URL: ) Tj33 0  TD 0 0 1 rg -0.1332  Tc 0  Tw (http://www.ece.uah.edu/~milenka) TjET314.25 628.5 149.25 0.75 re fBT463.5 630.75  TD0 0 0 rg 0  Tc 0.1875  Tw ( ) Tj-157.5 -12.75  TD /F1 9.75  Tf-0.1875  Tw ( ) Tj-204 -12  TD ( ) Tj52.5 -12.75  TD /F0 12  Tf0.0435  Tc 0  Tw (Abstract) Tj44.25 0  TD 0  Tc ( ) Tj-127.5 -12  TD /F1 9.75  Tf-0.1875  Tw ( ) Tj0 -12  TD /F2 9.75  Tf0.1405  Tc 1.6006  Tw (The increasing gap between design productivity and ) Tj-12 -11.25  TD 0.1303  Tc 1.9322  Tw (chip complexity, and emerging systems) Tj165 0  TD -0.2467  Tc 0  Tw (-) Tj3 0  TD 0.375  Tc (on) Tj10.5 0  TD -0.2467  Tc (-) Tj3 0  TD 0.375  Tc (a) Tj5.25 0  TD -0.2467  Tc (-) Tj3 0  TD 0.1071  Tc 0.8304  Tw (chip \(SoC\) ) Tj-189.75 -11.25  TD 0.1207  Tc 1.6918  Tw (have led to the wide utilization of reusable intellectual ) Tj0 -12  TD 0.1621  Tc 4.9004  Tw (property \(IP\) cores.) Tj90.75 0  TD 0.1248  Tc 4.9377  Tw ( Educators\222 responsibility is to) Tj0  Tc -0.1875  Tw ( ) Tj-90.75 -11.25  TD 0.0765  Tc 6.361  Tw (provide future generations of SoC architects with) Tj0  Tc -0.1875  Tw ( ) Tj0 -11.25  TD 0.0973  Tc 0.9652  Tw (knowledge necessary for successful design and use of IP ) Tj0 -12  TD 0.0746  Tc 1.7379  Tw (cores, and to offer them a system perspective including ) Tj0 -11.25  TD 0.148  Tc 0.2478  Tw (both hardware and software. One way to accomplish this ) TjT* 0.9408  Tc 2.6217  Tw (goal i) Tj27.75 0  TD 0.1262  Tc 3.4363  Tw (s through projects focused on soft CPU cores) Tj0  Tc -0.1875  Tw ( ) Tj-27.75 -12  TD 0.0971  Tc 0.8404  Tw (development. In this paper, we show the design flow and ) Tj0 -11.25  TD 0.1238  Tc 1.3933  Tw (give the details of one such project aimed to develop a ) TjT* 0.0795  Tc 0.3758  Tw (Microchip\222s PIC18 microcontroller core and implement it ) Tj0 -12  TD 0.1673  Tc -0.3548  Tw (on an FPGA) Tj50.25 0  TD /F1 9.75  Tf-0.1875  Tc 0  Tw (.) Tj2.25 0  TD 0  Tc -0.1875  Tw ( ) Tj-52.5 -11.25  TD ( ) Tj0 -12.75  TD /F0 12  Tf0  Tw (1.) Tj9 0  TD ( ) Tj3 0  TD 0.055  Tc (Introduction) Tj64.5 0  TD 0  Tc ( ) Tj-64.5 -18.75  TD /F1 9.75  Tf0.0864  Tc 0.4761  Tw (The traditional i) Tj64.5 0  TD 0.0878  Tc 0.3497  Tw (ntegrated circuits design flow based on ) Tj-76.5 -11.25  TD 0.0856  Tc 2.1436  Tw (the schematic capture has been replaced by the design ) Tj0 -11.25  TD 0.1036  Tc 3.3339  Tw (flow based on hardware description languages \(HDL\)) Tj0  Tc -0.1875  Tw ( ) Tj0 -12  TD 0.0629  Tc 1.0996  Tw (such as VHDL, Verilog, or SystemC, and tools for logic ) Tj0 -11.25  TD 0.1007  Tc 1.2118  Tw (synthesis. The HDL) Tj82.5 0  TD -0.2467  Tc 0  Tw (-) Tj3 0  TD 0.1339  Tc 0.9911  Tw (based design flow offers portability,) Tj149.25 0  TD 0  Tc -0.1875  Tw ( ) Tj-234.75 -11.25  TD 0.1173  Tc 7.9452  Tw (reduction of the design cycle, independence of) Tj0  Tc -0.9375  Tw ( ) Tj0 -12  TD 0.0842  Tc 10.2283  Tw (technology, and automatic synthesis and logic) Tj0  Tc -0.9375  Tw ( ) Tj0 -11.25  TD 0.093  Tc 0.0945  Tw (optimization. In spite of its great benefits, this design flow ) TjT* 0.1772  Tc 6.1978  Tw (cannot successfully bridge the ever) Tj167.25 0  TD -0.2467  Tc 0  Tw (-) Tj3 0  TD 0.1037  Tc 6.4588  Tw (increasing gap) Tj0  Tc -0.1875  Tw ( ) Tj-170.25 -12  TD 0.0799  Tc 10.2326  Tw (between available chip complexity and design) Tj0  Tc -0.1875  Tw ( ) Tj0 -11.25  TD -0.0822  Tc 0  Tw (pro) Tj13.5 0  TD 0.1477  Tc 0.4148  Tw (ductivity ) Tj39.75 0  TD -0.2467  Tc 0  Tw (-) Tj3 0  TD 0.0941  Tc 0.8851  Tw ( since 1980, the number of transistors on a ) Tj-56.25 -11.25  TD 0.0893  Tc 3.4732  Tw (chip increases 58% a year, while design productivity) Tj0  Tc -0.1875  Tw ( ) Tj0 -12  TD 0.1396  Tc -0.3271  Tw (increases merely 21% a year ) Tj116.25 0  TD -0.0395  Tc 0  Tw ([1]) Tj12 0  TD -0.1875  Tc (. ) Tj4.5 0  TD 0  Tc -0.1875  Tw ( ) Tj-120.75 -11.25  TD 0.171  Tc 1.5165  Tw (According to the SIA Technology Roadmap, by the ) Tj-12 -11.25  TD 0.1048  Tc 4.6363  Tw (end of this decade the semiconductor industry wil) Tj232.5 0  TD -0.4605  Tc 0.273  Tw (l ) Tj-232.5 -12  TD 0.1321  Tc 0.3232  Tw (manufacture chips with four billion transistors, thousands ) Tj0 -11.25  TD 0.0502  Tc 1.0578  Tw (of pins, and clock speeds of 10GHz. In order to increase ) TjT* 0.0996  Tc 4.1057  Tw (design productivity, a new design flow has recently) Tj0  Tc -0.1875  Tw ( ) Tj0 -12  TD 0.151  Tc 0.8401  Tw (emerged, based on the reuse of portable ) Tj171 0  TD 0.0715  Tc 0.491  Tw (IP cores. ) Tj39.75 0  TD -0.0831  Tc 0.2706  Tw (An IP ) Tj-210.75 -11.25  TD 0.1098  Tc 1.2027  Tw (core is a block of logic or da) Tj123 0  TD 0.1331  Tc 0.8579  Tw (ta that is used in making a ) Tj-123 -11.25  TD 0.1633  Tc 0.3992  Tw (field programmable gate array \(FPGA\) or an application) Tj231.75 0  TD -0.2467  Tc 0  Tw (-) Tj-231.75 -12  TD 0.0901  Tc -0.0901  Tw (specific integrated circuit \(ASIC\). ) Tj138 0  TD 0  Tc -0.1875  Tw ( ) Tj-126 -11.25  TD 0.115  Tc 1.6662  Tw (The future generations of designers must know both ) Tj-12 -11.25  TD 0.0791  Tc 0.347  Tw (how to design an IP core, and how to build a system) Tj210.75 0  TD -0.2467  Tc 0  Tw (-) Tj3 0  TD 0.375  Tc (on) Tj10.5 0  TD -0.2467  Tc (-) Tj3 0  TD 0.171  Tc (a) Tj4.5 0  TD -0.2467  Tc (-) Tj-231.75 -12  TD 0.091  Tc 1.409  Tw (chip using IP core libraries) Tj114 0  TD 0.131  Tc 1.0744  Tw (. In this paper we describe a ) Tj-114 -11.25  TD 0.0963  Tc 0  Tw (project) Tj27.75 0  TD -0.2467  Tc (-) Tj3 0  TD 0.1419  Tc 3.4206  Tw (based approach in teaching senior students of) Tj0  Tc -0.9375  Tw ( ) Tj-30.75 -11.25  TD 0.1073  Tc 2.0623  Tw (Electrical and Computer Engineering how to develop a) Tj0  Tc -0.9375  Tw ( ) Tj0 -12  TD 0.0847  Tc 0.4096  Tw (soft IP core, and implement it on an FPGA. The proposed ) Tj258 516.75  TD 0.097  Tc 2.153  Tw (approach can be incorporated into senior level courses ) Tj0 -11.25  TD 0.1834  Tc 0  Tw (teaching) Tj34.5 0  TD 0.0736  Tc 0.2389  Tw ( hardware description languages, advanced digital ) Tj-34.5 -12  TD 0.0887  Tc 3.7238  Tw (design, rapid prototyping, or VLSI. The prerequisites) Tj0  Tc -0.1875  Tw ( ) Tj0 -11.25  TD 0.072  Tc 3.3655  Tw (include basic digital design and computer architecture) Tj0  Tc -0.9375  Tw ( ) TjT* 0.1653  Tc -0.3528  Tw (courses. ) Tj35.25 0  TD 0  Tc -0.1875  Tw ( ) Tj-23.25 -12  TD 0.0824  Tc 3.1801  Tw (In the choice of an IP core suitable for a student) Tj0  Tc -0.1875  Tw ( ) Tj-12 -11.25  TD 0.0578  Tc 1.1047  Tw (project, we used the following ratio) Tj147 0  TD -0.001  Tc 1.501  Tw (nale. Having in mind ) Tj-147 -11.25  TD 0.1518  Tc 3.4107  Tw (that future designers will design systems rather than) Tj0  Tc -0.1875  Tw ( ) Tj0 -12  TD 0.1223  Tc 1.6188  Tw (components, most project specifications ask students to ) Tj0 -11.25  TD 0.106  Tc 4.2065  Tw (design a CPU or its derivative. Students develop a) Tj0  Tc -0.9375  Tw ( ) TjT* 0.0334  Tc 1.3624  Tw (synthesizable VHDL or Verilog model of the CPU, fully ) Tj0 -12  TD 0.036  Tc 5.4015  Tw (verify it, implement) Tj89.25 0  TD 0.0528  Tc 5.0097  Tw ( that model on an FPGA, and) Tj0  Tc -0.1875  Tw ( ) Tj-89.25 -11.25  TD 0.071  Tc 5.6165  Tw (demonstrate its functioning. Project task should be) Tj0  Tc -0.9375  Tw ( ) Tj0 -11.25  TD 0.094  Tc 0.9457  Tw (manageable in size so that a small group of students can ) Tj0 -12  TD 0.1022  Tc 1.2103  Tw (successfully complete it during the course \(roughly 100) Tj231.75 0  TD -0.2467  Tc 0  Tw (-) Tj-231.75 -11.25  TD 0.1241  Tc -0.3116  Tw (200K gates\). ) Tj53.25 0  TD 0  Tc -0.1875  Tw ( ) Tj-41.25 -11.25  TD 0.1876  Tc -0.3751  Tw (Expected benefits of this approach are the follow) Tj196.5 0  TD 0.1634  Tc 0.0241  Tw (ing. In ) Tj-208.5 -11.25  TD 0.0895  Tc 4.3302  Tw (addition to the skills in VHDL structural modeling,) Tj0  Tc -0.1875  Tw ( ) Tj0 -12  TD 0.1611  Tc -0.3486  Tw (verification, and synthesis, students also get the real) Tj208.5 0  TD -0.2467  Tc 0  Tw (-) Tj3 0  TD 0.1007  Tc 0.4618  Tw (world ) Tj-211.5 -11.25  TD 0.0988  Tc 1.7137  Tw (experience working with state) Tj125.25 0  TD -0.2467  Tc 0  Tw (-) Tj3 0  TD 0.4391  Tc (of) Tj8.25 0  TD -0.2467  Tc (-) Tj3 0  TD 0.2785  Tc (the) Tj12.75 0  TD -0.2467  Tc (-) Tj3 0  TD 0.145  Tc 0.605  Tw (art CPUs that have ) Tj-155.25 -11.25  TD 0.0909  Tc 3.7216  Tw (available C compiler or assembler. Proposed projects) Tj0  Tc -0.1875  Tw ( ) Tj0 -12  TD 0.1733  Tc 3.1392  Tw (include both software and) Tj114.75 0  TD 0.0951  Tc 3.4674  Tw ( hardware components, and) Tj0  Tc -0.1875  Tw ( ) Tj-114.75 -11.25  TD 0.1364  Tc 2.3011  Tw (offer students a unique opportunity to understand and ) Tj0 -11.25  TD 0.0666  Tc 9.4959  Tw (explore various design tradeoffs in complexity,) Tj0  Tc -0.1875  Tw ( ) Tj0 -12  TD 0.1435  Tc 2.294  Tw (performance, and power. The developed soft IP cores ) Tj0 -11.25  TD 0.0566  Tc 1.8559  Tw (form a publicly available library, which can be used in ) TjT* 0.177  Tc -0.3645  Tw (design of more compl) Tj87 0  TD 0.1662  Tc -0.2465  Tw (ex systems or in research. Also, they ) Tj-87 -12  TD 0.1411  Tc 1.6714  Tw (can be used for demonstration purposes in junior level ) Tj0 -11.25  TD 0.085  Tc 1.8108  Tw (courses. Last but not least, all projects require efficient ) TjT* 0.1469  Tc 0  Tw (teamwork.) Tj42 0  TD 0  Tc -0.1875  Tw ( ) Tj-30 -12  TD 0.1006  Tc 0.1807  Tw (The proposed approach is illustrated using a successful ) Tj-12 -11.25  TD 0.1399  Tc -0.1774  Tw (project aimed to implement a Microchi) Tj156 0  TD 0.2143  Tc -0.4018  Tw (p\222s high) Tj33 0  TD -0.2467  Tc 0  Tw (-) Tj3 0  TD 0.1875  Tc -0.375  Tw (end PIC18 ) Tj-192 -11.25  TD 0.0679  Tc 0.4946  Tw (microcontroller [2]. ) Tj81 0  TD 0  Tc -0.1875  Tw ( ) Tj-69 -12  TD ( ) Tj-12 -12.75  TD /F0 12  Tf0  Tw (2.) Tj9 0  TD ( ) Tj3 0  TD -0.074  Tc 0.074  Tw (Soft IP Core Development) Tj133.5 0  TD 0  Tc 0  Tw ( ) Tj-133.5 -18.75  TD /F1 9.75  Tf0.1319  Tc 1.502  Tw (The project design flow encompasses both hardware ) Tj-12 -11.25  TD 0.1416  Tc 0.4209  Tw (and software tracks, as illustrated in ) Tj150.75 0  TD 0.1321  Tc -0.3196  Tw (Figure ) Tj30 0  TD 0.375  Tc 0  Tw (1) Tj4.5 0  TD 0.1426  Tc 0.4199  Tw (. In the first ) Tj-185.25 -11.25  TD 0.1147  Tc 3.1978  Tw (step called instruction set analysis, students study) Tj217.5 0  TD -0.2215  Tc 3.784  Tw ( the) Tj0  Tc -0.9375  Tw ( ) Tj-217.5 -12  TD 0.0713  Tc 0.585  Tw (Reference Manual of PIC18 microcontrollers [3], in order ) Tj0 -11.25  TD 0.039  Tc 2.7735  Tw (to become familiar with the instruction set, formats of) Tj0  Tc -0.9375  Tw ( ) TjT* 0.1333  Tc 3.4292  Tw (instructions, and PIC18 architecture and organization.) Tj0  Tc -0.1875  Tw ( ) Tj0 -12  TD 0.0982  Tc 0.2976  Tw (This step provides knowledge necessary both for the CPU ) Tj0 -11.25  TD 0.1583  Tc -0.3458  Tw (design and test programs de) Tj111.75 0  TD 0.0648  Tc -0.2523  Tw (velopment. ) Tj46.5 0  TD 0  Tc -0.1875  Tw ( ) Tj-146.25 -11.25  TD 0.0993  Tc 1.0087  Tw (The next step is to come up with the register transfer ) Tj-12 -12  TD 0.1427  Tc 1.4198  Tw (level \(RTL\) design using standard logic blocks such as ) TjETendstreamendobj13 0 obj12162endobj4 0 obj<</Type /Page/Parent 5 0 R/Resources <</Font <</F0 6 0 R /F1 8 0 R /F2 10 0 R >>/ProcSet 2 0 R>>/Contents 12 0 R>>endobj15 0 obj<</Length 16 0 R>>stream
BT59.25 711  TD0 0 0 rg /F1 9.75  Tf0.0643  Tc 1.6232  Tw (registers, ALUs, adders, subtractors, multipliers, register ) Tj0 -11.25  TD 0.1155  Tc 1.2907  Tw (files, etc. The PIC18 employs Harvard architecture with ) Tj0 -12  TD 0.1324  Tc 4.9301  Tw (separate ) Tj4.875  Tc 0  Tw (8) Tj45 0  TD -0.2467  Tc (-) Tj3 0  TD 0.1732  Tc 4.8892  Tw (bit dat) Tj30.75 0  TD -0.068  Tc 5.1305  Tw (a and 16) Tj42.75 0  TD -0.2467  Tc 0  Tw (-) Tj3 0  TD 0.0687  Tc 4.9938  Tw (bit program spaces. The) Tj0  Tc -0.9375  Tw ( ) Tj-124.5 -11.25  TD 0.1763  Tc 1.1362  Tw (program space permits access of up to 2Mbytes of non) Tj232.5 0  TD -0.2467  Tc 0  Tw (-) Tj-232.5 -11.25  TD 0.0933  Tc 0.3858  Tw (volatile memory for instruction and constant data storage.  ) Tj0 -12  TD 0.1211  Tc 0.2914  Tw (The data address space includes up to 4Kbytes \(16 banks, ) Tj0 -11.25  TD 0.1417  Tc 2.9922  Tw (each 256 bytes\). An accumulator provides temporary ) TjT* 0.8734  Tc 0  Tw (st) Tj7.5 0  TD 0.0997  Tc 0.9315  Tw (orage for multiple instruction operations, and serves as ) Tj-7.5 -12  TD 0.1414  Tc 3.6086  Tw (the second operand for multi) Tj129.75 0  TD -0.2467  Tc 0  Tw (-) Tj3 0  TD 0.1364  Tc 3.8011  Tw (operand instructions. A) Tj0  Tc -0.1875  Tw ( ) Tj-132.75 -11.25  TD 0.1255  Tc 0  Tw (sixteen) Tj28.5 0  TD -0.2467  Tc (-) Tj3 0  TD 0.0845  Tc 3.478  Tw (bit instruction latch permits current instruction) Tj0  Tc -0.1875  Tw ( ) Tj-31.5 -11.25  TD 0.1307  Tc -0.2349  Tw (decoding and execution in tandem with the next sequential ) Tj0 -12  TD 0.1456  Tc 0.7919  Tw (instruction fetch cycle, thus ) Tj118.5 0  TD 0.0589  Tc 1.2536  Tw (providing two) Tj57.75 0  TD -0.2467  Tc 0  Tw (-) Tj3 0  TD 0.0807  Tc 0.1068  Tw (stage pipeline ) Tj-179.25 -11.25  TD 0.1098  Tc 0.5465  Tw (organization. In order to conserve silicon area, Microchip ) Tj0 -11.25  TD 0.085  Tc 0.3525  Tw (chose to implement a single internal 8) Tj153 0  TD -0.2467  Tc 0  Tw (-) Tj3 0  TD 0.0567  Tc 0.3183  Tw (bit databus for both ) Tj-156 -12  TD 0.1949  Tc 2.6176  Tw (read and write operations resulting in a 4) Tj183 0  TD -0.2467  Tc 0  Tw (-) Tj3 0  TD 0.1809  Tc 1.1316  Tw (clock cycle ) Tj-186 -11.25  TD 0.1648  Tc 0.3977  Tw (instruction execution. Students have been guided to m) Tj221.25 0  TD -0.011  Tc -0.1765  Tw (ake ) Tj-221.25 -11.25  TD 0.1206  Tc 2.7991  Tw (the design simpler by incorporating separate read and) Tj0  Tc -0.1875  Tw ( ) Tj0 -12  TD 0.0851  Tc 2.8524  Tw (write busses. While this implementation requires more) Tj0  Tc -0.1875  Tw ( ) Tj0 -11.25  TD 0.1351  Tc 2.7711  Tw (silicon area, it permits single cycle operation of non) Tj231.75 0  TD -0.2467  Tc 0  Tw (-) Tj-231.75 -11.25  TD 0.0639  Tc 1.6236  Tw (branch instructions, making the design four times faster ) Tj0 -12  TD 0.1136  Tc 1.1989  Tw (than the conventional PIC18 oper) Tj138.75 0  TD 0.0732  Tc 0.9393  Tw (ating at the same clock ) Tj-138.75 -11.25  TD 0.048  Tc 1.0395  Tw (frequency. The third step in the hardware track is VHDL ) Tj0 -11.25  TD 0.041  Tc 2.9858  Tw (structural modeling. The VHDL hierarchy is shown in) Tj0  Tc -0.1875  Tw ( ) Tj0 -12  TD 0.0288  Tc 0.5337  Tw (Figure 2. ) Tj38.25 0  TD 0  Tc -0.1875  Tw ( ) Tj-26.25 -11.25  TD 0.1006  Tc 1.0619  Tw (In the software track, a set of testbenches is prepared ) Tj-12 -11.25  TD 0.1078  Tc 4.3547  Tw (using Microchip\222s MPLAB free assembler integrated) Tj0  Tc -0.1875  Tw ( ) Tj0 -12  TD 0.1974  Tc 0  Tw (develop) Tj32.25 0  TD 0.1511  Tc 2.2864  Tw (ment environment to verify each of 77 PIC18 ) Tj-32.25 -11.25  TD 0.0598  Tc 0.3527  Tw (instructions. A hex file for each test program is generated, ) Tj0 -11.25  TD 0.1809  Tc 7.1316  Tw (and a utility program) Tj105.75 0  TD /F2 9.75  Tf0.2693  Tc 7.0433  Tw ( hex2rom) Tj45 0  TD /F1 9.75  Tf0.0759  Tc 7.4241  Tw ( is used to fill) Tj0  Tc -0.1875  Tw ( ) Tj-150.75 -12  TD 0.0595  Tc 3.128  Tw (corresponding ROM VHDL module, linked with other) Tj0  Tc -0.9375  Tw ( ) Tj0 -11.25  TD 0.059  Tc 2.8473  Tw (modules to create a full system model. Verification is) Tj0  Tc -0.1875  Tw ( ) TjT* 0.375  Tc 0  Tw (d) Tj5.25 0  TD 0.1283  Tc -0.0658  Tw (one using ModelSim. ) Tj87.75 0  TD 0  Tc -0.1875  Tw ( ) Tj-81 -12  TD 0.0513  Tc 3.5112  Tw (After successful model verification, the Xilinx free) Tj0  Tc -0.1875  Tw ( ) Tj-12 -11.25  TD 0.1519  Tc 1.4939  Tw (WebPack tool is used to synthesize and implement the ) Tj0 -11.25  TD 0.1483  Tc 1.7642  Tw (design into the Spartan II 100K gate FPGA. The final ) Tj0 -12  TD 0.0467  Tc 0.4408  Tw (design occupies 78% of the 100K gate device. The critical ) Tj0 -11.25  TD 0.0164  Tc 2.7961  Tw (timing path of 54n) Tj81.75 0  TD 0.0415  Tc 2.921  Tw (s \(18.450MH\) is determined by the) Tj0  Tc -0.9375  Tw ( ) Tj-81.75 -11.25  TD 0.0806  Tc 2.9819  Tw (Multiplier module implemented as an array multiplier.) Tj0  Tc -0.1875  Tw ( ) Tj0 -12  TD 0.0526  Tc 5.01  Tw (Introducing a pipelined implementation of the array) Tj0  Tc -0.1875  Tw ( ) Tj0 -11.25  TD 0.0799  Tc 0.1826  Tw (multiplier results in shortening of the critical path to 44ns. ) TjT* 0.1769  Tc 1.7606  Tw (Program execution is demonstrated by synthesizing the) Tj234.75 0  TD 0  Tc -0.1875  Tw ( ) Tj-234.75 -12  TD 0.0764  Tc 4.8789  Tw (design on a Spartan II Development Kit interfaced) Tj0  Tc 0.5625  Tw ( ) Tj0 -11.25  TD 0.1472  Tc 0.2903  Tw (through the parallel ports to a 4) Tj128.25 0  TD -0.2467  Tc 0  Tw (-) Tj3 0  TD 0.0469  Tc 0.5156  Tw (line by 20) Tj40.5 0  TD -0.2467  Tc 0  Tw (-) Tj3 0  TD 0.0855  Tc 0.477  Tw (character LCD ) Tj-174.75 -11.25  TD 0.1321  Tc 0.9929  Tw (display. A simple assembly language program is written ) Tj0 -12  TD 0.1279  Tc -0.2083  Tw (to display \223Hello world\224 on the display \() Tj162.75 0  TD 0.1321  Tc -0.3196  Tw (Figure ) Tj28.5 0  TD 0.375  Tc 0  Tw (1) Tj5.25 0  TD -0.2171  Tc 0.0296  Tw (\). ) Tj7.5 0  TD 0  Tc -0.1875  Tw ( ) Tj-192 -11.25  TD ( ) Tj-12 -12.75  TD /F0 12  Tf0  Tw (3.) Tj9 0  TD ( ) Tj3 0  TD -0.1151  Tc (Conclusions) Tj62.25 0  TD 0  Tc ( ) Tj-62.25 -18.75  TD /F1 9.75  Tf0.1678  Tc 4.1448  Tw (The proposed project) Tj94.5 0  TD -0.2467  Tc 0  Tw (-) Tj3 0  TD 0.1213  Tc 4.1912  Tw (based approach encompasses) Tj0  Tc -0.1875  Tw ( ) Tj-109.5 -11.25  TD 0.0816  Tc 4.9809  Tw (whole engineering cycle, starting from specification,) Tj0  Tc -0.1875  Tw ( ) Tj0 -11.25  TD 0.0941  Tc 3.4684  Tw (through design, modeling, simulation and verification,) Tj0  Tc -0.1875  Tw ( ) Tj0 -12  TD 0.0697  Tc 8.1803  Tw (implementation, to performance measurement, and) Tj0  Tc -0.1875  Tw ( ) Tj0 -11.25  TD 0.1427  Tc -0.3302  Tw (closing the cycle with the design improvements in o) Tj208.5 0  TD 0.1195  Tc 0.068  Tw (rder to ) Tj-208.5 -11.25  TD 0.1359  Tc 0.4266  Tw (maximize performance at minimal cost. Students have an ) Tj0 -12  TD 0.1126  Tc 4.9499  Tw (opportunity to apply their theoretical knowledge of) Tj0  Tc -0.1875  Tw ( ) Tj258 618  TD 0.0948  Tc 6.4677  Tw (hardware description languages, digital design and) Tj0  Tc -0.1875  Tw ( ) Tj0 -11.25  TD 0.122  Tc 1.1905  Tw (computer architecture, and to gain real) Tj161.25 0  TD -0.2467  Tc 0  Tw (-) Tj3 0  TD 0.1184  Tc 0.4441  Tw (world experience ) Tj-164.25 -12  TD 0.0541  Tc 0.3834  Tw (in developing IP cores. The work ) Tj137.25 0  TD 0.023  Tc 0.2395  Tw (in small teams follows a ) Tj-137.25 -11.25  TD 0.111  Tc 0.3681  Tw (real industry pattern, with one student designated as team ) Tj0 -11.25  TD 0.1152  Tc 2.1616  Tw (leader, and instructor conducting design reviews every ) Tj0 -12  TD 0.0913  Tc 0.9212  Tw (week. We feel that such projects are essential to educate ) Tj0 -11.25  TD 0.1024  Tc -0.2899  Tw (future architects of complex systems) Tj147 0  TD -0.2467  Tc 0  Tw (-) Tj3 0  TD 0.375  Tc (on) Tj10.5 0  TD -0.2467  Tc (-) Tj3 0  TD 0.171  Tc (a) Tj4.5 0  TD -0.2467  Tc (-) Tj3 0  TD 0.2046  Tc (chip.) Tj19.5 0  TD 0  Tc -0.1875  Tw ( ) Tj1 1 1 rg 0.75 w 1 J 1 j 0 0 0 RG ET372.75 606.75 m 372.75 633 l 412.5 633 l 412.5 606.75 l 411 608.25 l 409.5 609 l 405 610.5 l 400.5 610.5 l 398.25 609.75 l 396.75 609 l 394.5 608.25 l 393 606.75 l 390.75 605.25 l 389.25 604.5 l 384.75 603 l 380.25 603 l 378 603.75 l 376.5 604.5 l 374.25 605.25 l 372.75 606.75 l h b*BT1.0064 0 0 1 384.75 627  Tm0 0 0 rg /F3 6.0377  Tf-0.2243  Tc 0  Tw (PIC18) Tj-5.9619 -6.75  TD -0.0307  Tc (Reference) Tj4.4714 -7.5  TD -0.0698  Tc (Manual) TjET393 606.75 m 393 593.25 l S 390.75 594 m 393 589.5 l 394.5 594 l 390.75 594 l h f*1 1 1 rg 406.5 589.5 m 376.5 589.5 l 375 588.75 l 372.75 584.25 l 372.75 567.75 l 373.5 567 l 375 564 l 376.5 563.25 l 378 563.25 l 379.5 562.5 l 406.5 562.5 l 407.25 563.25 l 408.75 563.25 l 410.25 564 l 411 565.5 l 412.5 567 l 412.5 585.75 l 411 587.25 l 410.25 588.75 l 408.75 589.5 l 407.25 589.5 l 406.5 589.5 l h b*BT1.0064 0 0 1 378 578.25  Tm0 0 0 rg 0.0422  Tc -0.2285  Tw ( Instruction) Tj-1.4905 -7.5  TD -0.0218  Tc -0.1653  Tw (Set Analysis) TjET393 562.5 m 393 549.75 l S 390.75 549.75 m 393 546 l 394.5 549.75 l 390.75 549.75 l h f*1 1 1 rg 406.5 546 m 378 546 l 375 544.5 l 374.25 543 l 373.5 542.25 l 372.75 540.75 l 372.75 524.25 l 374.25 521.25 l 375 520.5 l 378 519 l 407.25 519 l 410.25 520.5 l 412.5 522.75 l 412.5 542.25 l 411 543 l 410.25 544.5 l 408.75 545.25 l 407.25 546 l 406.5 546 l h b*BT1.0064 0 0 1 376.5 537.75  Tm0 0 0 rg -0.1082  Tc -0.08  Tw (CPU Design) Tj0.7452 -6.75  TD -0.0967  Tc -0.0913  Tw (\(Datapath +) Tj4.4714 -7.5  TD 0.0176  Tc 0  Tw (Control\)) TjET393 519 m 393 502.5 l S 390.75 502.5 m 393 498.75 l 394.5 502.5 l 390.75 502.5 l h f*1 1 1 rg 406.5 498.75 m 378 498.75 l 375 497.25 l 374.25 495.75 l 373.5 495 l 372.75 493.5 l 372.75 477 l 374.25 474 l 375 473.25 l 378 471.75 l 407.25 471.75 l 410.25 473.25 l 412.5 475.5 l 412.5 495 l 411 495.75 l 410.25 497.25 l 408.75 498 l 407.25 498.75 l 406.5 498.75 l h b*BT1.0064 0 0 1 384.75 490.5  Tm0 0 0 rg 0.0727  Tc (VHDL) Tj-5.2167 -7.5  TD 0.0246  Tc (Structural) Tj1.4905 -6.75  TD -0.173  Tc (Modeling) TjET393 471.75 m 393 453 l S 390.75 453.75 m 393 449.25 l 394.5 453.75 l 390.75 453.75 l h f*1 1 1 rg 406.5 449.25 m 376.5 449.25 l 375 448.5 l 373.5 445.5 l 372.75 444.75 l 372.75 427.5 l 373.5 426 l 374.25 425.25 l 375 423.75 l 376.5 423 l 378 423 l 379.5 422.25 l 406.5 422.25 l 407.25 423 l 408.75 423 l 410.25 423.75 l 411 425.25 l 412.5 426 l 412.5 445.5 l 411 447 l 410.25 448.5 l 408.75 449.25 l 407.25 449.25 l 406.5 449.25 l h b*BT1.0064 0 0 1 378 438  Tm0 0 0 rg -0.0661  Tc (Verification) Tj-0.7452 -7.5  TD -0.1042  Tc (\(ModelSim\)) Tj1 1 1 rg ET443.25 537.75 m 443.25 561 l 478.5 561 l 478.5 537.75 l 477 538.5 l 474.75 540 l 473.25 540.75 l 466.5 540.75 l 464.25 540 l 462.75 538.5 l 460.5 537.75 l 459 536.25 l 457.5 535.5 l 453 534 l 450.75 534 l 448.5 534.75 l 447 535.5 l 444.75 536.25 l 443.25 537.75 l h b*436.5 531 m 436.5 554.25 l 471.75 554.25 l 471.75 531 l 470.25 531.75 l 468 533.25 l 466.5 534 l 459.75 534 l 457.5 533.25 l 456 531.75 l 454.5 531 l 452.25 529.5 l 450.75 528.75 l 446.25 527.25 l 444 527.25 l 441.75 528 l 440.25 528.75 l 438 529.5 l 436.5 531 l h b*429.75 524.25 m 429.75 547.5 l 465 547.5 l 465 524.25 l 463.5 525 l 462 526.5 l 459.75 527.25 l 453 527.25 l 450.75 526.5 l 449.25 525 l 447.75 524.25 l 445.5 522.75 l 444 521.25 l 441.75 521.25 l 439.5 520.5 l 437.25 520.5 l 435 521.25 l 433.5 521.25 l 431.25 522.75 l 429.75 524.25 l h b*BT1.0064 0 0 1 434.25 539.25  Tm0 0 0 rg -0.139  Tc 0.691  Tw (ASM Test) Tj0 -7.5  TD -0.0104  Tc 0  Tw (Programs) TjET412.5 576 m 451.5 576 l 451.5 551.25 l S 453.75 552 m 451.5 547.5 l 449.25 552 l 453.75 552 l h f*450.75 525.75 m 450.75 512.25 l S 448.5 513 m 450.75 508.5 l 453 513 l 448.5 513 l h f*1 1 1 rg 465 508.5 m 436.5 508.5 l 433.5 507 l 432.75 506.25 l 431.25 503.25 l 431.25 498.75 l 432.75 495.75 l 433.5 495 l 436.5 493.5 l 466.5 493.5 l 468 494.25 l 468.75 495 l 470.25 495.75 l 471 497.25 l 471 498.75 l 471.75 500.25 l 471.75 501.75 l 471 503.25 l 471 504.75 l 470.25 506.25 l 468.75 507 l 468 507.75 l 466.5 508.5 l 465 508.5 l h b*BT1.0064 0 0 1 441 499.5  Tm0 0 0 rg -0.0688  Tc (MPLAB) TjET451.5 493.5 m 451.5 482.25 l S 449.25 482.25 m 451.5 478.5 l 453.75 482.25 l 449.25 482.25 l h f*1 1 1 rg 465 478.5 m 436.5 478.5 l 433.5 477 l 432.75 475.5 l 432 474.75 l 431.25 473.25 l 431.25 468 l 432 467.25 l 433.5 464.25 l 435 463.5 l 468 463.5 l 470.25 465.75 l 471 467.25 l 471 468 l 471.75 470.25 l 471.75 471.75 l 471 473.25 l 471 474.75 l 470.25 475.5 l 468.75 477 l 468 477.75 l 466.5 478.5 l 465 478.5 l h b*BT1.0064 0 0 1 438 468.75  Tm0 0 0 rg -0.0013  Tc (Hex2Rom) TjET451.5 463.5 m 451.5 456.75 l 401.25 456.75 l 401.25 453 l S 402.75 453.75 m 401.25 449.25 l 399 453.75 l 402.75 453.75 l h f*372.75 435.75 m 371.25 435.75 l S 370.5 435.75 m 369 435.75 l S 368.25 435.75 m 366.75 435.75 l S 366 435.75 m 364.5 435.75 l S 363 435.75 m 362.25 435.75 l S 362.25 435.75 m 362.25 436.5 l S 362.25 438 m 362.25 438.75 l S 362.25 440.25 m 362.25 441.75 l S 362.25 442.5 m 362.25 444 l S 362.25 444.75 m 362.25 446.25 l S 362.25 447 m 362.25 448.5 l S 362.25 449.25 m 362.25 450.75 l S 362.25 451.5 m 362.25 453 l S 362.25 453.75 m 362.25 455.25 l S 362.25 456.75 m 362.25 457.5 l S 362.25 459 m 362.25 460.5 l S 362.25 461.25 m 362.25 462.75 l S 362.25 463.5 m 362.25 465 l S 362.25 465.75 m 362.25 467.25 l S 362.25 468 m 362.25 469.5 l S 362.25 470.25 m 362.25 471.75 l S 362.25 472.5 m 362.25 474 l S 362.25 475.5 m 362.25 476.25 l S 362.25 477.75 m 362.25 479.25 l S 362.25 480 m 362.25 481.5 l S 362.25 482.25 m 362.25 483.75 l S 362.25 484.5 m 362.25 486 l S 362.25 486.75 m 362.25 488.25 l S 362.25 489 m 362.25 490.5 l S 362.25 491.25 m 362.25 492.75 l S 362.25 493.5 m 362.25 495 l S 362.25 496.5 m 362.25 498 l S 362.25 498.75 m 362.25 500.25 l S 362.25 501 m 362.25 502.5 l S 362.25 503.25 m 362.25 504.75 l S 362.25 505.5 m 362.25 507 l S 362.25 507.75 m 362.25 508.5 l S 362.25 508.5 m 363 508.5 l S 363.75 508.5 m 365.25 508.5 l S 366 508.5 m 367.5 508.5 l S 369 508.5 m 369.75 508.5 l S 371.25 508.5 m 372.75 508.5 l S 373.5 508.5 m 375 508.5 l S 375.75 508.5 m 377.25 508.5 l S 378 508.5 m 379.5 508.5 l S 380.25 508.5 m 381.75 508.5 l S 382.5 508.5 m 384 508.5 l S 384.75 508.5 m 386.25 508.5 l S 387 508.5 m 388.5 508.5 l S 388.5 510.75 m 393 508.5 l 388.5 507 l 388.5 510.75 l h f*BT1.0064 0 0 1 453 516.75  Tm0.0432  Tc (*.asm) Tj1.4905 -31.5  TD -0.0687  Tc (*.hex) Tj-23.8476 -36  TD 0.0779  Tc (rom.vhd) TjETq 366 373.5 54 30.75 re h W n 1 1 1 rg 412.5 404.25 m 372.75 404.25 l 371.25 403.5 l 369.75 403.5 l 368.25 402.75 l 367.5 401.25 l 366.75 400.5 l 366 399 l 366 378.75 l 367.5 375.75 l 368.25 375 l 371.25 373.5 l 414 373.5 l 417 375 l 417.75 375.75 l 419.25 378.75 l 419.25 399 l 418.5 400.5 l 417.75 401.25 l 417 402.75 l 415.5 403.5 l 414 403.5 l 412.5 404.25 l h b*Q BT1.0064 0 0 1 367.5 394.5  Tm-0.031  Tc -0.1562  Tw (FPGA Synthesis &) Tj4.4714 -7.5  TD 0.0326  Tc 0  Tw (Implementation) Tj-1.4905 -7.5  TD -0.0256  Tc -0.1615  Tw (\(Xilinx Webpack\)) TjET393 422.25 m 393 408 l S 390.75 408 m 393 404.25 l 394.5 408 l 390.75 408 l h f*BT479.25 373.5  TD/F1 9.75  Tf0  Tc -0.1875  Tw ( ) Tj-86.25 -12.75  TD /F0 9.75  Tf0.0214  Tc -0.2089  Tw (Figure ) Tj30 0  TD 0.375  Tc 0  Tw (1) Tj5.25 0  TD 0.0938  Tc 0.0937  Tw (. Design Flow.) Tj60 0  TD 0  Tc -0.1875  Tw ( ) Tj1 1 1 rg ET373.5 294 m 349.5 294 l 348.75 293.25 l 345.75 291.75 l 345 290.25 l 345 279 l 347.25 276.75 l 348.75 276 l 349.5 275.25 l 375 275.25 l 376.5 276 l 379.5 279 l 379.5 280.5 l 380.25 282 l 380.25 287.25 l 379.5 288.75 l 379.5 290.25 l 378.75 291.75 l 377.25 292.5 l 376.5 293.25 l 375 294 l 373.5 294 l h b*BT1.0047 0 0 1 354.75 286.5  Tm0 0 0 rg /F1 6.0181  Tf0.0584  Tc 0  Tw (PIC18) Tj-7.4647 -7.5  TD -0.0882  Tc 0.0759  Tw (Top Module) Tj1 1 1 rg ET420.75 351 m 399 351 l 396 349.5 l 393.75 347.25 l 393.75 339.75 l 396 337.5 l 399 336 l 421.5 336 l 424.5 337.5 l 426.75 339.75 l 426.75 341.25 l 427.5 342.75 l 427.5 344.25 l 426.75 345.75 l 426.75 347.25 l 425.25 348.75 l 424.5 349.5 l 423 350.25 l 421.5 351 l 420.75 351 l h b*BT1.0047 0 0 1 397.5 345.75  Tm0 0 0 rg 0.0045  Tc 0  Tw (Instruction) Tj0 -7.5  TD -0.0205  Tc 0.0088  Tw (Fetch Unit) Tj1 1 1 rg ET420.75 333 m 400.5 333 l 399 332.25 l 397.5 332.25 l 396 331.5 l 395.25 330 l 393.75 329.25 l 393.75 319.5 l 395.25 318.75 l 396 317.25 l 399 315.75 l 421.5 315.75 l 424.5 317.25 l 425.25 318.75 l 426.75 319.5 l 426.75 321 l 427.5 322.5 l 427.5 326.25 l 426.75 327.75 l 426.75 329.25 l 425.25 330 l 424.5 331.5 l 423 332.25 l 421.5 332.25 l 420.75 333 l h b*BT1.0047 0 0 1 397.5 326.25  Tm0 0 0 rg 0.0045  Tc 0  Tw (Instruction) Tj3.7324 -7.5  TD 0.1707  Tc (Decode) Tj1 1 1 rg ET420.75 312.75 m 400.5 312.75 l 399 312 l 397.5 312 l 396 311.25 l 395.25 309.75 l 393.75 309 l 393.75 296.25 l 397.5 292.5 l 423 292.5 l 426.75 296.25 l 426.75 297.75 l 427.5 299.25 l 427.5 306 l 426.75 307.5 l 426.75 309 l 425.25 309.75 l 424.5 311.25 l 423 312 l 421.5 312 l 420.75 312.75 l h b*BT1.0047 0 0 1 404.25 307.5  Tm0 0 0 rg -0.0411  Tc (Data) Tj-6.7183 -6.75  TD 0.0793  Tc (Processing) Tj7.4648 -7.5  TD -0.0621  Tc (Unit) Tj1 1 1 rg ET422.25 288.75 m 399 288.75 l 396 287.25 l 393.75 285 l 393.75 279 l 395.25 278.25 l 396 276.75 l 399 275.25 l 423.75 275.25 l 425.25 276 l 428.25 279 l 429 280.5 l 429 283.5 l 427.5 286.5 l 426 287.25 l 425.25 288 l 423.75 288.75 l 422.25 288.75 l h b*BT1.0047 0 0 1 396 280.5  Tm0 0 0 rg -0.0876  Tc 0.0753  Tw (Register File) Tj1 1 1 rg ET422.25 258.75 m 400.5 258.75 l 399 258 l 397.5 258 l 396 257.25 l 395.25 255.75 l 393.75 255 l 393.75 249 l 396 246.75 l 399 245.25 l 423.75 245.25 l 425.25 246 l 426 246.75 l 427.5 247.5 l 429 250.5 l 429 253.5 l 428.25 255 l 426 257.25 l 425.25 258 l 423.75 258 l 422.25 258.75 l h b*BT1.0047 0 0 1 404.25 253.5  Tm0 0 0 rg 0.1614  Tc 0  Tw (Reset) Tj-5.2253 -6.75  TD -0.0106  Tc (Controller) Tj1 1 1 rg ET476.25 352.5 m 443.25 352.5 l 441.75 351.75 l 441 350.25 l 441 349.5 l 440.25 348 l 441 347.25 l 441 345.75 l 441.75 345 l 443.25 344.25 l 444 343.5 l 477.75 343.5 l 478.5 344.25 l 480 345 l 480 345.75 l 480.75 347.25 l 480.75 349.5 l 480 350.25 l 480 351.75 l 478.5 352.5 l 476.25 352.5 l h b*BT1.0047 0 0 1 444.75 346.5  Tm0 0 0 rg 0.0095  Tc -0.0209  Tw (Return Stack) Tj1 1 1 rg ET477 341.25 m 444 341.25 l 442.5 340.5 l 441 339 l 441 338.25 l 440.25 336.75 l 441 336 l 441 334.5 l 442.5 333 l 478.5 333 l 480 333.75 l 480 334.5 l 480.75 336 l 480.75 338.25 l 480 339 l 480 339.75 l 478.5 340.5 l 477.75 341.25 l 477 341.25 l h b*BT1.0047 0 0 1 444.75 335.25  Tm0 0 0 rg 0.0837  Tc -0.0944  Tw (Table Pointer) TjETq 492 342.75 32.25 9.75 re h W n 1 1 1 rg 519 352.5 m 494.25 352.5 l 493.5 351.75 l 492.75 350.25 l 492 349.5 l 492 347.25 l 492.75 345.75 l 495 343.5 l 520.5 343.5 l 521.25 344.25 l 522.75 345 l 523.5 345.75 l 523.5 347.25 l 524.25 348 l 523.5 349.5 l 523.5 350.25 l 522.75 351.75 l 521.25 352.5 l 519 352.5 l h b*Q BT1.0047 0 0 1 494.25 346.5  Tm-0.151  Tc 0  Tw (BlockRAM) Tj1 1 1 rg ET469.5 312.75 m 445.5 312.75 l 444 312 l 443.25 312 l 441.75 311.25 l 441 309.75 l 441 309 l 440.25 307.5 l 441 306.75 l 441 305.25 l 441.75 304.5 l 443.25 303.75 l 444 303 l 471 303 l 471.75 303.75 l 473.25 304.5 l 474 305.25 l 474 309.75 l 473.25 311.25 l 471.75 312 l 471 312 l 469.5 312.75 l h b*BT1.0047 0 0 1 451.5 306  Tm0 0 0 rg 0.1071  Tc (ALU) Tj1 1 1 rg ET469.5 288.75 m 444 288.75 l 443.25 288 l 441.75 287.25 l 441 286.5 l 441 285 l 440.25 283.5 l 441 282.75 l 441 281.25 l 441.75 280.5 l 443.25 279.75 l 444 279 l 470.25 279 l 471.75 279.75 l 473.25 281.25 l 474 282.75 l 474 285 l 473.25 286.5 l 471.75 288 l 470.25 288.75 l 469.5 288.75 l h b*BT1.0047 0 0 1 445.5 282  Tm0 0 0 rg -0.052  Tc (Multiplier) Tj1 1 1 rg ET422.25 272.25 m 398.25 272.25 l 397.5 271.5 l 396 271.5 l 393.75 269.25 l 393.75 264.75 l 396 262.5 l 397.5 261.75 l 423 261.75 l 424.5 262.5 l 426.75 264.75 l 426.75 265.5 l 427.5 267 l 426.75 268.5 l 426.75 269.25 l 424.5 271.5 l 423 271.5 l 422.25 272.25 l h b*BT1.0047 0 0 1 403.5 265.5  Tm0 0 0 rg -0.0905  Tc (ROM) TjET380.25 285 m 393 340.5 l S 390.75 339.75 m 393.75 343.5 l 394.5 339 l 390.75 339.75 l h f*380.25 285 m 392.25 321 l S 390 321 m 393.75 324 l 393.75 319.5 l 390 321 l h f*380.25 285 m 391.5 299.25 l S 389.25 300 m 393.75 302.25 l 392.25 297.75 l 389.25 300 l h f*380.25 285 m 390 282.75 l S 390 285 m 393.75 282 l 389.25 280.5 l 390 285 l h f*380.25 285 m 391.5 270 l S 392.25 271.5 m 393.75 267 l 389.25 269.25 l 392.25 271.5 l h f*380.25 285 m 392.25 255 l S 393.75 256.5 m 393.75 252 l 390 255 l 393.75 256.5 l h f*426.75 343.5 m 437.25 347.25 l S 435.75 348.75 m 440.25 348 l 437.25 345 l 435.75 348.75 l h f*426.75 343.5 m 437.25 338.25 l S 438 340.5 m 440.25 336.75 l 435.75 336.75 l 438 340.5 l h f*480.75 348 m 488.25 348 l S 487.5 350.25 m 492 348 l 487.5 346.5 l 487.5 350.25 l h f*426.75 302.25 m 437.25 306.75 l S 435.75 308.25 m 440.25 307.5 l 437.25 304.5 l 435.75 308.25 l h f*426.75 302.25 m 438.75 286.5 l S 439.5 288 m 440.25 283.5 l 436.5 285.75 l 439.5 288 l h f*427.5 267 m 437.25 267 l S 436.5 269.25 m 440.25 267 l 436.5 264.75 l 436.5 269.25 l h f*1 1 1 rg 422.25 225 m 397.5 225 l 396 224.25 l 393.75 222 l 393.75 217.5 l 396 215.25 l 397.5 215.25 l 398.25 214.5 l 422.25 214.5 l 423 215.25 l 424.5 215.25 l 426.75 217.5 l 426.75 218.25 l 427.5 219.75 l 426.75 221.25 l 426.75 222 l 424.5 224.25 l 423 225 l 422.25 225 l h b*BT1.0047 0 0 1 402 218.25  Tm0 0 0 rg 0.0102  Tc (UART) Tj1 1 1 rg ET420.75 241.5 m 399 241.5 l 396 240 l 393.75 237.75 l 393.75 231.75 l 395.25 231 l 396 229.5 l 399 228 l 421.5 228 l 424.5 229.5 l 425.25 231 l 426.75 231.75 l 426.75 233.25 l 427.5 234.75 l 426.75 236.25 l 426.75 237.75 l 424.5 240 l 423 240.75 l 421.5 241.5 l 420.75 241.5 l h b*BT1.0047 0 0 1 401.25 237  Tm0 0 0 rg 0.2201  Tc (Parallel) Tj2.9859 -7.5  TD 0.0631  Tc (Ports) TjET380.25 285 m 392.25 238.5 l S 394.5 239.25 m 393.75 234.75 l 390.75 238.5 l 394.5 239.25 l h f*380.25 285 m 393 223.5 l S 394.5 224.25 m 393.75 219.75 l 390.75 223.5 l 394.5 224.25 l h f*1 1 1 rg 469.5 272.25 m 445.5 272.25 l 444 271.5 l 443.25 271.5 l 441.75 270.75 l 441 269.25 l 441 268.5 l 440.25 267 l 441 265.5 l 441 264.75 l 441.75 263.25 l 443.25 262.5 l 444 261.75 l 470.25 261.75 l 471.75 262.5 l 472.5 263.25 l 473.25 264.75 l 474 265.5 l 474 268.5 l 473.25 269.25 l 472.5 270.75 l 471.75 271.5 l 470.25 271.5 l 469.5 272.25 l h b*BT1.0047 0 0 1 443.25 265.5  Tm0 0 0 rg -0.151  Tc (BlockRAM) Tj1 1 1 rg ET467.25 329.25 m 445.5 329.25 l 444 328.5 l 443.25 327.75 l 441.75 327 l 441 325.5 l 441 324 l 440.25 322.5 l 441 320.25 l 441 319.5 l 441.75 318 l 444 315.75 l 470.25 315.75 l 471.75 316.5 l 473.25 319.5 l 474 320.25 l 474 324 l 473.25 325.5 l 472.5 327 l 471.75 327.75 l 470.25 328.5 l 468.75 329.25 l 467.25 329.25 l h b*BT1.0047 0 0 1 450 324  Tm0 0 0 rg -0.0242  Tc (BitOP) Tj-4.4788 -6.75  TD 0.1459  Tc (Generator) TjET426.75 302.25 m 438.75 319.5 l S 436.5 320.25 m 440.25 322.5 l 440.25 318 l 436.5 320.25 l h f*1 1 1 rg 469.5 301.5 m 444 301.5 l 443.25 300.75 l 441.75 300 l 441 299.25 l 441 297.75 l 440.25 296.25 l 441 294.75 l 441 294 l 441.75 292.5 l 443.25 291.75 l 471.75 291.75 l 472.5 292.5 l 473.25 294 l 474 294.75 l 474 297.75 l 473.25 299.25 l 471.75 300.75 l 470.25 301.5 l 469.5 301.5 l h b*BT1.0047 0 0 1 448.5 294.75  Tm0 0 0 rg -0.0198  Tc (Rotator) TjET426.75 302.25 m 437.25 297.75 l S 438 300 m 440.25 296.25 l 435.75 296.25 l 438 300 l h f*q 393.75 201 34.5 10.5 re h W n 1 1 1 rg 422.25 211.5 m 397.5 211.5 l 396 210.75 l 395.25 210 l 393.75 209.25 l 393.75 204 l 396 201.75 l 397.5 201.75 l 398.25 201 l 422.25 201 l 423 201.75 l 424.5 201.75 l 426.75 204 l 426.75 204.75 l 427.5 206.25 l 426.75 207.75 l 426.75 209.25 l 425.25 210 l 424.5 210.75 l 423 211.5 l 422.25 211.5 l h b*Q BT1.0047 0 0 1 402 204.75  Tm0.1437  Tc (Timers) TjET380.25 285 m 393 210 l S 394.5 210.75 m 393.75 206.25 l 390.75 210 l 394.5 210.75 l h f*BT524.25 201  TD/F1 9.75  Tf0  Tc -0.1875  Tw ( ) Tj-142.5 -12.75  TD /F0 9.75  Tf0.0214  Tc -0.2089  Tw (Figure ) Tj30 0  TD 0.375  Tc 0  Tw (2) Tj5.25 0  TD 0.045  Tc 0.5175  Tw (. VHDL Hierarchy.) Tj82.5 0  TD 0  Tc -0.1875  Tw ( ) Tj-182.25 -14.25  TD ( ) Tj0 -11.25  TD 0.0451  Tc 0  Tw (REFERENCES) Tj66.75 0  TD 0  Tc -0.1875  Tw ( ) Tj-66.75 -9.75  TD /F1 8.25  Tf0.1875  Tw ( ) Tj0 -9  TD -0.1149  Tc 0.1358  Tw ([1] C. Rowen, \223Reducing SoC Simulation and Development Time,\224 ) TjT* /F2 8.25  Tf-0.1141  Tc 0.3016  Tw (IEEE Computer) Tj51.75 0  TD /F1 8.25  Tf-0.0119  Tc -0.3631  Tw (, vol. 35, no. 12, December 2002, pp. 29) Tj129 0  TD 0.2527  Tc 0  Tw (-) Tj3 0  TD -0.1875  Tc -0.375  Tw (35. ) Tj12 0  TD 0  Tc 0.1875  Tw ( ) Tj-195.75 -9  TD -0.0759  Tc 0.0759  Tw ([2] PIC18 Soft Core: ) Tj69.75 0  TD 0  Tc 0.1875  Tw ( ) Tj-69.75 -9.75  TD -0.1382  Tc 0  Tw (http://) Tj19.5 0  TD -0.1147  Tc -0.4478  Tw (www.ece.uah.edu/~milenka/pic18/pic.htm ) Tj138 0  TD 0  Tc 0.1875  Tw ( ) Tj-157.5 -9  TD -0.0981  Tc 0.0356  Tw ([3] PIC18C MCU Family Reference Manual, ) Tj0 -9  TD 0 0 1 rg -0.1118  Tc 0  Tw (http://www.microchip.com/1010/suppdoc/refernce/golden/index.htm) TjET317.25 96.75 220.5 0.75 re fBT90 84  TD0 0 0 rg 0  Tc 0.1875  Tw ( ) TjETq 64.5 0 0 -78.75 457.5 457.5 cm /im1 Doendstreamendobj16 0 obj26697endobj19 0 obj<</Type /XObject/Subtype /Image/Name /im1/Filter /DCTDecode /Width 86/Height 105/BitsPerComponent 8/ColorSpace /DeviceRGB/Length 20 0 R>>stream
ˇÿˇÓ Adobe dÄ    ˇ€ C 			

 !"(($#$% '+++,.3332-3333333333ˇ¿  i V   ˇƒ “          	
 a !1AQa"qÅ2ë°±B#$Rb34¡rÇC%íS—cs5·¢Ò≤É&DìTdE¬£t6“U‚eÚ≥Ñ√”u„ÛF'î§Ö¥ïƒ‘‰Ù•µ≈’ÂıVfvÜñ¶∂∆÷Êˆ7GWgwáóß∑«◊Á˜(8HXhxàò®∏»ÿË¯	)9IYiyâô©π…ŸÈ˘
*:JZjzäö™∫ ⁄Í˙ˇ›  ˇ⁄     ? Ó˝9]i|w]!|ï‰€€Y◊Ô©÷8‘˝ñv»lLxØ8˙˜÷]á’M•Ã- ∏Å1·yè◊ÎÓØ´ŸQqÙﬁ¯ì«äÊˇ j¥Íqq‹Ôﬁÿu¸.~≥Ω∆~œ\¯…ˇ "Ê>€YÈ0ü?‰HıVêAH¯VôﬂX¨-èEÄ¸
NÀ´h;‹Wˇ–Û/⁄R?ã¨|*Õœ]µﬂòŸÚg˚+ ˛“¬f üˇ ≤´‹Ê›a{öAÅ†`Óïuk\O∑Óg˚*uN3®¯7I˚—~ÿOà¯TﬂÚ®û§˜ww °˛T‚‹i˙N?‘ÂOˆñû]o ñˇ ï/∂œ&”•øÛdÉ’˜|ˇ 6_ˇ—Ú˚âcÉûrIÚ©øÛeÊf _œ⁄¬ñˇ Õóïë“I2¸ç–€ˇ 6CnFµ›äÎç’8-`¸ôùYò6qük≠iÇ€ò ¸)∞1úÀqw™«≠øÅ^öŒ•o˙÷∑;Mˇ f«m—?ïw¨Íˇ [Vf@ﬂˆalv› ˛U⁄3:ﬂıøfVõ˝dFì¨}e∞Ù¸€À˙é@˜j ´êŸ„] ˇ ÷JŒ]Â˝S!íÔ°Ur<rÂ≥ıóÏ9∑=˝[%õù;*ÆCgé\øˇ“‡æ≥ﬁ2n¢—cÓ%§n∞CéæWıµ’›^Ì∫ÀÀõcKÏ„¬J‡~±Ì≥Ïœm÷dHp6X!«_	)∫hu6oc\Ì¸∏+_Thƒ∑ﬂVöﬁ·g“{A“<˚ò«Ìt˘-f’@Ä+d¸ﬂòcä*˘4&uïÌ0gÕ?¶œÕh‡ò„„Œï∞T!8æ i:v_ˇ”ÂÕz£OÇÕÙ+Ï¡˜/ÿÁ¥SzòÑÜ;?t|ëF†G`¢jl¸]S	ú ¯ÒUÔA´‹8´ºmêøˇ‘Ú∂◊C˙’Lπû•NµÅÌêNæ„†¯ïÂ=]°ΩZÊë°x“Wå—4!{XË›(}]s=ûã©€ﬂÃŸƒ¯¸˘—v¨»ª˝oX¿ßˆ@∑¥„˛av¨»∏Ù+Ù∆(Âø/Û_£πéÍŸaÕV”Ó3®.‡Ω?£?¨eÄˆæ∂ë∏Ó‘O¡zÁI{’2CÜ‡˙⁄}∆uœ¡yœˆ‡≠åÎxÂ†4õ†¯ï¿nä_P¡sg@<◊ümÍ⁄Œ´äZA¨p< ˇ’Ûﬁéˆ∂ªuÇıF∆LôtC«?„ô¨›nÜ]•^C#BÒÕn≥"£ØëÂÒÖY¨¥<H"yïgÌòmh »Û«+¨ﬁ]ßå|;KZùÃGQ∆#⁄t4(}ªâkª¡Å¬cx∑M#≤ˇ÷Êë[ö>”¡YÕΩéh~ªOy‹–˜øû!FÁ÷÷ôàJ÷Ä“L¬¨f‚v—gŸh*ãı*úì+ûÍ@}±‰Æ+Îc™›·X§M`Øˇ◊® ⁄ÈŒÒ¿è¡fÅı	ŒÒ¡ˇ éÆq£˛úÔ¯´¸ÀßÈŸU„ıÅkÏkXïÿNõLòüΩv]7&º~∞Àûˆµëc,'M∫òüΩwù3!¥ı6\Á5¨⁄ˆÿNõu“~ı«mªÒ≤s∞≠¶÷ÿ›õ\F†jW!˝∏Ú±ÚØÈÓ¢÷Xÿ πßÉ+í˛€Wc‰‰`æ´`€¥¡–+œÍ }ÉKHq‡Ø>√Íóa6∆∞1·‰HrÛKik›∏:
ˇ–Û‘rH–∑‰˘úˇ Æ>†D¥0|¯ØíæcìØ˘OP…'¯¿>)á÷®Fé Ö!Ö_ÔKÌ9$F˜¯ËœˆR=_™º}'¸´ˇ eMò5üÒáNÕˇ e?⁄Ô-ÿm¥ f6è˘≤ü€∫’åÿë∑¿U˛ 7ÿÍ V„ièÕ-ˇ ûóˇ—Û!f˝}«‰—ˇ ^~lYÙﬂóÈ`«óï∑¶b∫7z‰EøÛd_≥–÷2À>”±‹8πç‡ISfs˘fkøºoÂ(ıÙéñ#uYÖXâSø•‚öÎ∆øy—Æu’ëÛ I˚‘.Ë[SﬁÃ<ßZL>÷òbﬁïÑ‹riƒΩØ·Æ}’ê> 7˘◊t:_Rˇ ñÙ‡˙gÌ>úlùv˙ì˛Ú∫ﬂŸùK˝b˝É”w⁄}=ª'Xı'˝ÂtaÕˇ Yˇ d⁄}møF{oü»øˇ“•◊√,ÍπTö‹,ªÅ éÅ◊(vF}ïEÆñí$ﬁ>
óWiø-‘á˙D;t¥ê]#º.{©Q[+®5√!≠..$Ãq‚Éá“,¬-ΩÏÀ-∂_.‘é5ûabf·0R¡Í∑'câ‘Ã}Úá˚¸ö´¥aÿÍﬁk⁄¬˜àR˝ç”ôÙÒfä…Á
´∫]˜÷,f#û√˘ÌfìÒÖqüUzùÏ¡{K†n”_º£;¢‚U´êLD1˝Zœ¨â√t∫#NgÊøˇ”‰n˙ì’Ún}6íD»€§GüòQ˚r)∞∂'€XÚÛÛìw’Æ§ÔwŸ:GóüòVıW´Xª^Ÿl9Hì1›=Ì l≠Ïâ.§ë«…ÿÿv:øPi	F†yéÎ&æê€m∞góÇAÄIï'b’Ω¡Û#¿™∂bºí_[â= #ze¡≠ƒ∞í4ÑÎ˜y¶˚>.‡ÕKù¿ë%*l±¡¨©ƒû íøˇ‘‚/ÈO∆c˙é.Ú ⁄›†Î¨JÜU8¯ÃÓ≈«CiÚÆ&Óóìè∞^√FÌ∑O µ∫»Ã}u4YXi¥0Ë–ê∫x«µÔÙ.™ˆç7ÛÖ•‚÷¸ó˙{l¨–Ixê}Èü≤ÏùvG‡¥†q?5—mû…DÆKÎ=ç∆˙“Áπ€[cX	è?ôcuÀôè÷¡±¡≠±çi'ŒB´÷-m`=Ó,kö¸t_ˇ’¬°˝Ê{l⁄@!ÕÄÚ
ØO≥§◊[õçûh‘n@íxx,ZY“”ÈdlÇ†LÚ]f?M¬˝Ü˚ôõ∑”®5≈∂«ß†" Ò—X…™‚Êf–\†ê¸JiÍπMf=”P◊@á {x¨3ï[¿'7]>ìèâîgT¬9çÌÙú|OíŸ/¬ 8‰∑MøHüŒä/≤óà˚{Ç ∏˛Ò˛bÜ˙*sñ’¡∏¯üÊ*/8èe‘4-‰˛Ò˛bøˇ÷Ã∞T‡g>ßªÛ¸¬É±È˝zíÔœ¯*Æ™ákˆ⁄LÓLO#…h˝^∫úl—∑*´›ç∞0?ŸS? 
]k2j{∆Êñã†Å?q ™=O¶„‰Q∏d‘Î+qÜãhü»µsõãm˛¶&M[˙CKÉƒ=Æ¯ë‡4ÚÜh…»Á‡€ì[ùÏo Î¡&êwå\lúú7÷œMÏyá$(ˇ "„3G_ÍOkÛ[VC©-⁄¥pÌ`	”^V]›G©u'6Œ§ŸçÓh`˙ZÈﬂS+á;®ıG◊gQÄ ¢\Zæı=óˇ◊?C∆™æ©’çm`∑c`ì0?ÿFÈ¯T„fg˙[v:“[¥Œü$™ˆ`b‚u¶–ÊóLVd"|tí∂˛j˙üeÃ˝nÈŒÎ,~÷∏∂ÆcC∏òëÎwMΩBáámc¥q“ÉÛ˜h≤~∏z_m•ˆVlë€PtÒ˜*=#Íˇ C≈ıqÛÉÿ‡CÍÿÕÚ Ãû⁄è≈UË_W∫-m∫ú–Í»pu{Yºù…ë¯®˝YÈù
˙Ú*…mï9éigË˜°ôÚ—ˇ–»Í]#•∑. ´≥”«e£y–»#È:¡Ur∫?LÆ◊U]õ)c?F˜:»ÿ™]¶WêÍ[n⁄Yÿ˜@2‰	ÏVvE¡»˝¶ªÎ1˙@Ní<#ü%_ 7—I»ÆÊi˙@O˘¸ïºjÆmC*ªÎ1˙Fì†>^*´Ú- RHÂgø™ﬁ◊1Gc<¨˚sﬁCqﬁ@&ÚÄ˚ÆvûìáÛÓágW∏à˚-ÉQƒ|˚°;9Òã«G˘Wˇ—·˚[U`3 à”Ò\ØÌ1µ¿‚›©õ«ﬁ∏√öÿ —næM„ÔSØ©Ê„Ä÷Ómzó2÷µÕ$˘’@Ê◊uµµ‘ŸX Í‡?ò®}±Æ{A≠Ã §˘Uëìù~N%∂¶[uzV¿–uÄ¢u` wÅÙÙkå~*yïñ¥{`ºç§é≈vüSòOæÒ˝ü"«˛0∫ü´l€”Xxí∑z åBÔﬁq2øˇ“Ë÷≤ˆÖÀgıLãrz~UT=œ≤£ÙLi3›a[÷mµ¯9°Ô}ïìÌ1ßœ‰©W’Æ≤‹<ëéÚ˜÷x”C·(◊ì‘∫õ0ÓΩ¯«”-sw¥ó&4<LAgQÍ√≤◊c¬◊7{I$…ç	–´xÃª®u&a[s±¶≤“7¥íLò–|÷?R«¶Ücÿ«>÷<9¿DH$k?zÕÍûñ-T⁄Õˆ1¡ƒâ Å¶øïeuZ®∆™ã´{Ïc∑û"@1#Y˚◊ˇ”Ê-ÆÇDmHNŸ˚ñ>[h}ÿ– lH”â€?rÁ2ΩÍZÿ⁄DàI€#‰âF;¨ﬂ˘ı4nvö∞#ø~Ê‘÷R˚OÈhh¿s iﬂøµ”πØp˜÷–¯¥HwÓãuxçù∑Ω¬4>âQ~wI,sC≠Éƒ“tE#•¡ÀD˜4ù?1V˘Ø«æ«ê¬ C7‚ﬁ„V1s¨∞Ü∞=ÑUç`5„⁄l{»kCòG˘¸◊ˇ‘Â,ƒv;OÆˇ R◊1Œ∞–ü ≤2âãcÓ;ÔsDp›ÛÆo#òµ=ˆê˚ãGÉt'Úß¿§zç∑vò¥ŸvæZ7Ò!P∂ß;ÅﬂE•Áw$Hè ©ñ∫ÃJ°ﬂ≈∞æ]‹HÚÆÎÍ≈áB¬djk?=Wc“´Ù˙~;Äﬁ∑˙S6`–ŒŸ?5®≠´zDØˇ’±ıîΩù#Í€NEáv.Õ‡πö0¿àçQ>∞ÔÍ”~—cã±vzÄ5ÆØFlGÑIDÎñ8Ù´m˚MØ.∆ŸøkZÍÙaÜë&JÊ:F=˝;´›ùE≠w¶74_&K§A3'@O+°’gMÍô’‹”ÈÄÊ˙Údù ôì§ûW?“(∑¶ık3©π≥Sw4_&I“	ô=˚ß .˚5vÏ{◊ms5oºÓ"|uEÍ€q©k∂Z∆Lj=«t|uK©æ˜—KlŸel⁄Y®˜ùƒ|P€π÷L®h;$‚]ìÜ‚ ê—¶ü∫ÑÛ∫Ïw@A˛™ˇ÷Àƒ≠€3å»5i°˝ˆ¯•dú<œv·∞j˝ˆ¯¸upØ4ÃèKMÔµK!‡UXÄtGÇ Ω¿V¡¸¬´i ç;!aü÷K∆õX˜}Õ%K•	œaÜπﬂsIR¿˛R¡k^Ôπ§¨ºßÔ≤√†¢Ã!ı´wUq0 ‚£auw  Ãˇ◊Âã\Œùò[°y¢Ägƒó˛‘.zÍ…4SØµïâûÊt\çç?gkfV9ÔÆêΩ#ØGäáÊ1≠˚ÇÌjheloÄtï3eL`¸÷Å™,)Bú}ÎÎ1gÏòvΩÔ°‹Hà#@4“Ljee˝`{’˛õ{Ï«=ÀbÄöIçL•‘Úqœ’ﬁö¬,u¥‰m ç “GmJˇ–√ËŸ≠»“‡ÿhmEÕ;ö&H‘{Å%ctL∫ÚYï{Í{ k@¨ñù¿$j=¿à¯∞∫NkrYïê˙àç≤Êô…{Å€BUé£íÃñ—í‹aäã±†6Cu'o…]Í94e·2˙±æÀ∑Ÿ±≠hlÜÍNŸV:ÆU9Xµ‰WGŸ∂˛ècZ–Ÿ‘ù≥‰®á±ÄêKÄÇdw0UR‡ﬂ≤ºÊ∂å|
¢\∆úr“\ È‰
}M÷Z·Î∂ä¯p›œ˘Sé©VMé Æäd⁄üÚßE∂X·ˆñ”_nÓGÛØˇ—Ê~ﬂè∑KŸ”≈ezΩ$Ä[p⁄Ièpò\Á⁄qvÀlnŸ”Q¬gÊ ◊˙6Üπ¿∂|äêv%ÿŸ!∂AH‡§ÏÜÄ}+C\dÅT€sﬁ«∂√&@ÀY˛eC?&Îq≈v;qﬁ¯çÿT≤Ï±ÿŒkâtπ¢|F≥¸ Ê#mπ›'ÎÎﬂÎ8GÅ⁄?!K¶zôEÄÍkg˙øÊR∆uñﬁ÷H}çë˝? øˇ“È@–-p±Ÿ$í”ïë◊©ı∫&¡»?àT:ç"ﬁïÈiÙ@◊‰ÉìQ∑ß6æﬂÊ\∑TƒØ£∑v5¥‰3RM3Ì›À`û” ¬Œ¡´£5∆õ)πéìLÄ›‹¥Ç{O+?®·≥•7uS{u.4œ∂yiû'ïˇ”ƒ=_ßøßWé«=óáÓ±§Ç«hÜyVs≥p]“[èKû.›∫¿H,vÄhA‰,K∫ÜË˛ÖeÌ∏?uç$;@43 œœQèNEÄ∂õúÊ∞¡˜ƒ\ÁúLL{2evÀZvì%†O ™ô,≥˚Ü⁄Ìñ∞Ì&K@ûV(Ë9Y5’mx≈¬‡“{â#∫.?’«‰◊]µ„nm–ÊÃÍ&;£Sıo#*∫ÆÆâm†9ì"ué
°èãVN[±©®>∆áﬁ˛—'ü ®cÙ˛ùìòq)kp‹‚ÿ3†ìœêT1˙}gñ∂À@q€tyÚ_ˇ‘‚›—Ú¨ {´≈k(íZ∆êπzsÛÏa±¥Ì≥©ç>ıƒ]—slÕ≥“∆§ÑòWzèKß¶cågﬁ\ÍÎ¸◊n⁄{wÉ‹¥züNgLËÙ}Ôù[G—|¡Ìﬁ~ÀC®Ù⁄:5>ã∑‹ÊÓumòk‰4ˆÔøe”`t‹aL"∑6Í∂Ç\»—¨3‡…=ä◊Ë8U7Ó®≤ﬂ¶‚[ÇyÔ»V˙u˙T5‘Ì±ÖØ. Lπ§˝‹.ùo¬’›ˇ’Èñ∫uS©‚YwN∫∫ßyg¥xêÉìC¨≈{YÙ∂˚~)\«:áp|W/’˚Ú±ùE¯vf›œn–9%ÉoCÀÃ«»£.£ñ¡f— x«…f~œ∑.õÈÀ§èWh¨4@˘GíÁÛ˛™Ê”ñk´·^·∑hÊtY6Ùº,óSN5æëp-,ás+:ÓÉìèêYMöúAi`Ãè≈ˇ÷è’˛â’]Ü˙mª–mœ©∂2woÎ#√≤/IÈπ∂P[e˛Ä®πı±ÌÁx‘s‰É“1≤€K™≥$R*.{ˆçwçuü.À@‡ı“ÃW»˚A{EBiOs#_ÇΩˆ~°≥ﬂki¿0~àGû£_Ç≥eyñ;Ô∑49∆6ÜÅÈH◊ì?ë
Óï’7Ê⁄€ò€jc¿{ZH›c]#…ÃÅnMÃπ≠∂∂º5ÕL9Ωµ–ˆOeY≤-nMm∂¶º5¿}0Êˆ◊C»Ú\]∏6’áëeÏs_Xa{OﬁÓD~+ìŒ¶‹|;¨2◊‘\5ÇÔváE…ÿ◊Uã{ù£ÀÎ.¡wªù8_ˇ◊Á1±ÈÙ´¥Qu†®hHqé⁄H◊OV≈∑/´*ap≈⁄®qA˜¸ı\ªÎvF3∆ì≈¿	‘8∆ùº~k†˙®z≠Ÿn9è{™¢®©ÆÓ:ˆÚ[›g∏Ì»s∂R¿⁄⁄· O˚ä˜L~]è∏ù¥≥klD¸µ·uPµ¿ZºíÑ–dˇ–Ë®…vˇ BˆäÓ@ÏÒ‚ﬂ/»¥13Eè8˜]ÏÂΩú<[‚Îxt∑M„êç®VàOB√»ø¸´Í7ö¨n‡íKÄ‰±ﬂüÉêr≠sEêÌ5'p<å*Á©tÁÿÍ]s´,$∏ {Ø√O≈n±Öû“fµÎpsZ‡I Í ¨˙çµ€⁄w5¿HÇD/ˇ—Í ‹ïíã∏Q<(∫@#≈rü\ú˙∫m!≠ø)É_ W3ı©œßê÷Ç_í—ØÄ¨N≥∫ºzÄ%◊4k‰	ZU+-ËXÆ<ºüôZ?VZGF«s¥uÄ∏¸ ∑—˝ü[è.ó¯Øˇ“Í I”qØ)ìwO∏¨˛≠Ùz?¸ôo˚ ƒÍüÍüG¯™á˘~Ù?»øˇ”Íú∂ù¡¯'<˝ˇ ër8?ÍÂÈ¯ﬂÔ\M…Y˛õç˛W!˝ÜﬂÙ∫ ]x‰Æÿ}’WŸ2í›_ˇ‘Í\∂œu}À˝vˇ Rqˇ ‰Àﬁ\πø≠ˇ Íf7¸ôo‰r«Îﬂ»iˇ Nê≠ÆÖ˛£a§≥Ú-nã˛§·•7Ú+}7˝N∆˛É"∫xWBµﬂÊWˇ’Í…A9D˝ õ≈H˛jˇŸendstreamendobj20 0 obj6417endobj21 0 obj<</Length 22 0 R>>stream
Q endstreamendobj22 0 obj3endobj14 0 obj<</Type /Page/Parent 5 0 R/Resources <</Font <</F0 6 0 R /F1 8 0 R /F2 10 0 R /F3 17 0 R >>/XObject <</im1 19 0 R >>/ProcSet 2 0 R>>/Contents [ 15 0 R 21 0 R  ]>>endobj6 0 obj<</Type /Font/Subtype /TrueType/Name /F0/BaseFont /TimesNewRoman,Bold/FirstChar 32/LastChar 255/Widths [ 250 333 555 500 500 1000 833 278 333 333 500 570 250 333 250 278 500 500 500 500 500 500 500 500 500 500 333 333 570 570 570 500 930 722 667 722 722 667 611 778 778 389 500 778 667 944 722 778 611 778 722 556 667 722 722 1000 722 722 667 333 278 333 581 500 333 500 556 444 556 444 333 500 556 278 333 556 278 833 556 500 556 556 444 389 333 556 500 722 500 500 444 394 220 394 520 778 500 778 333 500 500 1000 500 500 333 1000 556 333 1000 778 667 778 778 333 333 500 500 350 500 1000 333 1000 389 333 722 778 444 722 250 333 500 500 500 500 220 500 333 747 300 500 570 333 747 500 400 549 300 300 333 576 540 250 333 300 330 500 750 750 750 500 722 722 722 722 722 722 1000 722 667 667 667 667 389 389 389 389 722 722 778 778 778 778 778 570 778 722 722 722 722 722 611 556 500 500 500 500 500 500 722 444 444 444 444 444 278 278 278 278 500 556 500 500 500 500 500 549 500 556 556 556 556 500 556 500 ]/Encoding /WinAnsiEncoding/FontDescriptor 7 0 R>>endobj7 0 obj<</Type /FontDescriptor/FontName /TimesNewRoman,Bold/Flags 16418/FontBBox [ -250 -216 1165 1000 ]/MissingWidth 323/StemV 136/StemH 136/ItalicAngle 0/CapHeight 891/XHeight 446/Ascent 891/Descent -216/Leading 149/MaxWidth 971/AvgWidth 427>>endobj8 0 obj<</Type /Font/Subtype /TrueType/Name /F1/BaseFont /TimesNewRoman/FirstChar 32/LastChar 255/Widths [ 250 333 408 500 500 833 778 180 333 333 500 564 250 333 250 278 500 500 500 500 500 500 500 500 500 500 278 278 564 564 564 444 921 722 667 667 722 611 556 722 722 333 389 722 611 889 722 722 556 722 667 556 611 722 722 944 722 722 611 333 278 333 469 500 333 444 500 444 500 444 333 500 500 278 278 500 278 778 500 500 500 500 333 389 278 500 500 722 500 500 444 480 200 480 541 778 500 778 333 500 444 1000 500 500 333 1000 556 333 889 778 611 778 778 333 333 444 444 350 500 1000 333 980 389 333 722 778 444 722 250 333 500 500 500 500 200 500 333 760 276 500 564 333 760 500 400 549 300 300 333 576 453 250 333 300 310 500 750 750 750 444 722 722 722 722 722 722 889 667 611 611 611 611 333 333 333 333 722 722 722 722 722 722 722 564 722 722 722 722 722 722 556 500 444 444 444 444 444 444 667 444 444 444 444 444 278 278 278 278 500 500 500 500 500 500 500 549 500 500 500 500 500 500 500 500 ]/Encoding /WinAnsiEncoding/FontDescriptor 9 0 R>>endobj9 0 obj<</Type /FontDescriptor/FontName /TimesNewRoman/Flags 34/FontBBox [ -250 -216 1158 1000 ]/MissingWidth 321/StemV 73/StemH 73/ItalicAngle 0/CapHeight 891/XHeight 446/Ascent 891/Descent -216/Leading 149/MaxWidth 965/AvgWidth 401>>endobj10 0 obj<</Type /Font/Subtype /TrueType/Name /F2/BaseFont /TimesNewRoman,Italic/FirstChar 32/LastChar 255/Widths [ 250 333 420 500 500 833 778 214 333 333 500 675 250 333 250 278 500 500 500 500 500 500 500 500 500 500 333 333 675 675 675 500 920 611 611 667 722 611 611 722 722 333 444 667 556 833 667 722 611 722 611 500 556 722 611 833 611 556 556 389 278 389 422 500 333 500 500 444 500 444 278 500 500 278 278 444 278 722 500 500 500 500 389 389 278 500 444 667 444 444 389 400 275 400 541 778 500 778 333 500 556 889 500 500 333 1000 500 333 944 778 556 778 778 333 333 556 556 350 500 889 333 980 389 333 667 778 389 556 250 389 500 500 500 500 275 500 333 760 276 500 675 333 760 500 400 549 300 300 333 576 523 250 333 300 310 500 750 750 750 500 611 611 611 611 611 611 889 667 611 611 611 611 333 333 333 333 722 667 722 722 722 722 722 675 722 722 722 722 722 556 611 500 500 500 500 500 500 500 667 444 444 444 444 444 278 278 278 278 500 500 500 500 500 500 500 549 500 500 500 500 500 444 500 444 ]/Encoding /WinAnsiEncoding/FontDescriptor 11 0 R>>endobj11 0 obj<</Type /FontDescriptor/FontName /TimesNewRoman,Italic/Flags 98/FontBBox [ -250 -216 1166 1000 ]/MissingWidth 378/StemV 73/StemH 73/ItalicAngle -11/CapHeight 891/XHeight 446/Ascent 891/Descent -216/Leading 149/MaxWidth 972/AvgWidth 402>>endobj17 0 obj<</Type /Font/Subtype /TrueType/Name /F3/BaseFont /Arial/FirstChar 32/LastChar 255/Widths [ 278 278 355 556 556 889 667 191 333 333 389 584 278 333 278 278 556 556 556 556 556 556 556 556 556 556 278 278 584 584 584 556 1015 667 667 722 722 667 611 778 722 278 500 667 556 833 722 778 667 778 722 667 611 722 667 944 667 667 611 278 278 278 469 556 333 556 556 500 556 556 278 556 556 222 222 500 222 833 556 556 556 556 333 500 278 556 500 722 500 500 500 334 260 334 584 750 556 750 222 556 333 1000 556 556 333 1000 667 333 1000 750 611 750 750 222 222 333 333 350 556 1000 333 1000 500 333 944 750 500 667 278 333 556 556 556 556 260 556 333 737 370 556 584 333 737 552 400 549 333 333 333 576 537 278 333 333 365 556 834 834 834 611 667 667 667 667 667 667 1000 722 667 667 667 667 278 278 278 278 722 722 778 778 778 778 778 584 778 722 722 722 722 667 667 611 556 556 556 556 556 556 889 500 556 556 556 556 278 278 278 278 556 556 556 556 556 556 556 549 611 556 556 556 556 500 556 500 ]/Encoding /WinAnsiEncoding/FontDescriptor 18 0 R>>endobj18 0 obj<</Type /FontDescriptor/FontName /Arial/Flags 32/FontBBox [ -250 -212 1222 1000 ]/MissingWidth 279/StemV 80/StemH 80/ItalicAngle 0/CapHeight 905/XHeight 453/Ascent 905/Descent -212/Leading 150/MaxWidth 1018/AvgWidth 441>>endobj2 0 obj[ /PDF /Text /ImageC  ]endobj5 0 obj<</Kids [4 0 R 14 0 R ]/Count 2/Type /Pages/MediaBox [ 0 0 612 792 ]>>endobj1 0 obj<</Creator <FEFF003000300038005F006D0069006C0065006E006B006F007600690063005F0061002E0064006F00630020002D0020004D006900630072006F0073006F0066007400200057006F00720064>/CreationDate (D:20030905132631)/Title <FEFF003000300038005F006D0069006C0065006E006B006F007600690063005F0061002E0064006F0063>/Author <FEFF006D0069006C0065006E006B0061>/Producer (Acrobat PDFWriter 5.0 for Windows NT)>>endobj3 0 obj<</Pages 5 0 R/Type /Catalog>>endobjxref0 230000000000 65535 f 0000051621 00000 n 0000051491 00000 n 0000052025 00000 n 0000012258 00000 n 0000051530 00000 n 0000046066 00000 n 0000047165 00000 n 0000047435 00000 n 0000048524 00000 n 0000048784 00000 n 0000049880 00000 n 0000000019 00000 n 0000012236 00000 n 0000045871 00000 n 0000012400 00000 n 0000039152 00000 n 0000050150 00000 n 0000051237 00000 n 0000039174 00000 n 0000045774 00000 n 0000045795 00000 n 0000045853 00000 n trailer<</Size 23/Root 3 0 R/Info 1 0 R/ID [<4b2d53aab48b8de226574563bc1725c6><4b2d53aab48b8de226574563bc1725c6>]>>startxref52074%%EOF