<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Feb  4 20:39:13 2025" VIVADOVERSION="2024.1">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z007s" NAME="RV32I_WSC" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Memory_0" PORT="clk"/>
        <CONNECTION INSTANCE="reg_EXMEM_0" PORT="clk"/>
        <CONNECTION INSTANCE="reg_MEMWB_0" PORT="clk"/>
        <CONNECTION INSTANCE="Instruction_Fetch_0" PORT="clk"/>
        <CONNECTION INSTANCE="reg_IFID_0" PORT="clk"/>
        <CONNECTION INSTANCE="Hazard_Processing_0" PORT="clk"/>
        <CONNECTION INSTANCE="Instruction_Decode_0" PORT="clk"/>
        <CONNECTION INSTANCE="reg_IDEX_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Instruction_Fetch_0" PORT="rst"/>
        <CONNECTION INSTANCE="reg_MEMWB_0" PORT="rst"/>
        <CONNECTION INSTANCE="reg_EXMEM_0" PORT="rst"/>
        <CONNECTION INSTANCE="reg_IFID_0" PORT="rst"/>
        <CONNECTION INSTANCE="Hazard_Processing_0" PORT="rst"/>
        <CONNECTION INSTANCE="reg_IDEX_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/Execution_0" HWVERSION="1.0" INSTANCE="Execution_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Execution" VLNV="xilinx.com:module_ref:Execution:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_WSC_Execution_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="ALU_backward" RIGHT="0" SIGIS="undef" SIGNAME="reg_EXMEM_0_alu_result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_EXMEM_0" PORT="alu_result"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="alu_result" RIGHT="0" SIGIS="undef" SIGNAME="Execution_0_alu_result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_EXMEM_0" PORT="alu_result_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="aluop" RIGHT="0" SIGIS="undef" SIGNAME="reg_IDEX_0_aluop">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="aluop"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="alusrc" RIGHT="0" SIGIS="undef" SIGNAME="reg_IDEX_0_alusrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="alusrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="branch_ctrl" SIGIS="undef" SIGNAME="Execution_0_branch_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_EXMEM_0" PORT="branch_ctrl_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="forwA_ctrl" RIGHT="0" SIGIS="undef" SIGNAME="Fowarding_Unit_0_forw1_vs_ldhzd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Fowarding_Unit_0" PORT="forw1_vs_ldhzd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="forwB_ctrl" RIGHT="0" SIGIS="undef" SIGNAME="Fowarding_Unit_0_forw2_vs_ldhzd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Fowarding_Unit_0" PORT="forw2_vs_ldhzd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="funct3" RIGHT="0" SIGIS="undef" SIGNAME="reg_IDEX_0_funct3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="funct3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="imm_gen" RIGHT="0" SIGIS="undef" SIGNAME="reg_IDEX_0_imm_gen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="imm_gen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="instruction30" SIGIS="undef" SIGNAME="reg_IDEX_0_instruction30">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="instruction30"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="jalr_mux" SIGIS="undef" SIGNAME="reg_IDEX_0_jalr_mux">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="jalr_mux"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="load_use_hzd1_ctrl" SIGIS="undef" SIGNAME="Hazard_Processing_0_load_use_hzd0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Hazard_Processing_0" PORT="load_use_hzd0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="load_use_hzd2_ctrl" SIGIS="undef" SIGNAME="Hazard_Processing_0_load_use_hzd1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Hazard_Processing_0" PORT="load_use_hzd1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="memtoreg_backward" RIGHT="0" SIGIS="undef" SIGNAME="Write_back_0_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Write_back_0" PORT="write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="next_pc_cal" RIGHT="0" SIGIS="undef" SIGNAME="Execution_0_next_pc_cal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_EXMEM_0" PORT="next_pc_cal_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="pc_vs_rs1_con" RIGHT="0" SIGIS="undef" SIGNAME="reg_IDEX_0_pc_vs_rs1_con">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="pc_vs_rs1_con"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="program_counter" RIGHT="0" SIGIS="undef" SIGNAME="reg_IDEX_0_program_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="program_counter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="read_data1" RIGHT="0" SIGIS="undef" SIGNAME="reg_IDEX_0_read_data1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="read_data1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="read_data2" RIGHT="0" SIGIS="undef" SIGNAME="reg_IDEX_0_read_data2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="read_data2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Fowarding_Unit_0" HWVERSION="1.0" INSTANCE="Fowarding_Unit_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Fowarding_Unit" VLNV="xilinx.com:module_ref:Fowarding_Unit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_WSC_Fowarding_Unit_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="EXMEM_regwrite" SIGIS="undef" SIGNAME="reg_EXMEM_0_regwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_EXMEM_0" PORT="regwrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="EXMEM_write_register" RIGHT="0" SIGIS="undef" SIGNAME="reg_EXMEM_0_write_register">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_EXMEM_0" PORT="write_register"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="IDEX_read_register1" RIGHT="0" SIGIS="undef" SIGNAME="reg_IDEX_0_read_register1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="read_register1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="IDEX_read_register2" RIGHT="0" SIGIS="undef" SIGNAME="reg_IDEX_0_read_register2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="read_register2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MEMWB_regwrite" SIGIS="undef" SIGNAME="reg_MEMWB_0_regwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_MEMWB_0" PORT="regwrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="MEMWB_write_register" RIGHT="0" SIGIS="undef" SIGNAME="reg_MEMWB_0_write_register">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_MEMWB_0" PORT="write_register"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="forw1_vs_ldhzd" RIGHT="0" SIGIS="undef" SIGNAME="Fowarding_Unit_0_forw1_vs_ldhzd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Execution_0" PORT="forwA_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="forw2_vs_ldhzd" RIGHT="0" SIGIS="undef" SIGNAME="Fowarding_Unit_0_forw2_vs_ldhzd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Execution_0" PORT="forwB_ctrl"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Hazard_Processing_0" HWVERSION="1.0" INSTANCE="Hazard_Processing_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Hazard_Processing" VLNV="xilinx.com:module_ref:Hazard_Processing:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_WSC_Hazard_Processing_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="flush" SIGIS="undef" SIGNAME="Hazard_Processing_0_flush">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IFID_0" PORT="flush"/>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="flush"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="instruction" RIGHT="0" SIGIS="undef" SIGNAME="reg_IFID_0_instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IFID_0" PORT="instruction"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="load_use_hzd0" SIGIS="undef" SIGNAME="Hazard_Processing_0_load_use_hzd0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Execution_0" PORT="load_use_hzd1_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="load_use_hzd1" SIGIS="undef" SIGNAME="Hazard_Processing_0_load_use_hzd1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Execution_0" PORT="load_use_hzd2_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pcsrc" SIGIS="undef" SIGNAME="Memory_0_pcrsrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Memory_0" PORT="pcrsrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="reg_update_disable" SIGIS="undef" SIGNAME="Hazard_Processing_0_reg_update_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Instruction_Fetch_0" PORT="pc_update_disable"/>
            <CONNECTION INSTANCE="reg_IFID_0" PORT="IFID_update_disable"/>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="IDEX_update_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Instruction_Decode_0" HWVERSION="1.0" INSTANCE="Instruction_Decode_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Instruction_Decode" VLNV="xilinx.com:module_ref:Instruction_Decode:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_WSC_Instruction_Decode_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="2" NAME="aluop" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Decode_0_aluop">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="aluop_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="alusrc" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Decode_0_alusrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="alusrc_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="branch" SIGIS="undef" SIGNAME="Instruction_Decode_0_branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="branch_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="funct3" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Decode_0_funct3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="funct3_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="imm_gen" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Decode_0_imm_gen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="imm_gen_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="instruction" RIGHT="0" SIGIS="undef" SIGNAME="reg_IFID_0_instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IFID_0" PORT="instruction"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="instruction30" SIGIS="undef" SIGNAME="Instruction_Decode_0_instruction30">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="instruction30_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="jalr_mux" SIGIS="undef" SIGNAME="Instruction_Decode_0_jalr_mux">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="jalr_mux_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="memread" SIGIS="undef" SIGNAME="Instruction_Decode_0_memread">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="memread_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="memtoreg" SIGIS="undef" SIGNAME="Instruction_Decode_0_memtoreg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="memtoreg_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="memwrite" SIGIS="undef" SIGNAME="Instruction_Decode_0_memwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="memwrite_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="pc_vs_rs1_con" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Decode_0_pc_vs_rs1_con">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="pc_vs_rs1_con_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="read_data1" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Decode_0_read_data1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="read_data1_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="read_data2" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Decode_0_read_data2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="read_data2_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="read_register1" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Decode_0_read_register1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="read_register1_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="read_register2" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Decode_0_read_register2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="read_register2_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="regwrite" SIGIS="undef" SIGNAME="reg_MEMWB_0_regwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_MEMWB_0" PORT="regwrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="regwrite_out" SIGIS="undef" SIGNAME="Instruction_Decode_0_regwrite_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="regwrite_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="write_data_in" RIGHT="0" SIGIS="undef" SIGNAME="Write_back_0_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Write_back_0" PORT="write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="write_register" RIGHT="0" SIGIS="undef" SIGNAME="reg_MEMWB_0_write_register">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_MEMWB_0" PORT="write_register"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="write_register_out" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Decode_0_write_register_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="write_register_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Instruction_Fetch_0" HWVERSION="1.0" INSTANCE="Instruction_Fetch_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Instruction_Fetch" VLNV="xilinx.com:module_ref:Instruction_Fetch:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_WSC_Instruction_Fetch_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="addr_cal" RIGHT="0" SIGIS="undef" SIGNAME="reg_EXMEM_0_next_pc_cal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_EXMEM_0" PORT="next_pc_cal"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="instruction" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Fetch_0_instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IFID_0" PORT="instruction_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pc_update_disable" SIGIS="undef" SIGNAME="Hazard_Processing_0_reg_update_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Hazard_Processing_0" PORT="reg_update_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pcsrc" SIGIS="undef" SIGNAME="Memory_0_pcrsrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Memory_0" PORT="pcrsrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="program_counter" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Fetch_0_program_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IFID_0" PORT="program_counter_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Memory_0" HWVERSION="1.0" INSTANCE="Memory_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Memory" VLNV="xilinx.com:module_ref:Memory:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_WSC_Memory_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="alu_result" RIGHT="0" SIGIS="undef" SIGNAME="reg_EXMEM_0_alu_result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_EXMEM_0" PORT="alu_result"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="branch" SIGIS="undef" SIGNAME="reg_EXMEM_0_branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_EXMEM_0" PORT="branch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="branch_ctrl" SIGIS="undef" SIGNAME="reg_EXMEM_0_branch_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_EXMEM_0" PORT="branch_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="memread" SIGIS="undef" SIGNAME="reg_EXMEM_0_memread">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_EXMEM_0" PORT="memread"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="memwrite" SIGIS="undef" SIGNAME="reg_EXMEM_0_memwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_EXMEM_0" PORT="memwrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pcrsrc" SIGIS="undef" SIGNAME="Memory_0_pcrsrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Instruction_Fetch_0" PORT="pcsrc"/>
            <CONNECTION INSTANCE="Hazard_Processing_0" PORT="pcsrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="read_data2" RIGHT="0" SIGIS="undef" SIGNAME="reg_EXMEM_0_read_data2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_EXMEM_0" PORT="read_data2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="read_mem_data" RIGHT="0" SIGIS="undef" SIGNAME="Memory_0_read_mem_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_MEMWB_0" PORT="read_mem_data_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Write_back_0" HWVERSION="1.0" INSTANCE="Write_back_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Write_back" VLNV="xilinx.com:module_ref:Write_back:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_WSC_Write_back_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="alu_result" RIGHT="0" SIGIS="undef" SIGNAME="reg_MEMWB_0_alu_result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_MEMWB_0" PORT="alu_result"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="memtoreg" SIGIS="undef" SIGNAME="reg_MEMWB_0_memtoreg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_MEMWB_0" PORT="memtoreg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="read_mem_data" RIGHT="0" SIGIS="undef" SIGNAME="reg_MEMWB_0_read_mem_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_MEMWB_0" PORT="read_mem_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="Write_back_0_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Instruction_Decode_0" PORT="write_data_in"/>
            <CONNECTION INSTANCE="Execution_0" PORT="memtoreg_backward"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reg_EXMEM_0" HWVERSION="1.0" INSTANCE="reg_EXMEM_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg_EXMEM" VLNV="xilinx.com:module_ref:reg_EXMEM:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_WSC_reg_EXMEM_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="alu_result" RIGHT="0" SIGIS="undef" SIGNAME="reg_EXMEM_0_alu_result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Memory_0" PORT="alu_result"/>
            <CONNECTION INSTANCE="reg_MEMWB_0" PORT="alu_result_in"/>
            <CONNECTION INSTANCE="Execution_0" PORT="ALU_backward"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="alu_result_in" RIGHT="0" SIGIS="undef" SIGNAME="Execution_0_alu_result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Execution_0" PORT="alu_result"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="branch" SIGIS="undef" SIGNAME="reg_EXMEM_0_branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Memory_0" PORT="branch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="branch_ctrl" SIGIS="undef" SIGNAME="reg_EXMEM_0_branch_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Memory_0" PORT="branch_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="branch_ctrl_in" SIGIS="undef" SIGNAME="Execution_0_branch_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Execution_0" PORT="branch_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="branch_in" SIGIS="undef" SIGNAME="reg_IDEX_0_branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="branch"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="memread" SIGIS="undef" SIGNAME="reg_EXMEM_0_memread">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Memory_0" PORT="memread"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="memread_in" SIGIS="undef" SIGNAME="reg_IDEX_0_memread">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="memread"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="memtoreg" SIGIS="undef" SIGNAME="reg_EXMEM_0_memtoreg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_MEMWB_0" PORT="memtoreg_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="memtoreg_in" SIGIS="undef" SIGNAME="reg_IDEX_0_memtoreg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="memtoreg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="memwrite" SIGIS="undef" SIGNAME="reg_EXMEM_0_memwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Memory_0" PORT="memwrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="memwrite_in" SIGIS="undef" SIGNAME="reg_IDEX_0_memwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="memwrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="next_pc_cal" RIGHT="0" SIGIS="undef" SIGNAME="reg_EXMEM_0_next_pc_cal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Instruction_Fetch_0" PORT="addr_cal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="next_pc_cal_in" RIGHT="0" SIGIS="undef" SIGNAME="Execution_0_next_pc_cal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Execution_0" PORT="next_pc_cal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="read_data2" RIGHT="0" SIGIS="undef" SIGNAME="reg_EXMEM_0_read_data2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Memory_0" PORT="read_data2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="read_data2_in" RIGHT="0" SIGIS="undef" SIGNAME="reg_IDEX_0_read_data2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="read_data2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="regwrite" SIGIS="undef" SIGNAME="reg_EXMEM_0_regwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_MEMWB_0" PORT="regwrite_in"/>
            <CONNECTION INSTANCE="Fowarding_Unit_0" PORT="EXMEM_regwrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="regwrite_in" SIGIS="undef" SIGNAME="reg_IDEX_0_regwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="regwrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="write_register" RIGHT="0" SIGIS="undef" SIGNAME="reg_EXMEM_0_write_register">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_MEMWB_0" PORT="write_register_in"/>
            <CONNECTION INSTANCE="Fowarding_Unit_0" PORT="EXMEM_write_register"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="write_register_in" RIGHT="0" SIGIS="undef" SIGNAME="reg_IDEX_0_write_register">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="write_register"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reg_IDEX_0" HWVERSION="1.0" INSTANCE="reg_IDEX_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg_IDEX" VLNV="xilinx.com:module_ref:reg_IDEX:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_WSC_reg_IDEX_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="IDEX_update_disable" SIGIS="undef" SIGNAME="Hazard_Processing_0_reg_update_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Hazard_Processing_0" PORT="reg_update_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="aluop" RIGHT="0" SIGIS="undef" SIGNAME="reg_IDEX_0_aluop">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Execution_0" PORT="aluop"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="aluop_in" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Decode_0_aluop">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Instruction_Decode_0" PORT="aluop"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="alusrc" RIGHT="0" SIGIS="undef" SIGNAME="reg_IDEX_0_alusrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Execution_0" PORT="alusrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="alusrc_in" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Decode_0_alusrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Instruction_Decode_0" PORT="alusrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="branch" SIGIS="undef" SIGNAME="reg_IDEX_0_branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_EXMEM_0" PORT="branch_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="branch_in" SIGIS="undef" SIGNAME="Instruction_Decode_0_branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Instruction_Decode_0" PORT="branch"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="flush" SIGIS="undef" SIGNAME="Hazard_Processing_0_flush">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Hazard_Processing_0" PORT="flush"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="funct3" RIGHT="0" SIGIS="undef" SIGNAME="reg_IDEX_0_funct3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Execution_0" PORT="funct3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="funct3_in" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Decode_0_funct3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Instruction_Decode_0" PORT="funct3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="imm_gen" RIGHT="0" SIGIS="undef" SIGNAME="reg_IDEX_0_imm_gen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Execution_0" PORT="imm_gen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="imm_gen_in" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Decode_0_imm_gen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Instruction_Decode_0" PORT="imm_gen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="instruction30" SIGIS="undef" SIGNAME="reg_IDEX_0_instruction30">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Execution_0" PORT="instruction30"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="instruction30_in" SIGIS="undef" SIGNAME="Instruction_Decode_0_instruction30">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Instruction_Decode_0" PORT="instruction30"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="jalr_mux" SIGIS="undef" SIGNAME="reg_IDEX_0_jalr_mux">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Execution_0" PORT="jalr_mux"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="jalr_mux_in" SIGIS="undef" SIGNAME="Instruction_Decode_0_jalr_mux">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Instruction_Decode_0" PORT="jalr_mux"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="memread" SIGIS="undef" SIGNAME="reg_IDEX_0_memread">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_EXMEM_0" PORT="memread_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="memread_in" SIGIS="undef" SIGNAME="Instruction_Decode_0_memread">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Instruction_Decode_0" PORT="memread"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="memtoreg" SIGIS="undef" SIGNAME="reg_IDEX_0_memtoreg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_EXMEM_0" PORT="memtoreg_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="memtoreg_in" SIGIS="undef" SIGNAME="Instruction_Decode_0_memtoreg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Instruction_Decode_0" PORT="memtoreg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="memwrite" SIGIS="undef" SIGNAME="reg_IDEX_0_memwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_EXMEM_0" PORT="memwrite_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="memwrite_in" SIGIS="undef" SIGNAME="Instruction_Decode_0_memwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Instruction_Decode_0" PORT="memwrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="pc_vs_rs1_con" RIGHT="0" SIGIS="undef" SIGNAME="reg_IDEX_0_pc_vs_rs1_con">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Execution_0" PORT="pc_vs_rs1_con"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="pc_vs_rs1_con_in" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Decode_0_pc_vs_rs1_con">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Instruction_Decode_0" PORT="pc_vs_rs1_con"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="program_counter" RIGHT="0" SIGIS="undef" SIGNAME="reg_IDEX_0_program_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Execution_0" PORT="program_counter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="program_counter_in" RIGHT="0" SIGIS="undef" SIGNAME="reg_IFID_0_program_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IFID_0" PORT="program_counter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="read_data1" RIGHT="0" SIGIS="undef" SIGNAME="reg_IDEX_0_read_data1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Execution_0" PORT="read_data1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="read_data1_in" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Decode_0_read_data1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Instruction_Decode_0" PORT="read_data1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="read_data2" RIGHT="0" SIGIS="undef" SIGNAME="reg_IDEX_0_read_data2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_EXMEM_0" PORT="read_data2_in"/>
            <CONNECTION INSTANCE="Execution_0" PORT="read_data2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="read_data2_in" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Decode_0_read_data2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Instruction_Decode_0" PORT="read_data2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="read_register1" RIGHT="0" SIGIS="undef" SIGNAME="reg_IDEX_0_read_register1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Fowarding_Unit_0" PORT="IDEX_read_register1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="read_register1_in" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Decode_0_read_register1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Instruction_Decode_0" PORT="read_register1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="read_register2" RIGHT="0" SIGIS="undef" SIGNAME="reg_IDEX_0_read_register2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Fowarding_Unit_0" PORT="IDEX_read_register2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="read_register2_in" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Decode_0_read_register2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Instruction_Decode_0" PORT="read_register2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="regwrite" SIGIS="undef" SIGNAME="reg_IDEX_0_regwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_EXMEM_0" PORT="regwrite_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="regwrite_in" SIGIS="undef" SIGNAME="Instruction_Decode_0_regwrite_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Instruction_Decode_0" PORT="regwrite_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="write_register" RIGHT="0" SIGIS="undef" SIGNAME="reg_IDEX_0_write_register">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_EXMEM_0" PORT="write_register_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="write_register_in" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Decode_0_write_register_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Instruction_Decode_0" PORT="write_register_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reg_IFID_0" HWVERSION="1.0" INSTANCE="reg_IFID_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg_IFID" VLNV="xilinx.com:module_ref:reg_IFID:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_WSC_reg_IFID_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="IFID_update_disable" SIGIS="undef" SIGNAME="Hazard_Processing_0_reg_update_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Hazard_Processing_0" PORT="reg_update_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="flush" SIGIS="undef" SIGNAME="Hazard_Processing_0_flush">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Hazard_Processing_0" PORT="flush"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="instruction" RIGHT="0" SIGIS="undef" SIGNAME="reg_IFID_0_instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Hazard_Processing_0" PORT="instruction"/>
            <CONNECTION INSTANCE="Instruction_Decode_0" PORT="instruction"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="instruction_in" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Fetch_0_instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Instruction_Fetch_0" PORT="instruction"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="program_counter" RIGHT="0" SIGIS="undef" SIGNAME="reg_IFID_0_program_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_IDEX_0" PORT="program_counter_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="program_counter_in" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Fetch_0_program_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Instruction_Fetch_0" PORT="program_counter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reg_MEMWB_0" HWVERSION="1.0" INSTANCE="reg_MEMWB_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg_MEMWB" VLNV="xilinx.com:module_ref:reg_MEMWB:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_WSC_reg_MEMWB_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="alu_result" RIGHT="0" SIGIS="undef" SIGNAME="reg_MEMWB_0_alu_result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Write_back_0" PORT="alu_result"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="alu_result_in" RIGHT="0" SIGIS="undef" SIGNAME="reg_EXMEM_0_alu_result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_EXMEM_0" PORT="alu_result"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="memtoreg" SIGIS="undef" SIGNAME="reg_MEMWB_0_memtoreg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Write_back_0" PORT="memtoreg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="memtoreg_in" SIGIS="undef" SIGNAME="reg_EXMEM_0_memtoreg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_EXMEM_0" PORT="memtoreg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="read_mem_data" RIGHT="0" SIGIS="undef" SIGNAME="reg_MEMWB_0_read_mem_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Write_back_0" PORT="read_mem_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="read_mem_data_in" RIGHT="0" SIGIS="undef" SIGNAME="Memory_0_read_mem_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Memory_0" PORT="read_mem_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="regwrite" SIGIS="undef" SIGNAME="reg_MEMWB_0_regwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Fowarding_Unit_0" PORT="MEMWB_regwrite"/>
            <CONNECTION INSTANCE="Instruction_Decode_0" PORT="regwrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="regwrite_in" SIGIS="undef" SIGNAME="reg_EXMEM_0_regwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_EXMEM_0" PORT="regwrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="write_register" RIGHT="0" SIGIS="undef" SIGNAME="reg_MEMWB_0_write_register">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Fowarding_Unit_0" PORT="MEMWB_write_register"/>
            <CONNECTION INSTANCE="Instruction_Decode_0" PORT="write_register"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="write_register_in" RIGHT="0" SIGIS="undef" SIGNAME="reg_EXMEM_0_write_register">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_EXMEM_0" PORT="write_register"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
