#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Mar 26 08:13:41 2021
# Process ID: 1345675
# Current directory: /home/stud/nt92homu/Documents/Accelerators-for-systems-on-chip-SoC-
# Command line: vivado
# Log file: /home/stud/nt92homu/Documents/Accelerators-for-systems-on-chip-SoC-/vivado.log
# Journal file: /home/stud/nt92homu/Documents/Accelerators-for-systems-on-chip-SoC-/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv esa.informatik.tu-darmstadt.de:user:AXIConverter:1.0 [get_ips  design_1_AXIConverter_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_AXIConverter_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_AXIConverter_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_AXIConverter_0_0_synth_1 -jobs 4
wait_on_run design_1_AXIConverter_0_0_synth_1
export_simulation -of_objects [get_files /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.ip_user_files/sim_scripts -ip_user_files_dir /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.ip_user_files -ipstatic_source_dir /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.cache/compile_simlib/modelsim} {questa=/home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.cache/compile_simlib/questa} {ies=/home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.cache/compile_simlib/ies} {xcelium=/home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.cache/compile_simlib/xcelium} {vcs=/home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.cache/compile_simlib/vcs} {riviera=/home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.runs/impl_1/design_1_wrapper.bit /home/stud/nt92homu/Desktop/Task5/Sobel_full_forLoop_anySize.bit
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv esa.informatik.tu-darmstadt.de:user:AXIConverter:1.0 [get_ips  design_1_AXIConverter_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_AXIConverter_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_AXIConverter_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_AXIConverter_0_0_synth_1 -jobs 4
wait_on_run design_1_AXIConverter_0_0_synth_1
export_simulation -of_objects [get_files /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.ip_user_files/sim_scripts -ip_user_files_dir /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.ip_user_files -ipstatic_source_dir /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.cache/compile_simlib/modelsim} {questa=/home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.cache/compile_simlib/questa} {ies=/home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.cache/compile_simlib/ies} {xcelium=/home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.cache/compile_simlib/xcelium} {vcs=/home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.cache/compile_simlib/vcs} {riviera=/home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/stud/nt92homu/Desktop/Task5_3/Task5_3/Task5_3.runs/impl_1/design_1_wrapper.bit /home/stud/nt92homu/Desktop/Task5/Sobel_full_forLoop_anySize.bit
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
set_property LOCK_UPGRADE 1 [get_bd_cells /AXIConverter_0]
report_ip_status -name ip_status 
report_ip_status -name ip_status 
report_ip_status -name ip_status 
save_bd_design
