\hypertarget{stm32f10x__pwr_8c}{}\section{C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/src/stm32f1-\/stdperiph/stm32f10x\+\_\+pwr.c File Reference}
\label{stm32f10x__pwr_8c}\index{C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/src/stm32f1-\/stdperiph/stm32f10x\+\_\+pwr.\+c@{C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/src/stm32f1-\/stdperiph/stm32f10x\+\_\+pwr.\+c}}


This file provides all the P\+WR firmware functions.  


{\ttfamily \#include \char`\"{}stm32f10x\+\_\+pwr.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f10x\+\_\+rcc.\+h\char`\"{}}\newline
Include dependency graph for stm32f10x\+\_\+pwr.\+c\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=341pt]{stm32f10x__pwr_8c__incl}
\end{center}
\end{figure}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___p_w_r___private___defines_ga7f88bce73931300319824f22578f90de}{P\+W\+R\+\_\+\+O\+F\+F\+S\+ET}~(\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{P\+W\+R\+\_\+\+B\+A\+SE} -\/ \hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___p_w_r___private___defines_gafa1d3d0ea72132df651c76fc1bdffffc}{C\+R\+\_\+\+O\+F\+F\+S\+ET}~(\hyperlink{group___p_w_r___private___defines_ga7f88bce73931300319824f22578f90de}{P\+W\+R\+\_\+\+O\+F\+F\+S\+ET} + 0x00)
\item 
\#define \hyperlink{group___p_w_r___private___defines_ga36ff45d972bf94f31f172fd53cf44d23}{D\+B\+P\+\_\+\+Bit\+Number}~0x08
\item 
\#define \hyperlink{group___p_w_r___private___defines_ga799ab60bdbcfc1076cf2d7f206d09b0c}{C\+R\+\_\+\+D\+B\+P\+\_\+\+BB}~(\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\hyperlink{group___r_c_c___private___defines_gafa1d3d0ea72132df651c76fc1bdffffc}{C\+R\+\_\+\+O\+F\+F\+S\+ET} $\ast$ 32) + (\hyperlink{group___p_w_r___private___defines_ga36ff45d972bf94f31f172fd53cf44d23}{D\+B\+P\+\_\+\+Bit\+Number} $\ast$ 4))
\item 
\#define \hyperlink{group___p_w_r___private___defines_ga17d618eb800c401ef9c6789c9374eaf8}{P\+V\+D\+E\+\_\+\+Bit\+Number}~0x04
\item 
\#define \hyperlink{group___p_w_r___private___defines_ga49f51ef8285a6be76fd204d49a00709c}{C\+R\+\_\+\+P\+V\+D\+E\+\_\+\+BB}~(\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\hyperlink{group___r_c_c___private___defines_gafa1d3d0ea72132df651c76fc1bdffffc}{C\+R\+\_\+\+O\+F\+F\+S\+ET} $\ast$ 32) + (\hyperlink{group___p_w_r___private___defines_ga17d618eb800c401ef9c6789c9374eaf8}{P\+V\+D\+E\+\_\+\+Bit\+Number} $\ast$ 4))
\item 
\#define \hyperlink{group___p_w_r___private___defines_ga984cbe73312b6d3d355c5053763d499a}{C\+S\+R\+\_\+\+O\+F\+F\+S\+ET}~(\hyperlink{group___p_w_r___private___defines_ga7f88bce73931300319824f22578f90de}{P\+W\+R\+\_\+\+O\+F\+F\+S\+ET} + 0x04)
\item 
\#define \hyperlink{group___p_w_r___private___defines_ga94fe0520e8f9b71fa2b99c0565ec70ea}{E\+W\+U\+P\+\_\+\+Bit\+Number}~0x08
\item 
\#define \hyperlink{group___p_w_r___private___defines_gaaff864595f697850b19173b0bca991b0}{C\+S\+R\+\_\+\+E\+W\+U\+P\+\_\+\+BB}~(\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\hyperlink{group___r_c_c___private___defines_ga984cbe73312b6d3d355c5053763d499a}{C\+S\+R\+\_\+\+O\+F\+F\+S\+ET} $\ast$ 32) + (\hyperlink{group___p_w_r___private___defines_ga94fe0520e8f9b71fa2b99c0565ec70ea}{E\+W\+U\+P\+\_\+\+Bit\+Number} $\ast$ 4))
\item 
\#define \hyperlink{group___p_w_r___private___defines_ga8ee6bf9218f3c476629dd9ee70deef21}{C\+R\+\_\+\+D\+S\+\_\+\+M\+A\+SK}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+C)
\item 
\#define \hyperlink{group___p_w_r___private___defines_gac4a30eebdd1d292331a578b189962e77}{C\+R\+\_\+\+P\+L\+S\+\_\+\+M\+A\+SK}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F1\+F)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group___p_w_r___private___functions_gad03a0aac7bc3bc3a9fd012f3769a6990}{P\+W\+R\+\_\+\+De\+Init} (void)
\begin{DoxyCompactList}\small\item\em Deinitializes the P\+WR peripheral registers to their default reset values. \end{DoxyCompactList}\item 
void \hyperlink{group___p_w_r___private___functions_ga0741aea35572b1a75f82b74de12df800}{P\+W\+R\+\_\+\+Backup\+Access\+Cmd} (\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables access to the R\+TC and backup registers. \end{DoxyCompactList}\item 
void \hyperlink{group___p_w_r___private___functions_ga42cad476b816e0a33594a933b3ed1acd}{P\+W\+R\+\_\+\+P\+V\+D\+Cmd} (\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Power Voltage Detector(\+P\+V\+D). \end{DoxyCompactList}\item 
void \hyperlink{group___p_w_r___private___functions_ga237c143ef6aa55abb8049fa7bf24ab8f}{P\+W\+R\+\_\+\+P\+V\+D\+Level\+Config} (uint32\+\_\+t P\+W\+R\+\_\+\+P\+V\+D\+Level)
\begin{DoxyCompactList}\small\item\em Configures the voltage threshold detected by the Power Voltage Detector(\+P\+V\+D). \end{DoxyCompactList}\item 
void \hyperlink{group___p_w_r___private___functions_gae5fd6f9336ef8c60d5483651cb0d1a00}{P\+W\+R\+\_\+\+Wake\+Up\+Pin\+Cmd} (\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Wake\+Up Pin functionality. \end{DoxyCompactList}\item 
void \hyperlink{group___p_w_r___private___functions_ga694676ac06a9baf50eae45adae0118ab}{P\+W\+R\+\_\+\+Enter\+S\+T\+O\+P\+Mode} (uint32\+\_\+t P\+W\+R\+\_\+\+Regulator, uint8\+\_\+t P\+W\+R\+\_\+\+S\+T\+O\+P\+Entry)
\begin{DoxyCompactList}\small\item\em Enters S\+T\+OP mode. \end{DoxyCompactList}\item 
void \hyperlink{group___p_w_r___private___functions_ga00ddae00a9c327b81b24d2597b0052f3}{P\+W\+R\+\_\+\+Enter\+S\+T\+A\+N\+D\+B\+Y\+Mode} (void)
\begin{DoxyCompactList}\small\item\em Enters S\+T\+A\+N\+D\+BY mode. \end{DoxyCompactList}\item 
\hyperlink{group___exported__types_ga89136caac2e14c55151f527ac02daaff}{Flag\+Status} \hyperlink{group___p_w_r___private___functions_gaa980163a4d83304280ee34942464b4ec}{P\+W\+R\+\_\+\+Get\+Flag\+Status} (uint32\+\_\+t P\+W\+R\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified P\+WR flag is set or not. \end{DoxyCompactList}\item 
void \hyperlink{group___p_w_r___private___functions_ga01c4b2fbd16514b993324e101c3ddf7c}{P\+W\+R\+\_\+\+Clear\+Flag} (uint32\+\_\+t P\+W\+R\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Clears the P\+WR\textquotesingle{}s pending flags. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
This file provides all the P\+WR firmware functions. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V3.\+5.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
11-\/\+March-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
T\+HE P\+R\+E\+S\+E\+NT F\+I\+R\+M\+W\+A\+RE W\+H\+I\+CH IS F\+OR G\+U\+I\+D\+A\+N\+CE O\+N\+LY A\+I\+MS AT P\+R\+O\+V\+I\+D\+I\+NG C\+U\+S\+T\+O\+M\+E\+RS W\+I\+TH C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON R\+E\+G\+A\+R\+D\+I\+NG T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS IN O\+R\+D\+ER F\+OR T\+H\+EM TO S\+A\+VE T\+I\+ME. AS A R\+E\+S\+U\+LT, S\+T\+M\+I\+C\+R\+O\+E\+L\+E\+C\+T\+R\+O\+N\+I\+CS S\+H\+A\+LL N\+OT BE H\+E\+LD L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES W\+I\+TH R\+E\+S\+P\+E\+CT TO A\+NY C\+L\+A\+I\+MS A\+R\+I\+S\+I\+NG F\+R\+OM T\+HE C\+O\+N\+T\+E\+NT OF S\+U\+CH F\+I\+R\+M\+W\+A\+RE A\+N\+D/\+OR T\+HE U\+SE M\+A\+DE BY C\+U\+S\+T\+O\+M\+E\+RS OF T\+HE C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON C\+O\+N\+T\+A\+I\+N\+ED H\+E\+R\+E\+IN IN C\+O\+N\+N\+E\+C\+T\+I\+ON W\+I\+TH T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS.

\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+HT 2011 S\+T\+Microelectronics\end{center} }