#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Oct 30 16:45:51 2024
# Process ID: 1201537
# Current directory: /drive/sda2/home/rameyn1/Physics-Gpu-2025
# Command line: vivado
# Log file: /drive/sda2/home/rameyn1/Physics-Gpu-2025/vivado.log
# Journal file: /drive/sda2/home/rameyn1/Physics-Gpu-2025/vivado.jou
# Running On        :zelda
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.4 LTS
# Processor Detail  :Intel(R) Xeon(R) CPU E5-2683 v4 @ 2.10GHz
# CPU Frequency     :1197.622 MHz
# CPU Physical cores:32
# CPU Logical cores :64
# Host memory       :135063 MB
# Swap memory       :2147 MB
# Total Virtual     :137211 MB
# Available Virtual :106800 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Vivado/2024.1/data/ip'.
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hostif_test_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hostif_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj hostif_test_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'hostif_psoc_data' is not allowed [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:45]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:68]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:69]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:70]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:71]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:72]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:73]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 16 for port 'state_ram_addr' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:38]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:68]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:69]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:70]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:71]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:72]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:73]
WARNING: [VRFC 10-3823] variable 'regs_data' might have multiple concurrent drivers [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:140]
WARNING: [VRFC 10-3823] variable 'state_ram_data' might have multiple concurrent drivers [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:148]
WARNING: [VRFC 10-3823] variable 'attribute_ram_data' might have multiple concurrent drivers [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:156]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hostif_test
Compiling module xil_defaultlib.hostif_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hostif_test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hostif_test_tb_behav -key {Behavioral:sim_1:Functional:hostif_test_tb} -tclbatch {hostif_test_tb.tcl} -view {/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/hostif_test_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/hostif_test_tb_behav.wcfg
source hostif_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hostif_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 8259.730 ; gain = 78.969 ; free physical = 9185 ; free virtual = 100963
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hostif_test_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hostif_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj hostif_test_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'hostif_psoc_data' is not allowed [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:45]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:68]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:69]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:70]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:71]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:72]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:73]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 16 for port 'state_ram_addr' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:38]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:68]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:69]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:70]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:71]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:72]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:73]
WARNING: [VRFC 10-3823] variable 'regs_data' might have multiple concurrent drivers [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:140]
WARNING: [VRFC 10-3823] variable 'state_ram_data' might have multiple concurrent drivers [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:148]
WARNING: [VRFC 10-3823] variable 'attribute_ram_data' might have multiple concurrent drivers [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:156]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hostif_test
Compiling module xil_defaultlib.hostif_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hostif_test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hostif_test_tb_behav -key {Behavioral:sim_1:Functional:hostif_test_tb} -tclbatch {hostif_test_tb.tcl} -view {/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/hostif_test_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/hostif_test_tb_behav.wcfg
source hostif_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hostif_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 8259.730 ; gain = 0.000 ; free physical = 9183 ; free virtual = 100965
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hostif_test_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hostif_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj hostif_test_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'hostif_psoc_data' is not allowed [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:45]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:68]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:69]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:70]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:71]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:72]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:73]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 16 for port 'state_ram_addr' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:38]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:68]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:69]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:70]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:71]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:72]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:73]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hostif_test
Compiling module xil_defaultlib.hostif_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hostif_test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hostif_test_tb_behav -key {Behavioral:sim_1:Functional:hostif_test_tb} -tclbatch {hostif_test_tb.tcl} -view {/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/hostif_test_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/hostif_test_tb_behav.wcfg
source hostif_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hostif_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 8272.605 ; gain = 12.875 ; free physical = 9169 ; free virtual = 100955
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:]
save_wave_config {/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/hostif_test_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hostif_test_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hostif_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj hostif_test_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'hostif_psoc_data' is not allowed [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:45]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:68]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:69]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:70]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:71]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:72]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:73]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 16 for port 'state_ram_addr' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:38]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:68]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:69]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:70]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:71]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:72]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:73]
WARNING: [VRFC 10-3823] variable 'regs_data' might have multiple concurrent drivers [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:140]
WARNING: [VRFC 10-3823] variable 'state_ram_data' might have multiple concurrent drivers [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:148]
WARNING: [VRFC 10-3823] variable 'attribute_ram_data' might have multiple concurrent drivers [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:156]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hostif_test
Compiling module xil_defaultlib.hostif_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hostif_test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hostif_test_tb_behav -key {Behavioral:sim_1:Functional:hostif_test_tb} -tclbatch {hostif_test_tb.tcl} -view {/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/hostif_test_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/hostif_test_tb_behav.wcfg
source hostif_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hostif_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 8285.613 ; gain = 13.008 ; free physical = 9156 ; free virtual = 100942
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hostif_test_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hostif_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj hostif_test_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'hostif_psoc_data' is not allowed [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:45]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:68]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:69]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:70]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:71]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:72]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:73]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 16 for port 'state_ram_addr' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:38]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:68]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:69]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:70]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:71]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:72]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:73]
WARNING: [VRFC 10-3823] variable 'regs_data' might have multiple concurrent drivers [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:140]
WARNING: [VRFC 10-3823] variable 'state_ram_data' might have multiple concurrent drivers [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:148]
WARNING: [VRFC 10-3823] variable 'attribute_ram_data' might have multiple concurrent drivers [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:156]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hostif_test
Compiling module xil_defaultlib.hostif_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hostif_test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hostif_test_tb_behav -key {Behavioral:sim_1:Functional:hostif_test_tb} -tclbatch {hostif_test_tb.tcl} -view {/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/hostif_test_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/hostif_test_tb_behav.wcfg
source hostif_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hostif_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 8292.617 ; gain = 6.992 ; free physical = 9140 ; free virtual = 100926
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hostif_test_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hostif_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj hostif_test_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'hostif_psoc_data' is not allowed [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:45]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:68]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:69]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:70]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:71]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:72]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:73]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 16 for port 'state_ram_addr' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:38]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:68]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:69]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:70]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:71]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:72]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:73]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hostif_test
Compiling module xil_defaultlib.hostif_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hostif_test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hostif_test_tb_behav -key {Behavioral:sim_1:Functional:hostif_test_tb} -tclbatch {hostif_test_tb.tcl} -view {/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/hostif_test_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/hostif_test_tb_behav.wcfg
source hostif_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hostif_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 8311.621 ; gain = 11.996 ; free physical = 9133 ; free virtual = 100922
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hostif_test_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hostif_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj hostif_test_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'hostif_psoc_data' is not allowed [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:45]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:68]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:69]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:70]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:71]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:72]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:73]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 16 for port 'state_ram_addr' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:38]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:68]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:69]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:70]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:71]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:72]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:73]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hostif_test
Compiling module xil_defaultlib.hostif_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hostif_test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hostif_test_tb_behav -key {Behavioral:sim_1:Functional:hostif_test_tb} -tclbatch {hostif_test_tb.tcl} -view {/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/hostif_test_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/hostif_test_tb_behav.wcfg
source hostif_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hostif_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 8327.625 ; gain = 16.004 ; free physical = 9119 ; free virtual = 100908
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hostif_test_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hostif_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj hostif_test_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'hostif_psoc_data' is not allowed [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:45]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:68]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:69]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:70]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:71]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:72]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:73]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 16 for port 'state_ram_addr' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:38]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:68]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:69]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:70]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:71]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:72]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:73]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hostif_test
Compiling module xil_defaultlib.hostif_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hostif_test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hostif_test_tb_behav -key {Behavioral:sim_1:Functional:hostif_test_tb} -tclbatch {hostif_test_tb.tcl} -view {/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/hostif_test_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/hostif_test_tb_behav.wcfg
source hostif_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hostif_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 8336.629 ; gain = 9.004 ; free physical = 9106 ; free virtual = 100897
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hostif_test_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hostif_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj hostif_test_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'hostif_psoc_data' is not allowed [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:45]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:68]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:69]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:70]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:71]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:72]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:73]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 16 for port 'state_ram_addr' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:38]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:68]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:69]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:70]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:71]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:72]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:73]
WARNING: [VRFC 10-3823] variable 'regs_data' might have multiple concurrent drivers [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:140]
WARNING: [VRFC 10-3823] variable 'state_ram_data' might have multiple concurrent drivers [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:148]
WARNING: [VRFC 10-3823] variable 'attribute_ram_data' might have multiple concurrent drivers [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:156]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hostif_test
Compiling module xil_defaultlib.hostif_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hostif_test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hostif_test_tb_behav -key {Behavioral:sim_1:Functional:hostif_test_tb} -tclbatch {hostif_test_tb.tcl} -view {/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/hostif_test_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/hostif_test_tb_behav.wcfg
source hostif_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hostif_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 8364.633 ; gain = 21.984 ; free physical = 9107 ; free virtual = 100898
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hostif_test_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hostif_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj hostif_test_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'hostif_psoc_data' is not allowed [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:45]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:68]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:69]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:70]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:71]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:72]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:73]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 16 for port 'state_ram_addr' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:38]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:68]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:69]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:70]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:71]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:72]
WARNING: [VRFC 10-9578] illegal assignment to variable input port 'hostif_psoc_data' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv:73]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hostif_test
Compiling module xil_defaultlib.hostif_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hostif_test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hostif_test_tb_behav -key {Behavioral:sim_1:Functional:hostif_test_tb} -tclbatch {hostif_test_tb.tcl} -view {/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/hostif_test_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/hostif_test_tb_behav.wcfg
source hostif_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hostif_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 8381.641 ; gain = 17.008 ; free physical = 9120 ; free virtual = 100913
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 30 18:36:22 2024...
