

================================================================
== Vitis HLS Report for 'dft_Pipeline_VITIS_LOOP_17_3'
================================================================
* Date:           Fri Oct 21 13:15:53 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dft_256
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1289|     1289|  12.890 us|  12.890 us|  1289|  1289|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_3  |     1287|     1287|        13|          5|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 5, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%index = alloca i32 1"   --->   Operation 16 'alloca' 'index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add4 = alloca i32 1"   --->   Operation 17 'alloca' 'add4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add235 = alloca i32 1"   --->   Operation 18 'alloca' 'add235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 19 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %trunc_ln"   --->   Operation 20 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln15_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln15"   --->   Operation 21 'read' 'zext_ln15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bitcast_ln19_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln19"   --->   Operation 22 'read' 'bitcast_ln19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%bitcast_ln20_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln20"   --->   Operation 23 'read' 'bitcast_ln20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln15_cast = zext i8 %zext_ln15_read"   --->   Operation 24 'zext' 'zext_ln15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_output, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_output, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %n"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %bitcast_ln20_read, i32 %add235"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %bitcast_ln19_read, i32 %add4"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %index"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc24"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%n_1 = load i9 %n" [dft_256/dft.cpp:17]   --->   Operation 32 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%imag_output_addr = getelementptr i32 %imag_output, i64 0, i64 %zext_ln15_cast" [dft_256/dft.cpp:20]   --->   Operation 33 'getelementptr' 'imag_output_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%real_output_addr = getelementptr i32 %real_output, i64 0, i64 %zext_ln15_cast" [dft_256/dft.cpp:19]   --->   Operation 34 'getelementptr' 'real_output_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.66ns)   --->   "%icmp_ln17 = icmp_eq  i9 %n_1, i9 256" [dft_256/dft.cpp:17]   --->   Operation 36 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.82ns)   --->   "%add_ln17 = add i9 %n_1, i9 1" [dft_256/dft.cpp:17]   --->   Operation 38 'add' 'add_ln17' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc24.split, void %for.inc27.exitStub" [dft_256/dft.cpp:17]   --->   Operation 39 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%index_load = load i8 %index" [dft_256/dft.cpp:18]   --->   Operation 40 'load' 'index_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%n_1_cast2 = zext i9 %n_1" [dft_256/dft.cpp:17]   --->   Operation 41 'zext' 'n_1_cast2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.91ns)   --->   "%add_ln18 = add i8 %index_load, i8 %trunc_ln_read" [dft_256/dft.cpp:18]   --->   Operation 42 'add' 'add_ln18' <Predicate = (!icmp_ln17)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr i32 %temp, i64 0, i64 %n_1_cast2" [dft_256/dft.cpp:19]   --->   Operation 43 'getelementptr' 'temp_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (3.25ns)   --->   "%temp_load = load i8 %temp_addr" [dft_256/dft.cpp:19]   --->   Operation 44 'load' 'temp_load' <Predicate = (!icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i8 %index_load" [dft_256/dft.cpp:19]   --->   Operation 45 'zext' 'zext_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%cos_coefficients_table_addr = getelementptr i32 %cos_coefficients_table, i64 0, i64 %zext_ln19" [dft_256/dft.cpp:19]   --->   Operation 46 'getelementptr' 'cos_coefficients_table_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (3.25ns)   --->   "%cos_coefficients_table_load = load i8 %cos_coefficients_table_addr" [dft_256/dft.cpp:19]   --->   Operation 47 'load' 'cos_coefficients_table_load' <Predicate = (!icmp_ln17)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sin_coefficients_table_addr = getelementptr i32 %sin_coefficients_table, i64 0, i64 %zext_ln19" [dft_256/dft.cpp:20]   --->   Operation 48 'getelementptr' 'sin_coefficients_table_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%sin_coefficients_table_load = load i8 %sin_coefficients_table_addr" [dft_256/dft.cpp:20]   --->   Operation 49 'load' 'sin_coefficients_table_load' <Predicate = (!icmp_ln17)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_1 : Operation 50 [1/1] (1.66ns)   --->   "%ifzero = icmp_eq  i9 %add_ln17, i9 256" [dft_256/dft.cpp:17]   --->   Operation 50 'icmp' 'ifzero' <Predicate = (!icmp_ln17)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %ifzero, void %ifFalse, void %ifTrue" [dft_256/dft.cpp:17]   --->   Operation 51 'br' 'br_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln17 = store i9 %add_ln17, i9 %n" [dft_256/dft.cpp:17]   --->   Operation 52 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln18 = store i8 %add_ln18, i8 %index" [dft_256/dft.cpp:18]   --->   Operation 53 'store' 'store_ln18' <Predicate = (!icmp_ln17)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 54 [1/2] (3.25ns)   --->   "%temp_load = load i8 %temp_addr" [dft_256/dft.cpp:19]   --->   Operation 54 'load' 'temp_load' <Predicate = (!icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 55 [1/2] (3.25ns)   --->   "%cos_coefficients_table_load = load i8 %cos_coefficients_table_addr" [dft_256/dft.cpp:19]   --->   Operation 55 'load' 'cos_coefficients_table_load' <Predicate = (!icmp_ln17)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_2 : Operation 56 [1/2] (3.25ns)   --->   "%sin_coefficients_table_load = load i8 %sin_coefficients_table_addr" [dft_256/dft.cpp:20]   --->   Operation 56 'load' 'sin_coefficients_table_load' <Predicate = (!icmp_ln17)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 57 [4/4] (5.70ns)   --->   "%mul = fmul i32 %temp_load, i32 %cos_coefficients_table_load" [dft_256/dft.cpp:19]   --->   Operation 57 'fmul' 'mul' <Predicate = (!icmp_ln17)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 58 [3/4] (5.70ns)   --->   "%mul = fmul i32 %temp_load, i32 %cos_coefficients_table_load" [dft_256/dft.cpp:19]   --->   Operation 58 'fmul' 'mul' <Predicate = (!icmp_ln17)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [4/4] (5.70ns)   --->   "%mul1 = fmul i32 %temp_load, i32 %sin_coefficients_table_load" [dft_256/dft.cpp:20]   --->   Operation 59 'fmul' 'mul1' <Predicate = (!icmp_ln17)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 60 [2/4] (5.70ns)   --->   "%mul = fmul i32 %temp_load, i32 %cos_coefficients_table_load" [dft_256/dft.cpp:19]   --->   Operation 60 'fmul' 'mul' <Predicate = (!icmp_ln17)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %temp_load, i32 %sin_coefficients_table_load" [dft_256/dft.cpp:20]   --->   Operation 61 'fmul' 'mul1' <Predicate = (!icmp_ln17)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 62 [1/4] (5.70ns)   --->   "%mul = fmul i32 %temp_load, i32 %cos_coefficients_table_load" [dft_256/dft.cpp:19]   --->   Operation 62 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %temp_load, i32 %sin_coefficients_table_load" [dft_256/dft.cpp:20]   --->   Operation 63 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%add4_load = load i32 %add4" [dft_256/dft.cpp:19]   --->   Operation 64 'load' 'add4_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [5/5] (7.25ns)   --->   "%add = fadd i32 %add4_load, i32 %mul" [dft_256/dft.cpp:19]   --->   Operation 65 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %temp_load, i32 %sin_coefficients_table_load" [dft_256/dft.cpp:20]   --->   Operation 66 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%add235_load = load i32 %add235" [dft_256/dft.cpp:20]   --->   Operation 67 'load' 'add235_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [4/5] (7.25ns)   --->   "%add = fadd i32 %add4_load, i32 %mul" [dft_256/dft.cpp:19]   --->   Operation 68 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [5/5] (7.25ns)   --->   "%add1 = fadd i32 %add235_load, i32 %mul1" [dft_256/dft.cpp:20]   --->   Operation 69 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 70 [3/5] (7.25ns)   --->   "%add = fadd i32 %add4_load, i32 %mul" [dft_256/dft.cpp:19]   --->   Operation 70 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [4/5] (7.25ns)   --->   "%add1 = fadd i32 %add235_load, i32 %mul1" [dft_256/dft.cpp:20]   --->   Operation 71 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 72 [2/5] (7.25ns)   --->   "%add = fadd i32 %add4_load, i32 %mul" [dft_256/dft.cpp:19]   --->   Operation 72 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 73 [3/5] (7.25ns)   --->   "%add1 = fadd i32 %add235_load, i32 %mul1" [dft_256/dft.cpp:20]   --->   Operation 73 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 74 [1/5] (7.25ns)   --->   "%add = fadd i32 %add4_load, i32 %mul" [dft_256/dft.cpp:19]   --->   Operation 74 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 75 [2/5] (7.25ns)   --->   "%add1 = fadd i32 %add235_load, i32 %mul1" [dft_256/dft.cpp:20]   --->   Operation 75 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [dft_256/dft.cpp:7]   --->   Operation 76 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/5] (7.25ns)   --->   "%add1 = fadd i32 %add235_load, i32 %mul1" [dft_256/dft.cpp:20]   --->   Operation 77 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast i32 %add" [dft_256/dft.cpp:19]   --->   Operation 78 'bitcast' 'bitcast_ln19_1' <Predicate = (ifzero)> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i8 %real_output_addr" [dft_256/dft.cpp:19]   --->   Operation 79 'store' 'store_ln19' <Predicate = (ifzero)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln19 = store i32 %add, i32 %add4" [dft_256/dft.cpp:19]   --->   Operation 80 'store' 'store_ln19' <Predicate = true> <Delay = 1.58>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln20_1 = bitcast i32 %add1" [dft_256/dft.cpp:20]   --->   Operation 81 'bitcast' 'bitcast_ln20_1' <Predicate = (ifzero)> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (3.25ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_1, i8 %imag_output_addr" [dft_256/dft.cpp:20]   --->   Operation 82 'store' 'store_ln20' <Predicate = (ifzero)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 83 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln20 = store i32 %add1, i32 %add235" [dft_256/dft.cpp:20]   --->   Operation 84 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc24"   --->   Operation 85 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.5ns
The critical path consists of the following:
	'alloca' operation ('index') [10]  (0 ns)
	'load' operation ('index_load', dft_256/dft.cpp:18) on local variable 'index' [36]  (0 ns)
	'add' operation ('add_ln18', dft_256/dft.cpp:18) [41]  (1.92 ns)
	'store' operation ('store_ln18', dft_256/dft.cpp:18) of variable 'add_ln18', dft_256/dft.cpp:18 on local variable 'index' [65]  (1.59 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_load', dft_256/dft.cpp:19) on array 'temp' [43]  (3.25 ns)

 <State 3>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', dft_256/dft.cpp:19) [47]  (5.7 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', dft_256/dft.cpp:19) [47]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', dft_256/dft.cpp:19) [47]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', dft_256/dft.cpp:19) [47]  (5.7 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'load' operation ('add4_load', dft_256/dft.cpp:19) on local variable 'add4' [37]  (0 ns)
	'fadd' operation ('add', dft_256/dft.cpp:19) [48]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dft_256/dft.cpp:19) [48]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dft_256/dft.cpp:19) [48]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dft_256/dft.cpp:19) [48]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dft_256/dft.cpp:19) [48]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add1', dft_256/dft.cpp:20) [52]  (7.26 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln20', dft_256/dft.cpp:20) of variable 'bitcast_ln20_1', dft_256/dft.cpp:20 on array 'imag_output' [59]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
