ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccTzpbWQ.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 2
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"spi.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_SPI1_Init,"ax",%progbits
  16              		.align	1
  17              		.p2align 2,,3
  18              		.global	MX_SPI1_Init
  19              		.arch armv6s-m
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  23              		.fpu softvfp
  25              	MX_SPI1_Init:
  26              	.LFB37:
  27              		.file 1 "Core/Src/spi.c"
   1:Core/Src/spi.c **** /**
   2:Core/Src/spi.c ****   ******************************************************************************
   3:Core/Src/spi.c ****   * File Name          : SPI.c
   4:Core/Src/spi.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/spi.c ****   *                      of the SPI instances.
   6:Core/Src/spi.c ****   ******************************************************************************
   7:Core/Src/spi.c ****   * @attention
   8:Core/Src/spi.c ****   *
   9:Core/Src/spi.c ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:Core/Src/spi.c ****   * All rights reserved.</center></h2>
  11:Core/Src/spi.c ****   *
  12:Core/Src/spi.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/spi.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/spi.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/spi.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** 
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:Core/Src/spi.c **** DMA_HandleTypeDef hdma_spi1_rx;
  29:Core/Src/spi.c **** 
  30:Core/Src/spi.c **** /* SPI1 init function */
  31:Core/Src/spi.c **** void MX_SPI1_Init(void)
ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccTzpbWQ.s 			page 2


  32:Core/Src/spi.c **** {
  28              		.loc 1 32 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  33:Core/Src/spi.c **** 
  34:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  32              		.loc 1 34 3 view .LVU1
  35:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_SLAVE;
  36:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  37:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
  33              		.loc 1 37 23 is_stmt 0 view .LVU2
  34 0000 F022     		movs	r2, #240
  34:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_SLAVE;
  35              		.loc 1 34 18 view .LVU3
  36 0002 0D48     		ldr	r0, .L8
  37 0004 0D4B     		ldr	r3, .L8+4
  38              		.loc 1 37 23 view .LVU4
  39 0006 1201     		lsls	r2, r2, #4
  32:Core/Src/spi.c **** 
  40              		.loc 1 32 1 view .LVU5
  41 0008 10B5     		push	{r4, lr}
  42              	.LCFI0:
  43              		.cfi_def_cfa_offset 8
  44              		.cfi_offset 4, -8
  45              		.cfi_offset 14, -4
  34:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_SLAVE;
  46              		.loc 1 34 18 view .LVU6
  47 000a 0360     		str	r3, [r0]
  35:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_SLAVE;
  48              		.loc 1 35 3 is_stmt 1 view .LVU7
  49              		.loc 1 37 23 is_stmt 0 view .LVU8
  50 000c C260     		str	r2, [r0, #12]
  35:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_SLAVE;
  51              		.loc 1 35 19 view .LVU9
  52 000e 0023     		movs	r3, #0
  38:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  39:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  40:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
  41:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  42:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  43:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  44:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 7;
  53              		.loc 1 44 28 view .LVU10
  54 0010 0722     		movs	r2, #7
  35:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  55              		.loc 1 35 19 view .LVU11
  56 0012 4360     		str	r3, [r0, #4]
  36:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
  57              		.loc 1 36 3 is_stmt 1 view .LVU12
  36:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
  58              		.loc 1 36 24 is_stmt 0 view .LVU13
  59 0014 8360     		str	r3, [r0, #8]
  37:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  60              		.loc 1 37 3 is_stmt 1 view .LVU14
  38:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  61              		.loc 1 38 3 view .LVU15
ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccTzpbWQ.s 			page 3


  38:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  62              		.loc 1 38 26 is_stmt 0 view .LVU16
  63 0016 0361     		str	r3, [r0, #16]
  39:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
  64              		.loc 1 39 3 is_stmt 1 view .LVU17
  39:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
  65              		.loc 1 39 23 is_stmt 0 view .LVU18
  66 0018 4361     		str	r3, [r0, #20]
  40:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  67              		.loc 1 40 3 is_stmt 1 view .LVU19
  40:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  68              		.loc 1 40 18 is_stmt 0 view .LVU20
  69 001a 8361     		str	r3, [r0, #24]
  41:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  70              		.loc 1 41 3 is_stmt 1 view .LVU21
  41:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  71              		.loc 1 41 23 is_stmt 0 view .LVU22
  72 001c 0362     		str	r3, [r0, #32]
  42:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  73              		.loc 1 42 3 is_stmt 1 view .LVU23
  42:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  74              		.loc 1 42 21 is_stmt 0 view .LVU24
  75 001e 4362     		str	r3, [r0, #36]
  43:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 7;
  76              		.loc 1 43 3 is_stmt 1 view .LVU25
  43:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 7;
  77              		.loc 1 43 29 is_stmt 0 view .LVU26
  78 0020 8362     		str	r3, [r0, #40]
  79              		.loc 1 44 3 is_stmt 1 view .LVU27
  80              		.loc 1 44 28 is_stmt 0 view .LVU28
  81 0022 C262     		str	r2, [r0, #44]
  45:Core/Src/spi.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  82              		.loc 1 45 3 is_stmt 1 view .LVU29
  83              		.loc 1 45 24 is_stmt 0 view .LVU30
  84 0024 0363     		str	r3, [r0, #48]
  46:Core/Src/spi.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
  85              		.loc 1 46 3 is_stmt 1 view .LVU31
  86              		.loc 1 46 23 is_stmt 0 view .LVU32
  87 0026 4363     		str	r3, [r0, #52]
  47:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  88              		.loc 1 47 3 is_stmt 1 view .LVU33
  89              		.loc 1 47 7 is_stmt 0 view .LVU34
  90 0028 FFF7FEFF 		bl	HAL_SPI_Init
  91              	.LVL0:
  92              		.loc 1 47 6 view .LVU35
  93 002c 0028     		cmp	r0, #0
  94 002e 00D1     		bne	.L7
  95              	.L1:
  48:Core/Src/spi.c ****   {
  49:Core/Src/spi.c ****     Error_Handler();
  50:Core/Src/spi.c ****   }
  51:Core/Src/spi.c **** 
  52:Core/Src/spi.c **** }
  96              		.loc 1 52 1 view .LVU36
  97              		@ sp needed
  98 0030 10BD     		pop	{r4, pc}
  99              	.L7:
ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccTzpbWQ.s 			page 4


  49:Core/Src/spi.c ****   }
 100              		.loc 1 49 5 is_stmt 1 view .LVU37
 101 0032 FFF7FEFF 		bl	Error_Handler
 102              	.LVL1:
 103              		.loc 1 52 1 is_stmt 0 view .LVU38
 104 0036 FBE7     		b	.L1
 105              	.L9:
 106              		.align	2
 107              	.L8:
 108 0038 00000000 		.word	hspi1
 109 003c 00300140 		.word	1073819648
 110              		.cfi_endproc
 111              	.LFE37:
 113              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 114              		.align	1
 115              		.p2align 2,,3
 116              		.global	HAL_SPI_MspInit
 117              		.syntax unified
 118              		.code	16
 119              		.thumb_func
 120              		.fpu softvfp
 122              	HAL_SPI_MspInit:
 123              	.LVL2:
 124              	.LFB38:
  53:Core/Src/spi.c **** 
  54:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  55:Core/Src/spi.c **** {
 125              		.loc 1 55 1 is_stmt 1 view -0
 126              		.cfi_startproc
 127              		@ args = 0, pretend = 0, frame = 32
 128              		@ frame_needed = 0, uses_anonymous_args = 0
  56:Core/Src/spi.c **** 
  57:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 129              		.loc 1 57 3 view .LVU40
  55:Core/Src/spi.c **** 
 130              		.loc 1 55 1 is_stmt 0 view .LVU41
 131 0000 70B5     		push	{r4, r5, r6, lr}
 132              	.LCFI1:
 133              		.cfi_def_cfa_offset 16
 134              		.cfi_offset 4, -16
 135              		.cfi_offset 5, -12
 136              		.cfi_offset 6, -8
 137              		.cfi_offset 14, -4
 138 0002 0400     		movs	r4, r0
 139 0004 88B0     		sub	sp, sp, #32
 140              	.LCFI2:
 141              		.cfi_def_cfa_offset 48
 142              		.loc 1 57 20 view .LVU42
 143 0006 1422     		movs	r2, #20
 144 0008 0021     		movs	r1, #0
 145 000a 03A8     		add	r0, sp, #12
 146              	.LVL3:
 147              		.loc 1 57 20 view .LVU43
 148 000c FFF7FEFF 		bl	memset
 149              	.LVL4:
  58:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 150              		.loc 1 58 3 is_stmt 1 view .LVU44
ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccTzpbWQ.s 			page 5


 151              		.loc 1 58 5 is_stmt 0 view .LVU45
 152 0010 324B     		ldr	r3, .L18
 153 0012 2268     		ldr	r2, [r4]
 154 0014 9A42     		cmp	r2, r3
 155 0016 01D0     		beq	.L16
 156              	.L10:
  59:Core/Src/spi.c ****   {
  60:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  61:Core/Src/spi.c **** 
  62:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
  63:Core/Src/spi.c ****     /* SPI1 clock enable */
  64:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  65:Core/Src/spi.c ****   
  66:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  67:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  68:Core/Src/spi.c ****     /**SPI1 GPIO Configuration    
  69:Core/Src/spi.c ****     PA15     ------> SPI1_NSS
  70:Core/Src/spi.c ****     PB3     ------> SPI1_SCK
  71:Core/Src/spi.c ****     PB4     ------> SPI1_MISO
  72:Core/Src/spi.c ****     PB5     ------> SPI1_MOSI 
  73:Core/Src/spi.c ****     */
  74:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15;
  75:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  76:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  77:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  78:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
  79:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  80:Core/Src/spi.c **** 
  81:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
  82:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  83:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  84:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  85:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
  86:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  87:Core/Src/spi.c **** 
  88:Core/Src/spi.c ****     /* SPI1 DMA Init */
  89:Core/Src/spi.c ****     /* SPI1_RX Init */
  90:Core/Src/spi.c ****     hdma_spi1_rx.Instance = DMA1_Channel2;
  91:Core/Src/spi.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
  92:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
  93:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
  94:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
  95:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
  96:Core/Src/spi.c ****     hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
  97:Core/Src/spi.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
  98:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
  99:Core/Src/spi.c ****     {
 100:Core/Src/spi.c ****       Error_Handler();
 101:Core/Src/spi.c ****     }
 102:Core/Src/spi.c **** 
 103:Core/Src/spi.c ****     __HAL_DMA1_REMAP(HAL_DMA1_CH2_SPI1_RX);
 104:Core/Src/spi.c **** 
 105:Core/Src/spi.c ****     __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 106:Core/Src/spi.c **** 
 107:Core/Src/spi.c ****     /* SPI1 interrupt Init */
 108:Core/Src/spi.c ****     HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 109:Core/Src/spi.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccTzpbWQ.s 			page 6


 110:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 111:Core/Src/spi.c **** 
 112:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
 113:Core/Src/spi.c ****   }
 114:Core/Src/spi.c **** }
 157              		.loc 1 114 1 view .LVU46
 158 0018 08B0     		add	sp, sp, #32
 159              		@ sp needed
 160              	.LVL5:
 161              		.loc 1 114 1 view .LVU47
 162 001a 70BD     		pop	{r4, r5, r6, pc}
 163              	.LVL6:
 164              	.L16:
  64:Core/Src/spi.c ****   
 165              		.loc 1 64 5 is_stmt 1 view .LVU48
 166              	.LBB2:
  64:Core/Src/spi.c ****   
 167              		.loc 1 64 5 view .LVU49
  64:Core/Src/spi.c ****   
 168              		.loc 1 64 5 view .LVU50
 169 001c 8020     		movs	r0, #128
 170 001e 304B     		ldr	r3, .L18+4
 171 0020 4001     		lsls	r0, r0, #5
 172 0022 9969     		ldr	r1, [r3, #24]
 173              	.LBE2:
  75:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 174              		.loc 1 75 26 is_stmt 0 view .LVU51
 175 0024 0226     		movs	r6, #2
 176              	.LBB3:
  64:Core/Src/spi.c ****   
 177              		.loc 1 64 5 view .LVU52
 178 0026 0143     		orrs	r1, r0
 179 0028 9961     		str	r1, [r3, #24]
  64:Core/Src/spi.c ****   
 180              		.loc 1 64 5 is_stmt 1 view .LVU53
 181 002a 9A69     		ldr	r2, [r3, #24]
 182              	.LBE3:
  77:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 183              		.loc 1 77 27 is_stmt 0 view .LVU54
 184 002c 0325     		movs	r5, #3
 185              	.LBB4:
  64:Core/Src/spi.c ****   
 186              		.loc 1 64 5 view .LVU55
 187 002e 0240     		ands	r2, r0
 188              	.LBE4:
 189              	.LBB5:
  66:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 190              		.loc 1 66 5 view .LVU56
 191 0030 8020     		movs	r0, #128
 192              	.LBE5:
 193              	.LBB6:
  64:Core/Src/spi.c ****   
 194              		.loc 1 64 5 view .LVU57
 195 0032 0092     		str	r2, [sp]
  64:Core/Src/spi.c ****   
 196              		.loc 1 64 5 is_stmt 1 view .LVU58
 197 0034 009A     		ldr	r2, [sp]
ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccTzpbWQ.s 			page 7


 198              	.LBE6:
  66:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 199              		.loc 1 66 5 view .LVU59
 200              	.LBB7:
  66:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 201              		.loc 1 66 5 view .LVU60
  66:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 202              		.loc 1 66 5 view .LVU61
 203 0036 5969     		ldr	r1, [r3, #20]
 204 0038 8002     		lsls	r0, r0, #10
 205 003a 0143     		orrs	r1, r0
 206 003c 5961     		str	r1, [r3, #20]
  66:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 207              		.loc 1 66 5 view .LVU62
 208              	.LBE7:
 209              	.LBB8:
  67:Core/Src/spi.c ****     /**SPI1 GPIO Configuration    
 210              		.loc 1 67 5 is_stmt 0 view .LVU63
 211 003e 8021     		movs	r1, #128
 212              	.LBE8:
 213              	.LBB9:
  66:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 214              		.loc 1 66 5 view .LVU64
 215 0040 5A69     		ldr	r2, [r3, #20]
 216              	.LBE9:
 217              	.LBB10:
  67:Core/Src/spi.c ****     /**SPI1 GPIO Configuration    
 218              		.loc 1 67 5 view .LVU65
 219 0042 C902     		lsls	r1, r1, #11
 220              	.LBE10:
 221              	.LBB11:
  66:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 222              		.loc 1 66 5 view .LVU66
 223 0044 0240     		ands	r2, r0
 224 0046 0192     		str	r2, [sp, #4]
  66:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 225              		.loc 1 66 5 is_stmt 1 view .LVU67
 226 0048 019A     		ldr	r2, [sp, #4]
 227              	.LBE11:
  67:Core/Src/spi.c ****     /**SPI1 GPIO Configuration    
 228              		.loc 1 67 5 view .LVU68
 229              	.LBB12:
  67:Core/Src/spi.c ****     /**SPI1 GPIO Configuration    
 230              		.loc 1 67 5 view .LVU69
  67:Core/Src/spi.c ****     /**SPI1 GPIO Configuration    
 231              		.loc 1 67 5 view .LVU70
 232 004a 5A69     		ldr	r2, [r3, #20]
 233              	.LBE12:
  79:Core/Src/spi.c **** 
 234              		.loc 1 79 5 is_stmt 0 view .LVU71
 235 004c 9020     		movs	r0, #144
 236              	.LBB13:
  67:Core/Src/spi.c ****     /**SPI1 GPIO Configuration    
 237              		.loc 1 67 5 view .LVU72
 238 004e 0A43     		orrs	r2, r1
 239 0050 5A61     		str	r2, [r3, #20]
  67:Core/Src/spi.c ****     /**SPI1 GPIO Configuration    
ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccTzpbWQ.s 			page 8


 240              		.loc 1 67 5 is_stmt 1 view .LVU73
 241 0052 5B69     		ldr	r3, [r3, #20]
 242              	.LBE13:
  79:Core/Src/spi.c **** 
 243              		.loc 1 79 5 is_stmt 0 view .LVU74
 244 0054 C005     		lsls	r0, r0, #23
 245              	.LBB14:
  67:Core/Src/spi.c ****     /**SPI1 GPIO Configuration    
 246              		.loc 1 67 5 view .LVU75
 247 0056 0B40     		ands	r3, r1
 248 0058 0293     		str	r3, [sp, #8]
  67:Core/Src/spi.c ****     /**SPI1 GPIO Configuration    
 249              		.loc 1 67 5 is_stmt 1 view .LVU76
 250 005a 029B     		ldr	r3, [sp, #8]
 251              	.LBE14:
  74:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 252              		.loc 1 74 5 view .LVU77
  74:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 253              		.loc 1 74 25 is_stmt 0 view .LVU78
 254 005c 8023     		movs	r3, #128
  79:Core/Src/spi.c **** 
 255              		.loc 1 79 5 view .LVU79
 256 005e 03A9     		add	r1, sp, #12
  74:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 257              		.loc 1 74 25 view .LVU80
 258 0060 1B02     		lsls	r3, r3, #8
 259 0062 0393     		str	r3, [sp, #12]
  75:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 260              		.loc 1 75 5 is_stmt 1 view .LVU81
  75:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 261              		.loc 1 75 26 is_stmt 0 view .LVU82
 262 0064 0496     		str	r6, [sp, #16]
  76:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 263              		.loc 1 76 5 is_stmt 1 view .LVU83
  77:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 264              		.loc 1 77 5 view .LVU84
  77:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 265              		.loc 1 77 27 is_stmt 0 view .LVU85
 266 0066 0695     		str	r5, [sp, #24]
  78:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 267              		.loc 1 78 5 is_stmt 1 view .LVU86
  79:Core/Src/spi.c **** 
 268              		.loc 1 79 5 view .LVU87
 269 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 270              	.LVL7:
  81:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 271              		.loc 1 81 5 view .LVU88
  81:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 272              		.loc 1 81 25 is_stmt 0 view .LVU89
 273 006c 3823     		movs	r3, #56
  82:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 274              		.loc 1 82 26 view .LVU90
 275 006e 0496     		str	r6, [sp, #16]
  83:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 276              		.loc 1 83 26 view .LVU91
 277 0070 0026     		movs	r6, #0
  86:Core/Src/spi.c **** 
ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccTzpbWQ.s 			page 9


 278              		.loc 1 86 5 view .LVU92
 279 0072 1C48     		ldr	r0, .L18+8
 280 0074 03A9     		add	r1, sp, #12
  81:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 281              		.loc 1 81 25 view .LVU93
 282 0076 0393     		str	r3, [sp, #12]
  82:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 283              		.loc 1 82 5 is_stmt 1 view .LVU94
  83:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 284              		.loc 1 83 5 view .LVU95
  84:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 285              		.loc 1 84 27 is_stmt 0 view .LVU96
 286 0078 0695     		str	r5, [sp, #24]
  83:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 287              		.loc 1 83 26 view .LVU97
 288 007a 0596     		str	r6, [sp, #20]
  84:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 289              		.loc 1 84 5 is_stmt 1 view .LVU98
  85:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 290              		.loc 1 85 5 view .LVU99
  85:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 291              		.loc 1 85 31 is_stmt 0 view .LVU100
 292 007c 0796     		str	r6, [sp, #28]
  86:Core/Src/spi.c **** 
 293              		.loc 1 86 5 is_stmt 1 view .LVU101
 294 007e FFF7FEFF 		bl	HAL_GPIO_Init
 295              	.LVL8:
  90:Core/Src/spi.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 296              		.loc 1 90 5 view .LVU102
  90:Core/Src/spi.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 297              		.loc 1 90 27 is_stmt 0 view .LVU103
 298 0082 194D     		ldr	r5, .L18+12
 299 0084 194B     		ldr	r3, .L18+16
  98:Core/Src/spi.c ****     {
 300              		.loc 1 98 9 view .LVU104
 301 0086 2800     		movs	r0, r5
  90:Core/Src/spi.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 302              		.loc 1 90 27 view .LVU105
 303 0088 2B60     		str	r3, [r5]
  91:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 304              		.loc 1 91 5 is_stmt 1 view .LVU106
  93:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 305              		.loc 1 93 30 is_stmt 0 view .LVU107
 306 008a 8023     		movs	r3, #128
 307 008c EB60     		str	r3, [r5, #12]
  94:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 308              		.loc 1 94 43 view .LVU108
 309 008e 8033     		adds	r3, r3, #128
 310 0090 2B61     		str	r3, [r5, #16]
  95:Core/Src/spi.c ****     hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 311              		.loc 1 95 40 view .LVU109
 312 0092 8023     		movs	r3, #128
 313 0094 DB00     		lsls	r3, r3, #3
 314 0096 6B61     		str	r3, [r5, #20]
  96:Core/Src/spi.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 315              		.loc 1 96 28 view .LVU110
 316 0098 2023     		movs	r3, #32
ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccTzpbWQ.s 			page 10


  91:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 317              		.loc 1 91 33 view .LVU111
 318 009a 6E60     		str	r6, [r5, #4]
  92:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 319              		.loc 1 92 5 is_stmt 1 view .LVU112
  92:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 320              		.loc 1 92 33 is_stmt 0 view .LVU113
 321 009c AE60     		str	r6, [r5, #8]
  93:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 322              		.loc 1 93 5 is_stmt 1 view .LVU114
  94:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 323              		.loc 1 94 5 view .LVU115
  95:Core/Src/spi.c ****     hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 324              		.loc 1 95 5 view .LVU116
  96:Core/Src/spi.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 325              		.loc 1 96 5 view .LVU117
  96:Core/Src/spi.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 326              		.loc 1 96 28 is_stmt 0 view .LVU118
 327 009e AB61     		str	r3, [r5, #24]
  97:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 328              		.loc 1 97 5 is_stmt 1 view .LVU119
  97:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 329              		.loc 1 97 32 is_stmt 0 view .LVU120
 330 00a0 EE61     		str	r6, [r5, #28]
  98:Core/Src/spi.c ****     {
 331              		.loc 1 98 5 is_stmt 1 view .LVU121
  98:Core/Src/spi.c ****     {
 332              		.loc 1 98 9 is_stmt 0 view .LVU122
 333 00a2 FFF7FEFF 		bl	HAL_DMA_Init
 334              	.LVL9:
  98:Core/Src/spi.c ****     {
 335              		.loc 1 98 8 view .LVU123
 336 00a6 0028     		cmp	r0, #0
 337 00a8 14D1     		bne	.L17
 338              	.L12:
 103:Core/Src/spi.c **** 
 339              		.loc 1 103 5 is_stmt 1 view .LVU124
 103:Core/Src/spi.c **** 
 340              		.loc 1 103 5 view .LVU125
 103:Core/Src/spi.c **** 
 341              		.loc 1 103 5 view .LVU126
 342 00aa A823     		movs	r3, #168
 343 00ac F020     		movs	r0, #240
 344 00ae 104A     		ldr	r2, .L18+20
 345 00b0 D158     		ldr	r1, [r2, r3]
 346 00b2 8143     		bics	r1, r0
 347 00b4 D150     		str	r1, [r2, r3]
 103:Core/Src/spi.c **** 
 348              		.loc 1 103 5 view .LVU127
 349 00b6 D158     		ldr	r1, [r2, r3]
 350 00b8 C038     		subs	r0, r0, #192
 351 00ba 0143     		orrs	r1, r0
 352 00bc D150     		str	r1, [r2, r3]
 105:Core/Src/spi.c **** 
 353              		.loc 1 105 5 view .LVU128
 105:Core/Src/spi.c **** 
 354              		.loc 1 105 5 view .LVU129
ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccTzpbWQ.s 			page 11


 108:Core/Src/spi.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 355              		.loc 1 108 5 is_stmt 0 view .LVU130
 356 00be 1738     		subs	r0, r0, #23
 105:Core/Src/spi.c **** 
 357              		.loc 1 105 5 view .LVU131
 358 00c0 A565     		str	r5, [r4, #88]
 105:Core/Src/spi.c **** 
 359              		.loc 1 105 5 is_stmt 1 view .LVU132
 108:Core/Src/spi.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 360              		.loc 1 108 5 is_stmt 0 view .LVU133
 361 00c2 0022     		movs	r2, #0
 362 00c4 0021     		movs	r1, #0
 105:Core/Src/spi.c **** 
 363              		.loc 1 105 5 view .LVU134
 364 00c6 6C62     		str	r4, [r5, #36]
 108:Core/Src/spi.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 365              		.loc 1 108 5 is_stmt 1 view .LVU135
 366 00c8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 367              	.LVL10:
 109:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 368              		.loc 1 109 5 view .LVU136
 369 00cc 1920     		movs	r0, #25
 370 00ce FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 371              	.LVL11:
 372              		.loc 1 114 1 is_stmt 0 view .LVU137
 373 00d2 A1E7     		b	.L10
 374              	.L17:
 100:Core/Src/spi.c ****     }
 375              		.loc 1 100 7 is_stmt 1 view .LVU138
 376 00d4 FFF7FEFF 		bl	Error_Handler
 377              	.LVL12:
 378 00d8 E7E7     		b	.L12
 379              	.L19:
 380 00da C046     		.align	2
 381              	.L18:
 382 00dc 00300140 		.word	1073819648
 383 00e0 00100240 		.word	1073876992
 384 00e4 00040048 		.word	1207960576
 385 00e8 00000000 		.word	hdma_spi1_rx
 386 00ec 1C000240 		.word	1073872924
 387 00f0 00000240 		.word	1073872896
 388              		.cfi_endproc
 389              	.LFE38:
 391              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 392              		.align	1
 393              		.p2align 2,,3
 394              		.global	HAL_SPI_MspDeInit
 395              		.syntax unified
 396              		.code	16
 397              		.thumb_func
 398              		.fpu softvfp
 400              	HAL_SPI_MspDeInit:
 401              	.LVL13:
 402              	.LFB39:
 115:Core/Src/spi.c **** 
 116:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 117:Core/Src/spi.c **** {
ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccTzpbWQ.s 			page 12


 403              		.loc 1 117 1 view -0
 404              		.cfi_startproc
 405              		@ args = 0, pretend = 0, frame = 0
 406              		@ frame_needed = 0, uses_anonymous_args = 0
 118:Core/Src/spi.c **** 
 119:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 407              		.loc 1 119 3 view .LVU140
 408              		.loc 1 119 5 is_stmt 0 view .LVU141
 409 0000 0E4B     		ldr	r3, .L23
 410 0002 0268     		ldr	r2, [r0]
 117:Core/Src/spi.c **** 
 411              		.loc 1 117 1 view .LVU142
 412 0004 10B5     		push	{r4, lr}
 413              	.LCFI3:
 414              		.cfi_def_cfa_offset 8
 415              		.cfi_offset 4, -8
 416              		.cfi_offset 14, -4
 117:Core/Src/spi.c **** 
 417              		.loc 1 117 1 view .LVU143
 418 0006 0400     		movs	r4, r0
 419              		.loc 1 119 5 view .LVU144
 420 0008 9A42     		cmp	r2, r3
 421 000a 00D0     		beq	.L22
 422              	.LVL14:
 423              	.L20:
 120:Core/Src/spi.c ****   {
 121:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 122:Core/Src/spi.c **** 
 123:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 124:Core/Src/spi.c ****     /* Peripheral clock disable */
 125:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 126:Core/Src/spi.c ****   
 127:Core/Src/spi.c ****     /**SPI1 GPIO Configuration    
 128:Core/Src/spi.c ****     PA15     ------> SPI1_NSS
 129:Core/Src/spi.c ****     PB3     ------> SPI1_SCK
 130:Core/Src/spi.c ****     PB4     ------> SPI1_MISO
 131:Core/Src/spi.c ****     PB5     ------> SPI1_MOSI 
 132:Core/Src/spi.c ****     */
 133:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_15);
 134:Core/Src/spi.c **** 
 135:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5);
 136:Core/Src/spi.c **** 
 137:Core/Src/spi.c ****     /* SPI1 DMA DeInit */
 138:Core/Src/spi.c ****     HAL_DMA_DeInit(spiHandle->hdmarx);
 139:Core/Src/spi.c **** 
 140:Core/Src/spi.c ****     /* SPI1 interrupt Deinit */
 141:Core/Src/spi.c ****     HAL_NVIC_DisableIRQ(SPI1_IRQn);
 142:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 143:Core/Src/spi.c **** 
 144:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 145:Core/Src/spi.c ****   }
 146:Core/Src/spi.c **** } 
 424              		.loc 1 146 1 view .LVU145
 425              		@ sp needed
 426              	.LVL15:
 427              		.loc 1 146 1 view .LVU146
 428 000c 10BD     		pop	{r4, pc}
ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccTzpbWQ.s 			page 13


 429              	.LVL16:
 430              	.L22:
 125:Core/Src/spi.c ****   
 431              		.loc 1 125 5 is_stmt 1 view .LVU147
 432 000e 0C4A     		ldr	r2, .L23+4
 433 0010 0C49     		ldr	r1, .L23+8
 434 0012 9369     		ldr	r3, [r2, #24]
 133:Core/Src/spi.c **** 
 435              		.loc 1 133 5 is_stmt 0 view .LVU148
 436 0014 9020     		movs	r0, #144
 437              	.LVL17:
 125:Core/Src/spi.c ****   
 438              		.loc 1 125 5 view .LVU149
 439 0016 0B40     		ands	r3, r1
 133:Core/Src/spi.c **** 
 440              		.loc 1 133 5 view .LVU150
 441 0018 8021     		movs	r1, #128
 125:Core/Src/spi.c ****   
 442              		.loc 1 125 5 view .LVU151
 443 001a 9361     		str	r3, [r2, #24]
 133:Core/Src/spi.c **** 
 444              		.loc 1 133 5 is_stmt 1 view .LVU152
 445 001c 0902     		lsls	r1, r1, #8
 446 001e C005     		lsls	r0, r0, #23
 447 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 448              	.LVL18:
 135:Core/Src/spi.c **** 
 449              		.loc 1 135 5 view .LVU153
 450 0024 3821     		movs	r1, #56
 451 0026 0848     		ldr	r0, .L23+12
 452 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 453              	.LVL19:
 138:Core/Src/spi.c **** 
 454              		.loc 1 138 5 view .LVU154
 455 002c A06D     		ldr	r0, [r4, #88]
 456 002e FFF7FEFF 		bl	HAL_DMA_DeInit
 457              	.LVL20:
 141:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 458              		.loc 1 141 5 view .LVU155
 459 0032 1920     		movs	r0, #25
 460 0034 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 461              	.LVL21:
 462              		.loc 1 146 1 is_stmt 0 view .LVU156
 463 0038 E8E7     		b	.L20
 464              	.L24:
 465 003a C046     		.align	2
 466              	.L23:
 467 003c 00300140 		.word	1073819648
 468 0040 00100240 		.word	1073876992
 469 0044 FFEFFFFF 		.word	-4097
 470 0048 00040048 		.word	1207960576
 471              		.cfi_endproc
 472              	.LFE39:
 474              		.comm	hdma_spi1_rx,68,4
 475              		.comm	hspi1,100,4
 476              		.text
 477              	.Letext0:
ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccTzpbWQ.s 			page 14


 478              		.file 2 "/usr/local/Cellar/arm-gcc-bin/8-2018-q4-major/arm-none-eabi/include/machine/_default_type
 479              		.file 3 "/usr/local/Cellar/arm-gcc-bin/8-2018-q4-major/arm-none-eabi/include/sys/_stdint.h"
 480              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h"
 481              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030xc.h"
 482              		.file 6 "/usr/local/Cellar/arm-gcc-bin/8-2018-q4-major/arm-none-eabi/include/sys/lock.h"
 483              		.file 7 "/usr/local/Cellar/arm-gcc-bin/8-2018-q4-major/arm-none-eabi/include/sys/_types.h"
 484              		.file 8 "/usr/local/Cellar/arm-gcc-bin/8-2018-q4-major/lib/gcc/arm-none-eabi/8.2.1/include/stddef.
 485              		.file 9 "/usr/local/Cellar/arm-gcc-bin/8-2018-q4-major/arm-none-eabi/include/sys/reent.h"
 486              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 487              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 488              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 489              		.file 13 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_spi.h"
 490              		.file 14 "Core/Inc/spi.h"
 491              		.file 15 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
 492              		.file 16 "Core/Inc/main.h"
 493              		.file 17 "<built-in>"
ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccTzpbWQ.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
/var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccTzpbWQ.s:16     .text.MX_SPI1_Init:0000000000000000 $t
/var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccTzpbWQ.s:25     .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
/var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccTzpbWQ.s:108    .text.MX_SPI1_Init:0000000000000038 $d
                            *COM*:0000000000000064 hspi1
/var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccTzpbWQ.s:114    .text.HAL_SPI_MspInit:0000000000000000 $t
/var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccTzpbWQ.s:122    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
/var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccTzpbWQ.s:382    .text.HAL_SPI_MspInit:00000000000000dc $d
                            *COM*:0000000000000044 hdma_spi1_rx
/var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccTzpbWQ.s:392    .text.HAL_SPI_MspDeInit:0000000000000000 $t
/var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccTzpbWQ.s:400    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
/var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//ccTzpbWQ.s:467    .text.HAL_SPI_MspDeInit:000000000000003c $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
memset
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
