INFO: [VRFC 10-2263] Analyzing Verilog file "D:/curso_dda/0_leds/0_leds.srcs/sources_1/new/shift_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/curso_dda/0_leds/0_leds.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/curso_dda/0_leds/0_leds.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol o_tick, assumed default net type wire [D:/curso_dda/0_leds/0_leds.srcs/sources_1/new/top.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/curso_dda/0_leds/0_leds.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/curso_dda/0_leds/0_leds.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
