
Simple example of Verilog TB instantiating Matchlib SystemC DUT (which is the DMA DUT from ../*dma*)

The testbench written in Verilog applies exactly the same stimulus as the
SystemC testbench in ../*dma*


Steps:

1. type "make build" to compile C++ code.

2. type "make vsim_gui" (to run in QuestaSim) -or-
        "make vcs_sim_gui" (to run in VCS-MX)

3. type "do run.do" in vsim console window (if QuestaSim)

4. run 5000 ns

5. wave zoom full


NOTE: the wrapper files dma_wrap.cpp and ram_wrap.cpp are automatically generated by doing the following:

cd ../08_dma
make all
../bin/wrapper_gen.py --clock_name clk --clock_period 10 sim_sc top.dma1
../bin/wrapper_gen.py --clock_name clk --clock_period 10 --not_top_level true sim_sc top.ram1
