
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)


-- Running command `read_verilog -sv ../design/module_7_segments.v ../design/module_bin_to_bcd.v ../design/module_booth.v ../design/module_col_shift_register.v ../design/module_debouncer.v ../design/module_FMS_input_control.v ../design/module_freq_divider.v ../design/module_FSM_output_control.v ../design/module_number_storage.v ../design/module_row_scanner.v ../design/module_top.v ; synth_gowin -top module_top -json demo.json' --

1. Executing Verilog-2005 frontend: ../design/module_7_segments.v
Parsing SystemVerilog input from `../design/module_7_segments.v' to AST representation.
Generating RTLIL representation for module `\module_7_segments'.
Note: Assuming pure combinatorial block at ../design/module_7_segments.v:52.5-78.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../design/module_7_segments.v:81.5-97.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../design/module_bin_to_bcd.v
Parsing SystemVerilog input from `../design/module_bin_to_bcd.v' to AST representation.
Generating RTLIL representation for module `\bin_to_bcd'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../design/module_booth.v
Parsing SystemVerilog input from `../design/module_booth.v' to AST representation.
Generating RTLIL representation for module `\BoothMul'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../design/module_col_shift_register.v
Parsing SystemVerilog input from `../design/module_col_shift_register.v' to AST representation.
Generating RTLIL representation for module `\col_shift_register'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../design/module_debouncer.v
Parsing SystemVerilog input from `../design/module_debouncer.v' to AST representation.
Generating RTLIL representation for module `\debouncer'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../design/module_FMS_input_control.v
Parsing SystemVerilog input from `../design/module_FMS_input_control.v' to AST representation.
Generating RTLIL representation for module `\fsm_control'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../design/module_freq_divider.v
Parsing SystemVerilog input from `../design/module_freq_divider.v' to AST representation.
Generating RTLIL representation for module `\freq_divider'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../design/module_FSM_output_control.v
Parsing SystemVerilog input from `../design/module_FSM_output_control.v' to AST representation.
Generating RTLIL representation for module `\fsm_output_control'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../design/module_number_storage.v
Parsing SystemVerilog input from `../design/module_number_storage.v' to AST representation.
Generating RTLIL representation for module `\number_storage'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../design/module_row_scanner.v
Parsing SystemVerilog input from `../design/module_row_scanner.v' to AST representation.
Generating RTLIL representation for module `\row_scanner'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../design/module_top.v
Parsing SystemVerilog input from `../design/module_top.v' to AST representation.
Generating RTLIL representation for module `\module_top'.
../design/module_top.v:39: Warning: Identifier `\col_shift_reg' is implicitly declared.
Successfully finished Verilog frontend.

12. Executing SYNTH_GOWIN pass.

12.1. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\__APICULA_LUT5'.
Generating RTLIL representation for module `\__APICULA_LUT6'.
Generating RTLIL representation for module `\__APICULA_LUT7'.
Generating RTLIL representation for module `\__APICULA_LUT8'.
Generating RTLIL representation for module `\MUX2'.
Generating RTLIL representation for module `\MUX2_LUT5'.
Generating RTLIL representation for module `\MUX2_LUT6'.
Generating RTLIL representation for module `\MUX2_LUT7'.
Generating RTLIL representation for module `\MUX2_LUT8'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFE'.
Generating RTLIL representation for module `\DFFS'.
Generating RTLIL representation for module `\DFFSE'.
Generating RTLIL representation for module `\DFFR'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFP'.
Generating RTLIL representation for module `\DFFPE'.
Generating RTLIL representation for module `\DFFC'.
Generating RTLIL representation for module `\DFFCE'.
Generating RTLIL representation for module `\DFFN'.
Generating RTLIL representation for module `\DFFNE'.
Generating RTLIL representation for module `\DFFNS'.
Generating RTLIL representation for module `\DFFNSE'.
Generating RTLIL representation for module `\DFFNR'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFNP'.
Generating RTLIL representation for module `\DFFNPE'.
Generating RTLIL representation for module `\DFFNC'.
Generating RTLIL representation for module `\DFFNCE'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\TBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\TLVDS_OBUF'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODDRC'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\RAM16S1'.
Generating RTLIL representation for module `\RAM16S2'.
Generating RTLIL representation for module `\RAM16S4'.
Generating RTLIL representation for module `\RAM16SDP1'.
Generating RTLIL representation for module `\RAM16SDP2'.
Generating RTLIL representation for module `\RAM16SDP4'.
Generating RTLIL representation for module `\SP'.
Generating RTLIL representation for module `\SPX9'.
Generating RTLIL representation for module `\SDP'.
Generating RTLIL representation for module `\SDPX9'.
Generating RTLIL representation for module `\DP'.
Generating RTLIL representation for module `\DPX9'.
Generating RTLIL representation for module `\rPLL'.
Generating RTLIL representation for module `\PLLVR'.
Generating RTLIL representation for module `\OSC'.
Generating RTLIL representation for module `\OSCZ'.
Generating RTLIL representation for module `\OSCF'.
Generating RTLIL representation for module `\OSCH'.
Successfully finished Verilog frontend.

12.2. Executing HIERARCHY pass (managing design hierarchy).

12.2.1. Analyzing design hierarchy..
Top module:  \module_top
Used module:     \debouncer
Used module:     \module_7_segments
Used module:     \bin_to_bcd
Used module:     \number_storage
Used module:     \fsm_control
Used module:     \row_scanner
Used module:     \col_shift_register
Used module:     \freq_divider

12.2.2. Analyzing design hierarchy..
Top module:  \module_top
Used module:     \debouncer
Used module:     \module_7_segments
Used module:     \bin_to_bcd
Used module:     \number_storage
Used module:     \fsm_control
Used module:     \row_scanner
Used module:     \col_shift_register
Used module:     \freq_divider
Removing unused module `\fsm_output_control'.
Removing unused module `\BoothMul'.
Removed 2 unused modules.
Warning: Resizing cell port module_top.storage_inst.signo from 4 bits to 1 bits.

12.3. Executing PROC pass (convert processes to netlists).

12.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ALU.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$402'.
Cleaned up 1 empty switch.

12.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$398 in module DFFNCE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$396 in module DFFNC.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$394 in module DFFNPE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$392 in module DFFNP.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$390 in module DFFNRE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$388 in module DFFNR.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$386 in module DFFNSE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$384 in module DFFNS.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$378 in module DFFCE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$376 in module DFFC.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$374 in module DFFPE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$372 in module DFFP.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$370 in module DFFRE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$368 in module DFFR.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$366 in module DFFSE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$364 in module DFFS.
Marked 2 switch rules as full_case in process $proc$../design/module_top.v:0$176 in module module_top.
Marked 6 switch rules as full_case in process $proc$../design/module_row_scanner.v:0$172 in module row_scanner.
Marked 5 switch rules as full_case in process $proc$../design/module_number_storage.v:21$164 in module number_storage.
Marked 2 switch rules as full_case in process $proc$../design/module_freq_divider.v:15$145 in module freq_divider.
Marked 6 switch rules as full_case in process $proc$../design/module_FMS_input_control.v:0$139 in module fsm_control.
Marked 4 switch rules as full_case in process $proc$../design/module_FMS_input_control.v:26$132 in module fsm_control.
Marked 3 switch rules as full_case in process $proc$../design/module_debouncer.v:11$127 in module debouncer.
Marked 1 switch rules as full_case in process $proc$../design/module_col_shift_register.v:9$123 in module col_shift_register.
Marked 48 switch rules as full_case in process $proc$../design/module_bin_to_bcd.v:7$12 in module bin_to_bcd.
Marked 1 switch rules as full_case in process $proc$../design/module_7_segments.v:81$10 in module module_7_segments.
Removed 1 dead cases from process $proc$../design/module_7_segments.v:52$9 in module module_7_segments.
Marked 1 switch rules as full_case in process $proc$../design/module_7_segments.v:52$9 in module module_7_segments.
Marked 2 switch rules as full_case in process $proc$../design/module_7_segments.v:37$5 in module module_7_segments.
Marked 2 switch rules as full_case in process $proc$../design/module_7_segments.v:19$1 in module module_7_segments.
Removed a total of 1 dead cases.

12.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 15 redundant assignments.
Promoted 44 assignments to connections.

12.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$399'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$397'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$395'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$393'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$391'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$389'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$387'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$385'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$383'.
  Set init value: \Q = 1'0
Found init rule in `\DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$381'.
  Set init value: \Q = 1'0
Found init rule in `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$379'.
  Set init value: \Q = 1'0
Found init rule in `\DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$377'.
  Set init value: \Q = 1'0
Found init rule in `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$375'.
  Set init value: \Q = 1'1
Found init rule in `\DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$373'.
  Set init value: \Q = 1'1
Found init rule in `\DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$371'.
  Set init value: \Q = 1'0
Found init rule in `\DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$369'.
  Set init value: \Q = 1'0
Found init rule in `\DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$367'.
  Set init value: \Q = 1'1
Found init rule in `\DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$365'.
  Set init value: \Q = 1'1
Found init rule in `\DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$363'.
  Set init value: \Q = 1'0
Found init rule in `\DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$361'.
  Set init value: \Q = 1'0
Found init rule in `\freq_divider.$proc$../design/module_freq_divider.v:0$150'.
  Set init value: \slow_clk = 1'0

12.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \CLEAR in `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$398'.
Found async reset \CLEAR in `\DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$396'.
Found async reset \PRESET in `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$394'.
Found async reset \PRESET in `\DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$392'.
Found async reset \CLEAR in `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$378'.
Found async reset \CLEAR in `\DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$376'.
Found async reset \PRESET in `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$374'.
Found async reset \PRESET in `\DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$372'.
Found async reset \rst in `\number_storage.$proc$../design/module_number_storage.v:21$164'.
Found async reset \rst in `\fsm_control.$proc$../design/module_FMS_input_control.v:26$132'.
Found async reset \rst in `\debouncer.$proc$../design/module_debouncer.v:11$127'.

12.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~101 debug messages>

12.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ALU.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$402'.
Creating decoders for process `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$399'.
Creating decoders for process `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$398'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$397'.
Creating decoders for process `\DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$396'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$395'.
Creating decoders for process `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$394'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$393'.
Creating decoders for process `\DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$392'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$391'.
Creating decoders for process `\DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$390'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$389'.
Creating decoders for process `\DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$388'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$387'.
Creating decoders for process `\DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$386'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$385'.
Creating decoders for process `\DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$384'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$383'.
Creating decoders for process `\DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$382'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$381'.
Creating decoders for process `\DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$380'.
Creating decoders for process `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$379'.
Creating decoders for process `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$378'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$377'.
Creating decoders for process `\DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$376'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$375'.
Creating decoders for process `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$374'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$373'.
Creating decoders for process `\DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$372'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$371'.
Creating decoders for process `\DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$370'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$369'.
Creating decoders for process `\DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$368'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$367'.
Creating decoders for process `\DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$366'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$365'.
Creating decoders for process `\DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$364'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$363'.
Creating decoders for process `\DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$362'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$361'.
Creating decoders for process `\DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$360'.
Creating decoders for process `\module_top.$proc$../design/module_top.v:0$176'.
     1/4: $2\enable_operacion[0:0]
     2/4: $2\display_valor[15:0]
     3/4: $1\display_valor[15:0]
     4/4: $1\enable_operacion[0:0]
Creating decoders for process `\module_top.$proc$../design/module_top.v:0$174'.
Creating decoders for process `\row_scanner.$proc$../design/module_row_scanner.v:0$172'.
     1/10: $1\key_pressed[0:0]
     2/10: $4\is_sign_key[2:0]
     3/10: $5\key_value[3:0]
     4/10: $4\key_value[3:0]
     5/10: $3\is_sign_key[2:0]
     6/10: $3\key_value[3:0]
     7/10: $2\key_value[3:0]
     8/10: $2\is_sign_key[2:0]
     9/10: $1\key_value[3:0]
    10/10: $1\is_sign_key[2:0]
Creating decoders for process `\number_storage.$proc$../design/module_number_storage.v:21$164'.
     1/8: $0\key_pressed_prev[0:0]
     2/8: $0\load_value[0:0]
     3/8: $0\temp_B[7:0]
     4/8: $0\temp_A[7:0]
     5/8: $0\temp_value[7:0]
     6/8: $0\signo[0:0]
     7/8: $0\B[7:0]
     8/8: $0\A[7:0]
Creating decoders for process `\freq_divider.$proc$../design/module_freq_divider.v:0$150'.
Creating decoders for process `\freq_divider.$proc$../design/module_freq_divider.v:15$145'.
     1/2: $0\clk_divider_counter[24:0]
     2/2: $0\slow_clk[0:0]
Creating decoders for process `\fsm_control.$proc$../design/module_FMS_input_control.v:0$139'.
     1/12: $6\next_state[2:0]
     2/12: $5\next_state[2:0]
     3/12: $2\enable_sign[0:0]
     4/12: $4\next_state[2:0]
     5/12: $3\next_state[2:0]
     6/12: $2\next_state[2:0]
     7/12: $2\enable_A[0:0]
     8/12: $1\enable_A[0:0]
     9/12: $1\next_state[2:0]
    10/12: $1\enable_operacion[0:0]
    11/12: $1\enable_sign[0:0]
    12/12: $1\enable_B[0:0]
Creating decoders for process `\fsm_control.$proc$../design/module_FMS_input_control.v:26$132'.
     1/6: $4\key_count[1:0]
     2/6: $3\key_count[1:0]
     3/6: $2\key_count[1:0]
     4/6: $1\key_count[1:0]
     5/6: $0\key_pressed_prev[0:0]
     6/6: $0\current_state[2:0]
Creating decoders for process `\debouncer.$proc$../design/module_debouncer.v:11$127'.
     1/3: $0\noisy_signal_reg[0:0]
     2/3: $0\counter[31:0]
     3/3: $0\clean_signal[0:0]
Creating decoders for process `\col_shift_register.$proc$../design/module_col_shift_register.v:9$123'.
     1/2: $0\column_index[1:0]
     2/2: $0\col_shift_reg[3:0]
Creating decoders for process `\bin_to_bcd.$proc$../design/module_bin_to_bcd.v:7$12'.
     1/48: $48\bcd[15:12]
     2/48: $47\bcd[11:8]
     3/48: $46\bcd[7:4]
     4/48: $45\bcd[3:0]
     5/48: $44\bcd[15:12]
     6/48: $43\bcd[11:8]
     7/48: $42\bcd[7:4]
     8/48: $41\bcd[3:0]
     9/48: $40\bcd[15:12]
    10/48: $39\bcd[11:8]
    11/48: $38\bcd[7:4]
    12/48: $37\bcd[3:0]
    13/48: $36\bcd[15:12]
    14/48: $35\bcd[11:8]
    15/48: $34\bcd[7:4]
    16/48: $33\bcd[3:0]
    17/48: $32\bcd[15:12]
    18/48: $31\bcd[11:8]
    19/48: $30\bcd[7:4]
    20/48: $29\bcd[3:0]
    21/48: $28\bcd[15:12]
    22/48: $27\bcd[11:8]
    23/48: $26\bcd[7:4]
    24/48: $25\bcd[3:0]
    25/48: $24\bcd[15:12]
    26/48: $23\bcd[11:8]
    27/48: $22\bcd[7:4]
    28/48: $21\bcd[3:0]
    29/48: $20\bcd[15:12]
    30/48: $19\bcd[11:8]
    31/48: $18\bcd[7:4]
    32/48: $17\bcd[3:0]
    33/48: $16\bcd[15:12]
    34/48: $15\bcd[11:8]
    35/48: $14\bcd[7:4]
    36/48: $13\bcd[3:0]
    37/48: $12\bcd[15:12]
    38/48: $11\bcd[11:8]
    39/48: $10\bcd[7:4]
    40/48: $9\bcd[3:0]
    41/48: $8\bcd[15:12]
    42/48: $7\bcd[11:8]
    43/48: $6\bcd[7:4]
    44/48: $5\bcd[3:0]
    45/48: $4\bcd[15:12]
    46/48: $3\bcd[11:8]
    47/48: $2\bcd[7:4]
    48/48: $1\bcd[3:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:81$10'.
     1/1: $1\catodo_o[6:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:52$9'.
     1/2: $1\digito_o[3:0]
     2/2: $1\anodo_o[3:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:37$5'.
     1/1: $0\contador_digitos[1:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:19$1'.
     1/2: $0\en_conmutador[0:0]
     2/2: $0\cuenta_salida[14:0]

12.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\module_top.\enable_operacion' from process `\module_top.$proc$../design/module_top.v:0$176'.
No latch inferred for signal `\module_top.\display_valor' from process `\module_top.$proc$../design/module_top.v:0$176'.
No latch inferred for signal `\module_top.\Y' from process `\module_top.$proc$../design/module_top.v:0$174'.
No latch inferred for signal `\row_scanner.\key_pressed' from process `\row_scanner.$proc$../design/module_row_scanner.v:0$172'.
No latch inferred for signal `\row_scanner.\is_sign_key' from process `\row_scanner.$proc$../design/module_row_scanner.v:0$172'.
No latch inferred for signal `\row_scanner.\key_value' from process `\row_scanner.$proc$../design/module_row_scanner.v:0$172'.
No latch inferred for signal `\fsm_control.\next_state' from process `\fsm_control.$proc$../design/module_FMS_input_control.v:0$139'.
No latch inferred for signal `\fsm_control.\enable_A' from process `\fsm_control.$proc$../design/module_FMS_input_control.v:0$139'.
No latch inferred for signal `\fsm_control.\enable_B' from process `\fsm_control.$proc$../design/module_FMS_input_control.v:0$139'.
No latch inferred for signal `\fsm_control.\enable_sign' from process `\fsm_control.$proc$../design/module_FMS_input_control.v:0$139'.
No latch inferred for signal `\fsm_control.\enable_operacion' from process `\fsm_control.$proc$../design/module_FMS_input_control.v:0$139'.
No latch inferred for signal `\bin_to_bcd.\bcd' from process `\bin_to_bcd.$proc$../design/module_bin_to_bcd.v:7$12'.
No latch inferred for signal `\bin_to_bcd.\i' from process `\bin_to_bcd.$proc$../design/module_bin_to_bcd.v:7$12'.
No latch inferred for signal `\module_7_segments.\catodo_o' from process `\module_7_segments.$proc$../design/module_7_segments.v:81$10'.
No latch inferred for signal `\module_7_segments.\anodo_o' from process `\module_7_segments.$proc$../design/module_7_segments.v:52$9'.
No latch inferred for signal `\module_7_segments.\digito_o' from process `\module_7_segments.$proc$../design/module_7_segments.v:52$9'.

12.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ALU.\C' using process `\ALU.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$402'.
  created direct connection (no actual register cell created).
Creating register for signal `\ALU.\S' using process `\ALU.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$402'.
  created direct connection (no actual register cell created).
Creating register for signal `\DFFNCE.\Q' using process `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$398'.
  created $adff cell `$procdff$1002' with negative edge clock and positive level reset.
Creating register for signal `\DFFNC.\Q' using process `\DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$396'.
  created $adff cell `$procdff$1003' with negative edge clock and positive level reset.
Creating register for signal `\DFFNPE.\Q' using process `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$394'.
  created $adff cell `$procdff$1004' with negative edge clock and positive level reset.
Creating register for signal `\DFFNP.\Q' using process `\DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$392'.
  created $adff cell `$procdff$1005' with negative edge clock and positive level reset.
Creating register for signal `\DFFNRE.\Q' using process `\DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$390'.
  created $dff cell `$procdff$1006' with negative edge clock.
Creating register for signal `\DFFNR.\Q' using process `\DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$388'.
  created $dff cell `$procdff$1007' with negative edge clock.
Creating register for signal `\DFFNSE.\Q' using process `\DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$386'.
  created $dff cell `$procdff$1008' with negative edge clock.
Creating register for signal `\DFFNS.\Q' using process `\DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$384'.
  created $dff cell `$procdff$1009' with negative edge clock.
Creating register for signal `\DFFNE.\Q' using process `\DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$382'.
  created $dff cell `$procdff$1010' with negative edge clock.
Creating register for signal `\DFFN.\Q' using process `\DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$380'.
  created $dff cell `$procdff$1011' with negative edge clock.
Creating register for signal `\DFFCE.\Q' using process `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$378'.
  created $adff cell `$procdff$1012' with positive edge clock and positive level reset.
Creating register for signal `\DFFC.\Q' using process `\DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$376'.
  created $adff cell `$procdff$1013' with positive edge clock and positive level reset.
Creating register for signal `\DFFPE.\Q' using process `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$374'.
  created $adff cell `$procdff$1014' with positive edge clock and positive level reset.
Creating register for signal `\DFFP.\Q' using process `\DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$372'.
  created $adff cell `$procdff$1015' with positive edge clock and positive level reset.
Creating register for signal `\DFFRE.\Q' using process `\DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$370'.
  created $dff cell `$procdff$1016' with positive edge clock.
Creating register for signal `\DFFR.\Q' using process `\DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$368'.
  created $dff cell `$procdff$1017' with positive edge clock.
Creating register for signal `\DFFSE.\Q' using process `\DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$366'.
  created $dff cell `$procdff$1018' with positive edge clock.
Creating register for signal `\DFFS.\Q' using process `\DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$364'.
  created $dff cell `$procdff$1019' with positive edge clock.
Creating register for signal `\DFFE.\Q' using process `\DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$362'.
  created $dff cell `$procdff$1020' with positive edge clock.
Creating register for signal `\DFF.\Q' using process `\DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$360'.
  created $dff cell `$procdff$1021' with positive edge clock.
Creating register for signal `\number_storage.\A' using process `\number_storage.$proc$../design/module_number_storage.v:21$164'.
  created $adff cell `$procdff$1022' with positive edge clock and negative level reset.
Creating register for signal `\number_storage.\B' using process `\number_storage.$proc$../design/module_number_storage.v:21$164'.
  created $adff cell `$procdff$1023' with positive edge clock and negative level reset.
Creating register for signal `\number_storage.\key_pressed_prev' using process `\number_storage.$proc$../design/module_number_storage.v:21$164'.
  created $adff cell `$procdff$1024' with positive edge clock and negative level reset.
Creating register for signal `\number_storage.\signo' using process `\number_storage.$proc$../design/module_number_storage.v:21$164'.
  created $adff cell `$procdff$1025' with positive edge clock and negative level reset.
Creating register for signal `\number_storage.\temp_value' using process `\number_storage.$proc$../design/module_number_storage.v:21$164'.
  created $adff cell `$procdff$1026' with positive edge clock and negative level reset.
Creating register for signal `\number_storage.\temp_A' using process `\number_storage.$proc$../design/module_number_storage.v:21$164'.
  created $adff cell `$procdff$1027' with positive edge clock and negative level reset.
Creating register for signal `\number_storage.\temp_B' using process `\number_storage.$proc$../design/module_number_storage.v:21$164'.
  created $adff cell `$procdff$1028' with positive edge clock and negative level reset.
Creating register for signal `\number_storage.\load_value' using process `\number_storage.$proc$../design/module_number_storage.v:21$164'.
  created $adff cell `$procdff$1029' with positive edge clock and negative level reset.
Creating register for signal `\freq_divider.\slow_clk' using process `\freq_divider.$proc$../design/module_freq_divider.v:15$145'.
  created $dff cell `$procdff$1030' with positive edge clock.
Creating register for signal `\freq_divider.\clk_divider_counter' using process `\freq_divider.$proc$../design/module_freq_divider.v:15$145'.
  created $dff cell `$procdff$1031' with positive edge clock.
Creating register for signal `\fsm_control.\current_state' using process `\fsm_control.$proc$../design/module_FMS_input_control.v:26$132'.
  created $adff cell `$procdff$1032' with positive edge clock and negative level reset.
Creating register for signal `\fsm_control.\key_pressed_prev' using process `\fsm_control.$proc$../design/module_FMS_input_control.v:26$132'.
  created $adff cell `$procdff$1033' with positive edge clock and negative level reset.
Creating register for signal `\fsm_control.\key_count' using process `\fsm_control.$proc$../design/module_FMS_input_control.v:26$132'.
  created $adff cell `$procdff$1034' with positive edge clock and negative level reset.
Creating register for signal `\debouncer.\clean_signal' using process `\debouncer.$proc$../design/module_debouncer.v:11$127'.
  created $adff cell `$procdff$1035' with positive edge clock and negative level reset.
Creating register for signal `\debouncer.\counter' using process `\debouncer.$proc$../design/module_debouncer.v:11$127'.
  created $adff cell `$procdff$1036' with positive edge clock and negative level reset.
Creating register for signal `\debouncer.\noisy_signal_reg' using process `\debouncer.$proc$../design/module_debouncer.v:11$127'.
  created $adff cell `$procdff$1037' with positive edge clock and negative level reset.
Creating register for signal `\col_shift_register.\col_shift_reg' using process `\col_shift_register.$proc$../design/module_col_shift_register.v:9$123'.
  created $dff cell `$procdff$1038' with positive edge clock.
Creating register for signal `\col_shift_register.\column_index' using process `\col_shift_register.$proc$../design/module_col_shift_register.v:9$123'.
  created $dff cell `$procdff$1039' with positive edge clock.
Creating register for signal `\module_7_segments.\contador_digitos' using process `\module_7_segments.$proc$../design/module_7_segments.v:37$5'.
  created $dff cell `$procdff$1040' with positive edge clock.
Creating register for signal `\module_7_segments.\cuenta_salida' using process `\module_7_segments.$proc$../design/module_7_segments.v:19$1'.
  created $dff cell `$procdff$1041' with positive edge clock.
Creating register for signal `\module_7_segments.\en_conmutador' using process `\module_7_segments.$proc$../design/module_7_segments.v:19$1'.
  created $dff cell `$procdff$1042' with positive edge clock.

12.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

12.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `ALU.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$402'.
Removing empty process `DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$399'.
Found and cleaned up 1 empty switch in `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$398'.
Removing empty process `DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$398'.
Removing empty process `DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$397'.
Removing empty process `DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$396'.
Removing empty process `DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$395'.
Found and cleaned up 1 empty switch in `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$394'.
Removing empty process `DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$394'.
Removing empty process `DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$393'.
Removing empty process `DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$392'.
Removing empty process `DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$391'.
Found and cleaned up 2 empty switches in `\DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$390'.
Removing empty process `DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$390'.
Removing empty process `DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$389'.
Found and cleaned up 1 empty switch in `\DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$388'.
Removing empty process `DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$388'.
Removing empty process `DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$387'.
Found and cleaned up 2 empty switches in `\DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$386'.
Removing empty process `DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$386'.
Removing empty process `DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$385'.
Found and cleaned up 1 empty switch in `\DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$384'.
Removing empty process `DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$384'.
Removing empty process `DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$383'.
Found and cleaned up 1 empty switch in `\DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$382'.
Removing empty process `DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$382'.
Removing empty process `DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$381'.
Removing empty process `DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$380'.
Removing empty process `DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$379'.
Found and cleaned up 1 empty switch in `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$378'.
Removing empty process `DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$378'.
Removing empty process `DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$377'.
Removing empty process `DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$376'.
Removing empty process `DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$375'.
Found and cleaned up 1 empty switch in `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$374'.
Removing empty process `DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$374'.
Removing empty process `DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$373'.
Removing empty process `DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$372'.
Removing empty process `DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$371'.
Found and cleaned up 2 empty switches in `\DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$370'.
Removing empty process `DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$370'.
Removing empty process `DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$369'.
Found and cleaned up 1 empty switch in `\DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$368'.
Removing empty process `DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$368'.
Removing empty process `DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$367'.
Found and cleaned up 2 empty switches in `\DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$366'.
Removing empty process `DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$366'.
Removing empty process `DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$365'.
Found and cleaned up 1 empty switch in `\DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$364'.
Removing empty process `DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$364'.
Removing empty process `DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$363'.
Found and cleaned up 1 empty switch in `\DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$362'.
Removing empty process `DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$362'.
Removing empty process `DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$361'.
Removing empty process `DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$360'.
Found and cleaned up 2 empty switches in `\module_top.$proc$../design/module_top.v:0$176'.
Removing empty process `module_top.$proc$../design/module_top.v:0$176'.
Removing empty process `module_top.$proc$../design/module_top.v:0$174'.
Found and cleaned up 6 empty switches in `\row_scanner.$proc$../design/module_row_scanner.v:0$172'.
Removing empty process `row_scanner.$proc$../design/module_row_scanner.v:0$172'.
Found and cleaned up 7 empty switches in `\number_storage.$proc$../design/module_number_storage.v:21$164'.
Removing empty process `number_storage.$proc$../design/module_number_storage.v:21$164'.
Removing empty process `freq_divider.$proc$../design/module_freq_divider.v:0$150'.
Found and cleaned up 2 empty switches in `\freq_divider.$proc$../design/module_freq_divider.v:15$145'.
Removing empty process `freq_divider.$proc$../design/module_freq_divider.v:15$145'.
Found and cleaned up 6 empty switches in `\fsm_control.$proc$../design/module_FMS_input_control.v:0$139'.
Removing empty process `fsm_control.$proc$../design/module_FMS_input_control.v:0$139'.
Found and cleaned up 3 empty switches in `\fsm_control.$proc$../design/module_FMS_input_control.v:26$132'.
Removing empty process `fsm_control.$proc$../design/module_FMS_input_control.v:26$132'.
Found and cleaned up 2 empty switches in `\debouncer.$proc$../design/module_debouncer.v:11$127'.
Removing empty process `debouncer.$proc$../design/module_debouncer.v:11$127'.
Found and cleaned up 2 empty switches in `\col_shift_register.$proc$../design/module_col_shift_register.v:9$123'.
Removing empty process `col_shift_register.$proc$../design/module_col_shift_register.v:9$123'.
Found and cleaned up 48 empty switches in `\bin_to_bcd.$proc$../design/module_bin_to_bcd.v:7$12'.
Removing empty process `bin_to_bcd.$proc$../design/module_bin_to_bcd.v:7$12'.
Found and cleaned up 1 empty switch in `\module_7_segments.$proc$../design/module_7_segments.v:81$10'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:81$10'.
Found and cleaned up 1 empty switch in `\module_7_segments.$proc$../design/module_7_segments.v:52$9'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:52$9'.
Found and cleaned up 2 empty switches in `\module_7_segments.$proc$../design/module_7_segments.v:37$5'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:37$5'.
Found and cleaned up 2 empty switches in `\module_7_segments.$proc$../design/module_7_segments.v:19$1'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:19$1'.
Cleaned up 102 empty switches.

12.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
Optimizing module row_scanner.
<suppressed ~1 debug messages>
Optimizing module number_storage.
<suppressed ~4 debug messages>
Optimizing module freq_divider.
<suppressed ~2 debug messages>
Optimizing module fsm_control.
<suppressed ~7 debug messages>
Optimizing module debouncer.
Optimizing module col_shift_register.
<suppressed ~4 debug messages>
Optimizing module bin_to_bcd.
<suppressed ~30 debug messages>
Optimizing module module_7_segments.
<suppressed ~7 debug messages>

12.4. Executing FLATTEN pass (flatten design).
Deleting now unused module row_scanner.
Deleting now unused module number_storage.
Deleting now unused module freq_divider.
Deleting now unused module fsm_control.
Deleting now unused module debouncer.
Deleting now unused module col_shift_register.
Deleting now unused module bin_to_bcd.
Deleting now unused module module_7_segments.
<suppressed ~11 debug messages>

12.5. Executing TRIBUF pass.

12.6. Executing DEMINOUT pass (demote inout ports to input or output).

12.7. Executing SYNTH pass.

12.7.1. Executing PROC pass (convert processes to netlists).

12.7.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

12.7.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

12.7.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

12.7.1.4. Executing PROC_INIT pass (extract init attributes).

12.7.1.5. Executing PROC_ARST pass (detect async resets in processes).

12.7.1.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

12.7.1.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

12.7.1.8. Executing PROC_DLATCH pass (convert process syncs to latches).

12.7.1.9. Executing PROC_DFF pass (convert process syncs to FFs).

12.7.1.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

12.7.1.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

12.7.1.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.7.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.7.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 33 unused cells and 343 unused wires.
<suppressed ~47 debug messages>

12.7.4. Executing CHECK pass (checking for obvious problems).
Checking module module_top...
Found and reported 0 problems.

12.7.5. Executing OPT pass (performing simple optimizations).

12.7.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.7.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~147 debug messages>
Removed a total of 49 cells.

12.7.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\fsm_input_inst.$procmux$709.
    dead port 2/2 on $mux $flatten\fsm_input_inst.$procmux$716.
    dead port 2/2 on $mux $flatten\fsm_input_inst.$procmux$732.
    dead port 2/2 on $mux $flatten\fsm_input_inst.$procmux$741.
    dead port 2/2 on $mux $flatten\fsm_input_inst.$procmux$751.
    dead port 2/2 on $mux $flatten\fsm_input_inst.$procmux$761.
    dead port 2/2 on $mux $flatten\fsm_input_inst.$procmux$793.
    dead port 2/2 on $mux $flatten\fsm_input_inst.$procmux$799.
    dead port 2/2 on $mux $flatten\scanner_inst.$procmux$526.
    dead port 2/2 on $mux $flatten\scanner_inst.$procmux$535.
    dead port 2/2 on $mux $flatten\scanner_inst.$procmux$545.
    dead port 2/2 on $mux $flatten\scanner_inst.$procmux$552.
    dead port 2/2 on $mux $flatten\scanner_inst.$procmux$563.
    dead port 2/2 on $mux $flatten\scanner_inst.$procmux$575.
    dead port 2/2 on $mux $flatten\scanner_inst.$procmux$584.
    dead port 2/2 on $mux $procmux$508.
Removed 16 multiplexer ports.
<suppressed ~72 debug messages>

12.7.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
    New ctrl vector for $pmux cell $flatten\scanner_inst.$procmux$521: { $flatten\scanner_inst.$procmux$525_CMP $auto$opt_reduce.cc:134:opt_pmux$1044 $flatten\scanner_inst.$procmux$522_CMP }
    New ctrl vector for $pmux cell $flatten\storage_inst.$procmux$599: { $flatten\fsm_input_inst.$eq$../design/module_FMS_input_control.v:38$136_Y $auto$opt_reduce.cc:134:opt_pmux$1046 }
  Optimizing cells in module \module_top.
Performed a total of 2 changes.

12.7.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.7.5.6. Executing OPT_DFF pass (perform DFF optimizations).

12.7.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 64 unused wires.
<suppressed ~1 debug messages>

12.7.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.7.5.9. Rerunning OPT passes. (Maybe there is more to do..)

12.7.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~72 debug messages>

12.7.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

12.7.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.7.5.13. Executing OPT_DFF pass (perform DFF optimizations).

12.7.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

12.7.5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.7.5.16. Finished OPT passes. (There is nothing left to do.)

12.7.6. Executing FSM pass (extract and optimize FSM).

12.7.6.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking module_top.fsm_input_inst.current_state as FSM state register:
    Circuit seems to be self-resetting.

12.7.6.2. Executing FSM_EXTRACT pass (extracting FSM from design).

12.7.6.3. Executing FSM_OPT pass (simple optimizations of FSMs).

12.7.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

12.7.6.5. Executing FSM_OPT pass (simple optimizations of FSMs).

12.7.6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

12.7.6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

12.7.6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

12.7.7. Executing OPT pass (performing simple optimizations).

12.7.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.7.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.7.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~72 debug messages>

12.7.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

12.7.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.7.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\storage_inst.$procdff$1029 ($adff) from module module_top (D = $flatten\storage_inst.$0\load_value[0:0], Q = \storage_inst.load_value).
Adding EN signal on $flatten\storage_inst.$procdff$1026 ($adff) from module module_top (D = $flatten\storage_inst.$procmux$645_Y, Q = \storage_inst.temp_value).
Adding SRST signal on $flatten\registro_inst.$procdff$1038 ($dff) from module module_top (D = $flatten\registro_inst.$procmux$824_Y, Q = \registro_inst.col_shift_reg, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$1055 ($sdff) from module module_top (D = { \registro_inst.col_shift_reg [2:0] \registro_inst.col_shift_reg [3] }, Q = \registro_inst.col_shift_reg).
Adding EN signal on $flatten\fsm_input_inst.$procdff$1034 ($adff) from module module_top (D = $flatten\fsm_input_inst.$4\key_count[1:0], Q = \fsm_input_inst.key_count).
Adding EN signal on $flatten\fsm_input_inst.$procdff$1032 ($adff) from module module_top (D = \fsm_input_inst.next_state, Q = \fsm_input_inst.current_state).
Adding SRST signal on $flatten\divisor_inst.$procdff$1031 ($dff) from module module_top (D = $flatten\divisor_inst.$add$../design/module_freq_divider.v:25$149_Y [24:0], Q = \divisor_inst.clk_divider_counter, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\divisor_inst.$procdff$1030 ($dff) from module module_top (D = $flatten\divisor_inst.$procmux$700_Y, Q = \divisor_inst.slow_clk, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1080 ($sdff) from module module_top (D = $flatten\divisor_inst.$not$../design/module_freq_divider.v:22$148_Y, Q = \divisor_inst.slow_clk).
Adding SRST signal on $flatten\display_inst.$procdff$1042 ($dff) from module module_top (D = $flatten\display_inst.$procmux$991_Y, Q = \display_inst.en_conmutador, rval = 1'0).
Adding SRST signal on $flatten\display_inst.$procdff$1041 ($dff) from module module_top (D = $flatten\display_inst.$sub$../design/module_7_segments.v:30$4_Y, Q = \display_inst.cuenta_salida, rval = 15'110100101110111).
Adding SRST signal on $flatten\display_inst.$procdff$1040 ($dff) from module module_top (D = $flatten\display_inst.$procmux$985_Y, Q = \display_inst.contador_digitos, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$1088 ($sdff) from module module_top (D = $flatten\display_inst.$add$../design/module_7_segments.v:43$8_Y, Q = \display_inst.contador_digitos).
Adding EN signal on $flatten\debouncer_loop[3].debounce_inst.$procdff$1037 ($adff) from module module_top (D = \row_in [3], Q = \debouncer_loop[3].debounce_inst.noisy_signal_reg).
Adding EN signal on $flatten\debouncer_loop[3].debounce_inst.$procdff$1036 ($adff) from module module_top (D = $flatten\debouncer_loop[3].debounce_inst.$0\counter[31:0], Q = \debouncer_loop[3].debounce_inst.counter).
Adding EN signal on $flatten\debouncer_loop[3].debounce_inst.$procdff$1035 ($adff) from module module_top (D = \row_in [3], Q = \debouncer_loop[3].debounce_inst.clean_signal).
Adding EN signal on $flatten\debouncer_loop[2].debounce_inst.$procdff$1037 ($adff) from module module_top (D = \row_in [2], Q = \debouncer_loop[2].debounce_inst.noisy_signal_reg).
Adding EN signal on $flatten\debouncer_loop[2].debounce_inst.$procdff$1036 ($adff) from module module_top (D = $flatten\debouncer_loop[2].debounce_inst.$0\counter[31:0], Q = \debouncer_loop[2].debounce_inst.counter).
Adding EN signal on $flatten\debouncer_loop[2].debounce_inst.$procdff$1035 ($adff) from module module_top (D = \row_in [2], Q = \debouncer_loop[2].debounce_inst.clean_signal).
Adding EN signal on $flatten\debouncer_loop[1].debounce_inst.$procdff$1037 ($adff) from module module_top (D = \row_in [1], Q = \debouncer_loop[1].debounce_inst.noisy_signal_reg).
Adding EN signal on $flatten\debouncer_loop[1].debounce_inst.$procdff$1036 ($adff) from module module_top (D = $flatten\debouncer_loop[1].debounce_inst.$0\counter[31:0], Q = \debouncer_loop[1].debounce_inst.counter).
Adding EN signal on $flatten\debouncer_loop[1].debounce_inst.$procdff$1035 ($adff) from module module_top (D = \row_in [1], Q = \debouncer_loop[1].debounce_inst.clean_signal).
Adding EN signal on $flatten\debouncer_loop[0].debounce_inst.$procdff$1037 ($adff) from module module_top (D = \row_in [0], Q = \debouncer_loop[0].debounce_inst.noisy_signal_reg).
Adding EN signal on $flatten\debouncer_loop[0].debounce_inst.$procdff$1036 ($adff) from module module_top (D = $flatten\debouncer_loop[0].debounce_inst.$0\counter[31:0], Q = \debouncer_loop[0].debounce_inst.counter).
Adding EN signal on $flatten\debouncer_loop[0].debounce_inst.$procdff$1035 ($adff) from module module_top (D = \row_in [0], Q = \debouncer_loop[0].debounce_inst.clean_signal).

12.7.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 25 unused cells and 25 unused wires.
<suppressed ~26 debug messages>

12.7.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~7 debug messages>

12.7.7.9. Rerunning OPT passes. (Maybe there is more to do..)

12.7.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

12.7.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

12.7.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

12.7.7.13. Executing OPT_DFF pass (perform DFF optimizations).

12.7.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

12.7.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.7.7.16. Rerunning OPT passes. (Maybe there is more to do..)

12.7.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

12.7.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

12.7.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.7.7.20. Executing OPT_DFF pass (perform DFF optimizations).

12.7.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

12.7.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.7.7.23. Finished OPT passes. (There is nothing left to do.)

12.7.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port module_top.$flatten\display_inst.$auto$mem.cc:319:emit$449 ($flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447).
Removed top 10 bits (of 25) from port B of cell module_top.$flatten\divisor_inst.$eq$../design/module_freq_divider.v:21$147 ($eq).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\divisor_inst.$add$../design/module_freq_divider.v:25$149 ($add).
Removed top 7 bits (of 32) from port Y of cell module_top.$flatten\divisor_inst.$add$../design/module_freq_divider.v:25$149 ($add).
Removed top 4 bits (of 16) from mux cell module_top.$procmux$511 ($mux).
Removed top 4 bits (of 16) from mux cell module_top.$procmux$504 ($pmux).
Removed top 4 bits (of 16) from port Y of cell module_top.$mul$../design/module_top.v:110$175 ($mul).
Removed top 3 bits (of 4) from port B of cell module_top.$flatten\scanner_inst.$procmux$576_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\scanner_inst.$procmux$571 ($pmux).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\scanner_inst.$procmux$564_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell module_top.$flatten\scanner_inst.$procmux$550 ($mux).
Removed top 1 bits (of 4) from port B of cell module_top.$flatten\scanner_inst.$procmux$546_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell module_top.$flatten\scanner_inst.$procmux$524_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\scanner_inst.$procmux$523_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell module_top.$flatten\scanner_inst.$procmux$522_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell module_top.$auto$opt_dff.cc:195:make_patterns_logic$1072 ($ne).
Removed top 1 bits (of 2) from port B of cell module_top.$auto$opt_dff.cc:195:make_patterns_logic$1068 ($ne).
Removed top 1 bits (of 2) from port B of cell module_top.$auto$opt_dff.cc:195:make_patterns_logic$1066 ($ne).
Removed top 1 bits (of 2) from port B of cell module_top.$auto$opt_dff.cc:195:make_patterns_logic$1064 ($ne).
Removed top 2 bits (of 3) from port B of cell module_top.$flatten\fsm_input_inst.$procmux$742_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell module_top.$flatten\fsm_input_inst.$procmux$733_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell module_top.$flatten\fsm_input_inst.$procmux$717_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell module_top.$flatten\fsm_input_inst.$eq$../design/module_FMS_input_control.v:60$140 ($eq).
Removed top 2 bits (of 3) from port B of cell module_top.$flatten\fsm_input_inst.$eq$../design/module_FMS_input_control.v:40$138 ($eq).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\fsm_input_inst.$add$../design/module_FMS_input_control.v:39$137 ($add).
Removed top 30 bits (of 32) from port Y of cell module_top.$flatten\fsm_input_inst.$add$../design/module_FMS_input_control.v:39$137 ($add).
Removed top 1 bits (of 3) from port B of cell module_top.$flatten\storage_inst.$procmux$601_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$878 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$866 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$854 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$842 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$830 ($mux).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$107 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$106 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$105 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$104 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$103 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$102 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$101 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$99 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$98 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$97 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$96 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$95 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$94 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$93 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$91 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$90 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$89 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$88 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$87 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$86 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$85 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$83 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$82 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$81 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$80 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$79 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$78 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$77 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$76 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$76 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$76 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$75 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$74 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$73 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$72 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$71 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$70 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$69 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$68 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$67 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$66 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$65 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$64 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$63 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$62 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$61 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$60 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$59 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$58 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$57 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$56 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$55 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$54 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$53 ($ge).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$52 ($add).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$52 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$52 ($add).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$51 ($ge).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$51 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$50 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$49 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$48 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$47 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$46 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$45 ($ge).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$890 ($mux).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$42 ($add).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$42 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$42 ($add).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$41 ($ge).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$41 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$40 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$39 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$38 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$37 ($ge).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$902 ($mux).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$32 ($add).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$32 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$32 ($add).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$31 ($ge).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$31 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$30 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$29 ($ge).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$929 ($mux).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$22 ($add).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$22 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$22 ($add).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$21 ($ge).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$21 ($ge).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$914 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$959 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$944 ($mux).
Removed top 1 bits (of 2) from port B of cell module_top.$flatten\display_inst.$procmux$977_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[0].debounce_inst.$add$../design/module_debouncer.v:25$131 ($add).
Removed top 17 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[0].debounce_inst.$lt$../design/module_debouncer.v:24$130 ($lt).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[1].debounce_inst.$add$../design/module_debouncer.v:25$131 ($add).
Removed top 17 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[1].debounce_inst.$lt$../design/module_debouncer.v:24$130 ($lt).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[2].debounce_inst.$add$../design/module_debouncer.v:25$131 ($add).
Removed top 17 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[2].debounce_inst.$lt$../design/module_debouncer.v:24$130 ($lt).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[3].debounce_inst.$add$../design/module_debouncer.v:25$131 ($add).
Removed top 17 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[3].debounce_inst.$lt$../design/module_debouncer.v:24$130 ($lt).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$68 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$68 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$60 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$60 ($add).
Removed top 4 bits (of 16) from wire module_top.$2\display_valor[15:0].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$10\bcd[7:4].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$13\bcd[3:0].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$15\bcd[11:8].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$20\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$24\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$28\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$32\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$36\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$40\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$44\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$48\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$5\bcd[3:0].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$22_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$38_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$42_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$52_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$60_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$68_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$76_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92_Y.
Removed top 7 bits (of 32) from wire module_top.$flatten\divisor_inst.$add$../design/module_freq_divider.v:25$149_Y.
Removed top 30 bits (of 32) from wire module_top.$flatten\fsm_input_inst.$add$../design/module_FMS_input_control.v:39$137_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\scanner_inst.$2\key_value[3:0].
Removed top 1 bits (of 3) from wire module_top.$flatten\scanner_inst.$3\is_sign_key[2:0].
Removed top 4 bits (of 16) from wire module_top.Y.

12.7.9. Executing PEEPOPT pass (run peephole optimizers).

12.7.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 30 unused wires.
<suppressed ~1 debug messages>

12.7.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module module_top:
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$102 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$22 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$30 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$38 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$46 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$54 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$62 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$70 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$78 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$86 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$94 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$104 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$32 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$40 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$48 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$56 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$64 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$72 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$80 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$88 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$96 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$106 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$42 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$50 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$58 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$66 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$74 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$82 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$90 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$98 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$52 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$60 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$68 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$76 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92 ($add).
  creating $macc model for $flatten\debouncer_loop[0].debounce_inst.$add$../design/module_debouncer.v:25$131 ($add).
  creating $macc model for $flatten\debouncer_loop[1].debounce_inst.$add$../design/module_debouncer.v:25$131 ($add).
  creating $macc model for $flatten\debouncer_loop[2].debounce_inst.$add$../design/module_debouncer.v:25$131 ($add).
  creating $macc model for $flatten\debouncer_loop[3].debounce_inst.$add$../design/module_debouncer.v:25$131 ($add).
  creating $macc model for $flatten\display_inst.$add$../design/module_7_segments.v:43$8 ($add).
  creating $macc model for $flatten\display_inst.$sub$../design/module_7_segments.v:30$4 ($sub).
  creating $macc model for $flatten\divisor_inst.$add$../design/module_freq_divider.v:25$149 ($add).
  creating $macc model for $flatten\fsm_input_inst.$add$../design/module_FMS_input_control.v:39$137 ($add).
  creating $macc model for $flatten\storage_inst.$add$../design/module_number_storage.v:38$170 ($add).
  creating $macc model for $flatten\storage_inst.$add$../design/module_number_storage.v:38$171 ($add).
  creating $macc model for $mul$../design/module_top.v:110$175 ($mul).
  merging $macc model for $flatten\storage_inst.$add$../design/module_number_storage.v:38$170 into $flatten\storage_inst.$add$../design/module_number_storage.v:38$171.
  creating $alu model for $macc $flatten\fsm_input_inst.$add$../design/module_FMS_input_control.v:39$137.
  creating $alu model for $macc $flatten\divisor_inst.$add$../design/module_freq_divider.v:25$149.
  creating $alu model for $macc $flatten\display_inst.$sub$../design/module_7_segments.v:30$4.
  creating $alu model for $macc $flatten\display_inst.$add$../design/module_7_segments.v:43$8.
  creating $alu model for $macc $flatten\debouncer_loop[3].debounce_inst.$add$../design/module_debouncer.v:25$131.
  creating $alu model for $macc $flatten\debouncer_loop[2].debounce_inst.$add$../design/module_debouncer.v:25$131.
  creating $alu model for $macc $flatten\debouncer_loop[1].debounce_inst.$add$../design/module_debouncer.v:25$131.
  creating $alu model for $macc $flatten\debouncer_loop[0].debounce_inst.$add$../design/module_debouncer.v:25$131.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$76.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$68.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$60.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$52.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$98.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$90.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$82.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$74.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$66.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$58.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$50.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$42.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$106.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$96.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$88.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$80.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$72.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$64.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$56.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$48.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$40.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$32.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$104.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$94.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$86.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$78.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$70.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$62.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$54.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$46.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$38.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$30.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$22.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$102.
  creating $macc cell for $mul$../design/module_top.v:110$175: $auto$alumacc.cc:365:replace_macc$1163
  creating $macc cell for $flatten\storage_inst.$add$../design/module_number_storage.v:38$171: $auto$alumacc.cc:365:replace_macc$1164
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$101 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$21 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$29 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$37 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$45 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$53 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$61 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$69 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$77 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$85 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$93 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$103 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$31 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$39 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$47 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$55 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$63 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$71 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$79 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$87 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$95 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$105 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$41 ($ge): merged with $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$31.
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$49 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$57 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$65 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$73 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$81 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$89 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$97 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$107 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$51 ($ge): merged with $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$31.
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$59 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$67 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$75 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$83 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$91 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$99 ($ge): new $alu
  creating $alu model for $flatten\debouncer_loop[0].debounce_inst.$lt$../design/module_debouncer.v:24$130 ($lt): new $alu
  creating $alu model for $flatten\debouncer_loop[1].debounce_inst.$lt$../design/module_debouncer.v:24$130 ($lt): new $alu
  creating $alu model for $flatten\debouncer_loop[2].debounce_inst.$lt$../design/module_debouncer.v:24$130 ($lt): new $alu
  creating $alu model for $flatten\debouncer_loop[3].debounce_inst.$lt$../design/module_debouncer.v:24$130 ($lt): new $alu
  creating $alu cell for $flatten\debouncer_loop[3].debounce_inst.$lt$../design/module_debouncer.v:24$130: $auto$alumacc.cc:485:replace_alu$1205
  creating $alu cell for $flatten\debouncer_loop[2].debounce_inst.$lt$../design/module_debouncer.v:24$130: $auto$alumacc.cc:485:replace_alu$1216
  creating $alu cell for $flatten\debouncer_loop[1].debounce_inst.$lt$../design/module_debouncer.v:24$130: $auto$alumacc.cc:485:replace_alu$1227
  creating $alu cell for $flatten\debouncer_loop[0].debounce_inst.$lt$../design/module_debouncer.v:24$130: $auto$alumacc.cc:485:replace_alu$1238
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$99: $auto$alumacc.cc:485:replace_alu$1249
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$91: $auto$alumacc.cc:485:replace_alu$1258
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$83: $auto$alumacc.cc:485:replace_alu$1267
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$75: $auto$alumacc.cc:485:replace_alu$1276
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$67: $auto$alumacc.cc:485:replace_alu$1285
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$59: $auto$alumacc.cc:485:replace_alu$1294
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$107: $auto$alumacc.cc:485:replace_alu$1303
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$97: $auto$alumacc.cc:485:replace_alu$1312
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$89: $auto$alumacc.cc:485:replace_alu$1321
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$81: $auto$alumacc.cc:485:replace_alu$1330
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$73: $auto$alumacc.cc:485:replace_alu$1339
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$65: $auto$alumacc.cc:485:replace_alu$1348
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$57: $auto$alumacc.cc:485:replace_alu$1357
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$49: $auto$alumacc.cc:485:replace_alu$1366
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$105: $auto$alumacc.cc:485:replace_alu$1375
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$95: $auto$alumacc.cc:485:replace_alu$1384
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$87: $auto$alumacc.cc:485:replace_alu$1393
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$79: $auto$alumacc.cc:485:replace_alu$1402
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$71: $auto$alumacc.cc:485:replace_alu$1411
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$63: $auto$alumacc.cc:485:replace_alu$1420
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$55: $auto$alumacc.cc:485:replace_alu$1429
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$47: $auto$alumacc.cc:485:replace_alu$1438
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$39: $auto$alumacc.cc:485:replace_alu$1447
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$31, $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$41, $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$51: $auto$alumacc.cc:485:replace_alu$1456
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$103: $auto$alumacc.cc:485:replace_alu$1473
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$93: $auto$alumacc.cc:485:replace_alu$1482
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$85: $auto$alumacc.cc:485:replace_alu$1491
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$77: $auto$alumacc.cc:485:replace_alu$1500
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$69: $auto$alumacc.cc:485:replace_alu$1509
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$61: $auto$alumacc.cc:485:replace_alu$1518
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$53: $auto$alumacc.cc:485:replace_alu$1527
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$45: $auto$alumacc.cc:485:replace_alu$1536
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$37: $auto$alumacc.cc:485:replace_alu$1545
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$29: $auto$alumacc.cc:485:replace_alu$1554
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$21: $auto$alumacc.cc:485:replace_alu$1563
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$101: $auto$alumacc.cc:485:replace_alu$1576
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$102: $auto$alumacc.cc:485:replace_alu$1585
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$22: $auto$alumacc.cc:485:replace_alu$1588
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$30: $auto$alumacc.cc:485:replace_alu$1591
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$38: $auto$alumacc.cc:485:replace_alu$1594
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$46: $auto$alumacc.cc:485:replace_alu$1597
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$54: $auto$alumacc.cc:485:replace_alu$1600
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$62: $auto$alumacc.cc:485:replace_alu$1603
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$70: $auto$alumacc.cc:485:replace_alu$1606
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$78: $auto$alumacc.cc:485:replace_alu$1609
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$86: $auto$alumacc.cc:485:replace_alu$1612
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$94: $auto$alumacc.cc:485:replace_alu$1615
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$104: $auto$alumacc.cc:485:replace_alu$1618
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$40: $auto$alumacc.cc:485:replace_alu$1621
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$48: $auto$alumacc.cc:485:replace_alu$1624
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$56: $auto$alumacc.cc:485:replace_alu$1627
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$64: $auto$alumacc.cc:485:replace_alu$1630
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$72: $auto$alumacc.cc:485:replace_alu$1633
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$80: $auto$alumacc.cc:485:replace_alu$1636
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$88: $auto$alumacc.cc:485:replace_alu$1639
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$96: $auto$alumacc.cc:485:replace_alu$1642
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$106: $auto$alumacc.cc:485:replace_alu$1645
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$50: $auto$alumacc.cc:485:replace_alu$1648
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$58: $auto$alumacc.cc:485:replace_alu$1651
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$66: $auto$alumacc.cc:485:replace_alu$1654
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$74: $auto$alumacc.cc:485:replace_alu$1657
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$82: $auto$alumacc.cc:485:replace_alu$1660
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$90: $auto$alumacc.cc:485:replace_alu$1663
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$98: $auto$alumacc.cc:485:replace_alu$1666
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100: $auto$alumacc.cc:485:replace_alu$1669
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108: $auto$alumacc.cc:485:replace_alu$1672
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$32: $auto$alumacc.cc:485:replace_alu$1675
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$42: $auto$alumacc.cc:485:replace_alu$1678
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$52: $auto$alumacc.cc:485:replace_alu$1681
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$60: $auto$alumacc.cc:485:replace_alu$1684
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$68: $auto$alumacc.cc:485:replace_alu$1687
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$76: $auto$alumacc.cc:485:replace_alu$1690
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84: $auto$alumacc.cc:485:replace_alu$1693
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92: $auto$alumacc.cc:485:replace_alu$1696
  creating $alu cell for $flatten\debouncer_loop[0].debounce_inst.$add$../design/module_debouncer.v:25$131: $auto$alumacc.cc:485:replace_alu$1699
  creating $alu cell for $flatten\debouncer_loop[1].debounce_inst.$add$../design/module_debouncer.v:25$131: $auto$alumacc.cc:485:replace_alu$1702
  creating $alu cell for $flatten\debouncer_loop[2].debounce_inst.$add$../design/module_debouncer.v:25$131: $auto$alumacc.cc:485:replace_alu$1705
  creating $alu cell for $flatten\debouncer_loop[3].debounce_inst.$add$../design/module_debouncer.v:25$131: $auto$alumacc.cc:485:replace_alu$1708
  creating $alu cell for $flatten\display_inst.$add$../design/module_7_segments.v:43$8: $auto$alumacc.cc:485:replace_alu$1711
  creating $alu cell for $flatten\display_inst.$sub$../design/module_7_segments.v:30$4: $auto$alumacc.cc:485:replace_alu$1714
  creating $alu cell for $flatten\divisor_inst.$add$../design/module_freq_divider.v:25$149: $auto$alumacc.cc:485:replace_alu$1717
  creating $alu cell for $flatten\fsm_input_inst.$add$../design/module_FMS_input_control.v:39$137: $auto$alumacc.cc:485:replace_alu$1720
  created 86 $alu and 2 $macc cells.

12.7.12. Executing SHARE pass (SAT-based resource sharing).

12.7.13. Executing OPT pass (performing simple optimizations).

12.7.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~14 debug messages>

12.7.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

12.7.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

12.7.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

12.7.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

12.7.13.6. Executing OPT_DFF pass (perform DFF optimizations).

12.7.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 1 unused cells and 60 unused wires.
<suppressed ~2 debug messages>

12.7.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.7.13.9. Rerunning OPT passes. (Maybe there is more to do..)

12.7.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~57 debug messages>

12.7.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

12.7.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.7.13.13. Executing OPT_DFF pass (perform DFF optimizations).

12.7.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

12.7.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.7.13.16. Finished OPT passes. (There is nothing left to do.)

12.7.14. Executing MEMORY pass.

12.7.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

12.7.14.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

12.7.14.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

12.7.14.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

12.7.14.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447'[0] in module `\module_top': no output FF found.
Checking read port address `$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447'[0] in module `\module_top': no address FF found.

12.7.14.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

12.7.14.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

12.7.14.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

12.7.14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

12.7.14.10. Executing MEMORY_COLLECT pass (generating $mem cells).

12.7.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

12.8. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory module_top.$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447
<suppressed ~6 debug messages>

12.9. Executing TECHMAP pass (map to technology primitives).

12.9.1. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/lutrams_map.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_LUTRAM_'.
Successfully finished Verilog frontend.

12.9.2. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/brams_map.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_SP_'.
Generating RTLIL representation for module `\$__GOWIN_DP_'.
Generating RTLIL representation for module `\$__GOWIN_SDP_'.
Successfully finished Verilog frontend.

12.9.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

12.10. Executing OPT pass (performing simple optimizations).

12.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~194 debug messages>

12.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.10.3. Executing OPT_DFF pass (perform DFF optimizations).

12.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 37 unused cells and 157 unused wires.
<suppressed ~38 debug messages>

12.10.5. Finished fast OPT passes.

12.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447 in module \module_top:
  created 16 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.

12.12. Executing OPT pass (performing simple optimizations).

12.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~4 debug messages>

12.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

12.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][3][2]$2105:
      Old ports: A=7'0011001, B=7'0010010, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][1]$a$2091
      New ports: A=2'01, B=2'10, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][1]$a$2091 [1:0]
      New connections: $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][1]$a$2091 [6:2] = { 3'001 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][1]$a$2091 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][3][1]$2102:
      Old ports: A=7'0100100, B=7'0110000, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][0]$b$2089
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][0]$b$2089 [4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][0]$b$2089 [2] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][0]$b$2089 [6:5] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][0]$b$2089 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][0]$b$2089 [1:0] } = 5'01000
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][3][0]$2099:
      Old ports: A=7'1000000, B=7'1111001, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][0]$a$2088
      New ports: A=1'0, B=1'1, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][0]$a$2088 [0]
      New connections: $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][0]$a$2088 [6:1] = { 1'1 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][0]$a$2088 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][0]$a$2088 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][0]$a$2088 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][3][3]$2108:
      Old ports: A=7'0000010, B=7'1111000, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][1]$b$2092
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][1]$b$2092 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][1]$b$2092 [1] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][1]$b$2092 [6:4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][1]$b$2092 [2] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][1]$b$2092 [0] } = { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][1]$b$2092 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][1]$b$2092 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][1]$b$2092 [3] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\converter_inst.$procmux$893:
      Old ports: A={ 2'00 $auto$alumacc.cc:501:replace_alu$1358 [0] $auto$alumacc.cc:501:replace_alu$1349 [0] }, B={ 1'0 $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$66_Y [2:0] }, Y={ $auto$alumacc.cc:501:replace_alu$1277 [0] $flatten\converter_inst.$27\bcd[11:8] [2:0] }
      New ports: A={ 1'0 $auto$alumacc.cc:501:replace_alu$1358 [0] $auto$alumacc.cc:501:replace_alu$1349 [0] }, B=$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$66_Y [2:0], Y=$flatten\converter_inst.$27\bcd[11:8] [2:0]
      New connections: $auto$alumacc.cc:501:replace_alu$1277 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\converter_inst.$procmux$920:
      Old ports: A={ 2'00 $auto$alumacc.cc:501:replace_alu$1448 [0] $auto$alumacc.cc:501:replace_alu$1439 [0] }, B={ 1'0 $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$48_Y [2:0] }, Y={ $auto$alumacc.cc:501:replace_alu$1358 [0] $flatten\converter_inst.$18\bcd[7:4] [2:0] }
      New ports: A={ 1'0 $auto$alumacc.cc:501:replace_alu$1448 [0] $auto$alumacc.cc:501:replace_alu$1439 [0] }, B=$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$48_Y [2:0], Y=$flatten\converter_inst.$18\bcd[7:4] [2:0]
      New connections: $auto$alumacc.cc:501:replace_alu$1358 [0] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][3][4]$2111:
      Old ports: A=7'0000000, B=7'0010000, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][2]$a$2094
      New ports: A=1'0, B=1'1, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][2]$a$2094 [4]
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][2]$a$2094 [6:5] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][2]$a$2094 [3:0] } = 6'000000
    Consolidated identical input bits for $pmux cell $flatten\fsm_input_inst.$procmux$771:
      Old ports: A=3'000, B=12'001010011000, Y=\fsm_input_inst.next_state
      New ports: A=2'00, B=8'01101100, Y=\fsm_input_inst.next_state [1:0]
      New connections: \fsm_input_inst.next_state [2] = 1'0
    New ctrl vector for $pmux cell $flatten\fsm_input_inst.$procmux$771: { $flatten\fsm_input_inst.$procmux$752_CMP $flatten\fsm_input_inst.$procmux$742_CMP $flatten\fsm_input_inst.$procmux$733_CMP }
    Consolidated identical input bits for $mux cell $flatten\scanner_inst.$procmux$550:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:455:run$1161 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$1161 [1]
      New connections: $auto$wreduce.cc:455:run$1161 [0] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\scanner_inst.$procmux$559:
      Old ports: A=4'0000, B=12'001001011000, Y=$flatten\scanner_inst.$3\key_value[3:0]
      New ports: A=3'000, B=9'010001100, Y={ $flatten\scanner_inst.$3\key_value[3:0] [3] $flatten\scanner_inst.$3\key_value[3:0] [1:0] }
      New connections: $flatten\scanner_inst.$3\key_value[3:0] [2] = $flatten\scanner_inst.$3\key_value[3:0] [0]
    Consolidated identical input bits for $mux cell $flatten\scanner_inst.$procmux$582:
      Old ports: A=3'000, B=3'100, Y=$flatten\scanner_inst.$2\is_sign_key[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\scanner_inst.$2\is_sign_key[2:0] [2]
      New connections: $flatten\scanner_inst.$2\is_sign_key[2:0] [1:0] = 2'00
  Optimizing cells in module \module_top.
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][2]$2093:
      Old ports: A=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][2]$a$2094, B=7'1111111, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][1][1]$a$2085
      New ports: A={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][2]$a$2094 [4] 1'0 }, B=2'11, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][1][1]$a$2085 [4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][1][1]$a$2085 [0] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][1][1]$a$2085 [6:5] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][1][1]$a$2085 [3:1] } = { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][1][1]$a$2085 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][1][1]$a$2085 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][1][1]$a$2085 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][1][1]$a$2085 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][1][1]$a$2085 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][1]$2090:
      Old ports: A=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][1]$a$2091, B=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][1]$b$2092, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][1][0]$b$2083
      New ports: A={ 2'01 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][1]$a$2091 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][1]$a$2091 [1:0] }, B={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][1]$b$2092 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][1]$b$2092 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][1]$b$2092 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][1]$b$2092 [1] 1'0 }, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][1][0]$b$2083 [5:3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][1][0]$b$2083 [1:0] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][1][0]$b$2083 [6] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][1][0]$b$2083 [2] } = { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][1][0]$b$2083 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][0]$2087:
      Old ports: A=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][0]$a$2088, B=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][0]$b$2089, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][1][0]$a$2082
      New ports: A={ 1'1 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][0]$a$2088 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][0]$a$2088 [0] 1'0 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][0]$a$2088 [0] }, B={ 2'01 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][0]$b$2089 [4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][2][0]$b$2089 [2] 1'0 }, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][1][0]$a$2082 [6:4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][1][0]$a$2082 [2] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][1][0]$a$2082 [0] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][1][0]$a$2082 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][1][0]$a$2082 [1] } = { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][1][0]$a$2082 [0] 1'0 }
  Optimizing cells in module \module_top.
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][1][1]$2084:
      Old ports: A=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][1][1]$a$2085, B=7'1111111, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][0][0]$b$2080
      New ports: A={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][1][1]$a$2085 [4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][1][1]$a$2085 [0] }, B=2'11, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][0][0]$b$2080 [4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][0][0]$b$2080 [0] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][0][0]$b$2080 [6:5] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][0][0]$b$2080 [3:1] } = { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][0][0]$b$2080 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][0][0]$b$2080 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][0][0]$b$2080 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][0][0]$b$2080 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$447$rdmux[0][0][0]$b$2080 [0] }
  Optimizing cells in module \module_top.
Performed a total of 16 changes.

12.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~17 debug messages>
Removed a total of 5 cells.

12.12.6. Executing OPT_DFF pass (perform DFF optimizations).

12.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 29 unused wires.
<suppressed ~1 debug messages>

12.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~33 debug messages>

12.12.9. Rerunning OPT passes. (Maybe there is more to do..)

12.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

12.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
    Consolidated identical input bits for $mux cell $flatten\converter_inst.$procmux$881:
      Old ports: A={ $flatten\converter_inst.$27\bcd[11:8] [2:0] $auto$alumacc.cc:501:replace_alu$1340 [0] }, B=$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$74_Y, Y={ $auto$alumacc.cc:501:replace_alu$1268 [0] $flatten\converter_inst.$31\bcd[11:8] [2:0] }
      New ports: A={ 1'0 $auto$alumacc.cc:501:replace_alu$1349 [0] $auto$alumacc.cc:501:replace_alu$1340 [0] }, B=$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$74_Y [2:0], Y=$flatten\converter_inst.$31\bcd[11:8] [2:0]
      New connections: $auto$alumacc.cc:501:replace_alu$1268 [0] = 1'0
  Optimizing cells in module \module_top.
Performed a total of 1 changes.

12.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.12.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1062 ($adffe) from module module_top.

12.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 2 unused cells and 27 unused wires.
<suppressed ~3 debug messages>

12.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~21 debug messages>

12.12.16. Rerunning OPT passes. (Maybe there is more to do..)

12.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~47 debug messages>

12.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

12.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.12.20. Executing OPT_DFF pass (perform DFF optimizations).

12.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 2 unused cells and 18 unused wires.
<suppressed ~3 debug messages>

12.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.12.23. Rerunning OPT passes. (Maybe there is more to do..)

12.12.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~47 debug messages>

12.12.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

12.12.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.12.27. Executing OPT_DFF pass (perform DFF optimizations).

12.12.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

12.12.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.12.30. Finished OPT passes. (There is nothing left to do.)

12.13. Executing TECHMAP pass (map to technology primitives).

12.13.1. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/techmap.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

12.13.2. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_gw1n_alu'.
Successfully finished Verilog frontend.

12.13.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $not.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper maccmap for cells of type $macc.
  add \storage_inst.A * \storage_inst.B (8x8 bits, unsigned)
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$c654a831025ee805eb993d5880de10a3d616cd3b\_90_pmux for cells of type $pmux.
  add { \storage_inst.temp_value [4:0] 3'000 } (8 bits, unsigned)
  add \storage_inst.key_value (4 bits, unsigned)
  add { \storage_inst.temp_value [6:0] 1'0 } (8 bits, unsigned)
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $or.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$79fc7abbb3333dbd5736999d565fd903198fb1eb\_80_gw1n_alu for cells of type $alu.
Using template $paramod$b3c20b05d9b1fc2c940ef2f6c917486aead042e8\_80_gw1n_alu for cells of type $alu.
Using template $paramod$f85408ed1aa3d09e465edae8a7bf590332ae9f7b\_80_gw1n_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_gw1n_alu for cells of type $alu.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_80_gw1n_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_gw1n_alu for cells of type $alu.
Using template $paramod$675ee3ed071b156aa661bdfa838b7e469d095ac0\_80_gw1n_alu for cells of type $alu.
Using template $paramod$c6885379b74fbbf6906b35106e386e521d86cbb2\_80_gw1n_alu for cells of type $alu.
Using template $paramod$67570b4127ce7524f360108b2bcb408862bad8c6\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_gw1n_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001100 for cells of type $fa.
Using template $paramod$ee3d784672cdb1cb32d9a801a3af776716f16b74\_80_gw1n_alu for cells of type $alu.
No more expansions possible.
<suppressed ~1767 debug messages>

12.14. Executing OPT pass (performing simple optimizations).

12.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~1593 debug messages>

12.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~189 debug messages>
Removed a total of 63 cells.

12.14.3. Executing OPT_DFF pass (perform DFF optimizations).

12.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 101 unused cells and 2140 unused wires.
<suppressed ~102 debug messages>

12.14.5. Finished fast OPT passes.

12.15. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port module_top.anodo_po using OBUF.
Mapping port module_top.catodo_po using OBUF.
Mapping port module_top.clk using IBUF.
Mapping port module_top.col_out using OBUF.
Mapping port module_top.row_in using IBUF.
Mapping port module_top.rst using IBUF.

12.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

12.17. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

12.18. Executing TECHMAP pass (map to technology primitives).

12.18.1. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

12.18.2. Continuing TECHMAP pass.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
No more expansions possible.
<suppressed ~253 debug messages>

12.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.20. Executing SIMPLEMAP pass (map simple cells to gate primitives).

12.21. Executing ABC pass (technology mapping using ABC).

12.21.1. Extracting gate netlist of module `\module_top' to `<abc-temp-dir>/input.blif'..
Extracted 1540 gates and 2041 wires to a netlist network with 499 inputs and 522 outputs.

12.21.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

12.21.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      744
ABC RESULTS:        internal signals:     1020
ABC RESULTS:           input signals:      499
ABC RESULTS:          output signals:      522
Removing temp directory.
Removed 0 unused cells and 2520 unused wires.

12.22. Executing TECHMAP pass (map to technology primitives).

12.22.1. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

12.22.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$8b57faafbba87cad697c2a6093f16b8a3ca08d41\$lut for cells of type $lut.
Using template $paramod$deba17538f4cd4af4a7f03bc51507e8ef8b1d7d8\$lut for cells of type $lut.
Using template $paramod$78e1751931755f088c8bc676bcbc3bb642c26bfc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$29a63f541842701f2bfdd8afce8aa8ceaaaac8f2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$f8ee982775d266a00cce29bf5c310531f99b0c48\$lut for cells of type $lut.
Using template $paramod$dfffbeb363e9d7cee4b04163ed4af9ac073d1de9\$lut for cells of type $lut.
Using template $paramod$417a470230429de4fcbda69cfacb6fdea56c26eb\$lut for cells of type $lut.
Using template $paramod$561f41b933bdb0cf0e917578d338483ba568a70e\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$8b5cfd51a136f15086c81819c3ac4e80128b684d\$lut for cells of type $lut.
Using template $paramod$fd36378e1cb754a243bcba1f48b6a47f5d6302d4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$126c776b0f5e5eef0fff11eb6abcf95b4d1189d2\$lut for cells of type $lut.
Using template $paramod$22c075bdc37731fce50c39d0746d5e978ea41c70\$lut for cells of type $lut.
Using template $paramod$e1d77d87b51808ea389a0f5a9d71ce1883c7e524\$lut for cells of type $lut.
Using template $paramod$3ddb6b5fd891ce962b48a4f676df08f9907ce51e\$lut for cells of type $lut.
Using template $paramod$7e1c287b34bf6167231c9846127a59967a6c6f0e\$lut for cells of type $lut.
Using template $paramod$890aa4bf43da5c1aa2675735a695df30d4242c49\$lut for cells of type $lut.
Using template $paramod$e7971887a13e5a5f9afbd748be4f328546ffd47a\$lut for cells of type $lut.
Using template $paramod$b2a335c8aeb04dca1f2c9fe838fae62aef9b7313\$lut for cells of type $lut.
Using template $paramod$7a387db61e5d640257a739dd940c66e09df49dd4\$lut for cells of type $lut.
Using template $paramod$581ff512e66c1060d64c81be15e9424565841306\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$a4404e742e43b8bf8bde71df8b64cbe0c6ba02bd\$lut for cells of type $lut.
Using template $paramod$897f8070e23f7be8295cad6f41a0803bf13ba43a\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$e6c52ae3774cbd8351bef720bedd498d3f1980ee\$lut for cells of type $lut.
Using template $paramod$2cd9fe6a958425f3e0bd2e16de48a6c48bef365e\$lut for cells of type $lut.
Using template $paramod$436da1ed4df9e383f770e19f097123d7f09097ba\$lut for cells of type $lut.
Using template $paramod$89ad8e405130ef2164cb20ef208b5730649c6360\$lut for cells of type $lut.
Using template $paramod$d0d9d2191fa65e67d2bbb2da14e29343210c5dc3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$54051743e7ad19555c019c649033245e3c5bd4c1\$lut for cells of type $lut.
Using template $paramod$d28be9fe38aec1b34c9f8b4cf8c88f0f35e1069e\$lut for cells of type $lut.
Using template $paramod$14bcc1ee5561636d3bcf2bd33fc7a94e401420a9\$lut for cells of type $lut.
Using template $paramod$341c769923bc78b88b282139afaea7c97d12f4dd\$lut for cells of type $lut.
Using template $paramod$b277c3b817ec105e27912d53b843253292316520\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$05efeda20a334027d28eb157281546a68d031903\$lut for cells of type $lut.
Using template $paramod$e2ccf23557d84e0b4c1df9b67c7e89a6eddb6e76\$lut for cells of type $lut.
Using template $paramod$73d90b63b8d29e4b570c379b55b25d117e1a350c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$f5ef14347e88d477e2f5765043f34cce2c5ed03b\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$7511663f570727fc1a8bbf94170bf2f52bc82a65\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$780bc12ca66e4958b20832b73eda9e9daf0119cf\$lut for cells of type $lut.
Using template $paramod$eab4cda1d388399808ca8130b6d69cdcaca2fa04\$lut for cells of type $lut.
Using template $paramod$c01eb3dc92cb283a108a30dacb6b16d513176033\$lut for cells of type $lut.
Using template $paramod$1e3b26f414c823402be8163033587bde0d406deb\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$c90aa77ad3bef93366c6a3cff654fd1df1b5e53b\$lut for cells of type $lut.
Using template $paramod$627caebfffe4307fa6159c8f6d5e226822ba8a42\$lut for cells of type $lut.
Using template $paramod$c6c317c70ab6aac43d6cb9e0459abc11a52a6e58\$lut for cells of type $lut.
Using template $paramod$cbb2dfe31d344d3326d567c2ed5a4b2a29f63219\$lut for cells of type $lut.
Using template $paramod$2a64b5d92bea0a6391c7608af908c3974787f964\$lut for cells of type $lut.
Using template $paramod$4bc6144b0b075e8466fa3c46af1f64c37f8a4375\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$4cd1bcb6f967678e01cb1000ac1700825be88453\$lut for cells of type $lut.
Using template $paramod$c4a97cf0b46779df8741d618ac94cb76d112af85\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$9ab4ae63bff655c2dc8b54f8d932d3fbb9d9125b\$lut for cells of type $lut.
Using template $paramod$08284b47f6e9ec3eefa9ea39d2209edf13a93943\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101011 for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$7d3cbfc289ec00e0691f33de08826f2254fca668\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110001 for cells of type $lut.
Using template $paramod$c95ed5f43e6e5b1d9252f5165dc2b278e3e23fae\$lut for cells of type $lut.
Using template $paramod$a50d8417db0f3a51891af8670e611f7f89ddeef4\$lut for cells of type $lut.
Using template $paramod$cb92beff9eab733e7181d891fbc8c3950b9abc0a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$21c681aae93c226cfbb227673a4e20ceb48574a6\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$765dca61dbfa835dacf2a260c8a4c5a36939a046\$lut for cells of type $lut.
Using template $paramod$5b13d2ee598c87cdbe912286a35c6fd102e2087c\$lut for cells of type $lut.
Using template $paramod$64b7ec5b902a753f196b231d370749adf6c26ba2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$23716aa09ed3bf61ffdd7599ca5941804cdab3ca\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod$0ff031379594844867709a5cc587e7bdc75f5cd1\$lut for cells of type $lut.
Using template $paramod$3bc026de04535b25786da249981f824248a39a05\$lut for cells of type $lut.
Using template $paramod$66de93a8797a1b1e6711788260ab2af9c401a5ca\$lut for cells of type $lut.
Using template $paramod$cffc32aa148e7f2b736ac83593f1693dc0d60cab\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$842fb2106d9c4d45232d08bfe403d561b4f978d2\$lut for cells of type $lut.
Using template $paramod$88ce9346979e3d6a7f710b2c59abd0bda0ba7d2f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod$fc2b5519b242fc4878a114aaab3e1ba68f7448bc\$lut for cells of type $lut.
Using template $paramod$9867346ec1454fd82f72c1b215880e2b0b459190\$lut for cells of type $lut.
Using template $paramod$458b1cecdb3d4504a1ba8125c1191503a534a8eb\$lut for cells of type $lut.
Using template $paramod$c1a0f46ddd5a51215bbe9731e48c13d0c6a44b76\$lut for cells of type $lut.
Using template $paramod$f795e832a275d5dbfc1cb20d462f5c213ef3a66f\$lut for cells of type $lut.
Using template $paramod$9664483609d9e726df9697364de1aad825ad3979\$lut for cells of type $lut.
Using template $paramod$ce41034360bc284592ff4e97843504e4c1f69c8e\$lut for cells of type $lut.
Using template $paramod$75eda58f62284d9b1f70c43ea12a946492d039b2\$lut for cells of type $lut.
Using template $paramod$d367e05a0861acf121235994a4fff23da56c8723\$lut for cells of type $lut.
Using template $paramod$0dd9d789a2a2e6d3f3b7c7d813f2eec2821fced3\$lut for cells of type $lut.
Using template $paramod$a99b709935640aec773a1837d7ffc18111e6723f\$lut for cells of type $lut.
Using template $paramod$87112c7d511269df645aa80f0e41752d7498bc47\$lut for cells of type $lut.
Using template $paramod$bf0d0292861bdee659ef5cbc5e58b330ac5871f9\$lut for cells of type $lut.
Using template $paramod$6f5266bb7a64d3e1a1b1bef9b86fa956e161279c\$lut for cells of type $lut.
Using template $paramod$4fb8bdcb1b93b6bd4bcd3fd9e44b40eb48dda6ba\$lut for cells of type $lut.
Using template $paramod$6f32b880c9dd6d42706c7b27b53f93933f1b0c8e\$lut for cells of type $lut.
Using template $paramod$ce34e32435b4fa309fa96f7591f119b10bc46afc\$lut for cells of type $lut.
Using template $paramod$a85d501219ba2e70329b4df22639976499dda400\$lut for cells of type $lut.
Using template $paramod$a964f8ed466638f11766930007624f9261481a37\$lut for cells of type $lut.
Using template $paramod$9a0bab4a747c7fce8db15910cb66ec5bdde5318c\$lut for cells of type $lut.
Using template $paramod$4b6d71ecc8170bfacf38b3b71c1a9b261b163b05\$lut for cells of type $lut.
Using template $paramod$a2b4ddfa3906001b2ef9f2414d79c3048f2a3a6e\$lut for cells of type $lut.
Using template $paramod$6bbd7bd519bdf810bc739079888abc149eff6551\$lut for cells of type $lut.
Using template $paramod$bdbca9bb9941853cce5c2e083ac22384fcafb5f8\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$05ebf658742d14dfede2ef28f3010a9f1bc37c2d\$lut for cells of type $lut.
Using template $paramod$42253ec393aa297b297af920a318aa999ce61565\$lut for cells of type $lut.
Using template $paramod$92b691340760c0585f421be09ef45d4f4fc1dd35\$lut for cells of type $lut.
Using template $paramod$61bc98ece8c76bffd4acdf40e5f231340cba90fc\$lut for cells of type $lut.
Using template $paramod$ed0f2df719d06c607c543d9869ff496f34ff6969\$lut for cells of type $lut.
Using template $paramod$ebef4f68dcf6ebd021c99a505b9f553179a3b16d\$lut for cells of type $lut.
Using template $paramod$ed06bc0d29ead943431153b714cab01b7e6c9428\$lut for cells of type $lut.
Using template $paramod$d89e8c1257afc9b4449bd0f69cba858ab0565dec\$lut for cells of type $lut.
Using template $paramod$bd37f918ad560b8c87afe4a2c5ddf52f5f464cb0\$lut for cells of type $lut.
Using template $paramod$3db664045e2852591bb53a1d02127862f39ad9b2\$lut for cells of type $lut.
Using template $paramod$c687d1681f8178eea861b957b873c7d0be6e36a6\$lut for cells of type $lut.
Using template $paramod$ae9346c1f92826f8772ed23f7830e6ec8e8bd50c\$lut for cells of type $lut.
Using template $paramod$8888942bff6ede60d365689c42bb552c493730c7\$lut for cells of type $lut.
Using template $paramod$dadff75c617cf87bb5b8cfe47ca6c69fb6925370\$lut for cells of type $lut.
Using template $paramod$57eee5669f49c573ee4ef29c9e7d5a9a5b13a0aa\$lut for cells of type $lut.
Using template $paramod$71a96c621bf23b139038ce199a04f47b853774b7\$lut for cells of type $lut.
Using template $paramod$5a3320f9df77a9c484815fcbe8b180a2e97c559a\$lut for cells of type $lut.
Using template $paramod$bc137c7c8cbcc8699d1d5226c14fcf7bb3bd55e6\$lut for cells of type $lut.
Using template $paramod$ecc8f136f6aed415e047a0ef706f98ca5d1ce334\$lut for cells of type $lut.
Using template $paramod$e4e96a5dece796d779288739da28d0f9a19e7c8a\$lut for cells of type $lut.
Using template $paramod$9bc27634250dd52f191cee63ff9d931cf8462b2c\$lut for cells of type $lut.
Using template $paramod$34e531dc93cdec6b88bf30bc052a85f014ce6b53\$lut for cells of type $lut.
Using template $paramod$7486ffe51b25e3bb79f13b605cf9877f51fe269c\$lut for cells of type $lut.
Using template $paramod$d25727babb2a012b39f3dbe41638b3490e1013c8\$lut for cells of type $lut.
Using template $paramod$4e0ca428743deb320dd51fefa87bba9a1e4b4dc8\$lut for cells of type $lut.
Using template $paramod$38eb41627b73166bbe454e6a54f14d2c3bea9c81\$lut for cells of type $lut.
Using template $paramod$ff3b04fc04a5df84a70499147f6a962e56652ac9\$lut for cells of type $lut.
Using template $paramod$de78dfab5faeb3b19c8c4475b9473a96175ad8b4\$lut for cells of type $lut.
Using template $paramod$b6f9cb1c9fddc015cfe3e4eaf30744db84517e06\$lut for cells of type $lut.
Using template $paramod$cc32a05866f608aca38637d6c7ba9e5d077e8484\$lut for cells of type $lut.
Using template $paramod$dd699927a568ce21deb69a94c2008634da4a5f64\$lut for cells of type $lut.
Using template $paramod$f9aaa6a4186d42909ccae69f7099670ebdc1cd77\$lut for cells of type $lut.
Using template $paramod$4a3d1b9e8a0767c5f9f36d1bdfe837b8bb96b210\$lut for cells of type $lut.
Using template $paramod$8c24a47881ebb714957ba4efc70ca161e468d28c\$lut for cells of type $lut.
Using template $paramod$ad18725890a69c754dcb5f40913d0326fa50d7cd\$lut for cells of type $lut.
Using template $paramod$be6b781a8aaaebf839f5bf19aeba598420691199\$lut for cells of type $lut.
Using template $paramod$89c6b7a84f5a46e53831f634faa98f57efff7d90\$lut for cells of type $lut.
Using template $paramod$c3181f08c9377aeb92610ead745e26fbc4e33fdc\$lut for cells of type $lut.
Using template $paramod$6b866d7dd68398b38813873e4274c39b671c1e72\$lut for cells of type $lut.
Using template $paramod$e9665c5efadaba6f958762b7b0914e6e34ad07f9\$lut for cells of type $lut.
Using template $paramod$a95aeb58822b83840ad0d33221e28b316b409b83\$lut for cells of type $lut.
Using template $paramod$e872c765a8488fba45e317c4e66713e5352ebf17\$lut for cells of type $lut.
Using template $paramod$2d500daf33f796466fc9f76f0c2fe8e20df5aac5\$lut for cells of type $lut.
Using template $paramod$1fc24f04c9d167ae205e81437168472c81ec935a\$lut for cells of type $lut.
Using template $paramod$ce1b095db0daaeb29083a5bd054ede71445dabe2\$lut for cells of type $lut.
Using template $paramod$fbd3a6075cf7b2307a290b010335b0bc99f7e383\$lut for cells of type $lut.
Using template $paramod$9d7b7b647bdfb84c8d2e249b3daf583559e1695e\$lut for cells of type $lut.
Using template $paramod$163020b1526072ea47286f17f869bcd56b752d82\$lut for cells of type $lut.
Using template $paramod$2190e85bc915cfe4d7c61665f0bc17fa546cf194\$lut for cells of type $lut.
Using template $paramod$850e03e9a66ce6b08a28f85d2954370ec897c16b\$lut for cells of type $lut.
Using template $paramod$6a3b3a6c86222bdd440b9a8da02e13dab7954a3d\$lut for cells of type $lut.
Using template $paramod$96c8f92e5f49d33d8ac68b235f1e673edc4218e8\$lut for cells of type $lut.
Using template $paramod$98231273f82e42f349557dfe983a0fb5a8707036\$lut for cells of type $lut.
Using template $paramod$293844410263aba65a1bd6585913bafbb05212f4\$lut for cells of type $lut.
Using template $paramod$e894218c812d611fb11e02373e450bd0d86d2e01\$lut for cells of type $lut.
Using template $paramod$87f463b6a2b969f61ba41a329d99b50cca2c32c6\$lut for cells of type $lut.
Using template $paramod$f6e38361e06f879961f5a6215fa3730a4bf62c2c\$lut for cells of type $lut.
Using template $paramod$ecde1c7eeaabfba4df68278d2a64b2fed6de4578\$lut for cells of type $lut.
Using template $paramod$98766de6b2e3b6693599a22f0238ed25d34227e5\$lut for cells of type $lut.
Using template $paramod$95109a62fea23d1738324748c3fbb67f85edd1de\$lut for cells of type $lut.
Using template $paramod$734cb5d7d83659ae4da13abb9e04fafa8dc19119\$lut for cells of type $lut.
Using template $paramod$6ac63e260ac9358393ce55a25a74c7e990c673c3\$lut for cells of type $lut.
Using template $paramod$9220be39d227f9c54d37469bf0dc70ef8ad0ac2c\$lut for cells of type $lut.
Using template $paramod$2fdc3be9e87f4990c67a531d8bab20a9b46615bd\$lut for cells of type $lut.
Using template $paramod$66a6dcc10725e4ac1083ccf27e0d8f49e2c645ce\$lut for cells of type $lut.
Using template $paramod$a6486c959d4248a95ea4a68b28e721d2c1eb7c23\$lut for cells of type $lut.
Using template $paramod$fe2ccc9771c7f3621af3392ea69c0322e13310d4\$lut for cells of type $lut.
Using template $paramod$15e465e947aa87c07d3af9c64951debe4d4f6075\$lut for cells of type $lut.
Using template $paramod$817cbd088ff1669d7c8c485662f66b1127ec0eb4\$lut for cells of type $lut.
Using template $paramod$19a5d057680ec3afac56fb5aa1d700bd9c41243b\$lut for cells of type $lut.
Using template $paramod$10f9ec10907e3614f4091bb6c69006195a5f5733\$lut for cells of type $lut.
Using template $paramod$ed647fb13d298a1776a5f62ba3576a326ff46dd9\$lut for cells of type $lut.
Using template $paramod$9f61f35bf083fc0f6ab0bdd8f9b09756a41661d6\$lut for cells of type $lut.
Using template $paramod$0b72ed9354606aa696f8aeb31940da5721b1eab7\$lut for cells of type $lut.
Using template $paramod$9ca8fa33c93758a170c99c9fe137bb2063b96915\$lut for cells of type $lut.
Using template $paramod$df0e16459d9949696f98f2446f2e9768272809fd\$lut for cells of type $lut.
Using template $paramod$687c09ec33b2c26869fd2739331e328c2a5ee1fd\$lut for cells of type $lut.
Using template $paramod$9c83190cb7e48bb3a6ae53b261370c80c7b95001\$lut for cells of type $lut.
Using template $paramod$3aac200b1ee408e2209f36da43590d012f3b4c43\$lut for cells of type $lut.
Using template $paramod$882cbe7d6315d9010455da05d483de0d678a30e0\$lut for cells of type $lut.
Using template $paramod$c315fd171a22ad0b563d890e3adda172ea240769\$lut for cells of type $lut.
Using template $paramod$409c4097513d24698dea0a41adaef88fb5763b1b\$lut for cells of type $lut.
Using template $paramod$c35f1a48371d24f258e7f9d0539656fd2e06b622\$lut for cells of type $lut.
Using template $paramod$3a32a7587b9f95b908af04fb9b75cd3eae00b58e\$lut for cells of type $lut.
Using template $paramod$1b019fb2691c89746677f175fc508aec5b1beaab\$lut for cells of type $lut.
Using template $paramod$ede761341368efd53bcaebaec83bbf67ed9dec7f\$lut for cells of type $lut.
Using template $paramod$8d2f2aa6dfd91fd0f8739cc1844a4860103db289\$lut for cells of type $lut.
Using template $paramod$756c22b81fc584dc5c358239f4c30329447df492\$lut for cells of type $lut.
Using template $paramod$bc7b976c06821f62636ef452963fa949d68ef535\$lut for cells of type $lut.
Using template $paramod$16f4d5a320f8c31ec68e2957f4cfe520c3f549a4\$lut for cells of type $lut.
Using template $paramod$6d675b0d6557801ab5e7198cd1df000bc3f7aa8d\$lut for cells of type $lut.
Using template $paramod$fd65618cfe724b012d4cd9dc0432493a46328fd0\$lut for cells of type $lut.
Using template $paramod$33b8c09e62faceb5a5bfa3a5a0eb8d71391e0ebe\$lut for cells of type $lut.
Using template $paramod$d982e09e7731be06b9fdd51b28b2a87a7c7f8707\$lut for cells of type $lut.
Using template $paramod$8383d291062d61b17e5bd2f15faa3abd209eebbb\$lut for cells of type $lut.
Using template $paramod$7c3d4af6dd20a6d54d98d6cd39426f3561a97c91\$lut for cells of type $lut.
Using template $paramod$36ef5aa7c77796abc20afbb37435646c93530a2d\$lut for cells of type $lut.
Using template $paramod$7373bbd2d56dbf3b8f73018e52933f73ffa923e9\$lut for cells of type $lut.
Using template $paramod$ac5104b0f31e073ac445859404a5ecbcf6edcff5\$lut for cells of type $lut.
Using template $paramod$b68bec08657691da0bf6b68c7374f6edb8b370ac\$lut for cells of type $lut.
Using template $paramod$e4fa1e5362e8ac6396e7bdedb62f31bf5618ec34\$lut for cells of type $lut.
Using template $paramod$93b5f6e7db8efb1537b79dfc1f663f0f74aa48c7\$lut for cells of type $lut.
Using template $paramod$50791eb1f483838b32d813a6298140ef539f09e4\$lut for cells of type $lut.
Using template $paramod$d64a71791903437464a4044e1ee10ad57ab2ce5a\$lut for cells of type $lut.
Using template $paramod$495cc724622c48b18e29715fab0bab6f341b0720\$lut for cells of type $lut.
Using template $paramod$1df080f2cd98c6056ef201d23e18e2bb641d9514\$lut for cells of type $lut.
Using template $paramod$c2b534676af228e3beee3a17bf266493bdea8c77\$lut for cells of type $lut.
Using template $paramod$34d889ff8418cde673ebafb96ac8dad2ac62edfe\$lut for cells of type $lut.
Using template $paramod$7bbfb157dba8685fe09d5ab13317d40adee617ec\$lut for cells of type $lut.
Using template $paramod$276082fc154c041363616334fabfb35863499558\$lut for cells of type $lut.
Using template $paramod$a1fb261c4791e5f2263e51595a298951c27d694e\$lut for cells of type $lut.
Using template $paramod$a431bf9328353b455fda6690955efc6823a6dccc\$lut for cells of type $lut.
Using template $paramod$9a72434367750a64c9520e7103d707a40253f257\$lut for cells of type $lut.
Using template $paramod$7d747fdc6cc67d89e68f008e3c4dc736e21dd2b9\$lut for cells of type $lut.
Using template $paramod$c53232beda7fef56b39ae80d6ee86dcca58b5c4e\$lut for cells of type $lut.
Using template $paramod$32c0df3407085dc731cf46f58d628b3dd7f8d793\$lut for cells of type $lut.
Using template $paramod$41025d24be1fc2caf84c4faab14a33c7ab447a98\$lut for cells of type $lut.
Using template $paramod$09a001b35ae5c43dbf4f7bff57e62a336258d0e0\$lut for cells of type $lut.
Using template $paramod$6240a0bbc4ec6ae8c18bc0d076498f3fc7c41a21\$lut for cells of type $lut.
Using template $paramod$e732117b7e48e9f8ec8c1dd91718baab668ae2e8\$lut for cells of type $lut.
Using template $paramod$ed4d35260d35935df1813a2bbe0236f626652ae8\$lut for cells of type $lut.
Using template $paramod$ced7f35de6bb387340a325d7862ba8a90727269f\$lut for cells of type $lut.
Using template $paramod$fd65c87b47fa7104f76e608cb55f875fc77079a0\$lut for cells of type $lut.
Using template $paramod$9b5a0426f4dd80880be4a4ab01b890e342541ec5\$lut for cells of type $lut.
Using template $paramod$ee6127e2719da5e7e31b5577f035872f5b9e96f7\$lut for cells of type $lut.
Using template $paramod$143387754cf669c2c7df477b15be996903d8eb6e\$lut for cells of type $lut.
Using template $paramod$059a18b83f440098c69d0c68999bb03d1f1b1ff8\$lut for cells of type $lut.
Using template $paramod$2a67ef01803f962523aea55ff6e078f9e11d3519\$lut for cells of type $lut.
Using template $paramod$04a56335cf9c6827dd329832f40407c09af0fbe9\$lut for cells of type $lut.
Using template $paramod$4fecd6f048c13201e253aa7a8c8071b66ae8f69c\$lut for cells of type $lut.
Using template $paramod$693b2706ca522f5849d7240532881f8f08ca2f8d\$lut for cells of type $lut.
Using template $paramod$26418e4cc847f26c2ea3cf281110dcc7e350dcca\$lut for cells of type $lut.
Using template $paramod$82a48e5f5771a531ca9edba4cc6af5165f5035d5\$lut for cells of type $lut.
Using template $paramod$922c9d51250447408e4eb21c37593ddfd4cdfd12\$lut for cells of type $lut.
Using template $paramod$62ef97f842587d3ec516d3a5fca9898e40c4ad26\$lut for cells of type $lut.
Using template $paramod$8db64b3a6bc45d9e7bc738d864075f604b1e3bd8\$lut for cells of type $lut.
Using template $paramod$6af023d04780a6b54e8dd53dc6126bcf1a45e79b\$lut for cells of type $lut.
Using template $paramod$27af436a4436bbefc8f1ed9df1277823fdcafb1c\$lut for cells of type $lut.
Using template $paramod$50e19e0e60d4135b10e3942acbecde9609be653f\$lut for cells of type $lut.
Using template $paramod$41830bd53c6ed5b0cde14be5b7e6874ea2d99b98\$lut for cells of type $lut.
Using template $paramod$60dcf00e0c128bdd65488ca2d840e372c78684bf\$lut for cells of type $lut.
Using template $paramod$2687393074da03194ec9b0e43ec37a6119033db3\$lut for cells of type $lut.
Using template $paramod$f6aa725215a1450c05e9668c72bfbe2e6267dfc7\$lut for cells of type $lut.
Using template $paramod$662aa0a39b9e25110115bde1c02f46570201d4f7\$lut for cells of type $lut.
Using template $paramod$71d6d3d7653dd35f0f0d8d3740edf95dfe9e8e8e\$lut for cells of type $lut.
Using template $paramod$0b85318774852620c0ec5114584faa89f1276fcf\$lut for cells of type $lut.
Using template $paramod$5ed1c354d6b30f4c97780c151c05b1db17e08b1b\$lut for cells of type $lut.
Using template $paramod$2acc56796dae1e7bbd8d34441a24f749523f3d30\$lut for cells of type $lut.
Using template $paramod$1cde47874e059c7488445ab6bbb2984fc9352d80\$lut for cells of type $lut.
Using template $paramod$d8ce67cd4489b02c4ed7256c47f4a3db429cd3eb\$lut for cells of type $lut.
Using template $paramod$57582f4e89b4a3619a1e8275be6a5f18dac42e05\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~5484 debug messages>

12.23. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in module_top.
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7217.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7220.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7217.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6980.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6980.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6980.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6980.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7040.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6980.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7040.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7040.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7213.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7213.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7220.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7217.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7217.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7220.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7220.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7225.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7054.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7066.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7009.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7213.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7221.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7217.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7147.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7054.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7043.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7043.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7147.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7049.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6980.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6980.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7016.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7030.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7028.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7228.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7040.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7030.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7027.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7039.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7009.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7047.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7217.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7047.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7047.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6980.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7039.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7221.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7121.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7147.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7015.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7055.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7055.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7057.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7057.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6980.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7067.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7009.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7066.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7051.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7051.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7217.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6980.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7019.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7431.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7006.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7028.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7040.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7040.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7041.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6980.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7016.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7027.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7217.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7235.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7011.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6980.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7031.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7113.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7220.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7149.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7213.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7232.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7222.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7235.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7038.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7221.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7054.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7016.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7144.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7235.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7220.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7228.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7027.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7216.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7217.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7049.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7049.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7045.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7051.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7445.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7029.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7029.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7034.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7039.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7220.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6980.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7119.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6980.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6980.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7217.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6993.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7006.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7034.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7018.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7019.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7022.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7213.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7225.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7217.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7040.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7043.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7046.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7034.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7213.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7055.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7057.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7066.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7067.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7068.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7052.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7217.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7232.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7148.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7228.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7217.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7217.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7217.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7028.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7225.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7213.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6964.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7377.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7244.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7384.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7459.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7024.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7155.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$7036.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6961$auto$blifparse.cc:525:parse_blif$6989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)

12.24. Executing SETUNDEF pass (replace undef values with defined constants).

12.25. Executing HILOMAP pass (mapping to constant drivers).
Removed 0 unused cells and 3454 unused wires.

12.26. Executing AUTONAME pass.
Renamed 137523 objects in module module_top (202 iterations).
<suppressed ~4014 debug messages>

12.27. Executing HIERARCHY pass (managing design hierarchy).

12.27.1. Analyzing design hierarchy..
Top module:  \module_top

12.27.2. Analyzing design hierarchy..
Top module:  \module_top
Removed 0 unused modules.

12.28. Printing statistics.

=== module_top ===

   Number of wires:               1714
   Number of wire bits:           3951
   Number of public wires:        1714
   Number of public wire bits:    3951
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2393
     ALU                           475
     DFFC                           33
     DFFCE                         149
     DFFR                           31
     DFFRE                           6
     DFFS                           10
     DFFSE                           1
     GND                             1
     IBUF                            6
     LUT1                          605
     LUT2                          225
     LUT3                          127
     LUT4                          246
     MUX2_LUT5                     283
     MUX2_LUT6                     122
     MUX2_LUT7                      43
     MUX2_LUT8                      14
     OBUF                           15
     VCC                             1

12.29. Executing CHECK pass (checking for obvious problems).
Checking module module_top...
Found and reported 0 problems.

12.30. Executing JSON backend.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: b379af2575
Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)
Time spent: 1% 23x opt_expr (0 sec), 1% 21x opt_clean (0 sec), ...
