# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.vhdl" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_AXILiteS_s_axi.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_conv2D_0_0/sim/design_1_conv2D_0_0.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_sim_netlist.vhdl" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \

# Do not sort compile order
nosort
