# Majority circuit.

## Abstract
The majority circuit has an n 1 2 notation counter cir cuit of a comprising a plurality of cascade connected binary counters 31 , 32 and 33 . An odd number of n bit serial data D