<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ThumbRegisterInfo.cpp source code [llvm/llvm/lib/Target/ARM/ThumbRegisterInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/ARM/ThumbRegisterInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>ARM</a>/<a href='ThumbRegisterInfo.cpp.html'>ThumbRegisterInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- ThumbRegisterInfo.cpp - Thumb-1 Register Information -------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the Thumb-1 implementation of the TargetRegisterInfo</i></td></tr>
<tr><th id="10">10</th><td><i>// class.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="ThumbRegisterInfo.h.html">"ThumbRegisterInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="ARMBaseInstrInfo.h.html">"ARMBaseInstrInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="ARMMachineFunctionInfo.h.html">"ARMMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="ARMSubtarget.h.html">"ARMSubtarget.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="MCTargetDesc/ARMAddressingModes.h.html">"MCTargetDesc/ARMAddressingModes.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineConstantPool.h.html">"llvm/CodeGen/MachineConstantPool.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterScavenging.h.html">"llvm/CodeGen/RegisterScavenging.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/IR/Constants.h.html">"llvm/IR/Constants.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/IR/DerivedTypes.h.html">"llvm/IR/DerivedTypes.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/IR/LLVMContext.h.html">"llvm/IR/LLVMContext.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html">"llvm/CodeGen/TargetFrameLowering.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="35">35</th><td><b>extern</b> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="decl" id="llvm::ReuseFrameIndexVals" title='llvm::ReuseFrameIndexVals' data-ref="llvm::ReuseFrameIndexVals">ReuseFrameIndexVals</dfn>;</td></tr>
<tr><th id="36">36</th><td>}</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><a class="type" href="ThumbRegisterInfo.h.html#llvm::ThumbRegisterInfo" title='llvm::ThumbRegisterInfo' data-ref="llvm::ThumbRegisterInfo">ThumbRegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm17ThumbRegisterInfoC1Ev" title='llvm::ThumbRegisterInfo::ThumbRegisterInfo' data-ref="_ZN4llvm17ThumbRegisterInfoC1Ev">ThumbRegisterInfo</dfn>() : <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a><a class="ref" href="ARMBaseRegisterInfo.h.html#_ZN4llvm19ARMBaseRegisterInfoC1Ev" title='llvm::ARMBaseRegisterInfo::ARMBaseRegisterInfo' data-ref="_ZN4llvm19ARMBaseRegisterInfoC1Ev">(</a>) {}</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="43">43</th><td><a class="type" href="ThumbRegisterInfo.h.html#llvm::ThumbRegisterInfo" title='llvm::ThumbRegisterInfo' data-ref="llvm::ThumbRegisterInfo">ThumbRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm17ThumbRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE" title='llvm::ThumbRegisterInfo::getLargestLegalSuperClass' data-ref="_ZNK4llvm17ThumbRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE">getLargestLegalSuperClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="1RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="1RC">RC</dfn>,</td></tr>
<tr><th id="44">44</th><td>                                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="2MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="2MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="45">45</th><td>  <b>if</b> (!<a class="local col2 ref" href="#2MF" title='MF' data-ref="2MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>&gt;().<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv" title='llvm::ARMSubtarget::isThumb1Only' data-ref="_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv">isThumb1Only</a>())</td></tr>
<tr><th id="46">46</th><td>    <b>return</b> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::<a class="member" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getLargestLegalSuperClass' data-ref="_ZNK4llvm19ARMBaseRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE">getLargestLegalSuperClass</a>(<a class="local col1 ref" href="#1RC" title='RC' data-ref="1RC">RC</a>, <a class="local col2 ref" href="#2MF" title='MF' data-ref="2MF">MF</a>);</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>  <b>if</b> (ARM::<span class='error' title="no member named &apos;tGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">tGPRRegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="49">49</th><td>    <b>return</b> &amp;ARM::<span class='error' title="no member named &apos;tGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">tGPRRegClass</span>;</td></tr>
<tr><th id="50">50</th><td>  <b>return</b> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::<a class="member" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getLargestLegalSuperClass' data-ref="_ZNK4llvm19ARMBaseRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE">getLargestLegalSuperClass</a>(<a class="local col1 ref" href="#1RC" title='RC' data-ref="1RC">RC</a>, <a class="local col2 ref" href="#2MF" title='MF' data-ref="2MF">MF</a>);</td></tr>
<tr><th id="51">51</th><td>}</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="54">54</th><td><a class="type" href="ThumbRegisterInfo.h.html#llvm::ThumbRegisterInfo" title='llvm::ThumbRegisterInfo' data-ref="llvm::ThumbRegisterInfo">ThumbRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm17ThumbRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" title='llvm::ThumbRegisterInfo::getPointerRegClass' data-ref="_ZNK4llvm17ThumbRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj">getPointerRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="3MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="3MF">MF</dfn>,</td></tr>
<tr><th id="55">55</th><td>                                      <em>unsigned</em> <dfn class="local col4 decl" id="4Kind" title='Kind' data-type='unsigned int' data-ref="4Kind">Kind</dfn>) <em>const</em> {</td></tr>
<tr><th id="56">56</th><td>  <b>if</b> (!<a class="local col3 ref" href="#3MF" title='MF' data-ref="3MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>&gt;().<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv" title='llvm::ARMSubtarget::isThumb1Only' data-ref="_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv">isThumb1Only</a>())</td></tr>
<tr><th id="57">57</th><td>    <b>return</b> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::<a class="member" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" title='llvm::ARMBaseRegisterInfo::getPointerRegClass' data-ref="_ZNK4llvm19ARMBaseRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj">getPointerRegClass</a>(<a class="local col3 ref" href="#3MF" title='MF' data-ref="3MF">MF</a>, <a class="local col4 ref" href="#4Kind" title='Kind' data-ref="4Kind">Kind</a>);</td></tr>
<tr><th id="58">58</th><td>  <b>return</b> &amp;ARM::<span class='error' title="no member named &apos;tGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">tGPRRegClass</span>;</td></tr>
<tr><th id="59">59</th><td>}</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL23emitThumb1LoadConstPoolRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCodesEjj" title='emitThumb1LoadConstPool' data-type='void emitThumb1LoadConstPool(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator &amp; MBBI, const llvm::DebugLoc &amp; dl, unsigned int DestReg, unsigned int SubIdx, int Val, ARMCC::CondCodes Pred, unsigned int PredReg, unsigned int MIFlags)' data-ref="_ZL23emitThumb1LoadConstPoolRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCodesEjj">emitThumb1LoadConstPool</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="5MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="5MBB">MBB</dfn>,</td></tr>
<tr><th id="62">62</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col6 decl" id="6MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="6MBBI">MBBI</dfn>,</td></tr>
<tr><th id="63">63</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="7dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="7dl">dl</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="8DestReg" title='DestReg' data-type='unsigned int' data-ref="8DestReg">DestReg</dfn>,</td></tr>
<tr><th id="64">64</th><td>                                    <em>unsigned</em> <dfn class="local col9 decl" id="9SubIdx" title='SubIdx' data-type='unsigned int' data-ref="9SubIdx">SubIdx</dfn>, <em>int</em> <dfn class="local col0 decl" id="10Val" title='Val' data-type='int' data-ref="10Val">Val</dfn>,</td></tr>
<tr><th id="65">65</th><td>                                    <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col1 decl" id="11Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="11Pred">Pred</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="12PredReg" title='PredReg' data-type='unsigned int' data-ref="12PredReg">PredReg</dfn>,</td></tr>
<tr><th id="66">66</th><td>                                    <em>unsigned</em> <dfn class="local col3 decl" id="13MIFlags" title='MIFlags' data-type='unsigned int' data-ref="13MIFlags">MIFlags</dfn>) {</td></tr>
<tr><th id="67">67</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="14MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="14MF">MF</dfn> = *<a class="local col5 ref" href="#5MBB" title='MBB' data-ref="5MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="68">68</th><td>  <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col5 decl" id="15STI" title='STI' data-type='const llvm::ARMSubtarget &amp;' data-ref="15STI">STI</dfn> = <a class="local col4 ref" href="#14MF" title='MF' data-ref="14MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>&gt;();</td></tr>
<tr><th id="69">69</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<span class='error' title="no viable conversion from &apos;const llvm::ARMBaseInstrInfo&apos; to &apos;const llvm::TargetInstrInfo&apos;"><dfn class="local col6 decl" id="16TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="16TII">TII</dfn></span> = *STI.getInstrInfo();</td></tr>
<tr><th id="70">70</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPool" title='llvm::MachineConstantPool' data-ref="llvm::MachineConstantPool">MachineConstantPool</a> *<dfn class="local col7 decl" id="17ConstantPool" title='ConstantPool' data-type='llvm::MachineConstantPool *' data-ref="17ConstantPool">ConstantPool</dfn> = <a class="local col4 ref" href="#14MF" title='MF' data-ref="14MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction15getConstantPoolEv" title='llvm::MachineFunction::getConstantPool' data-ref="_ZN4llvm15MachineFunction15getConstantPoolEv">getConstantPool</a>();</td></tr>
<tr><th id="71">71</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col8 decl" id="18C" title='C' data-type='const llvm::Constant *' data-ref="18C">C</dfn> = <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>::<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZN4llvm11ConstantInt3getEPNS_11IntegerTypeEmb" title='llvm::ConstantInt::get' data-ref="_ZN4llvm11ConstantInt3getEPNS_11IntegerTypeEmb">get</a>(</td></tr>
<tr><th id="72">72</th><td>          <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a>::<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE" title='llvm::Type::getInt32Ty' data-ref="_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE">getInt32Ty</a>(<span class='refarg'><a class="local col5 ref" href="#5MBB" title='MBB' data-ref="5MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>), <a class="local col0 ref" href="#10Val" title='Val' data-ref="10Val">Val</a>);</td></tr>
<tr><th id="73">73</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="19Idx" title='Idx' data-type='unsigned int' data-ref="19Idx">Idx</dfn> = <a class="local col7 ref" href="#17ConstantPool" title='ConstantPool' data-ref="17ConstantPool">ConstantPool</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantEj" title='llvm::MachineConstantPool::getConstantPoolIndex' data-ref="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantEj">getConstantPoolIndex</a>(<a class="local col8 ref" href="#18C" title='C' data-ref="18C">C</a>, <var>4</var>);</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>  BuildMI(MBB, MBBI, dl, TII.get(ARM::<span class='error' title="no member named &apos;tLDRpci&apos; in namespace &apos;llvm::ARM&apos;">tLDRpci</span>))</td></tr>
<tr><th id="76">76</th><td>    .addReg(DestReg, getDefRegState(<b>true</b>), SubIdx)</td></tr>
<tr><th id="77">77</th><td>    .addConstantPoolIndex(Idx).addImm(Pred).addReg(PredReg)</td></tr>
<tr><th id="78">78</th><td>    .setMIFlags(MIFlags);</td></tr>
<tr><th id="79">79</th><td>}</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL23emitThumb2LoadConstPoolRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCodesEjj" title='emitThumb2LoadConstPool' data-type='void emitThumb2LoadConstPool(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator &amp; MBBI, const llvm::DebugLoc &amp; dl, unsigned int DestReg, unsigned int SubIdx, int Val, ARMCC::CondCodes Pred, unsigned int PredReg, unsigned int MIFlags)' data-ref="_ZL23emitThumb2LoadConstPoolRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCodesEjj">emitThumb2LoadConstPool</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="20MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="20MBB">MBB</dfn>,</td></tr>
<tr><th id="82">82</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col1 decl" id="21MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="21MBBI">MBBI</dfn>,</td></tr>
<tr><th id="83">83</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="22dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="22dl">dl</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="23DestReg" title='DestReg' data-type='unsigned int' data-ref="23DestReg">DestReg</dfn>,</td></tr>
<tr><th id="84">84</th><td>                                    <em>unsigned</em> <dfn class="local col4 decl" id="24SubIdx" title='SubIdx' data-type='unsigned int' data-ref="24SubIdx">SubIdx</dfn>, <em>int</em> <dfn class="local col5 decl" id="25Val" title='Val' data-type='int' data-ref="25Val">Val</dfn>,</td></tr>
<tr><th id="85">85</th><td>                                    <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col6 decl" id="26Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="26Pred">Pred</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="27PredReg" title='PredReg' data-type='unsigned int' data-ref="27PredReg">PredReg</dfn>,</td></tr>
<tr><th id="86">86</th><td>                                    <em>unsigned</em> <dfn class="local col8 decl" id="28MIFlags" title='MIFlags' data-type='unsigned int' data-ref="28MIFlags">MIFlags</dfn>) {</td></tr>
<tr><th id="87">87</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="29MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="29MF">MF</dfn> = *<a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="88">88</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col0 decl" id="30TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="30TII">TII</dfn> = *<a class="local col9 ref" href="#29MF" title='MF' data-ref="29MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="89">89</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPool" title='llvm::MachineConstantPool' data-ref="llvm::MachineConstantPool">MachineConstantPool</a> *<dfn class="local col1 decl" id="31ConstantPool" title='ConstantPool' data-type='llvm::MachineConstantPool *' data-ref="31ConstantPool">ConstantPool</dfn> = <a class="local col9 ref" href="#29MF" title='MF' data-ref="29MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction15getConstantPoolEv" title='llvm::MachineFunction::getConstantPool' data-ref="_ZN4llvm15MachineFunction15getConstantPoolEv">getConstantPool</a>();</td></tr>
<tr><th id="90">90</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col2 decl" id="32C" title='C' data-type='const llvm::Constant *' data-ref="32C">C</dfn> = <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>::<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZN4llvm11ConstantInt3getEPNS_11IntegerTypeEmb" title='llvm::ConstantInt::get' data-ref="_ZN4llvm11ConstantInt3getEPNS_11IntegerTypeEmb">get</a>(</td></tr>
<tr><th id="91">91</th><td>           <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a>::<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE" title='llvm::Type::getInt32Ty' data-ref="_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE">getInt32Ty</a>(<span class='refarg'><a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>), <a class="local col5 ref" href="#25Val" title='Val' data-ref="25Val">Val</a>);</td></tr>
<tr><th id="92">92</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="33Idx" title='Idx' data-type='unsigned int' data-ref="33Idx">Idx</dfn> = <a class="local col1 ref" href="#31ConstantPool" title='ConstantPool' data-ref="31ConstantPool">ConstantPool</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantEj" title='llvm::MachineConstantPool::getConstantPoolIndex' data-ref="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantEj">getConstantPoolIndex</a>(<a class="local col2 ref" href="#32C" title='C' data-ref="32C">C</a>, <var>4</var>);</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  BuildMI(MBB, MBBI, dl, TII.get(ARM::<span class='error' title="no member named &apos;t2LDRpci&apos; in namespace &apos;llvm::ARM&apos;">t2LDRpci</span>))</td></tr>
<tr><th id="95">95</th><td>      .addReg(DestReg, getDefRegState(<b>true</b>), SubIdx)</td></tr>
<tr><th id="96">96</th><td>      .addConstantPoolIndex(Idx)</td></tr>
<tr><th id="97">97</th><td>      .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="98">98</th><td>      .setMIFlags(MIFlags);</td></tr>
<tr><th id="99">99</th><td>}</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><i class="doc">/// emitLoadConstPool - Emits a load from constpool to materialize the</i></td></tr>
<tr><th id="102">102</th><td><i class="doc">/// specified immediate.</i></td></tr>
<tr><th id="103">103</th><td><em>void</em> <a class="type" href="ThumbRegisterInfo.h.html#llvm::ThumbRegisterInfo" title='llvm::ThumbRegisterInfo' data-ref="llvm::ThumbRegisterInfo">ThumbRegisterInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm17ThumbRegisterInfo17emitLoadConstPoolERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCodesEjj" title='llvm::ThumbRegisterInfo::emitLoadConstPool' data-ref="_ZNK4llvm17ThumbRegisterInfo17emitLoadConstPoolERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCodesEjj">emitLoadConstPool</dfn>(</td></tr>
<tr><th id="104">104</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="34MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="34MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col5 decl" id="35MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="35MBBI">MBBI</dfn>,</td></tr>
<tr><th id="105">105</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="36dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="36dl">dl</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="37DestReg" title='DestReg' data-type='unsigned int' data-ref="37DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="38SubIdx" title='SubIdx' data-type='unsigned int' data-ref="38SubIdx">SubIdx</dfn>, <em>int</em> <dfn class="local col9 decl" id="39Val" title='Val' data-type='int' data-ref="39Val">Val</dfn>,</td></tr>
<tr><th id="106">106</th><td>    <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col0 decl" id="40Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="40Pred">Pred</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="41PredReg" title='PredReg' data-type='unsigned int' data-ref="41PredReg">PredReg</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="42MIFlags" title='MIFlags' data-type='unsigned int' data-ref="42MIFlags">MIFlags</dfn>) <em>const</em> {</td></tr>
<tr><th id="107">107</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="43MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="43MF">MF</dfn> = *<a class="local col4 ref" href="#34MBB" title='MBB' data-ref="34MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="108">108</th><td>  <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col4 decl" id="44STI" title='STI' data-type='const llvm::ARMSubtarget &amp;' data-ref="44STI">STI</dfn> = <a class="local col3 ref" href="#43MF" title='MF' data-ref="43MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>&gt;();</td></tr>
<tr><th id="109">109</th><td>  <b>if</b> (<a class="local col4 ref" href="#44STI" title='STI' data-ref="44STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv" title='llvm::ARMSubtarget::isThumb1Only' data-ref="_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv">isThumb1Only</a>()) {</td></tr>
<tr><th id="110">110</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((isARMLowRegister(DestReg) || isVirtualRegister(DestReg)) &amp;&amp; &quot;Thumb1 does not have ldr to high register&quot;) ? void (0) : __assert_fail (&quot;(isARMLowRegister(DestReg) || isVirtualRegister(DestReg)) &amp;&amp; \&quot;Thumb1 does not have ldr to high register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ThumbRegisterInfo.cpp&quot;, 111, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((isARMLowRegister(DestReg) || <span class='error' title="use of undeclared identifier &apos;isVirtualRegister&apos;">isVirtualRegister</span>(DestReg)) &amp;&amp;</td></tr>
<tr><th id="111">111</th><td>           <q>"Thumb1 does not have ldr to high register"</q>);</td></tr>
<tr><th id="112">112</th><td>    <b>return</b> <a class="tu ref" href="#_ZL23emitThumb1LoadConstPoolRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCodesEjj" title='emitThumb1LoadConstPool' data-use='c' data-ref="_ZL23emitThumb1LoadConstPoolRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCodesEjj">emitThumb1LoadConstPool</a>(<span class='refarg'><a class="local col4 ref" href="#34MBB" title='MBB' data-ref="34MBB">MBB</a></span>, <span class='refarg'><a class="local col5 ref" href="#35MBBI" title='MBBI' data-ref="35MBBI">MBBI</a></span>, <a class="local col6 ref" href="#36dl" title='dl' data-ref="36dl">dl</a>, <a class="local col7 ref" href="#37DestReg" title='DestReg' data-ref="37DestReg">DestReg</a>, <a class="local col8 ref" href="#38SubIdx" title='SubIdx' data-ref="38SubIdx">SubIdx</a>, <a class="local col9 ref" href="#39Val" title='Val' data-ref="39Val">Val</a>, <a class="local col0 ref" href="#40Pred" title='Pred' data-ref="40Pred">Pred</a>,</td></tr>
<tr><th id="113">113</th><td>                                   <a class="local col1 ref" href="#41PredReg" title='PredReg' data-ref="41PredReg">PredReg</a>, <a class="local col2 ref" href="#42MIFlags" title='MIFlags' data-ref="42MIFlags">MIFlags</a>);</td></tr>
<tr><th id="114">114</th><td>  }</td></tr>
<tr><th id="115">115</th><td>  <b>return</b> <a class="tu ref" href="#_ZL23emitThumb2LoadConstPoolRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCodesEjj" title='emitThumb2LoadConstPool' data-use='c' data-ref="_ZL23emitThumb2LoadConstPoolRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCodesEjj">emitThumb2LoadConstPool</a>(<span class='refarg'><a class="local col4 ref" href="#34MBB" title='MBB' data-ref="34MBB">MBB</a></span>, <span class='refarg'><a class="local col5 ref" href="#35MBBI" title='MBBI' data-ref="35MBBI">MBBI</a></span>, <a class="local col6 ref" href="#36dl" title='dl' data-ref="36dl">dl</a>, <a class="local col7 ref" href="#37DestReg" title='DestReg' data-ref="37DestReg">DestReg</a>, <a class="local col8 ref" href="#38SubIdx" title='SubIdx' data-ref="38SubIdx">SubIdx</a>, <a class="local col9 ref" href="#39Val" title='Val' data-ref="39Val">Val</a>, <a class="local col0 ref" href="#40Pred" title='Pred' data-ref="40Pred">Pred</a>,</td></tr>
<tr><th id="116">116</th><td>                                 <a class="local col1 ref" href="#41PredReg" title='PredReg' data-ref="41PredReg">PredReg</a>, <a class="local col2 ref" href="#42MIFlags" title='MIFlags' data-ref="42MIFlags">MIFlags</a>);</td></tr>
<tr><th id="117">117</th><td>}</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><i class="doc" data-doc="_ZL24emitThumbRegPlusImmInRegRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjibRKNS_15TargetInstr7934867">/// emitThumbRegPlusImmInReg - Emits a series of instructions to materialize</i></td></tr>
<tr><th id="120">120</th><td><i class="doc" data-doc="_ZL24emitThumbRegPlusImmInRegRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjibRKNS_15TargetInstr7934867">/// a destreg = basereg + immediate in Thumb code. Materialize the immediate</i></td></tr>
<tr><th id="121">121</th><td><i class="doc" data-doc="_ZL24emitThumbRegPlusImmInRegRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjibRKNS_15TargetInstr7934867">/// in a register using mov / mvn sequences or load the immediate from a</i></td></tr>
<tr><th id="122">122</th><td><i class="doc" data-doc="_ZL24emitThumbRegPlusImmInRegRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjibRKNS_15TargetInstr7934867">/// constpool entry.</i></td></tr>
<tr><th id="123">123</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL24emitThumbRegPlusImmInRegRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjibRKNS_15TargetInstr7934867" title='emitThumbRegPlusImmInReg' data-type='void emitThumbRegPlusImmInReg(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator &amp; MBBI, const llvm::DebugLoc &amp; dl, unsigned int DestReg, unsigned int BaseReg, int NumBytes, bool CanChangeCC, const llvm::TargetInstrInfo &amp; TII, const llvm::ARMBaseRegisterInfo &amp; MRI, unsigned int MIFlags = MachineInstr::NoFlags)' data-ref="_ZL24emitThumbRegPlusImmInRegRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjibRKNS_15TargetInstr7934867">emitThumbRegPlusImmInReg</dfn>(</td></tr>
<tr><th id="124">124</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="45MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="45MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col6 decl" id="46MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="46MBBI">MBBI</dfn>,</td></tr>
<tr><th id="125">125</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="47dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="47dl">dl</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="48DestReg" title='DestReg' data-type='unsigned int' data-ref="48DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="49BaseReg" title='BaseReg' data-type='unsigned int' data-ref="49BaseReg">BaseReg</dfn>, <em>int</em> <dfn class="local col0 decl" id="50NumBytes" title='NumBytes' data-type='int' data-ref="50NumBytes">NumBytes</dfn>,</td></tr>
<tr><th id="126">126</th><td>    <em>bool</em> <dfn class="local col1 decl" id="51CanChangeCC" title='CanChangeCC' data-type='bool' data-ref="51CanChangeCC">CanChangeCC</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col2 decl" id="52TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="52TII">TII</dfn>,</td></tr>
<tr><th id="127">127</th><td>    <em>const</em> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a> &amp;<dfn class="local col3 decl" id="53MRI" title='MRI' data-type='const llvm::ARMBaseRegisterInfo &amp;' data-ref="53MRI">MRI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="54MIFlags" title='MIFlags' data-type='unsigned int' data-ref="54MIFlags">MIFlags</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag::NoFlags" title='llvm::MachineInstr::MIFlag::NoFlags' data-ref="llvm::MachineInstr::MIFlag::NoFlags">NoFlags</a>) {</td></tr>
<tr><th id="128">128</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="55MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="55MF">MF</dfn> = *<a class="local col5 ref" href="#45MBB" title='MBB' data-ref="45MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="129">129</th><td>  <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col6 decl" id="56ST" title='ST' data-type='const llvm::ARMSubtarget &amp;' data-ref="56ST">ST</dfn> = <a class="local col5 ref" href="#55MF" title='MF' data-ref="55MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>&gt;();</td></tr>
<tr><th id="130">130</th><td>  <em>bool</em> <dfn class="local col7 decl" id="57isHigh" title='isHigh' data-type='bool' data-ref="57isHigh">isHigh</dfn> = !<a class="ref" href="MCTargetDesc/ARMBaseInfo.h.html#_ZN4llvmL16isARMLowRegisterEj" title='llvm::isARMLowRegister' data-ref="_ZN4llvmL16isARMLowRegisterEj">isARMLowRegister</a>(<a class="local col8 ref" href="#48DestReg" title='DestReg' data-ref="48DestReg">DestReg</a>) ||</td></tr>
<tr><th id="131">131</th><td>                (<a class="local col9 ref" href="#49BaseReg" title='BaseReg' data-ref="49BaseReg">BaseReg</a> != <var>0</var> &amp;&amp; !<a class="ref" href="MCTargetDesc/ARMBaseInfo.h.html#_ZN4llvmL16isARMLowRegisterEj" title='llvm::isARMLowRegister' data-ref="_ZN4llvmL16isARMLowRegisterEj">isARMLowRegister</a>(<a class="local col9 ref" href="#49BaseReg" title='BaseReg' data-ref="49BaseReg">BaseReg</a>));</td></tr>
<tr><th id="132">132</th><td>  <em>bool</em> <dfn class="local col8 decl" id="58isSub" title='isSub' data-type='bool' data-ref="58isSub">isSub</dfn> = <b>false</b>;</td></tr>
<tr><th id="133">133</th><td>  <i>// Subtract doesn't have high register version. Load the negative value</i></td></tr>
<tr><th id="134">134</th><td><i>  // if either base or dest register is a high register. Also, if do not</i></td></tr>
<tr><th id="135">135</th><td><i>  // issue sub as part of the sequence if condition register is to be</i></td></tr>
<tr><th id="136">136</th><td><i>  // preserved.</i></td></tr>
<tr><th id="137">137</th><td>  <b>if</b> (<a class="local col0 ref" href="#50NumBytes" title='NumBytes' data-ref="50NumBytes">NumBytes</a> &lt; <var>0</var> &amp;&amp; !<a class="local col7 ref" href="#57isHigh" title='isHigh' data-ref="57isHigh">isHigh</a> &amp;&amp; <a class="local col1 ref" href="#51CanChangeCC" title='CanChangeCC' data-ref="51CanChangeCC">CanChangeCC</a>) {</td></tr>
<tr><th id="138">138</th><td>    <a class="local col8 ref" href="#58isSub" title='isSub' data-ref="58isSub">isSub</a> = <b>true</b>;</td></tr>
<tr><th id="139">139</th><td>    <a class="local col0 ref" href="#50NumBytes" title='NumBytes' data-ref="50NumBytes">NumBytes</a> = -<a class="local col0 ref" href="#50NumBytes" title='NumBytes' data-ref="50NumBytes">NumBytes</a>;</td></tr>
<tr><th id="140">140</th><td>  }</td></tr>
<tr><th id="141">141</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="59LdReg" title='LdReg' data-type='unsigned int' data-ref="59LdReg">LdReg</dfn> = <a class="local col8 ref" href="#48DestReg" title='DestReg' data-ref="48DestReg">DestReg</a>;</td></tr>
<tr><th id="142">142</th><td>  <b>if</b> (DestReg == ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="143">143</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BaseReg == ARM::SP &amp;&amp; &quot;Unexpected!&quot;) ? void (0) : __assert_fail (&quot;BaseReg == ARM::SP &amp;&amp; \&quot;Unexpected!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ThumbRegisterInfo.cpp&quot;, 143, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(BaseReg == ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span> &amp;&amp; <q>"Unexpected!"</q>);</td></tr>
<tr><th id="144">144</th><td>  <b>if</b> (!isARMLowRegister(DestReg) &amp;&amp; !MRI.<span class='error' title="no member named &apos;isVirtualRegister&apos; in &apos;llvm::ARMBaseRegisterInfo&apos;">isVirtualRegister</span>(DestReg))</td></tr>
<tr><th id="145">145</th><td>    LdReg = MF.getRegInfo().createVirtualRegister(&amp;ARM::<span class='error' title="no member named &apos;tGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">tGPRRegClass</span>);</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>  <b>if</b> (<a class="local col0 ref" href="#50NumBytes" title='NumBytes' data-ref="50NumBytes">NumBytes</a> &lt;= <var>255</var> &amp;&amp; <a class="local col0 ref" href="#50NumBytes" title='NumBytes' data-ref="50NumBytes">NumBytes</a> &gt;= <var>0</var> &amp;&amp; <a class="local col1 ref" href="#51CanChangeCC" title='CanChangeCC' data-ref="51CanChangeCC">CanChangeCC</a>) {</td></tr>
<tr><th id="148">148</th><td>    BuildMI(MBB, MBBI, dl, TII.get(ARM::<span class='error' title="no member named &apos;tMOVi8&apos; in namespace &apos;llvm::ARM&apos;">tMOVi8</span>), LdReg)</td></tr>
<tr><th id="149">149</th><td>        .add(t1CondCodeOp())</td></tr>
<tr><th id="150">150</th><td>        .addImm(NumBytes)</td></tr>
<tr><th id="151">151</th><td>        .setMIFlags(MIFlags);</td></tr>
<tr><th id="152">152</th><td>  } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#50NumBytes" title='NumBytes' data-ref="50NumBytes">NumBytes</a> &lt; <var>0</var> &amp;&amp; <a class="local col0 ref" href="#50NumBytes" title='NumBytes' data-ref="50NumBytes">NumBytes</a> &gt;= -<var>255</var> &amp;&amp; <a class="local col1 ref" href="#51CanChangeCC" title='CanChangeCC' data-ref="51CanChangeCC">CanChangeCC</a>) {</td></tr>
<tr><th id="153">153</th><td>    BuildMI(MBB, MBBI, dl, TII.get(ARM::<span class='error' title="no member named &apos;tMOVi8&apos; in namespace &apos;llvm::ARM&apos;">tMOVi8</span>), LdReg)</td></tr>
<tr><th id="154">154</th><td>        .add(t1CondCodeOp())</td></tr>
<tr><th id="155">155</th><td>        .addImm(NumBytes)</td></tr>
<tr><th id="156">156</th><td>        .setMIFlags(MIFlags);</td></tr>
<tr><th id="157">157</th><td>    BuildMI(MBB, MBBI, dl, TII.get(ARM::<span class='error' title="no member named &apos;tRSB&apos; in namespace &apos;llvm::ARM&apos;">tRSB</span>), LdReg)</td></tr>
<tr><th id="158">158</th><td>        .add(t1CondCodeOp())</td></tr>
<tr><th id="159">159</th><td>        .addReg(LdReg, RegState::Kill)</td></tr>
<tr><th id="160">160</th><td>        .setMIFlags(MIFlags);</td></tr>
<tr><th id="161">161</th><td>  } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#56ST" title='ST' data-ref="56ST">ST</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget14genExecuteOnlyEv" title='llvm::ARMSubtarget::genExecuteOnly' data-ref="_ZNK4llvm12ARMSubtarget14genExecuteOnlyEv">genExecuteOnly</a>()) {</td></tr>
<tr><th id="162">162</th><td>    BuildMI(MBB, MBBI, dl, TII.get(ARM::<span class='error' title="no member named &apos;t2MOVi32imm&apos; in namespace &apos;llvm::ARM&apos;">t2MOVi32imm</span>), LdReg)</td></tr>
<tr><th id="163">163</th><td>      .addImm(NumBytes).setMIFlags(MIFlags);</td></tr>
<tr><th id="164">164</th><td>  } <b>else</b></td></tr>
<tr><th id="165">165</th><td>    <a class="local col3 ref" href="#53MRI" title='MRI' data-ref="53MRI">MRI</a>.<a class="virtual ref" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo17emitLoadConstPoolERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiN6661209" title='llvm::ARMBaseRegisterInfo::emitLoadConstPool' data-ref="_ZNK4llvm19ARMBaseRegisterInfo17emitLoadConstPoolERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiN6661209">emitLoadConstPool</a>(<span class='refarg'><a class="local col5 ref" href="#45MBB" title='MBB' data-ref="45MBB">MBB</a></span>, <span class='refarg'><a class="local col6 ref" href="#46MBBI" title='MBBI' data-ref="46MBBI">MBBI</a></span>, <a class="local col7 ref" href="#47dl" title='dl' data-ref="47dl">dl</a>, <a class="local col9 ref" href="#59LdReg" title='LdReg' data-ref="59LdReg">LdReg</a>, <var>0</var>, <a class="local col0 ref" href="#50NumBytes" title='NumBytes' data-ref="50NumBytes">NumBytes</a>, <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>, <var>0</var>,</td></tr>
<tr><th id="166">166</th><td>                          <a class="local col4 ref" href="#54MIFlags" title='MIFlags' data-ref="54MIFlags">MIFlags</a>);</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <i>// Emit add / sub.</i></td></tr>
<tr><th id="169">169</th><td>  <em>int</em> <dfn class="local col0 decl" id="60Opc" title='Opc' data-type='int' data-ref="60Opc">Opc</dfn> = (isSub) ? ARM::<span class='error' title="no member named &apos;tSUBrr&apos; in namespace &apos;llvm::ARM&apos;">tSUBrr</span></td></tr>
<tr><th id="170">170</th><td>                    : ((isHigh || !CanChangeCC) ? ARM::<span class='error' title="no member named &apos;tADDhirr&apos; in namespace &apos;llvm::ARM&apos;">tADDhirr</span> : ARM::<span class='error' title="no member named &apos;tADDrr&apos; in namespace &apos;llvm::ARM&apos;">tADDrr</span>);</td></tr>
<tr><th id="171">171</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col1 decl" id="61MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="61MIB">MIB</dfn> = BuildMI(MBB, MBBI, dl, TII.get(Opc), DestReg);</td></tr>
<tr><th id="172">172</th><td>  <b>if</b> (Opc != ARM::<span class='error' title="no member named &apos;tADDhirr&apos; in namespace &apos;llvm::ARM&apos;">tADDhirr</span>)</td></tr>
<tr><th id="173">173</th><td>    <a class="local col1 ref" href="#61MIB" title='MIB' data-ref="61MIB">MIB</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="local col1 ref" href="#61MIB" title='MIB' data-ref="61MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvmL12t1CondCodeOpEb" title='llvm::t1CondCodeOp' data-ref="_ZN4llvmL12t1CondCodeOpEb">t1CondCodeOp</a>());</td></tr>
<tr><th id="174">174</th><td>  <b>if</b> (DestReg == ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span> || isSub)</td></tr>
<tr><th id="175">175</th><td>    <a class="local col1 ref" href="#61MIB" title='MIB' data-ref="61MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#49BaseReg" title='BaseReg' data-ref="49BaseReg">BaseReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#59LdReg" title='LdReg' data-ref="59LdReg">LdReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill">Kill</a>);</td></tr>
<tr><th id="176">176</th><td>  <b>else</b></td></tr>
<tr><th id="177">177</th><td>    <a class="local col1 ref" href="#61MIB" title='MIB' data-ref="61MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#59LdReg" title='LdReg' data-ref="59LdReg">LdReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#49BaseReg" title='BaseReg' data-ref="49BaseReg">BaseReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill">Kill</a>);</td></tr>
<tr><th id="178">178</th><td>  MIB.add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="179">179</th><td>}</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><i class="doc">/// emitThumbRegPlusImmediate - Emits a series of instructions to materialize</i></td></tr>
<tr><th id="182">182</th><td><i class="doc">/// a destreg = basereg + immediate in Thumb code. Tries a series of ADDs or</i></td></tr>
<tr><th id="183">183</th><td><i class="doc">/// SUBs first, and uses a constant pool value if the instruction sequence would</i></td></tr>
<tr><th id="184">184</th><td><i class="doc">/// be too long. This is allowed to modify the condition flags.</i></td></tr>
<tr><th id="185">185</th><td><em>void</em> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm25emitThumbRegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiRKNS_15TargetIn12722412" title='llvm::emitThumbRegPlusImmediate' data-ref="_ZN4llvm25emitThumbRegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiRKNS_15TargetIn12722412">emitThumbRegPlusImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="62MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="62MBB">MBB</dfn>,</td></tr>
<tr><th id="186">186</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col3 decl" id="63MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="63MBBI">MBBI</dfn>,</td></tr>
<tr><th id="187">187</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="64dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="64dl">dl</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="65DestReg" title='DestReg' data-type='unsigned int' data-ref="65DestReg">DestReg</dfn>,</td></tr>
<tr><th id="188">188</th><td>                                     <em>unsigned</em> <dfn class="local col6 decl" id="66BaseReg" title='BaseReg' data-type='unsigned int' data-ref="66BaseReg">BaseReg</dfn>, <em>int</em> <dfn class="local col7 decl" id="67NumBytes" title='NumBytes' data-type='int' data-ref="67NumBytes">NumBytes</dfn>,</td></tr>
<tr><th id="189">189</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col8 decl" id="68TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="68TII">TII</dfn>,</td></tr>
<tr><th id="190">190</th><td>                                     <em>const</em> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a> &amp;<dfn class="local col9 decl" id="69MRI" title='MRI' data-type='const llvm::ARMBaseRegisterInfo &amp;' data-ref="69MRI">MRI</dfn>,</td></tr>
<tr><th id="191">191</th><td>                                     <em>unsigned</em> <dfn class="local col0 decl" id="70MIFlags" title='MIFlags' data-type='unsigned int' data-ref="70MIFlags">MIFlags</dfn>) {</td></tr>
<tr><th id="192">192</th><td>  <em>bool</em> <dfn class="local col1 decl" id="71isSub" title='isSub' data-type='bool' data-ref="71isSub">isSub</dfn> = <a class="local col7 ref" href="#67NumBytes" title='NumBytes' data-ref="67NumBytes">NumBytes</a> &lt; <var>0</var>;</td></tr>
<tr><th id="193">193</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="72Bytes" title='Bytes' data-type='unsigned int' data-ref="72Bytes">Bytes</dfn> = (<em>unsigned</em>)<a class="local col7 ref" href="#67NumBytes" title='NumBytes' data-ref="67NumBytes">NumBytes</a>;</td></tr>
<tr><th id="194">194</th><td>  <b>if</b> (<a class="local col1 ref" href="#71isSub" title='isSub' data-ref="71isSub">isSub</a>) <a class="local col2 ref" href="#72Bytes" title='Bytes' data-ref="72Bytes">Bytes</a> = -<a class="local col7 ref" href="#67NumBytes" title='NumBytes' data-ref="67NumBytes">NumBytes</a>;</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>  <em>int</em> <dfn class="local col3 decl" id="73CopyOpc" title='CopyOpc' data-type='int' data-ref="73CopyOpc">CopyOpc</dfn> = <var>0</var>;</td></tr>
<tr><th id="197">197</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="74CopyBits" title='CopyBits' data-type='unsigned int' data-ref="74CopyBits">CopyBits</dfn> = <var>0</var>;</td></tr>
<tr><th id="198">198</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="75CopyScale" title='CopyScale' data-type='unsigned int' data-ref="75CopyScale">CopyScale</dfn> = <var>1</var>;</td></tr>
<tr><th id="199">199</th><td>  <em>bool</em> <dfn class="local col6 decl" id="76CopyNeedsCC" title='CopyNeedsCC' data-type='bool' data-ref="76CopyNeedsCC">CopyNeedsCC</dfn> = <b>false</b>;</td></tr>
<tr><th id="200">200</th><td>  <em>int</em> <dfn class="local col7 decl" id="77ExtraOpc" title='ExtraOpc' data-type='int' data-ref="77ExtraOpc">ExtraOpc</dfn> = <var>0</var>;</td></tr>
<tr><th id="201">201</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="78ExtraBits" title='ExtraBits' data-type='unsigned int' data-ref="78ExtraBits">ExtraBits</dfn> = <var>0</var>;</td></tr>
<tr><th id="202">202</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="79ExtraScale" title='ExtraScale' data-type='unsigned int' data-ref="79ExtraScale">ExtraScale</dfn> = <var>1</var>;</td></tr>
<tr><th id="203">203</th><td>  <em>bool</em> <dfn class="local col0 decl" id="80ExtraNeedsCC" title='ExtraNeedsCC' data-type='bool' data-ref="80ExtraNeedsCC">ExtraNeedsCC</dfn> = <b>false</b>;</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>  <i>// Strategy:</i></td></tr>
<tr><th id="206">206</th><td><i>  // We need to select two types of instruction, maximizing the available</i></td></tr>
<tr><th id="207">207</th><td><i>  // immediate range of each. The instructions we use will depend on whether</i></td></tr>
<tr><th id="208">208</th><td><i>  // DestReg and BaseReg are low, high or the stack pointer.</i></td></tr>
<tr><th id="209">209</th><td><i>  // * CopyOpc  - DestReg = BaseReg + imm</i></td></tr>
<tr><th id="210">210</th><td><i>  //              This will be emitted once if DestReg != BaseReg, and never if</i></td></tr>
<tr><th id="211">211</th><td><i>  //              DestReg == BaseReg.</i></td></tr>
<tr><th id="212">212</th><td><i>  // * ExtraOpc - DestReg = DestReg + imm</i></td></tr>
<tr><th id="213">213</th><td><i>  //              This will be emitted as many times as necessary to add the</i></td></tr>
<tr><th id="214">214</th><td><i>  //              full immediate.</i></td></tr>
<tr><th id="215">215</th><td><i>  // If the immediate ranges of these instructions are not large enough to cover</i></td></tr>
<tr><th id="216">216</th><td><i>  // NumBytes with a reasonable number of instructions, we fall back to using a</i></td></tr>
<tr><th id="217">217</th><td><i>  // value loaded from a constant pool.</i></td></tr>
<tr><th id="218">218</th><td>  <b>if</b> (DestReg == ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>) {</td></tr>
<tr><th id="219">219</th><td>    <b>if</b> (BaseReg == ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>) {</td></tr>
<tr><th id="220">220</th><td>      <i>// sp -&gt; sp</i></td></tr>
<tr><th id="221">221</th><td><i>      // Already in right reg, no copy needed</i></td></tr>
<tr><th id="222">222</th><td>    } <b>else</b> {</td></tr>
<tr><th id="223">223</th><td>      <i>// low -&gt; sp or high -&gt; sp</i></td></tr>
<tr><th id="224">224</th><td>      CopyOpc = ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span>;</td></tr>
<tr><th id="225">225</th><td>      <a class="local col4 ref" href="#74CopyBits" title='CopyBits' data-ref="74CopyBits">CopyBits</a> = <var>0</var>;</td></tr>
<tr><th id="226">226</th><td>    }</td></tr>
<tr><th id="227">227</th><td>    ExtraOpc = isSub ? ARM::<span class='error' title="no member named &apos;tSUBspi&apos; in namespace &apos;llvm::ARM&apos;">tSUBspi</span> : ARM::<span class='error' title="no member named &apos;tADDspi&apos; in namespace &apos;llvm::ARM&apos;">tADDspi</span>;</td></tr>
<tr><th id="228">228</th><td>    <a class="local col8 ref" href="#78ExtraBits" title='ExtraBits' data-ref="78ExtraBits">ExtraBits</a> = <var>7</var>;</td></tr>
<tr><th id="229">229</th><td>    <a class="local col9 ref" href="#79ExtraScale" title='ExtraScale' data-ref="79ExtraScale">ExtraScale</a> = <var>4</var>;</td></tr>
<tr><th id="230">230</th><td>  } <b>else</b> <b>if</b> (<a class="ref" href="MCTargetDesc/ARMBaseInfo.h.html#_ZN4llvmL16isARMLowRegisterEj" title='llvm::isARMLowRegister' data-ref="_ZN4llvmL16isARMLowRegisterEj">isARMLowRegister</a>(<a class="local col5 ref" href="#65DestReg" title='DestReg' data-ref="65DestReg">DestReg</a>)) {</td></tr>
<tr><th id="231">231</th><td>    <b>if</b> (BaseReg == ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>) {</td></tr>
<tr><th id="232">232</th><td>      <i>// sp -&gt; low</i></td></tr>
<tr><th id="233">233</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!isSub &amp;&amp; &quot;Thumb1 does not have tSUBrSPi&quot;) ? void (0) : __assert_fail (&quot;!isSub &amp;&amp; \&quot;Thumb1 does not have tSUBrSPi\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ThumbRegisterInfo.cpp&quot;, 233, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col1 ref" href="#71isSub" title='isSub' data-ref="71isSub">isSub</a> &amp;&amp; <q>"Thumb1 does not have tSUBrSPi"</q>);</td></tr>
<tr><th id="234">234</th><td>      CopyOpc = ARM::<span class='error' title="no member named &apos;tADDrSPi&apos; in namespace &apos;llvm::ARM&apos;">tADDrSPi</span>;</td></tr>
<tr><th id="235">235</th><td>      <a class="local col4 ref" href="#74CopyBits" title='CopyBits' data-ref="74CopyBits">CopyBits</a> = <var>8</var>;</td></tr>
<tr><th id="236">236</th><td>      <a class="local col5 ref" href="#75CopyScale" title='CopyScale' data-ref="75CopyScale">CopyScale</a> = <var>4</var>;</td></tr>
<tr><th id="237">237</th><td>    } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#65DestReg" title='DestReg' data-ref="65DestReg">DestReg</a> == <a class="local col6 ref" href="#66BaseReg" title='BaseReg' data-ref="66BaseReg">BaseReg</a>) {</td></tr>
<tr><th id="238">238</th><td>      <i>// low -&gt; same low</i></td></tr>
<tr><th id="239">239</th><td><i>      // Already in right reg, no copy needed</i></td></tr>
<tr><th id="240">240</th><td>    } <b>else</b> <b>if</b> (<a class="ref" href="MCTargetDesc/ARMBaseInfo.h.html#_ZN4llvmL16isARMLowRegisterEj" title='llvm::isARMLowRegister' data-ref="_ZN4llvmL16isARMLowRegisterEj">isARMLowRegister</a>(<a class="local col6 ref" href="#66BaseReg" title='BaseReg' data-ref="66BaseReg">BaseReg</a>)) {</td></tr>
<tr><th id="241">241</th><td>      <i>// low -&gt; different low</i></td></tr>
<tr><th id="242">242</th><td>      CopyOpc = isSub ? ARM::<span class='error' title="no member named &apos;tSUBi3&apos; in namespace &apos;llvm::ARM&apos;">tSUBi3</span> : ARM::<span class='error' title="no member named &apos;tADDi3&apos; in namespace &apos;llvm::ARM&apos;">tADDi3</span>;</td></tr>
<tr><th id="243">243</th><td>      <a class="local col4 ref" href="#74CopyBits" title='CopyBits' data-ref="74CopyBits">CopyBits</a> = <var>3</var>;</td></tr>
<tr><th id="244">244</th><td>      <a class="local col6 ref" href="#76CopyNeedsCC" title='CopyNeedsCC' data-ref="76CopyNeedsCC">CopyNeedsCC</a> = <b>true</b>;</td></tr>
<tr><th id="245">245</th><td>    } <b>else</b> {</td></tr>
<tr><th id="246">246</th><td>      <i>// high -&gt; low</i></td></tr>
<tr><th id="247">247</th><td>      CopyOpc = ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span>;</td></tr>
<tr><th id="248">248</th><td>      <a class="local col4 ref" href="#74CopyBits" title='CopyBits' data-ref="74CopyBits">CopyBits</a> = <var>0</var>;</td></tr>
<tr><th id="249">249</th><td>    }</td></tr>
<tr><th id="250">250</th><td>    ExtraOpc = isSub ? ARM::<span class='error' title="no member named &apos;tSUBi8&apos; in namespace &apos;llvm::ARM&apos;">tSUBi8</span> : ARM::<span class='error' title="no member named &apos;tADDi8&apos; in namespace &apos;llvm::ARM&apos;">tADDi8</span>;</td></tr>
<tr><th id="251">251</th><td>    <a class="local col8 ref" href="#78ExtraBits" title='ExtraBits' data-ref="78ExtraBits">ExtraBits</a> = <var>8</var>;</td></tr>
<tr><th id="252">252</th><td>    <a class="local col0 ref" href="#80ExtraNeedsCC" title='ExtraNeedsCC' data-ref="80ExtraNeedsCC">ExtraNeedsCC</a> = <b>true</b>;</td></tr>
<tr><th id="253">253</th><td>  } <b>else</b> <i>/* DestReg is high */</i> {</td></tr>
<tr><th id="254">254</th><td>    <b>if</b> (<a class="local col5 ref" href="#65DestReg" title='DestReg' data-ref="65DestReg">DestReg</a> == <a class="local col6 ref" href="#66BaseReg" title='BaseReg' data-ref="66BaseReg">BaseReg</a>) {</td></tr>
<tr><th id="255">255</th><td>      <i>// high -&gt; same high</i></td></tr>
<tr><th id="256">256</th><td><i>      // Already in right reg, no copy needed</i></td></tr>
<tr><th id="257">257</th><td>    } <b>else</b> {</td></tr>
<tr><th id="258">258</th><td>      <i>// {low,high,sp} -&gt; high</i></td></tr>
<tr><th id="259">259</th><td>      CopyOpc = ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span>;</td></tr>
<tr><th id="260">260</th><td>      <a class="local col4 ref" href="#74CopyBits" title='CopyBits' data-ref="74CopyBits">CopyBits</a> = <var>0</var>;</td></tr>
<tr><th id="261">261</th><td>    }</td></tr>
<tr><th id="262">262</th><td>    <a class="local col7 ref" href="#77ExtraOpc" title='ExtraOpc' data-ref="77ExtraOpc">ExtraOpc</a> = <var>0</var>;</td></tr>
<tr><th id="263">263</th><td>  }</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <i>// We could handle an unaligned immediate with an unaligned copy instruction</i></td></tr>
<tr><th id="266">266</th><td><i>  // and an aligned extra instruction, but this case is not currently needed.</i></td></tr>
<tr><th id="267">267</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (((Bytes &amp; 3) == 0 || ExtraScale == 1) &amp;&amp; &quot;Unaligned offset, but all instructions require alignment&quot;) ? void (0) : __assert_fail (&quot;((Bytes &amp; 3) == 0 || ExtraScale == 1) &amp;&amp; \&quot;Unaligned offset, but all instructions require alignment\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ThumbRegisterInfo.cpp&quot;, 268, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(((<a class="local col2 ref" href="#72Bytes" title='Bytes' data-ref="72Bytes">Bytes</a> &amp; <var>3</var>) == <var>0</var> || <a class="local col9 ref" href="#79ExtraScale" title='ExtraScale' data-ref="79ExtraScale">ExtraScale</a> == <var>1</var>) &amp;&amp;</td></tr>
<tr><th id="268">268</th><td>         <q>"Unaligned offset, but all instructions require alignment"</q>);</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="81CopyRange" title='CopyRange' data-type='unsigned int' data-ref="81CopyRange">CopyRange</dfn> = ((<var>1</var> &lt;&lt; <a class="local col4 ref" href="#74CopyBits" title='CopyBits' data-ref="74CopyBits">CopyBits</a>) - <var>1</var>) * <a class="local col5 ref" href="#75CopyScale" title='CopyScale' data-ref="75CopyScale">CopyScale</a>;</td></tr>
<tr><th id="271">271</th><td>  <i>// If we would emit the copy with an immediate of 0, just use tMOVr.</i></td></tr>
<tr><th id="272">272</th><td>  <b>if</b> (<a class="local col3 ref" href="#73CopyOpc" title='CopyOpc' data-ref="73CopyOpc">CopyOpc</a> &amp;&amp; <a class="local col2 ref" href="#72Bytes" title='Bytes' data-ref="72Bytes">Bytes</a> &lt; <a class="local col5 ref" href="#75CopyScale" title='CopyScale' data-ref="75CopyScale">CopyScale</a>) {</td></tr>
<tr><th id="273">273</th><td>    CopyOpc = ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span>;</td></tr>
<tr><th id="274">274</th><td>    <a class="local col5 ref" href="#75CopyScale" title='CopyScale' data-ref="75CopyScale">CopyScale</a> = <var>1</var>;</td></tr>
<tr><th id="275">275</th><td>    <a class="local col6 ref" href="#76CopyNeedsCC" title='CopyNeedsCC' data-ref="76CopyNeedsCC">CopyNeedsCC</a> = <b>false</b>;</td></tr>
<tr><th id="276">276</th><td>    <a class="local col1 ref" href="#81CopyRange" title='CopyRange' data-ref="81CopyRange">CopyRange</a> = <var>0</var>;</td></tr>
<tr><th id="277">277</th><td>  }</td></tr>
<tr><th id="278">278</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="82ExtraRange" title='ExtraRange' data-type='unsigned int' data-ref="82ExtraRange">ExtraRange</dfn> = ((<var>1</var> &lt;&lt; <a class="local col8 ref" href="#78ExtraBits" title='ExtraBits' data-ref="78ExtraBits">ExtraBits</a>) - <var>1</var>) * <a class="local col9 ref" href="#79ExtraScale" title='ExtraScale' data-ref="79ExtraScale">ExtraScale</a>; <i>// per instruction</i></td></tr>
<tr><th id="279">279</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="83RequiredCopyInstrs" title='RequiredCopyInstrs' data-type='unsigned int' data-ref="83RequiredCopyInstrs">RequiredCopyInstrs</dfn> = <a class="local col3 ref" href="#73CopyOpc" title='CopyOpc' data-ref="73CopyOpc">CopyOpc</a> ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="280">280</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="84RangeAfterCopy" title='RangeAfterCopy' data-type='unsigned int' data-ref="84RangeAfterCopy">RangeAfterCopy</dfn> = (<a class="local col1 ref" href="#81CopyRange" title='CopyRange' data-ref="81CopyRange">CopyRange</a> &gt; <a class="local col2 ref" href="#72Bytes" title='Bytes' data-ref="72Bytes">Bytes</a>) ? <var>0</var> : (<a class="local col2 ref" href="#72Bytes" title='Bytes' data-ref="72Bytes">Bytes</a> - <a class="local col1 ref" href="#81CopyRange" title='CopyRange' data-ref="81CopyRange">CopyRange</a>);</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>  <i>// We could handle this case when the copy instruction does not require an</i></td></tr>
<tr><th id="283">283</th><td><i>  // aligned immediate, but we do not currently do this.</i></td></tr>
<tr><th id="284">284</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RangeAfterCopy % ExtraScale == 0 &amp;&amp; &quot;Extra instruction requires immediate to be aligned&quot;) ? void (0) : __assert_fail (&quot;RangeAfterCopy % ExtraScale == 0 &amp;&amp; \&quot;Extra instruction requires immediate to be aligned\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ThumbRegisterInfo.cpp&quot;, 285, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#84RangeAfterCopy" title='RangeAfterCopy' data-ref="84RangeAfterCopy">RangeAfterCopy</a> % <a class="local col9 ref" href="#79ExtraScale" title='ExtraScale' data-ref="79ExtraScale">ExtraScale</a> == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="285">285</th><td>         <q>"Extra instruction requires immediate to be aligned"</q>);</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="85RequiredExtraInstrs" title='RequiredExtraInstrs' data-type='unsigned int' data-ref="85RequiredExtraInstrs">RequiredExtraInstrs</dfn>;</td></tr>
<tr><th id="288">288</th><td>  <b>if</b> (<a class="local col2 ref" href="#82ExtraRange" title='ExtraRange' data-ref="82ExtraRange">ExtraRange</a>)</td></tr>
<tr><th id="289">289</th><td>    <a class="local col5 ref" href="#85RequiredExtraInstrs" title='RequiredExtraInstrs' data-ref="85RequiredExtraInstrs">RequiredExtraInstrs</a> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7alignToEmmm" title='llvm::alignTo' data-ref="_ZN4llvm7alignToEmmm">alignTo</a>(<a class="local col4 ref" href="#84RangeAfterCopy" title='RangeAfterCopy' data-ref="84RangeAfterCopy">RangeAfterCopy</a>, <a class="local col2 ref" href="#82ExtraRange" title='ExtraRange' data-ref="82ExtraRange">ExtraRange</a>) / <a class="local col2 ref" href="#82ExtraRange" title='ExtraRange' data-ref="82ExtraRange">ExtraRange</a>;</td></tr>
<tr><th id="290">290</th><td>  <b>else</b> <b>if</b> (<a class="local col4 ref" href="#84RangeAfterCopy" title='RangeAfterCopy' data-ref="84RangeAfterCopy">RangeAfterCopy</a> &gt; <var>0</var>)</td></tr>
<tr><th id="291">291</th><td>    <i>// We need an extra instruction but none is available</i></td></tr>
<tr><th id="292">292</th><td>    <a class="local col5 ref" href="#85RequiredExtraInstrs" title='RequiredExtraInstrs' data-ref="85RequiredExtraInstrs">RequiredExtraInstrs</a> = <var>1000000</var>;</td></tr>
<tr><th id="293">293</th><td>  <b>else</b></td></tr>
<tr><th id="294">294</th><td>    <a class="local col5 ref" href="#85RequiredExtraInstrs" title='RequiredExtraInstrs' data-ref="85RequiredExtraInstrs">RequiredExtraInstrs</a> = <var>0</var>;</td></tr>
<tr><th id="295">295</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="86RequiredInstrs" title='RequiredInstrs' data-type='unsigned int' data-ref="86RequiredInstrs">RequiredInstrs</dfn> = <a class="local col3 ref" href="#83RequiredCopyInstrs" title='RequiredCopyInstrs' data-ref="83RequiredCopyInstrs">RequiredCopyInstrs</a> + <a class="local col5 ref" href="#85RequiredExtraInstrs" title='RequiredExtraInstrs' data-ref="85RequiredExtraInstrs">RequiredExtraInstrs</a>;</td></tr>
<tr><th id="296">296</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="87Threshold" title='Threshold' data-type='unsigned int' data-ref="87Threshold">Threshold</dfn> = (DestReg == ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>) ? <var>3</var> : <var>2</var>;</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td>  <i>// Use a constant pool, if the sequence of ADDs/SUBs is too expensive.</i></td></tr>
<tr><th id="299">299</th><td>  <b>if</b> (RequiredInstrs &gt; Threshold) {</td></tr>
<tr><th id="300">300</th><td>    <a class="tu ref" href="#_ZL24emitThumbRegPlusImmInRegRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjibRKNS_15TargetInstr7934867" title='emitThumbRegPlusImmInReg' data-use='c' data-ref="_ZL24emitThumbRegPlusImmInRegRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjibRKNS_15TargetInstr7934867">emitThumbRegPlusImmInReg</a>(<span class='refarg'><a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB">MBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#63MBBI" title='MBBI' data-ref="63MBBI">MBBI</a></span>, <a class="local col4 ref" href="#64dl" title='dl' data-ref="64dl">dl</a>,</td></tr>
<tr><th id="301">301</th><td>                             <a class="local col5 ref" href="#65DestReg" title='DestReg' data-ref="65DestReg">DestReg</a>, <a class="local col6 ref" href="#66BaseReg" title='BaseReg' data-ref="66BaseReg">BaseReg</a>, <a class="local col7 ref" href="#67NumBytes" title='NumBytes' data-ref="67NumBytes">NumBytes</a>, <b>true</b>,</td></tr>
<tr><th id="302">302</th><td>                             <a class="local col8 ref" href="#68TII" title='TII' data-ref="68TII">TII</a>, <a class="local col9 ref" href="#69MRI" title='MRI' data-ref="69MRI">MRI</a>, <a class="local col0 ref" href="#70MIFlags" title='MIFlags' data-ref="70MIFlags">MIFlags</a>);</td></tr>
<tr><th id="303">303</th><td>    <b>return</b>;</td></tr>
<tr><th id="304">304</th><td>  }</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>  <i>// Emit zero or one copy instructions</i></td></tr>
<tr><th id="307">307</th><td>  <b>if</b> (<a class="local col3 ref" href="#73CopyOpc" title='CopyOpc' data-ref="73CopyOpc">CopyOpc</a>) {</td></tr>
<tr><th id="308">308</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="88CopyImm" title='CopyImm' data-type='unsigned int' data-ref="88CopyImm">CopyImm</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col2 ref" href="#72Bytes" title='Bytes' data-ref="72Bytes">Bytes</a>, <a class="local col1 ref" href="#81CopyRange" title='CopyRange' data-ref="81CopyRange">CopyRange</a>) / <a class="local col5 ref" href="#75CopyScale" title='CopyScale' data-ref="75CopyScale">CopyScale</a>;</td></tr>
<tr><th id="309">309</th><td>    <a class="local col2 ref" href="#72Bytes" title='Bytes' data-ref="72Bytes">Bytes</a> -= <a class="local col8 ref" href="#88CopyImm" title='CopyImm' data-ref="88CopyImm">CopyImm</a> * <a class="local col5 ref" href="#75CopyScale" title='CopyScale' data-ref="75CopyScale">CopyScale</a>;</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col9 decl" id="89MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="89MIB">MIB</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#63MBBI" title='MBBI' data-ref="63MBBI">MBBI</a>, <a class="local col4 ref" href="#64dl" title='dl' data-ref="64dl">dl</a>, <a class="local col8 ref" href="#68TII" title='TII' data-ref="68TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#73CopyOpc" title='CopyOpc' data-ref="73CopyOpc">CopyOpc</a>), <a class="local col5 ref" href="#65DestReg" title='DestReg' data-ref="65DestReg">DestReg</a>);</td></tr>
<tr><th id="312">312</th><td>    <b>if</b> (<a class="local col6 ref" href="#76CopyNeedsCC" title='CopyNeedsCC' data-ref="76CopyNeedsCC">CopyNeedsCC</a>)</td></tr>
<tr><th id="313">313</th><td>      <a class="local col9 ref" href="#89MIB" title='MIB' data-ref="89MIB">MIB</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="local col9 ref" href="#89MIB" title='MIB' data-ref="89MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvmL12t1CondCodeOpEb" title='llvm::t1CondCodeOp' data-ref="_ZN4llvmL12t1CondCodeOpEb">t1CondCodeOp</a>());</td></tr>
<tr><th id="314">314</th><td>    <a class="local col9 ref" href="#89MIB" title='MIB' data-ref="89MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#66BaseReg" title='BaseReg' data-ref="66BaseReg">BaseReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill">Kill</a>);</td></tr>
<tr><th id="315">315</th><td>    <b>if</b> (CopyOpc != ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span>) {</td></tr>
<tr><th id="316">316</th><td>      <a class="local col9 ref" href="#89MIB" title='MIB' data-ref="89MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#88CopyImm" title='CopyImm' data-ref="88CopyImm">CopyImm</a>);</td></tr>
<tr><th id="317">317</th><td>    }</td></tr>
<tr><th id="318">318</th><td>    MIB.setMIFlags(MIFlags).add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>    <a class="local col6 ref" href="#66BaseReg" title='BaseReg' data-ref="66BaseReg">BaseReg</a> = <a class="local col5 ref" href="#65DestReg" title='DestReg' data-ref="65DestReg">DestReg</a>;</td></tr>
<tr><th id="321">321</th><td>  }</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td>  <i>// Emit zero or more in-place add/sub instructions</i></td></tr>
<tr><th id="324">324</th><td>  <b>while</b> (<a class="local col2 ref" href="#72Bytes" title='Bytes' data-ref="72Bytes">Bytes</a>) {</td></tr>
<tr><th id="325">325</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="90ExtraImm" title='ExtraImm' data-type='unsigned int' data-ref="90ExtraImm">ExtraImm</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col2 ref" href="#72Bytes" title='Bytes' data-ref="72Bytes">Bytes</a>, <a class="local col2 ref" href="#82ExtraRange" title='ExtraRange' data-ref="82ExtraRange">ExtraRange</a>) / <a class="local col9 ref" href="#79ExtraScale" title='ExtraScale' data-ref="79ExtraScale">ExtraScale</a>;</td></tr>
<tr><th id="326">326</th><td>    <a class="local col2 ref" href="#72Bytes" title='Bytes' data-ref="72Bytes">Bytes</a> -= <a class="local col0 ref" href="#90ExtraImm" title='ExtraImm' data-ref="90ExtraImm">ExtraImm</a> * <a class="local col9 ref" href="#79ExtraScale" title='ExtraScale' data-ref="79ExtraScale">ExtraScale</a>;</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col1 decl" id="91MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="91MIB">MIB</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#63MBBI" title='MBBI' data-ref="63MBBI">MBBI</a>, <a class="local col4 ref" href="#64dl" title='dl' data-ref="64dl">dl</a>, <a class="local col8 ref" href="#68TII" title='TII' data-ref="68TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#77ExtraOpc" title='ExtraOpc' data-ref="77ExtraOpc">ExtraOpc</a>), <a class="local col5 ref" href="#65DestReg" title='DestReg' data-ref="65DestReg">DestReg</a>);</td></tr>
<tr><th id="329">329</th><td>    <b>if</b> (<a class="local col0 ref" href="#80ExtraNeedsCC" title='ExtraNeedsCC' data-ref="80ExtraNeedsCC">ExtraNeedsCC</a>)</td></tr>
<tr><th id="330">330</th><td>      <a class="local col1 ref" href="#91MIB" title='MIB' data-ref="91MIB">MIB</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="local col1 ref" href="#91MIB" title='MIB' data-ref="91MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvmL12t1CondCodeOpEb" title='llvm::t1CondCodeOp' data-ref="_ZN4llvmL12t1CondCodeOpEb">t1CondCodeOp</a>());</td></tr>
<tr><th id="331">331</th><td>    MIB.addReg(BaseReg)</td></tr>
<tr><th id="332">332</th><td>       .addImm(ExtraImm)</td></tr>
<tr><th id="333">333</th><td>       .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="334">334</th><td>       .setMIFlags(MIFlags);</td></tr>
<tr><th id="335">335</th><td>  }</td></tr>
<tr><th id="336">336</th><td>}</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL14removeOperandsRN4llvm12MachineInstrEj" title='removeOperands' data-type='void removeOperands(llvm::MachineInstr &amp; MI, unsigned int i)' data-ref="_ZL14removeOperandsRN4llvm12MachineInstrEj">removeOperands</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="92MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="92MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="93i" title='i' data-type='unsigned int' data-ref="93i">i</dfn>) {</td></tr>
<tr><th id="339">339</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="94Op" title='Op' data-type='unsigned int' data-ref="94Op">Op</dfn> = <a class="local col3 ref" href="#93i" title='i' data-ref="93i">i</a>;</td></tr>
<tr><th id="340">340</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="95e" title='e' data-type='unsigned int' data-ref="95e">e</dfn> = <a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col3 ref" href="#93i" title='i' data-ref="93i">i</a> != <a class="local col5 ref" href="#95e" title='e' data-ref="95e">e</a>; ++<a class="local col3 ref" href="#93i" title='i' data-ref="93i">i</a>)</td></tr>
<tr><th id="341">341</th><td>    <a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col4 ref" href="#94Op" title='Op' data-ref="94Op">Op</a>);</td></tr>
<tr><th id="342">342</th><td>}</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td><i class="doc" data-doc="_ZL20convertToNonSPOpcodej">/// convertToNonSPOpcode - Change the opcode to the non-SP version, because</i></td></tr>
<tr><th id="345">345</th><td><i class="doc" data-doc="_ZL20convertToNonSPOpcodej">/// we're replacing the frame index with a non-SP register.</i></td></tr>
<tr><th id="346">346</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL20convertToNonSPOpcodej" title='convertToNonSPOpcode' data-type='unsigned int convertToNonSPOpcode(unsigned int Opcode)' data-ref="_ZL20convertToNonSPOpcodej">convertToNonSPOpcode</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="96Opcode" title='Opcode' data-type='unsigned int' data-ref="96Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="347">347</th><td>  <b>switch</b> (<a class="local col6 ref" href="#96Opcode" title='Opcode' data-ref="96Opcode">Opcode</a>) {</td></tr>
<tr><th id="348">348</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tLDRspi&apos; in namespace &apos;llvm::ARM&apos;">tLDRspi</span>:</td></tr>
<tr><th id="349">349</th><td>    <b>return</b> ARM::<span class='error' title="no member named &apos;tLDRi&apos; in namespace &apos;llvm::ARM&apos;">tLDRi</span>;</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tSTRspi&apos; in namespace &apos;llvm::ARM&apos;">tSTRspi</span>:</td></tr>
<tr><th id="352">352</th><td>    <b>return</b> ARM::<span class='error' title="no member named &apos;tSTRi&apos; in namespace &apos;llvm::ARM&apos;">tSTRi</span>;</td></tr>
<tr><th id="353">353</th><td>  }</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td>  <b>return</b> <a class="local col6 ref" href="#96Opcode" title='Opcode' data-ref="96Opcode">Opcode</a>;</td></tr>
<tr><th id="356">356</th><td>}</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><em>bool</em> <a class="type" href="ThumbRegisterInfo.h.html#llvm::ThumbRegisterInfo" title='llvm::ThumbRegisterInfo' data-ref="llvm::ThumbRegisterInfo">ThumbRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm17ThumbRegisterInfo17rewriteFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjRiRKNS_16ARMBaseInstrInfoE" title='llvm::ThumbRegisterInfo::rewriteFrameIndex' data-ref="_ZNK4llvm17ThumbRegisterInfo17rewriteFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjRiRKNS_16ARMBaseInstrInfoE">rewriteFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="97II" title='II' data-type='MachineBasicBlock::iterator' data-ref="97II">II</dfn>,</td></tr>
<tr><th id="359">359</th><td>                                          <em>unsigned</em> <dfn class="local col8 decl" id="98FrameRegIdx" title='FrameRegIdx' data-type='unsigned int' data-ref="98FrameRegIdx">FrameRegIdx</dfn>,</td></tr>
<tr><th id="360">360</th><td>                                          <em>unsigned</em> <dfn class="local col9 decl" id="99FrameReg" title='FrameReg' data-type='unsigned int' data-ref="99FrameReg">FrameReg</dfn>, <em>int</em> &amp;<dfn class="local col0 decl" id="100Offset" title='Offset' data-type='int &amp;' data-ref="100Offset">Offset</dfn>,</td></tr>
<tr><th id="361">361</th><td>                                          <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col1 decl" id="101TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="101TII">TII</dfn>) <em>const</em> {</td></tr>
<tr><th id="362">362</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="102MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="102MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#97II" title='II' data-ref="97II">II</a>;</td></tr>
<tr><th id="363">363</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="103MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="103MBB">MBB</dfn> = *<a class="local col2 ref" href="#102MI" title='MI' data-ref="102MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="364">364</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MBB.getParent()-&gt;getSubtarget&lt;ARMSubtarget&gt;().isThumb1Only() &amp;&amp; &quot;This isn&apos;t needed for thumb2!&quot;) ? void (0) : __assert_fail (&quot;MBB.getParent()-&gt;getSubtarget&lt;ARMSubtarget&gt;().isThumb1Only() &amp;&amp; \&quot;This isn&apos;t needed for thumb2!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ThumbRegisterInfo.cpp&quot;, 365, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#103MBB" title='MBB' data-ref="103MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>&gt;().<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv" title='llvm::ARMSubtarget::isThumb1Only' data-ref="_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv">isThumb1Only</a>() &amp;&amp;</td></tr>
<tr><th id="365">365</th><td>         <q>"This isn't needed for thumb2!"</q>);</td></tr>
<tr><th id="366">366</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col4 decl" id="104dl" title='dl' data-type='llvm::DebugLoc' data-ref="104dl">dl</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col2 ref" href="#102MI" title='MI' data-ref="102MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="367">367</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col5 decl" id="105MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="105MIB">MIB</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE">(</a>*<a class="local col3 ref" href="#103MBB" title='MBB' data-ref="103MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), &amp;<a class="local col2 ref" href="#102MI" title='MI' data-ref="102MI">MI</a>);</td></tr>
<tr><th id="368">368</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="106Opcode" title='Opcode' data-type='unsigned int' data-ref="106Opcode">Opcode</dfn> = <a class="local col2 ref" href="#102MI" title='MI' data-ref="102MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="369">369</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="107Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="107Desc">Desc</dfn> = <a class="local col2 ref" href="#102MI" title='MI' data-ref="102MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="370">370</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="108AddrMode" title='AddrMode' data-type='unsigned int' data-ref="108AddrMode">AddrMode</dfn> = (<a class="local col7 ref" href="#107Desc" title='Desc' data-ref="107Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeMask" title='llvm::ARMII::AddrModeMask' data-ref="llvm::ARMII::AddrModeMask">AddrModeMask</a>);</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>  <b>if</b> (Opcode == ARM::<span class='error' title="no member named &apos;tADDframe&apos; in namespace &apos;llvm::ARM&apos;">tADDframe</span>) {</td></tr>
<tr><th id="373">373</th><td>    <a class="local col0 ref" href="#100Offset" title='Offset' data-ref="100Offset">Offset</a> += <a class="local col2 ref" href="#102MI" title='MI' data-ref="102MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#98FrameRegIdx" title='FrameRegIdx' data-ref="98FrameRegIdx">FrameRegIdx</a>+<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="374">374</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="109DestReg" title='DestReg' data-type='unsigned int' data-ref="109DestReg">DestReg</dfn> = <a class="local col2 ref" href="#102MI" title='MI' data-ref="102MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>    <span class='error' title="no matching function for call to &apos;emitThumbRegPlusImmediate&apos;">emitThumbRegPlusImmediate</span>(MBB, II, dl, DestReg, FrameReg, Offset, TII,</td></tr>
<tr><th id="377">377</th><td>                              *<b>this</b>);</td></tr>
<tr><th id="378">378</th><td>    <a class="local col3 ref" href="#103MBB" title='MBB' data-ref="103MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#97II" title='II' data-ref="97II">II</a>);</td></tr>
<tr><th id="379">379</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="380">380</th><td>  } <b>else</b> {</td></tr>
<tr><th id="381">381</th><td>    <b>if</b> (<a class="local col8 ref" href="#108AddrMode" title='AddrMode' data-ref="108AddrMode">AddrMode</a> != <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrModeT1_s" title='llvm::ARMII::AddrMode::AddrModeT1_s' data-ref="llvm::ARMII::AddrMode::AddrModeT1_s">AddrModeT1_s</a>)</td></tr>
<tr><th id="382">382</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported addressing mode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ThumbRegisterInfo.cpp&quot;, 382)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported addressing mode!"</q>);</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="110ImmIdx" title='ImmIdx' data-type='unsigned int' data-ref="110ImmIdx">ImmIdx</dfn> = <a class="local col8 ref" href="#98FrameRegIdx" title='FrameRegIdx' data-ref="98FrameRegIdx">FrameRegIdx</a> + <var>1</var>;</td></tr>
<tr><th id="385">385</th><td>    <em>int</em> <dfn class="local col1 decl" id="111InstrOffs" title='InstrOffs' data-type='int' data-ref="111InstrOffs">InstrOffs</dfn> = <a class="local col2 ref" href="#102MI" title='MI' data-ref="102MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#110ImmIdx" title='ImmIdx' data-ref="110ImmIdx">ImmIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="386">386</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="112NumBits" title='NumBits' data-type='unsigned int' data-ref="112NumBits">NumBits</dfn> = (FrameReg == ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>) ? <var>8</var> : <var>5</var>;</td></tr>
<tr><th id="387">387</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="113Scale" title='Scale' data-type='unsigned int' data-ref="113Scale">Scale</dfn> = <var>4</var>;</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>    <a class="local col0 ref" href="#100Offset" title='Offset' data-ref="100Offset">Offset</a> += <a class="local col1 ref" href="#111InstrOffs" title='InstrOffs' data-ref="111InstrOffs">InstrOffs</a> * <a class="local col3 ref" href="#113Scale" title='Scale' data-ref="113Scale">Scale</a>;</td></tr>
<tr><th id="390">390</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Offset &amp; (Scale - 1)) == 0 &amp;&amp; &quot;Can&apos;t encode this offset!&quot;) ? void (0) : __assert_fail (&quot;(Offset &amp; (Scale - 1)) == 0 &amp;&amp; \&quot;Can&apos;t encode this offset!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ThumbRegisterInfo.cpp&quot;, 390, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col0 ref" href="#100Offset" title='Offset' data-ref="100Offset">Offset</a> &amp; (<a class="local col3 ref" href="#113Scale" title='Scale' data-ref="113Scale">Scale</a> - <var>1</var>)) == <var>0</var> &amp;&amp; <q>"Can't encode this offset!"</q>);</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>    <i>// Common case: small offset, fits into instruction.</i></td></tr>
<tr><th id="393">393</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="114ImmOp" title='ImmOp' data-type='llvm::MachineOperand &amp;' data-ref="114ImmOp">ImmOp</dfn> = <a class="local col2 ref" href="#102MI" title='MI' data-ref="102MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#110ImmIdx" title='ImmIdx' data-ref="110ImmIdx">ImmIdx</a>);</td></tr>
<tr><th id="394">394</th><td>    <em>int</em> <dfn class="local col5 decl" id="115ImmedOffset" title='ImmedOffset' data-type='int' data-ref="115ImmedOffset">ImmedOffset</dfn> = <a class="local col0 ref" href="#100Offset" title='Offset' data-ref="100Offset">Offset</a> / <a class="local col3 ref" href="#113Scale" title='Scale' data-ref="113Scale">Scale</a>;</td></tr>
<tr><th id="395">395</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="116Mask" title='Mask' data-type='unsigned int' data-ref="116Mask">Mask</dfn> = (<var>1</var> &lt;&lt; NumBits) - <var>1</var>;</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td>    <b>if</b> ((<em>unsigned</em>)<a class="local col0 ref" href="#100Offset" title='Offset' data-ref="100Offset">Offset</a> &lt;= <a class="local col6 ref" href="#116Mask" title='Mask' data-ref="116Mask">Mask</a> * <a class="local col3 ref" href="#113Scale" title='Scale' data-ref="113Scale">Scale</a>) {</td></tr>
<tr><th id="398">398</th><td>      <i>// Replace the FrameIndex with the frame register (e.g., sp).</i></td></tr>
<tr><th id="399">399</th><td>      <a class="local col2 ref" href="#102MI" title='MI' data-ref="102MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#98FrameRegIdx" title='FrameRegIdx' data-ref="98FrameRegIdx">FrameRegIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col9 ref" href="#99FrameReg" title='FrameReg' data-ref="99FrameReg">FrameReg</a>, <b>false</b>);</td></tr>
<tr><th id="400">400</th><td>      <a class="local col4 ref" href="#114ImmOp" title='ImmOp' data-ref="114ImmOp">ImmOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col5 ref" href="#115ImmedOffset" title='ImmedOffset' data-ref="115ImmedOffset">ImmedOffset</a>);</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>      <i>// If we're using a register where sp was stored, convert the instruction</i></td></tr>
<tr><th id="403">403</th><td><i>      // to the non-SP version.</i></td></tr>
<tr><th id="404">404</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="117NewOpc" title='NewOpc' data-type='unsigned int' data-ref="117NewOpc">NewOpc</dfn> = <a class="tu ref" href="#_ZL20convertToNonSPOpcodej" title='convertToNonSPOpcode' data-use='c' data-ref="_ZL20convertToNonSPOpcodej">convertToNonSPOpcode</a>(<a class="local col6 ref" href="#106Opcode" title='Opcode' data-ref="106Opcode">Opcode</a>);</td></tr>
<tr><th id="405">405</th><td>      <b>if</b> (NewOpc != Opcode &amp;&amp; FrameReg != ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="406">406</th><td>        MI.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(NewOpc));</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="409">409</th><td>    }</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>    NumBits = <var>5</var>;</td></tr>
<tr><th id="412">412</th><td>    Mask = (<var>1</var> &lt;&lt; NumBits) - <var>1</var>;</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>    <i>// If this is a thumb spill / restore, we will be using a constpool load to</i></td></tr>
<tr><th id="415">415</th><td><i>    // materialize the offset.</i></td></tr>
<tr><th id="416">416</th><td>    <b>if</b> (Opcode == ARM::<span class='error' title="no member named &apos;tLDRspi&apos; in namespace &apos;llvm::ARM&apos;">tLDRspi</span> || Opcode == ARM::<span class='error' title="no member named &apos;tSTRspi&apos; in namespace &apos;llvm::ARM&apos;">tSTRspi</span>) {</td></tr>
<tr><th id="417">417</th><td>      <a class="local col4 ref" href="#114ImmOp" title='ImmOp' data-ref="114ImmOp">ImmOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<var>0</var>);</td></tr>
<tr><th id="418">418</th><td>    } <b>else</b> {</td></tr>
<tr><th id="419">419</th><td>      <i>// Otherwise, it didn't fit. Pull in what we can to simplify the immed.</i></td></tr>
<tr><th id="420">420</th><td>      <a class="local col5 ref" href="#115ImmedOffset" title='ImmedOffset' data-ref="115ImmedOffset">ImmedOffset</a> = <a class="local col5 ref" href="#115ImmedOffset" title='ImmedOffset' data-ref="115ImmedOffset">ImmedOffset</a> &amp; <a class="local col6 ref" href="#116Mask" title='Mask' data-ref="116Mask">Mask</a>;</td></tr>
<tr><th id="421">421</th><td>      <a class="local col4 ref" href="#114ImmOp" title='ImmOp' data-ref="114ImmOp">ImmOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col5 ref" href="#115ImmedOffset" title='ImmedOffset' data-ref="115ImmedOffset">ImmedOffset</a>);</td></tr>
<tr><th id="422">422</th><td>      <a class="local col0 ref" href="#100Offset" title='Offset' data-ref="100Offset">Offset</a> &amp;= ~(<a class="local col6 ref" href="#116Mask" title='Mask' data-ref="116Mask">Mask</a> * <a class="local col3 ref" href="#113Scale" title='Scale' data-ref="113Scale">Scale</a>);</td></tr>
<tr><th id="423">423</th><td>    }</td></tr>
<tr><th id="424">424</th><td>  }</td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td>  <b>return</b> <a class="local col0 ref" href="#100Offset" title='Offset' data-ref="100Offset">Offset</a> == <var>0</var>;</td></tr>
<tr><th id="427">427</th><td>}</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td><em>void</em> <a class="type" href="ThumbRegisterInfo.h.html#llvm::ThumbRegisterInfo" title='llvm::ThumbRegisterInfo' data-ref="llvm::ThumbRegisterInfo">ThumbRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm17ThumbRegisterInfo17resolveFrameIndexERNS_12MachineInstrEjl" title='llvm::ThumbRegisterInfo::resolveFrameIndex' data-ref="_ZNK4llvm17ThumbRegisterInfo17resolveFrameIndexERNS_12MachineInstrEjl">resolveFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="118MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="118MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="119BaseReg" title='BaseReg' data-type='unsigned int' data-ref="119BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="430">430</th><td>                                           <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="120Offset" title='Offset' data-type='int64_t' data-ref="120Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="431">431</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="121MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="121MF">MF</dfn> = *<a class="local col8 ref" href="#118MI" title='MI' data-ref="118MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="432">432</th><td>  <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col2 decl" id="122STI" title='STI' data-type='const llvm::ARMSubtarget &amp;' data-ref="122STI">STI</dfn> = <a class="local col1 ref" href="#121MF" title='MF' data-ref="121MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>&gt;();</td></tr>
<tr><th id="433">433</th><td>  <b>if</b> (!<a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv" title='llvm::ARMSubtarget::isThumb1Only' data-ref="_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv">isThumb1Only</a>())</td></tr>
<tr><th id="434">434</th><td>    <b>return</b> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::<a class="member" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo17resolveFrameIndexERNS_12MachineInstrEjl" title='llvm::ARMBaseRegisterInfo::resolveFrameIndex' data-ref="_ZNK4llvm19ARMBaseRegisterInfo17resolveFrameIndexERNS_12MachineInstrEjl">resolveFrameIndex</a>(<span class='refarg'><a class="local col8 ref" href="#118MI" title='MI' data-ref="118MI">MI</a></span>, <a class="local col9 ref" href="#119BaseReg" title='BaseReg' data-ref="119BaseReg">BaseReg</a>, <a class="local col0 ref" href="#120Offset" title='Offset' data-ref="120Offset">Offset</a>);</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td>  <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col3 decl" id="123TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="123TII">TII</dfn> = *<a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12getInstrInfoEv" title='llvm::ARMSubtarget::getInstrInfo' data-ref="_ZNK4llvm12ARMSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="437">437</th><td>  <em>int</em> <dfn class="local col4 decl" id="124Off" title='Off' data-type='int' data-ref="124Off">Off</dfn> = <a class="local col0 ref" href="#120Offset" title='Offset' data-ref="120Offset">Offset</a>; <i>// ARM doesn't need the general 64-bit offsets</i></td></tr>
<tr><th id="438">438</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="125i" title='i' data-type='unsigned int' data-ref="125i">i</dfn> = <var>0</var>;</td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td>  <b>while</b> (!<a class="local col8 ref" href="#118MI" title='MI' data-ref="118MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#125i" title='i' data-ref="125i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) {</td></tr>
<tr><th id="441">441</th><td>    ++<a class="local col5 ref" href="#125i" title='i' data-ref="125i">i</a>;</td></tr>
<tr><th id="442">442</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (i &lt; MI.getNumOperands() &amp;&amp; &quot;Instr doesn&apos;t have FrameIndex operand!&quot;) ? void (0) : __assert_fail (&quot;i &lt; MI.getNumOperands() &amp;&amp; \&quot;Instr doesn&apos;t have FrameIndex operand!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ThumbRegisterInfo.cpp&quot;, 442, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#125i" title='i' data-ref="125i">i</a> &lt; <a class="local col8 ref" href="#118MI" title='MI' data-ref="118MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &amp;&amp; <q>"Instr doesn't have FrameIndex operand!"</q>);</td></tr>
<tr><th id="443">443</th><td>  }</td></tr>
<tr><th id="444">444</th><td>  <em>bool</em> <dfn class="local col6 decl" id="126Done" title='Done' data-type='bool' data-ref="126Done">Done</dfn> = <a class="member" href="#_ZNK4llvm17ThumbRegisterInfo17rewriteFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjRiRKNS_16ARMBaseInstrInfoE" title='llvm::ThumbRegisterInfo::rewriteFrameIndex' data-ref="_ZNK4llvm17ThumbRegisterInfo17rewriteFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjRiRKNS_16ARMBaseInstrInfoE">rewriteFrameIndex</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col8 ref" href="#118MI" title='MI' data-ref="118MI">MI</a>, <a class="local col5 ref" href="#125i" title='i' data-ref="125i">i</a>, <a class="local col9 ref" href="#119BaseReg" title='BaseReg' data-ref="119BaseReg">BaseReg</a>, <span class='refarg'><a class="local col4 ref" href="#124Off" title='Off' data-ref="124Off">Off</a></span>, <a class="local col3 ref" href="#123TII" title='TII' data-ref="123TII">TII</a>);</td></tr>
<tr><th id="445">445</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Done &amp;&amp; &quot;Unable to resolve frame index!&quot;) ? void (0) : __assert_fail (&quot;Done &amp;&amp; \&quot;Unable to resolve frame index!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ThumbRegisterInfo.cpp&quot;, 445, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (<a class="local col6 ref" href="#126Done" title='Done' data-ref="126Done">Done</a> &amp;&amp; <q>"Unable to resolve frame index!"</q>);</td></tr>
<tr><th id="446">446</th><td>  (<em>void</em>)<a class="local col6 ref" href="#126Done" title='Done' data-ref="126Done">Done</a>;</td></tr>
<tr><th id="447">447</th><td>}</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td><i class="doc">/// saveScavengerRegister - Spill the register so it can be used by the</i></td></tr>
<tr><th id="450">450</th><td><i class="doc">/// register scavenger. Return true.</i></td></tr>
<tr><th id="451">451</th><td><em>bool</em> <a class="type" href="ThumbRegisterInfo.h.html#llvm::ThumbRegisterInfo" title='llvm::ThumbRegisterInfo' data-ref="llvm::ThumbRegisterInfo">ThumbRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm17ThumbRegisterInfo21saveScavengerRegisterERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS5_PKNS_19TargetRegisterClassEj" title='llvm::ThumbRegisterInfo::saveScavengerRegister' data-ref="_ZNK4llvm17ThumbRegisterInfo21saveScavengerRegisterERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS5_PKNS_19TargetRegisterClassEj">saveScavengerRegister</dfn>(</td></tr>
<tr><th id="452">452</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="127MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="127MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="128I" title='I' data-type='MachineBasicBlock::iterator' data-ref="128I">I</dfn>,</td></tr>
<tr><th id="453">453</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col9 decl" id="129UseMI" title='UseMI' data-type='MachineBasicBlock::iterator &amp;' data-ref="129UseMI">UseMI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="130RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="130RC">RC</dfn>,</td></tr>
<tr><th id="454">454</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="131Reg" title='Reg' data-type='unsigned int' data-ref="131Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td>  <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col2 decl" id="132STI" title='STI' data-type='const llvm::ARMSubtarget &amp;' data-ref="132STI">STI</dfn> = <a class="local col7 ref" href="#127MBB" title='MBB' data-ref="127MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>&gt;();</td></tr>
<tr><th id="457">457</th><td>  <b>if</b> (!<a class="local col2 ref" href="#132STI" title='STI' data-ref="132STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv" title='llvm::ARMSubtarget::isThumb1Only' data-ref="_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv">isThumb1Only</a>())</td></tr>
<tr><th id="458">458</th><td>    <b>return</b> <span class='error' title="no member named &apos;saveScavengerRegister&apos; in &apos;llvm::ARMBaseRegisterInfo&apos;; did you mean simply &apos;saveScavengerRegister&apos;?">ARMBaseRegisterInfo</span>::<a class="member" href="#_ZNK4llvm17ThumbRegisterInfo21saveScavengerRegisterERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS5_PKNS_19TargetRegisterClassEj" title='llvm::ThumbRegisterInfo::saveScavengerRegister' data-ref="_ZNK4llvm17ThumbRegisterInfo21saveScavengerRegisterERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS5_PKNS_19TargetRegisterClassEj">saveScavengerRegister</a>(<span class='refarg'><a class="local col7 ref" href="#127MBB" title='MBB' data-ref="127MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#128I" title='I' data-ref="128I">I</a>, <span class='refarg'><a class="local col9 ref" href="#129UseMI" title='UseMI' data-ref="129UseMI">UseMI</a></span>, <a class="local col0 ref" href="#130RC" title='RC' data-ref="130RC">RC</a>, <a class="local col1 ref" href="#131Reg" title='Reg' data-ref="131Reg">Reg</a>);</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>  <i>// Thumb1 can't use the emergency spill slot on the stack because</i></td></tr>
<tr><th id="461">461</th><td><i>  // ldr/str immediate offsets must be positive, and if we're referencing</i></td></tr>
<tr><th id="462">462</th><td><i>  // off the frame pointer (if, for example, there are alloca() calls in</i></td></tr>
<tr><th id="463">463</th><td><i>  // the function, the offset will be negative. Use R12 instead since that's</i></td></tr>
<tr><th id="464">464</th><td><i>  // a call clobbered register that we know won't be used in Thumb1 mode.</i></td></tr>
<tr><th id="465">465</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<span class='error' title="no viable conversion from &apos;const llvm::ARMBaseInstrInfo&apos; to &apos;const llvm::TargetInstrInfo&apos;"><dfn class="local col3 decl" id="133TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="133TII">TII</dfn></span> = *STI.getInstrInfo();</td></tr>
<tr><th id="466">466</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col4 decl" id="134DL" title='DL' data-type='llvm::DebugLoc' data-ref="134DL">DL</dfn>;</td></tr>
<tr><th id="467">467</th><td>  BuildMI(MBB, I, DL, TII.get(ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span>))</td></tr>
<tr><th id="468">468</th><td>      .addReg(ARM::<span class='error' title="no member named &apos;R12&apos; in namespace &apos;llvm::ARM&apos;">R12</span>, RegState::Define)</td></tr>
<tr><th id="469">469</th><td>      .addReg(Reg, RegState::Kill)</td></tr>
<tr><th id="470">470</th><td>      .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td>  <i>// The UseMI is where we would like to restore the register. If there's</i></td></tr>
<tr><th id="473">473</th><td><i>  // interference with R12 before then, however, we'll need to restore it</i></td></tr>
<tr><th id="474">474</th><td><i>  // before that instead and adjust the UseMI.</i></td></tr>
<tr><th id="475">475</th><td>  <em>bool</em> <dfn class="local col5 decl" id="135done" title='done' data-type='bool' data-ref="135done">done</dfn> = <b>false</b>;</td></tr>
<tr><th id="476">476</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="136II" title='II' data-type='MachineBasicBlock::iterator' data-ref="136II">II</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#128I" title='I' data-ref="128I">I</a>; !<a class="local col5 ref" href="#135done" title='done' data-ref="135done">done</a> &amp;&amp; <a class="local col6 ref" href="#136II" title='II' data-ref="136II">II</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#129UseMI" title='UseMI' data-ref="129UseMI">UseMI</a> ; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#136II" title='II' data-ref="136II">II</a>) {</td></tr>
<tr><th id="477">477</th><td>    <b>if</b> (<a class="local col6 ref" href="#136II" title='II' data-ref="136II">II</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="478">478</th><td>      <b>continue</b>;</td></tr>
<tr><th id="479">479</th><td>    <i>// If this instruction affects R12, adjust our restore point.</i></td></tr>
<tr><th id="480">480</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="137i" title='i' data-type='unsigned int' data-ref="137i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="138e" title='e' data-type='unsigned int' data-ref="138e">e</dfn> = <a class="local col6 ref" href="#136II" title='II' data-ref="136II">II</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col7 ref" href="#137i" title='i' data-ref="137i">i</a> != <a class="local col8 ref" href="#138e" title='e' data-ref="138e">e</a>; ++<a class="local col7 ref" href="#137i" title='i' data-ref="137i">i</a>) {</td></tr>
<tr><th id="481">481</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="139MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="139MO">MO</dfn> = <a class="local col6 ref" href="#136II" title='II' data-ref="136II">II</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#137i" title='i' data-ref="137i">i</a>);</td></tr>
<tr><th id="482">482</th><td>      <b>if</b> (MO.isRegMask() &amp;&amp; MO.clobbersPhysReg(ARM::<span class='error' title="no member named &apos;R12&apos; in namespace &apos;llvm::ARM&apos;">R12</span>)) {</td></tr>
<tr><th id="483">483</th><td>        <a class="local col9 ref" href="#129UseMI" title='UseMI' data-ref="129UseMI">UseMI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col6 ref" href="#136II" title='II' data-ref="136II">II</a>;</td></tr>
<tr><th id="484">484</th><td>        <a class="local col5 ref" href="#135done" title='done' data-ref="135done">done</a> = <b>true</b>;</td></tr>
<tr><th id="485">485</th><td>        <b>break</b>;</td></tr>
<tr><th id="486">486</th><td>      }</td></tr>
<tr><th id="487">487</th><td>      <b>if</b> (!<a class="local col9 ref" href="#139MO" title='MO' data-ref="139MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col9 ref" href="#139MO" title='MO' data-ref="139MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() || !<a class="local col9 ref" href="#139MO" title='MO' data-ref="139MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() ||</td></tr>
<tr><th id="488">488</th><td>          <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col9 ref" href="#139MO" title='MO' data-ref="139MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="489">489</th><td>        <b>continue</b>;</td></tr>
<tr><th id="490">490</th><td>      <b>if</b> (MO.getReg() == ARM::<span class='error' title="no member named &apos;R12&apos; in namespace &apos;llvm::ARM&apos;">R12</span>) {</td></tr>
<tr><th id="491">491</th><td>        <a class="local col9 ref" href="#129UseMI" title='UseMI' data-ref="129UseMI">UseMI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col6 ref" href="#136II" title='II' data-ref="136II">II</a>;</td></tr>
<tr><th id="492">492</th><td>        <a class="local col5 ref" href="#135done" title='done' data-ref="135done">done</a> = <b>true</b>;</td></tr>
<tr><th id="493">493</th><td>        <b>break</b>;</td></tr>
<tr><th id="494">494</th><td>      }</td></tr>
<tr><th id="495">495</th><td>    }</td></tr>
<tr><th id="496">496</th><td>  }</td></tr>
<tr><th id="497">497</th><td>  <i>// Restore the register from R12</i></td></tr>
<tr><th id="498">498</th><td>  BuildMI(MBB, UseMI, DL, TII.get(ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span>))</td></tr>
<tr><th id="499">499</th><td>      .addReg(Reg, RegState::Define)</td></tr>
<tr><th id="500">500</th><td>      .addReg(ARM::<span class='error' title="no member named &apos;R12&apos; in namespace &apos;llvm::ARM&apos;">R12</span>, RegState::Kill)</td></tr>
<tr><th id="501">501</th><td>      .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="504">504</th><td>}</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td><em>void</em> <a class="type" href="ThumbRegisterInfo.h.html#llvm::ThumbRegisterInfo" title='llvm::ThumbRegisterInfo' data-ref="llvm::ThumbRegisterInfo">ThumbRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm17ThumbRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" title='llvm::ThumbRegisterInfo::eliminateFrameIndex' data-ref="_ZNK4llvm17ThumbRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE">eliminateFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="140II" title='II' data-type='MachineBasicBlock::iterator' data-ref="140II">II</dfn>,</td></tr>
<tr><th id="507">507</th><td>                                            <em>int</em> <dfn class="local col1 decl" id="141SPAdj" title='SPAdj' data-type='int' data-ref="141SPAdj">SPAdj</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="142FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="142FIOperandNum">FIOperandNum</dfn>,</td></tr>
<tr><th id="508">508</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col3 decl" id="143RS" title='RS' data-type='llvm::RegScavenger *' data-ref="143RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="509">509</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="144MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="144MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#140II" title='II' data-ref="140II">II</a>;</td></tr>
<tr><th id="510">510</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="145MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="145MBB">MBB</dfn> = *<a class="local col4 ref" href="#144MI" title='MI' data-ref="144MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="511">511</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="146MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="146MF">MF</dfn> = *<a class="local col5 ref" href="#145MBB" title='MBB' data-ref="145MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="512">512</th><td>  <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col7 decl" id="147STI" title='STI' data-type='const llvm::ARMSubtarget &amp;' data-ref="147STI">STI</dfn> = <a class="local col6 ref" href="#146MF" title='MF' data-ref="146MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>&gt;();</td></tr>
<tr><th id="513">513</th><td>  <b>if</b> (!<a class="local col7 ref" href="#147STI" title='STI' data-ref="147STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv" title='llvm::ARMSubtarget::isThumb1Only' data-ref="_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv">isThumb1Only</a>())</td></tr>
<tr><th id="514">514</th><td>    <b>return</b> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>::<a class="member" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" title='llvm::ARMBaseRegisterInfo::eliminateFrameIndex' data-ref="_ZNK4llvm19ARMBaseRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE">eliminateFrameIndex</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#140II" title='II' data-ref="140II">II</a>, <a class="local col1 ref" href="#141SPAdj" title='SPAdj' data-ref="141SPAdj">SPAdj</a>, <a class="local col2 ref" href="#142FIOperandNum" title='FIOperandNum' data-ref="142FIOperandNum">FIOperandNum</a>,</td></tr>
<tr><th id="515">515</th><td>                                                    <a class="local col3 ref" href="#143RS" title='RS' data-ref="143RS">RS</a>);</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="148VReg" title='VReg' data-type='unsigned int' data-ref="148VReg">VReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="518">518</th><td>  <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col9 decl" id="149TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="149TII">TII</dfn> = *<a class="local col7 ref" href="#147STI" title='STI' data-ref="147STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12getInstrInfoEv" title='llvm::ARMSubtarget::getInstrInfo' data-ref="_ZNK4llvm12ARMSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="519">519</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col0 decl" id="150dl" title='dl' data-type='llvm::DebugLoc' data-ref="150dl">dl</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col4 ref" href="#144MI" title='MI' data-ref="144MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="520">520</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col1 decl" id="151MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="151MIB">MIB</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE">(</a>*<a class="local col5 ref" href="#145MBB" title='MBB' data-ref="145MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), &amp;<a class="local col4 ref" href="#144MI" title='MI' data-ref="144MI">MI</a>);</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="152FrameReg" title='FrameReg' data-type='unsigned int' data-ref="152FrameReg">FrameReg</dfn>;</td></tr>
<tr><th id="523">523</th><td>  <em>int</em> <dfn class="local col3 decl" id="153FrameIndex" title='FrameIndex' data-type='int' data-ref="153FrameIndex">FrameIndex</dfn> = <a class="local col4 ref" href="#144MI" title='MI' data-ref="144MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#142FIOperandNum" title='FIOperandNum' data-ref="142FIOperandNum">FIOperandNum</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="524">524</th><td>  <em>const</em> <a class="type" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering" title='llvm::ARMFrameLowering' data-ref="llvm::ARMFrameLowering">ARMFrameLowering</a> *<dfn class="local col4 decl" id="154TFI" title='TFI' data-type='const llvm::ARMFrameLowering *' data-ref="154TFI">TFI</dfn> = <span class='error' title="use of undeclared identifier &apos;getFrameLowering&apos;">getFrameLowering</span>(MF);</td></tr>
<tr><th id="525">525</th><td>  <em>int</em> <dfn class="local col5 decl" id="155Offset" title='Offset' data-type='int' data-ref="155Offset">Offset</dfn> = <a class="local col4 ref" href="#154TFI" title='TFI' data-ref="154TFI">TFI</a>-&gt;<a class="ref" href="ARMFrameLowering.h.html#_ZNK4llvm16ARMFrameLowering26ResolveFrameIndexReferenceERKNS_15MachineFunctionEiRji" title='llvm::ARMFrameLowering::ResolveFrameIndexReference' data-ref="_ZNK4llvm16ARMFrameLowering26ResolveFrameIndexReferenceERKNS_15MachineFunctionEiRji">ResolveFrameIndexReference</a>(<a class="local col6 ref" href="#146MF" title='MF' data-ref="146MF">MF</a>, <a class="local col3 ref" href="#153FrameIndex" title='FrameIndex' data-ref="153FrameIndex">FrameIndex</a>, <span class='refarg'><a class="local col2 ref" href="#152FrameReg" title='FrameReg' data-ref="152FrameReg">FrameReg</a></span>, <a class="local col1 ref" href="#141SPAdj" title='SPAdj' data-ref="141SPAdj">SPAdj</a>);</td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td>  <i>// PEI::scavengeFrameVirtualRegs() cannot accurately track SPAdj because the</i></td></tr>
<tr><th id="528">528</th><td><i>  // call frame setup/destroy instructions have already been eliminated.  That</i></td></tr>
<tr><th id="529">529</th><td><i>  // means the stack pointer cannot be used to access the emergency spill slot</i></td></tr>
<tr><th id="530">530</th><td><i>  // when !hasReservedCallFrame().</i></td></tr>
<tr><th id="531">531</th><td><u>#<span data-ppcond="531">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="532">532</th><td>  <b>if</b> (RS &amp;&amp; FrameReg == ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span> &amp;&amp; RS-&gt;isScavengingFrameIndex(FrameIndex)){</td></tr>
<tr><th id="533">533</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (STI.getFrameLowering()-&gt;hasReservedCallFrame(MF) &amp;&amp; &quot;Cannot use SP to access the emergency spill slot in &quot; &quot;functions without a reserved call frame&quot;) ? void (0) : __assert_fail (&quot;STI.getFrameLowering()-&gt;hasReservedCallFrame(MF) &amp;&amp; \&quot;Cannot use SP to access the emergency spill slot in \&quot; \&quot;functions without a reserved call frame\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ThumbRegisterInfo.cpp&quot;, 535, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#147STI" title='STI' data-ref="147STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget16getFrameLoweringEv" title='llvm::ARMSubtarget::getFrameLowering' data-ref="_ZNK4llvm12ARMSubtarget16getFrameLoweringEv">getFrameLowering</a>()-&gt;<a class="virtual ref" href="ARMFrameLowering.h.html#_ZNK4llvm16ARMFrameLowering20hasReservedCallFrameERKNS_15MachineFunctionE" title='llvm::ARMFrameLowering::hasReservedCallFrame' data-ref="_ZNK4llvm16ARMFrameLowering20hasReservedCallFrameERKNS_15MachineFunctionE">hasReservedCallFrame</a>(<a class="local col6 ref" href="#146MF" title='MF' data-ref="146MF">MF</a>) &amp;&amp;</td></tr>
<tr><th id="534">534</th><td>           <q>"Cannot use SP to access the emergency spill slot in "</q></td></tr>
<tr><th id="535">535</th><td>           <q>"functions without a reserved call frame"</q>);</td></tr>
<tr><th id="536">536</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MF.getFrameInfo().hasVarSizedObjects() &amp;&amp; &quot;Cannot use SP to access the emergency spill slot in &quot; &quot;functions with variable sized frame objects&quot;) ? void (0) : __assert_fail (&quot;!MF.getFrameInfo().hasVarSizedObjects() &amp;&amp; \&quot;Cannot use SP to access the emergency spill slot in \&quot; \&quot;functions with variable sized frame objects\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ThumbRegisterInfo.cpp&quot;, 538, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col6 ref" href="#146MF" title='MF' data-ref="146MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>() &amp;&amp;</td></tr>
<tr><th id="537">537</th><td>           <q>"Cannot use SP to access the emergency spill slot in "</q></td></tr>
<tr><th id="538">538</th><td>           <q>"functions with variable sized frame objects"</q>);</td></tr>
<tr><th id="539">539</th><td>  }</td></tr>
<tr><th id="540">540</th><td><u>#<span data-ppcond="531">endif</span> // NDEBUG</u></td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td>  <i>// Special handling of dbg_value instructions.</i></td></tr>
<tr><th id="543">543</th><td>  <b>if</b> (<a class="local col4 ref" href="#144MI" title='MI' data-ref="144MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>()) {</td></tr>
<tr><th id="544">544</th><td>    <a class="local col4 ref" href="#144MI" title='MI' data-ref="144MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#142FIOperandNum" title='FIOperandNum' data-ref="142FIOperandNum">FIOperandNum</a>).  <a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col2 ref" href="#152FrameReg" title='FrameReg' data-ref="152FrameReg">FrameReg</a>, <b>false</b> <i>/*isDef*/</i>);</td></tr>
<tr><th id="545">545</th><td>    <a class="local col4 ref" href="#144MI" title='MI' data-ref="144MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#142FIOperandNum" title='FIOperandNum' data-ref="142FIOperandNum">FIOperandNum</a>+<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col5 ref" href="#155Offset" title='Offset' data-ref="155Offset">Offset</a>);</td></tr>
<tr><th id="546">546</th><td>    <b>return</b>;</td></tr>
<tr><th id="547">547</th><td>  }</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td>  <i>// Modify MI as necessary to handle as much of 'Offset' as possible</i></td></tr>
<tr><th id="550">550</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MF.getInfo&lt;ARMFunctionInfo&gt;()-&gt;isThumbFunction() &amp;&amp; &quot;This eliminateFrameIndex only supports Thumb1!&quot;) ? void (0) : __assert_fail (&quot;MF.getInfo&lt;ARMFunctionInfo&gt;()-&gt;isThumbFunction() &amp;&amp; \&quot;This eliminateFrameIndex only supports Thumb1!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ThumbRegisterInfo.cpp&quot;, 551, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#146MF" title='MF' data-ref="146MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a>&gt;()-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" title='llvm::ARMFunctionInfo::isThumbFunction' data-ref="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv">isThumbFunction</a>() &amp;&amp;</td></tr>
<tr><th id="551">551</th><td>         <q>"This eliminateFrameIndex only supports Thumb1!"</q>);</td></tr>
<tr><th id="552">552</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm17ThumbRegisterInfo17rewriteFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjRiRKNS_16ARMBaseInstrInfoE" title='llvm::ThumbRegisterInfo::rewriteFrameIndex' data-ref="_ZNK4llvm17ThumbRegisterInfo17rewriteFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjRiRKNS_16ARMBaseInstrInfoE">rewriteFrameIndex</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col4 ref" href="#144MI" title='MI' data-ref="144MI">MI</a>, <a class="local col2 ref" href="#142FIOperandNum" title='FIOperandNum' data-ref="142FIOperandNum">FIOperandNum</a>, <a class="local col2 ref" href="#152FrameReg" title='FrameReg' data-ref="152FrameReg">FrameReg</a>, <span class='refarg'><a class="local col5 ref" href="#155Offset" title='Offset' data-ref="155Offset">Offset</a></span>, <a class="local col9 ref" href="#149TII" title='TII' data-ref="149TII">TII</a>))</td></tr>
<tr><th id="553">553</th><td>    <b>return</b>;</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td>  <i>// If we get here, the immediate doesn't fit into the instruction.  We folded</i></td></tr>
<tr><th id="556">556</th><td><i>  // as much as possible above, handle the rest, providing a register that is</i></td></tr>
<tr><th id="557">557</th><td><i>  // SP+LargeImm.</i></td></tr>
<tr><th id="558">558</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Offset &amp;&amp; &quot;This code isn&apos;t needed if offset already handled!&quot;) ? void (0) : __assert_fail (&quot;Offset &amp;&amp; \&quot;This code isn&apos;t needed if offset already handled!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ThumbRegisterInfo.cpp&quot;, 558, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#155Offset" title='Offset' data-ref="155Offset">Offset</a> &amp;&amp; <q>"This code isn't needed if offset already handled!"</q>);</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="156Opcode" title='Opcode' data-type='unsigned int' data-ref="156Opcode">Opcode</dfn> = <a class="local col4 ref" href="#144MI" title='MI' data-ref="144MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td>  <i>// Remove predicate first.</i></td></tr>
<tr><th id="563">563</th><td>  <em>int</em> <dfn class="local col7 decl" id="157PIdx" title='PIdx' data-type='int' data-ref="157PIdx">PIdx</dfn> = <a class="local col4 ref" href="#144MI" title='MI' data-ref="144MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv" title='llvm::MachineInstr::findFirstPredOperandIdx' data-ref="_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv">findFirstPredOperandIdx</a>();</td></tr>
<tr><th id="564">564</th><td>  <b>if</b> (<a class="local col7 ref" href="#157PIdx" title='PIdx' data-ref="157PIdx">PIdx</a> != -<var>1</var>)</td></tr>
<tr><th id="565">565</th><td>    <a class="tu ref" href="#_ZL14removeOperandsRN4llvm12MachineInstrEj" title='removeOperands' data-use='c' data-ref="_ZL14removeOperandsRN4llvm12MachineInstrEj">removeOperands</a>(<span class='refarg'><a class="local col4 ref" href="#144MI" title='MI' data-ref="144MI">MI</a></span>, <a class="local col7 ref" href="#157PIdx" title='PIdx' data-ref="157PIdx">PIdx</a>);</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td>  <b>if</b> (<a class="local col4 ref" href="#144MI" title='MI' data-ref="144MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>()) {</td></tr>
<tr><th id="568">568</th><td>    <i>// Use the destination register to materialize sp + offset.</i></td></tr>
<tr><th id="569">569</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="158TmpReg" title='TmpReg' data-type='unsigned int' data-ref="158TmpReg">TmpReg</dfn> = <a class="local col4 ref" href="#144MI" title='MI' data-ref="144MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="570">570</th><td>    <em>bool</em> <dfn class="local col9 decl" id="159UseRR" title='UseRR' data-type='bool' data-ref="159UseRR">UseRR</dfn> = <b>false</b>;</td></tr>
<tr><th id="571">571</th><td>    <b>if</b> (Opcode == ARM::<span class='error' title="no member named &apos;tLDRspi&apos; in namespace &apos;llvm::ARM&apos;">tLDRspi</span>) {</td></tr>
<tr><th id="572">572</th><td>      <b>if</b> (FrameReg == ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span> || STI.genExecuteOnly())</td></tr>
<tr><th id="573">573</th><td>        <span class='error' title="no matching function for call to &apos;emitThumbRegPlusImmInReg&apos;">emitThumbRegPlusImmInReg</span>(MBB, II, dl, TmpReg, FrameReg,</td></tr>
<tr><th id="574">574</th><td>                                 Offset, <b>false</b>, TII, *<b>this</b>);</td></tr>
<tr><th id="575">575</th><td>      <b>else</b> {</td></tr>
<tr><th id="576">576</th><td>        <a class="virtual member" href="#_ZNK4llvm17ThumbRegisterInfo17emitLoadConstPoolERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCodesEjj" title='llvm::ThumbRegisterInfo::emitLoadConstPool' data-ref="_ZNK4llvm17ThumbRegisterInfo17emitLoadConstPoolERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCodesEjj">emitLoadConstPool</a>(<span class='refarg'><a class="local col5 ref" href="#145MBB" title='MBB' data-ref="145MBB">MBB</a></span>, <span class='refarg'><a class="local col0 ref" href="#140II" title='II' data-ref="140II">II</a></span>, <a class="local col0 ref" href="#150dl" title='dl' data-ref="150dl">dl</a>, <a class="local col8 ref" href="#158TmpReg" title='TmpReg' data-ref="158TmpReg">TmpReg</a>, <var>0</var>, <a class="local col5 ref" href="#155Offset" title='Offset' data-ref="155Offset">Offset</a>);</td></tr>
<tr><th id="577">577</th><td>        <a class="local col9 ref" href="#159UseRR" title='UseRR' data-ref="159UseRR">UseRR</a> = <b>true</b>;</td></tr>
<tr><th id="578">578</th><td>      }</td></tr>
<tr><th id="579">579</th><td>    } <b>else</b> {</td></tr>
<tr><th id="580">580</th><td>      <span class='error' title="no matching function for call to &apos;emitThumbRegPlusImmediate&apos;">emitThumbRegPlusImmediate</span>(MBB, II, dl, TmpReg, FrameReg, Offset, TII,</td></tr>
<tr><th id="581">581</th><td>                                *<b>this</b>);</td></tr>
<tr><th id="582">582</th><td>    }</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td>    MI.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(UseRR ? ARM::<span class='error' title="no member named &apos;tLDRr&apos; in namespace &apos;llvm::ARM&apos;">tLDRr</span> : ARM::<span class='error' title="no member named &apos;tLDRi&apos; in namespace &apos;llvm::ARM&apos;">tLDRi</span>));</td></tr>
<tr><th id="585">585</th><td>    <a class="local col4 ref" href="#144MI" title='MI' data-ref="144MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#142FIOperandNum" title='FIOperandNum' data-ref="142FIOperandNum">FIOperandNum</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col8 ref" href="#158TmpReg" title='TmpReg' data-ref="158TmpReg">TmpReg</a>, <b>false</b>, <b>false</b>, <b>true</b>);</td></tr>
<tr><th id="586">586</th><td>    <b>if</b> (<a class="local col9 ref" href="#159UseRR" title='UseRR' data-ref="159UseRR">UseRR</a>)</td></tr>
<tr><th id="587">587</th><td>      <i>// Use [reg, reg] addrmode. Replace the immediate operand w/ the frame</i></td></tr>
<tr><th id="588">588</th><td><i>      // register. The offset is already handled in the vreg value.</i></td></tr>
<tr><th id="589">589</th><td>      <a class="local col4 ref" href="#144MI" title='MI' data-ref="144MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#142FIOperandNum" title='FIOperandNum' data-ref="142FIOperandNum">FIOperandNum</a>+<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col2 ref" href="#152FrameReg" title='FrameReg' data-ref="152FrameReg">FrameReg</a>, <b>false</b>, <b>false</b>,</td></tr>
<tr><th id="590">590</th><td>                                                     <b>false</b>);</td></tr>
<tr><th id="591">591</th><td>  } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#144MI" title='MI' data-ref="144MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) {</td></tr>
<tr><th id="592">592</th><td>      VReg = MF.getRegInfo().createVirtualRegister(&amp;ARM::<span class='error' title="no member named &apos;tGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">tGPRRegClass</span>);</td></tr>
<tr><th id="593">593</th><td>      <em>bool</em> <dfn class="local col0 decl" id="160UseRR" title='UseRR' data-type='bool' data-ref="160UseRR">UseRR</dfn> = <b>false</b>;</td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td>      <b>if</b> (Opcode == ARM::<span class='error' title="no member named &apos;tSTRspi&apos; in namespace &apos;llvm::ARM&apos;">tSTRspi</span>) {</td></tr>
<tr><th id="596">596</th><td>        <b>if</b> (FrameReg == ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span> || STI.genExecuteOnly())</td></tr>
<tr><th id="597">597</th><td>          <span class='error' title="no matching function for call to &apos;emitThumbRegPlusImmInReg&apos;">emitThumbRegPlusImmInReg</span>(MBB, II, dl, VReg, FrameReg,</td></tr>
<tr><th id="598">598</th><td>                                   Offset, <b>false</b>, TII, *<b>this</b>);</td></tr>
<tr><th id="599">599</th><td>        <b>else</b> {</td></tr>
<tr><th id="600">600</th><td>          <a class="virtual member" href="#_ZNK4llvm17ThumbRegisterInfo17emitLoadConstPoolERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCodesEjj" title='llvm::ThumbRegisterInfo::emitLoadConstPool' data-ref="_ZNK4llvm17ThumbRegisterInfo17emitLoadConstPoolERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCodesEjj">emitLoadConstPool</a>(<span class='refarg'><a class="local col5 ref" href="#145MBB" title='MBB' data-ref="145MBB">MBB</a></span>, <span class='refarg'><a class="local col0 ref" href="#140II" title='II' data-ref="140II">II</a></span>, <a class="local col0 ref" href="#150dl" title='dl' data-ref="150dl">dl</a>, <a class="local col8 ref" href="#148VReg" title='VReg' data-ref="148VReg">VReg</a>, <var>0</var>, <a class="local col5 ref" href="#155Offset" title='Offset' data-ref="155Offset">Offset</a>);</td></tr>
<tr><th id="601">601</th><td>          <a class="local col0 ref" href="#160UseRR" title='UseRR' data-ref="160UseRR">UseRR</a> = <b>true</b>;</td></tr>
<tr><th id="602">602</th><td>        }</td></tr>
<tr><th id="603">603</th><td>      } <b>else</b></td></tr>
<tr><th id="604">604</th><td>        <span class='error' title="no matching function for call to &apos;emitThumbRegPlusImmediate&apos;">emitThumbRegPlusImmediate</span>(MBB, II, dl, VReg, FrameReg, Offset, TII,</td></tr>
<tr><th id="605">605</th><td>                                  *<b>this</b>);</td></tr>
<tr><th id="606">606</th><td>      MI.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(UseRR ? ARM::<span class='error' title="no member named &apos;tSTRr&apos; in namespace &apos;llvm::ARM&apos;">tSTRr</span> : ARM::<span class='error' title="no member named &apos;tSTRi&apos; in namespace &apos;llvm::ARM&apos;">tSTRi</span>));</td></tr>
<tr><th id="607">607</th><td>      <a class="local col4 ref" href="#144MI" title='MI' data-ref="144MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#142FIOperandNum" title='FIOperandNum' data-ref="142FIOperandNum">FIOperandNum</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col8 ref" href="#148VReg" title='VReg' data-ref="148VReg">VReg</a>, <b>false</b>, <b>false</b>, <b>true</b>);</td></tr>
<tr><th id="608">608</th><td>      <b>if</b> (<a class="local col0 ref" href="#160UseRR" title='UseRR' data-ref="160UseRR">UseRR</a>)</td></tr>
<tr><th id="609">609</th><td>        <i>// Use [reg, reg] addrmode. Replace the immediate operand w/ the frame</i></td></tr>
<tr><th id="610">610</th><td><i>        // register. The offset is already handled in the vreg value.</i></td></tr>
<tr><th id="611">611</th><td>        <a class="local col4 ref" href="#144MI" title='MI' data-ref="144MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#142FIOperandNum" title='FIOperandNum' data-ref="142FIOperandNum">FIOperandNum</a>+<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col2 ref" href="#152FrameReg" title='FrameReg' data-ref="152FrameReg">FrameReg</a>, <b>false</b>, <b>false</b>,</td></tr>
<tr><th id="612">612</th><td>                                                       <b>false</b>);</td></tr>
<tr><th id="613">613</th><td>  } <b>else</b> {</td></tr>
<tr><th id="614">614</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected opcode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ThumbRegisterInfo.cpp&quot;, 614)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected opcode!"</q>);</td></tr>
<tr><th id="615">615</th><td>  }</td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td>  <i>// Add predicate back if it's needed.</i></td></tr>
<tr><th id="618">618</th><td>  <b>if</b> (MI.isPredicable())</td></tr>
<tr><th id="619">619</th><td>    MIB.add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="620">620</th><td>}</td></tr>
<tr><th id="621">621</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
