
Temperture_Monitoring_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001417c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b6c  08014310  08014310  00024310  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014e7c  08014e7c  00030220  2**0
                  CONTENTS
  4 .ARM          00000008  08014e7c  08014e7c  00024e7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014e84  08014e84  00030220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08014e84  08014e84  00024e84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08014e8c  08014e8c  00024e8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000220  20000000  08014e94  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005c18  20000220  080150b4  00030220  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20005e38  080150b4  00035e38  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030220  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003200f  00000000  00000000  00030250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000701b  00000000  00000000  0006225f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002670  00000000  00000000  00069280  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000023c8  00000000  00000000  0006b8f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00009dd0  00000000  00000000  0006dcb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00030c96  00000000  00000000  00077a88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001094ec  00000000  00000000  000a871e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001b1c0a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b818  00000000  00000000  001b1c5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000220 	.word	0x20000220
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080142f4 	.word	0x080142f4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000224 	.word	0x20000224
 80001cc:	080142f4 	.word	0x080142f4

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b974 	b.w	8000ec8 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	4604      	mov	r4, r0
 8000c00:	468e      	mov	lr, r1
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d14d      	bne.n	8000ca2 <__udivmoddi4+0xaa>
 8000c06:	428a      	cmp	r2, r1
 8000c08:	4694      	mov	ip, r2
 8000c0a:	d969      	bls.n	8000ce0 <__udivmoddi4+0xe8>
 8000c0c:	fab2 f282 	clz	r2, r2
 8000c10:	b152      	cbz	r2, 8000c28 <__udivmoddi4+0x30>
 8000c12:	fa01 f302 	lsl.w	r3, r1, r2
 8000c16:	f1c2 0120 	rsb	r1, r2, #32
 8000c1a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c1e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c22:	ea41 0e03 	orr.w	lr, r1, r3
 8000c26:	4094      	lsls	r4, r2
 8000c28:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c2c:	0c21      	lsrs	r1, r4, #16
 8000c2e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c32:	fa1f f78c 	uxth.w	r7, ip
 8000c36:	fb08 e316 	mls	r3, r8, r6, lr
 8000c3a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c3e:	fb06 f107 	mul.w	r1, r6, r7
 8000c42:	4299      	cmp	r1, r3
 8000c44:	d90a      	bls.n	8000c5c <__udivmoddi4+0x64>
 8000c46:	eb1c 0303 	adds.w	r3, ip, r3
 8000c4a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c4e:	f080 811f 	bcs.w	8000e90 <__udivmoddi4+0x298>
 8000c52:	4299      	cmp	r1, r3
 8000c54:	f240 811c 	bls.w	8000e90 <__udivmoddi4+0x298>
 8000c58:	3e02      	subs	r6, #2
 8000c5a:	4463      	add	r3, ip
 8000c5c:	1a5b      	subs	r3, r3, r1
 8000c5e:	b2a4      	uxth	r4, r4
 8000c60:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c64:	fb08 3310 	mls	r3, r8, r0, r3
 8000c68:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c6c:	fb00 f707 	mul.w	r7, r0, r7
 8000c70:	42a7      	cmp	r7, r4
 8000c72:	d90a      	bls.n	8000c8a <__udivmoddi4+0x92>
 8000c74:	eb1c 0404 	adds.w	r4, ip, r4
 8000c78:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c7c:	f080 810a 	bcs.w	8000e94 <__udivmoddi4+0x29c>
 8000c80:	42a7      	cmp	r7, r4
 8000c82:	f240 8107 	bls.w	8000e94 <__udivmoddi4+0x29c>
 8000c86:	4464      	add	r4, ip
 8000c88:	3802      	subs	r0, #2
 8000c8a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c8e:	1be4      	subs	r4, r4, r7
 8000c90:	2600      	movs	r6, #0
 8000c92:	b11d      	cbz	r5, 8000c9c <__udivmoddi4+0xa4>
 8000c94:	40d4      	lsrs	r4, r2
 8000c96:	2300      	movs	r3, #0
 8000c98:	e9c5 4300 	strd	r4, r3, [r5]
 8000c9c:	4631      	mov	r1, r6
 8000c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d909      	bls.n	8000cba <__udivmoddi4+0xc2>
 8000ca6:	2d00      	cmp	r5, #0
 8000ca8:	f000 80ef 	beq.w	8000e8a <__udivmoddi4+0x292>
 8000cac:	2600      	movs	r6, #0
 8000cae:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb2:	4630      	mov	r0, r6
 8000cb4:	4631      	mov	r1, r6
 8000cb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cba:	fab3 f683 	clz	r6, r3
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	d14a      	bne.n	8000d58 <__udivmoddi4+0x160>
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d302      	bcc.n	8000ccc <__udivmoddi4+0xd4>
 8000cc6:	4282      	cmp	r2, r0
 8000cc8:	f200 80f9 	bhi.w	8000ebe <__udivmoddi4+0x2c6>
 8000ccc:	1a84      	subs	r4, r0, r2
 8000cce:	eb61 0303 	sbc.w	r3, r1, r3
 8000cd2:	2001      	movs	r0, #1
 8000cd4:	469e      	mov	lr, r3
 8000cd6:	2d00      	cmp	r5, #0
 8000cd8:	d0e0      	beq.n	8000c9c <__udivmoddi4+0xa4>
 8000cda:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cde:	e7dd      	b.n	8000c9c <__udivmoddi4+0xa4>
 8000ce0:	b902      	cbnz	r2, 8000ce4 <__udivmoddi4+0xec>
 8000ce2:	deff      	udf	#255	; 0xff
 8000ce4:	fab2 f282 	clz	r2, r2
 8000ce8:	2a00      	cmp	r2, #0
 8000cea:	f040 8092 	bne.w	8000e12 <__udivmoddi4+0x21a>
 8000cee:	eba1 010c 	sub.w	r1, r1, ip
 8000cf2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cf6:	fa1f fe8c 	uxth.w	lr, ip
 8000cfa:	2601      	movs	r6, #1
 8000cfc:	0c20      	lsrs	r0, r4, #16
 8000cfe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d02:	fb07 1113 	mls	r1, r7, r3, r1
 8000d06:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d0a:	fb0e f003 	mul.w	r0, lr, r3
 8000d0e:	4288      	cmp	r0, r1
 8000d10:	d908      	bls.n	8000d24 <__udivmoddi4+0x12c>
 8000d12:	eb1c 0101 	adds.w	r1, ip, r1
 8000d16:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x12a>
 8000d1c:	4288      	cmp	r0, r1
 8000d1e:	f200 80cb 	bhi.w	8000eb8 <__udivmoddi4+0x2c0>
 8000d22:	4643      	mov	r3, r8
 8000d24:	1a09      	subs	r1, r1, r0
 8000d26:	b2a4      	uxth	r4, r4
 8000d28:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d2c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d30:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d34:	fb0e fe00 	mul.w	lr, lr, r0
 8000d38:	45a6      	cmp	lr, r4
 8000d3a:	d908      	bls.n	8000d4e <__udivmoddi4+0x156>
 8000d3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d40:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d44:	d202      	bcs.n	8000d4c <__udivmoddi4+0x154>
 8000d46:	45a6      	cmp	lr, r4
 8000d48:	f200 80bb 	bhi.w	8000ec2 <__udivmoddi4+0x2ca>
 8000d4c:	4608      	mov	r0, r1
 8000d4e:	eba4 040e 	sub.w	r4, r4, lr
 8000d52:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d56:	e79c      	b.n	8000c92 <__udivmoddi4+0x9a>
 8000d58:	f1c6 0720 	rsb	r7, r6, #32
 8000d5c:	40b3      	lsls	r3, r6
 8000d5e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d62:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d66:	fa20 f407 	lsr.w	r4, r0, r7
 8000d6a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d6e:	431c      	orrs	r4, r3
 8000d70:	40f9      	lsrs	r1, r7
 8000d72:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d76:	fa00 f306 	lsl.w	r3, r0, r6
 8000d7a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d7e:	0c20      	lsrs	r0, r4, #16
 8000d80:	fa1f fe8c 	uxth.w	lr, ip
 8000d84:	fb09 1118 	mls	r1, r9, r8, r1
 8000d88:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d8c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d90:	4288      	cmp	r0, r1
 8000d92:	fa02 f206 	lsl.w	r2, r2, r6
 8000d96:	d90b      	bls.n	8000db0 <__udivmoddi4+0x1b8>
 8000d98:	eb1c 0101 	adds.w	r1, ip, r1
 8000d9c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000da0:	f080 8088 	bcs.w	8000eb4 <__udivmoddi4+0x2bc>
 8000da4:	4288      	cmp	r0, r1
 8000da6:	f240 8085 	bls.w	8000eb4 <__udivmoddi4+0x2bc>
 8000daa:	f1a8 0802 	sub.w	r8, r8, #2
 8000dae:	4461      	add	r1, ip
 8000db0:	1a09      	subs	r1, r1, r0
 8000db2:	b2a4      	uxth	r4, r4
 8000db4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000db8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dbc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dc0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dc4:	458e      	cmp	lr, r1
 8000dc6:	d908      	bls.n	8000dda <__udivmoddi4+0x1e2>
 8000dc8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dcc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dd0:	d26c      	bcs.n	8000eac <__udivmoddi4+0x2b4>
 8000dd2:	458e      	cmp	lr, r1
 8000dd4:	d96a      	bls.n	8000eac <__udivmoddi4+0x2b4>
 8000dd6:	3802      	subs	r0, #2
 8000dd8:	4461      	add	r1, ip
 8000dda:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dde:	fba0 9402 	umull	r9, r4, r0, r2
 8000de2:	eba1 010e 	sub.w	r1, r1, lr
 8000de6:	42a1      	cmp	r1, r4
 8000de8:	46c8      	mov	r8, r9
 8000dea:	46a6      	mov	lr, r4
 8000dec:	d356      	bcc.n	8000e9c <__udivmoddi4+0x2a4>
 8000dee:	d053      	beq.n	8000e98 <__udivmoddi4+0x2a0>
 8000df0:	b15d      	cbz	r5, 8000e0a <__udivmoddi4+0x212>
 8000df2:	ebb3 0208 	subs.w	r2, r3, r8
 8000df6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dfa:	fa01 f707 	lsl.w	r7, r1, r7
 8000dfe:	fa22 f306 	lsr.w	r3, r2, r6
 8000e02:	40f1      	lsrs	r1, r6
 8000e04:	431f      	orrs	r7, r3
 8000e06:	e9c5 7100 	strd	r7, r1, [r5]
 8000e0a:	2600      	movs	r6, #0
 8000e0c:	4631      	mov	r1, r6
 8000e0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e12:	f1c2 0320 	rsb	r3, r2, #32
 8000e16:	40d8      	lsrs	r0, r3
 8000e18:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e1c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e20:	4091      	lsls	r1, r2
 8000e22:	4301      	orrs	r1, r0
 8000e24:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e28:	fa1f fe8c 	uxth.w	lr, ip
 8000e2c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e30:	fb07 3610 	mls	r6, r7, r0, r3
 8000e34:	0c0b      	lsrs	r3, r1, #16
 8000e36:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e3a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e3e:	429e      	cmp	r6, r3
 8000e40:	fa04 f402 	lsl.w	r4, r4, r2
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x260>
 8000e46:	eb1c 0303 	adds.w	r3, ip, r3
 8000e4a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e4e:	d22f      	bcs.n	8000eb0 <__udivmoddi4+0x2b8>
 8000e50:	429e      	cmp	r6, r3
 8000e52:	d92d      	bls.n	8000eb0 <__udivmoddi4+0x2b8>
 8000e54:	3802      	subs	r0, #2
 8000e56:	4463      	add	r3, ip
 8000e58:	1b9b      	subs	r3, r3, r6
 8000e5a:	b289      	uxth	r1, r1
 8000e5c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e60:	fb07 3316 	mls	r3, r7, r6, r3
 8000e64:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e68:	fb06 f30e 	mul.w	r3, r6, lr
 8000e6c:	428b      	cmp	r3, r1
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x28a>
 8000e70:	eb1c 0101 	adds.w	r1, ip, r1
 8000e74:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e78:	d216      	bcs.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d914      	bls.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e7e:	3e02      	subs	r6, #2
 8000e80:	4461      	add	r1, ip
 8000e82:	1ac9      	subs	r1, r1, r3
 8000e84:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e88:	e738      	b.n	8000cfc <__udivmoddi4+0x104>
 8000e8a:	462e      	mov	r6, r5
 8000e8c:	4628      	mov	r0, r5
 8000e8e:	e705      	b.n	8000c9c <__udivmoddi4+0xa4>
 8000e90:	4606      	mov	r6, r0
 8000e92:	e6e3      	b.n	8000c5c <__udivmoddi4+0x64>
 8000e94:	4618      	mov	r0, r3
 8000e96:	e6f8      	b.n	8000c8a <__udivmoddi4+0x92>
 8000e98:	454b      	cmp	r3, r9
 8000e9a:	d2a9      	bcs.n	8000df0 <__udivmoddi4+0x1f8>
 8000e9c:	ebb9 0802 	subs.w	r8, r9, r2
 8000ea0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ea4:	3801      	subs	r0, #1
 8000ea6:	e7a3      	b.n	8000df0 <__udivmoddi4+0x1f8>
 8000ea8:	4646      	mov	r6, r8
 8000eaa:	e7ea      	b.n	8000e82 <__udivmoddi4+0x28a>
 8000eac:	4620      	mov	r0, r4
 8000eae:	e794      	b.n	8000dda <__udivmoddi4+0x1e2>
 8000eb0:	4640      	mov	r0, r8
 8000eb2:	e7d1      	b.n	8000e58 <__udivmoddi4+0x260>
 8000eb4:	46d0      	mov	r8, sl
 8000eb6:	e77b      	b.n	8000db0 <__udivmoddi4+0x1b8>
 8000eb8:	3b02      	subs	r3, #2
 8000eba:	4461      	add	r1, ip
 8000ebc:	e732      	b.n	8000d24 <__udivmoddi4+0x12c>
 8000ebe:	4630      	mov	r0, r6
 8000ec0:	e709      	b.n	8000cd6 <__udivmoddi4+0xde>
 8000ec2:	4464      	add	r4, ip
 8000ec4:	3802      	subs	r0, #2
 8000ec6:	e742      	b.n	8000d4e <__udivmoddi4+0x156>

08000ec8 <__aeabi_idiv0>:
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop

08000ecc <_ZN3CliD1Ev>:

class Cli{
public:
	virtual void doCommand(const char * param) = 0;

	virtual ~Cli(){}
 8000ecc:	b480      	push	{r7}
 8000ece:	b083      	sub	sp, #12
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
 8000ed4:	4a04      	ldr	r2, [pc, #16]	; (8000ee8 <_ZN3CliD1Ev+0x1c>)
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	601a      	str	r2, [r3, #0]
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	4618      	mov	r0, r3
 8000ede:	370c      	adds	r7, #12
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee6:	4770      	bx	lr
 8000ee8:	080148b4 	.word	0x080148b4

08000eec <_ZN3CliD0Ev>:
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b082      	sub	sp, #8
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
 8000ef4:	6878      	ldr	r0, [r7, #4]
 8000ef6:	f7ff ffe9 	bl	8000ecc <_ZN3CliD1Ev>
 8000efa:	2104      	movs	r1, #4
 8000efc:	6878      	ldr	r0, [r7, #4]
 8000efe:	f00f fced 	bl	80108dc <_ZdlPvj>
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	4618      	mov	r0, r3
 8000f06:	3708      	adds	r7, #8
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}

08000f0c <_ZN12CliContainer15RegisterCommandEPKcP3Cli>:
	clicommand_entry commands[20];
	int funcounter = 0;
public:
	CliContainer(){}
	~CliContainer(){}
	void RegisterCommand(const  char* CommandName, Cli * clicommand) {
 8000f0c:	b480      	push	{r7}
 8000f0e:	b085      	sub	sp, #20
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	60f8      	str	r0, [r7, #12]
 8000f14:	60b9      	str	r1, [r7, #8]
 8000f16:	607a      	str	r2, [r7, #4]
		commands[funcounter].CommandName = CommandName;
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	68b9      	ldr	r1, [r7, #8]
 8000f22:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
		commands[funcounter].command = clicommand;
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8000f2c:	68fa      	ldr	r2, [r7, #12]
 8000f2e:	00db      	lsls	r3, r3, #3
 8000f30:	4413      	add	r3, r2
 8000f32:	687a      	ldr	r2, [r7, #4]
 8000f34:	605a      	str	r2, [r3, #4]
		funcounter++;
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8000f3c:	1c5a      	adds	r2, r3, #1
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	}
 8000f44:	bf00      	nop
 8000f46:	3714      	adds	r7, #20
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr

08000f50 <_ZN7Monitor15SetWarningValueEd>:
private:
	thresholds values;
	dht_STATE state;
public:
	Monitor(){}
	void SetWarningValue(double num)
 8000f50:	b480      	push	{r7}
 8000f52:	b085      	sub	sp, #20
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	60f8      	str	r0, [r7, #12]
 8000f58:	ed87 0b00 	vstr	d0, [r7]
	{
		values.warning = num;
 8000f5c:	68f9      	ldr	r1, [r7, #12]
 8000f5e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000f62:	e9c1 2302 	strd	r2, r3, [r1, #8]
	}
 8000f66:	bf00      	nop
 8000f68:	3714      	adds	r7, #20
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr

08000f72 <_ZN7Monitor16SetCriticalValueEd>:
	void SetCriticalValue(double num)
 8000f72:	b480      	push	{r7}
 8000f74:	b085      	sub	sp, #20
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	60f8      	str	r0, [r7, #12]
 8000f7a:	ed87 0b00 	vstr	d0, [r7]
	{
		values.critical = num;
 8000f7e:	68f9      	ldr	r1, [r7, #12]
 8000f80:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000f84:	e9c1 2304 	strd	r2, r3, [r1, #16]
	}
 8000f88:	bf00      	nop
 8000f8a:	3714      	adds	r7, #20
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr

08000f94 <_ZN7Monitor13getthresholdsEv>:
	}
	void setstate(dht_STATE State)
	{
		state = State;
	}
	thresholds * getthresholds()
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
	{
		return  &values;
 8000f9c:	687b      	ldr	r3, [r7, #4]
	}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	370c      	adds	r7, #12
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
	...

08000fac <_ZN5_FILE4readEv>:
		this->_FatFs = FatFs;
		this->_fres = fres;
		strcpy(filename,name);
	}

	void read(){
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b0b6      	sub	sp, #216	; 0xd8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
	  //Now let's try to open file "test.txt"
	  _fres = f_open(&_file, filename , FA_READ);
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	f503 7312 	add.w	r3, r3, #584	; 0x248
 8000fba:	6879      	ldr	r1, [r7, #4]
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f00b fa56 	bl	800c470 <f_open>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	461a      	mov	r2, r3
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	f883 2478 	strb.w	r2, [r3, #1144]	; 0x478
	  if (_fres != FR_OK) {
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	f893 3478 	ldrb.w	r3, [r3, #1144]	; 0x478
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d007      	beq.n	8000fe8 <_ZN5_FILE4readEv+0x3c>
		printf("f_open error (%i)\r\n", _fres);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	f893 3478 	ldrb.w	r3, [r3, #1144]	; 0x478
 8000fde:	4619      	mov	r1, r3
 8000fe0:	481b      	ldr	r0, [pc, #108]	; (8001050 <_ZN5_FILE4readEv+0xa4>)
 8000fe2:	f010 fa53 	bl	801148c <iprintf>
		while(1);
 8000fe6:	e7fe      	b.n	8000fe6 <_ZN5_FILE4readEv+0x3a>
	  }
	  printf("I was able to open 'log_file.txt' for reading!\r\n");
 8000fe8:	481a      	ldr	r0, [pc, #104]	; (8001054 <_ZN5_FILE4readEv+0xa8>)
 8000fea:	f010 fad5 	bl	8011598 <puts>
	  //Read 30 bytes from "test.txt" on the SD card
	  BYTE readBuf[200];

	  //We can either use f_read OR f_gets to get data out of files
	  //f_gets is a wrapper on f_read that does some string formatting for us
	  while(!f_eof(&_file)){
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	f8d3 2260 	ldr.w	r2, [r3, #608]	; 0x260
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	f8d3 3254 	ldr.w	r3, [r3, #596]	; 0x254
 8000ffa:	429a      	cmp	r2, r3
 8000ffc:	d01d      	beq.n	800103a <_ZN5_FILE4readEv+0x8e>
		  TCHAR* rres = f_gets((TCHAR*)readBuf, 200, &_file);
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	f503 7212 	add.w	r2, r3, #584	; 0x248
 8001004:	f107 030c 	add.w	r3, r7, #12
 8001008:	21c8      	movs	r1, #200	; 0xc8
 800100a:	4618      	mov	r0, r3
 800100c:	f00c f871 	bl	800d0f2 <f_gets>
 8001010:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
		  if(rres != 0) {
 8001014:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001018:	2b00      	cmp	r3, #0
 800101a:	d006      	beq.n	800102a <_ZN5_FILE4readEv+0x7e>
			printf("Read string from 'log_file.txt' contents: %s\r\n", readBuf);
 800101c:	f107 030c 	add.w	r3, r7, #12
 8001020:	4619      	mov	r1, r3
 8001022:	480d      	ldr	r0, [pc, #52]	; (8001058 <_ZN5_FILE4readEv+0xac>)
 8001024:	f010 fa32 	bl	801148c <iprintf>
 8001028:	e7e1      	b.n	8000fee <_ZN5_FILE4readEv+0x42>
		  } else {
			printf("f_gets error (%i)\r\n", _fres);
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	f893 3478 	ldrb.w	r3, [r3, #1144]	; 0x478
 8001030:	4619      	mov	r1, r3
 8001032:	480a      	ldr	r0, [pc, #40]	; (800105c <_ZN5_FILE4readEv+0xb0>)
 8001034:	f010 fa2a 	bl	801148c <iprintf>
	  while(!f_eof(&_file)){
 8001038:	e7d9      	b.n	8000fee <_ZN5_FILE4readEv+0x42>
		  }
	  }
	  //Be a tidy kiwi - don't forget to close your file!
	  f_close(&_file);
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	f503 7312 	add.w	r3, r3, #584	; 0x248
 8001040:	4618      	mov	r0, r3
 8001042:	f00b ff75 	bl	800cf30 <f_close>
	}
 8001046:	bf00      	nop
 8001048:	37d8      	adds	r7, #216	; 0xd8
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	08014310 	.word	0x08014310
 8001054:	08014324 	.word	0x08014324
 8001058:	08014354 	.word	0x08014354
 800105c:	08014384 	.word	0x08014384

08001060 <_ZN5_FILE11FILE_deleteEv>:
	  f_close(&_file);

	  //We're done, so de-mount the drive

}
	void FILE_delete()
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
	{
		f_unlink(filename);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	4618      	mov	r0, r3
 800106c:	f00b ff8f 	bl	800cf8e <f_unlink>
	}
 8001070:	bf00      	nop
 8001072:	3708      	adds	r7, #8
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}

08001078 <_ZN3CliC1Ev>:
class Cli{
 8001078:	b480      	push	{r7}
 800107a:	b083      	sub	sp, #12
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
 8001080:	4a04      	ldr	r2, [pc, #16]	; (8001094 <_ZN3CliC1Ev+0x1c>)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	601a      	str	r2, [r3, #0]
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	4618      	mov	r0, r3
 800108a:	370c      	adds	r7, #12
 800108c:	46bd      	mov	sp, r7
 800108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001092:	4770      	bx	lr
 8001094:	080148b4 	.word	0x080148b4

08001098 <_ZN5ledOnC1EP3LED>:

class ledOn : public Cli{
private:
	LED * _led;
public:
	ledOn(LED * led){
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	6039      	str	r1, [r7, #0]
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff ffe7 	bl	8001078 <_ZN3CliC1Ev>
 80010aa:	4a05      	ldr	r2, [pc, #20]	; (80010c0 <_ZN5ledOnC1EP3LED+0x28>)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	601a      	str	r2, [r3, #0]
		_led = led;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	683a      	ldr	r2, [r7, #0]
 80010b4:	605a      	str	r2, [r3, #4]
	}
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	4618      	mov	r0, r3
 80010ba:	3708      	adds	r7, #8
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	080148a0 	.word	0x080148a0

080010c4 <_ZN5ledOn9doCommandEPKc>:
	void doCommand(const char * param) override{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	6039      	str	r1, [r7, #0]
		_led->Led_On();
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	4618      	mov	r0, r3
 80010d4:	f000 fd6e 	bl	8001bb4 <_ZN3LED6Led_OnEv>
	}
 80010d8:	bf00      	nop
 80010da:	3708      	adds	r7, #8
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}

080010e0 <_ZN6ledOffC1EP3LED>:
};
class ledOff : public Cli{
private:
	LED * _led;
public:
	ledOff(LED * led){
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
 80010e8:	6039      	str	r1, [r7, #0]
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff ffc3 	bl	8001078 <_ZN3CliC1Ev>
 80010f2:	4a05      	ldr	r2, [pc, #20]	; (8001108 <_ZN6ledOffC1EP3LED+0x28>)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	601a      	str	r2, [r3, #0]
		_led = led;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	683a      	ldr	r2, [r7, #0]
 80010fc:	605a      	str	r2, [r3, #4]
	}
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4618      	mov	r0, r3
 8001102:	3708      	adds	r7, #8
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	0801488c 	.word	0x0801488c

0800110c <_ZN6ledOff9doCommandEPKc>:
	void doCommand(const char * param) override{
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	6039      	str	r1, [r7, #0]
		_led->Led_Off();
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	4618      	mov	r0, r3
 800111c:	f000 fd5d 	bl	8001bda <_ZN3LED7Led_OffEv>
	}
 8001120:	bf00      	nop
 8001122:	3708      	adds	r7, #8
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}

08001128 <_ZN10rtcgettimeC1EP4_RTC>:
};
class rtcgettime : public Cli{
private:
	_RTC * _rtc;
public:
	rtcgettime(_RTC * rtc){
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
 8001130:	6039      	str	r1, [r7, #0]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	4618      	mov	r0, r3
 8001136:	f7ff ff9f 	bl	8001078 <_ZN3CliC1Ev>
 800113a:	4a05      	ldr	r2, [pc, #20]	; (8001150 <_ZN10rtcgettimeC1EP4_RTC+0x28>)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	601a      	str	r2, [r3, #0]
		_rtc = rtc;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	683a      	ldr	r2, [r7, #0]
 8001144:	605a      	str	r2, [r3, #4]
	}
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4618      	mov	r0, r3
 800114a:	3708      	adds	r7, #8
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	08014878 	.word	0x08014878

08001154 <_ZN10rtcgettime9doCommandEPKc>:
	void doCommand(const char * param) override{
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	6039      	str	r1, [r7, #0]

		_rtc->rtcGetTime();
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	4618      	mov	r0, r3
 8001164:	f000 fdd8 	bl	8001d18 <_ZN4_RTC10rtcGetTimeEv>

	}
 8001168:	bf00      	nop
 800116a:	3708      	adds	r7, #8
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}

08001170 <_ZN10rtcsettimeC1EP4_RTC>:
};
class rtcsettime : public Cli{
private:
	_RTC * _rtc;
public:
	rtcsettime(_RTC * rtc){
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
 8001178:	6039      	str	r1, [r7, #0]
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	4618      	mov	r0, r3
 800117e:	f7ff ff7b 	bl	8001078 <_ZN3CliC1Ev>
 8001182:	4a05      	ldr	r2, [pc, #20]	; (8001198 <_ZN10rtcsettimeC1EP4_RTC+0x28>)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	601a      	str	r2, [r3, #0]
		_rtc = rtc;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	683a      	ldr	r2, [r7, #0]
 800118c:	605a      	str	r2, [r3, #4]
	}
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	4618      	mov	r0, r3
 8001192:	3708      	adds	r7, #8
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	08014864 	.word	0x08014864

0800119c <_ZN10rtcsettime9doCommandEPKc>:
	void doCommand(const char * param) override{
 800119c:	b580      	push	{r7, lr}
 800119e:	b098      	sub	sp, #96	; 0x60
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
 80011a4:	6039      	str	r1, [r7, #0]

		char * token;
		char s[3] = ":";
 80011a6:	4b3b      	ldr	r3, [pc, #236]	; (8001294 <_ZN10rtcsettime9doCommandEPKc+0xf8>)
 80011a8:	881b      	ldrh	r3, [r3, #0]
 80011aa:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 80011ae:	2300      	movs	r3, #0
 80011b0:	f887 305a 	strb.w	r3, [r7, #90]	; 0x5a
		char temp[50];
		strcpy(temp,param);
 80011b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011b8:	6839      	ldr	r1, [r7, #0]
 80011ba:	4618      	mov	r0, r3
 80011bc:	f010 fad9 	bl	8011772 <strcpy>
		DateTime tempdate;

		token = strtok(temp, s);
 80011c0:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80011c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011c8:	4611      	mov	r1, r2
 80011ca:	4618      	mov	r0, r3
 80011cc:	f010 fada 	bl	8011784 <strtok>
 80011d0:	65f8      	str	r0, [r7, #92]	; 0x5c
		tempdate.hours = atoi(token);
 80011d2:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80011d4:	f00f fbbb 	bl	801094e <atoi>
 80011d8:	4603      	mov	r3, r0
 80011da:	613b      	str	r3, [r7, #16]
		token = strtok(NULL, s);
 80011dc:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80011e0:	4619      	mov	r1, r3
 80011e2:	2000      	movs	r0, #0
 80011e4:	f010 face 	bl	8011784 <strtok>
 80011e8:	65f8      	str	r0, [r7, #92]	; 0x5c

		tempdate.min = atoi(token);
 80011ea:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80011ec:	f00f fbaf 	bl	801094e <atoi>
 80011f0:	4603      	mov	r3, r0
 80011f2:	60fb      	str	r3, [r7, #12]
		token = strtok(NULL, s);
 80011f4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80011f8:	4619      	mov	r1, r3
 80011fa:	2000      	movs	r0, #0
 80011fc:	f010 fac2 	bl	8011784 <strtok>
 8001200:	65f8      	str	r0, [r7, #92]	; 0x5c

		tempdate.sec = atoi(token);
 8001202:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8001204:	f00f fba3 	bl	801094e <atoi>
 8001208:	4603      	mov	r3, r0
 800120a:	60bb      	str	r3, [r7, #8]
		token = strtok(NULL, s);
 800120c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001210:	4619      	mov	r1, r3
 8001212:	2000      	movs	r0, #0
 8001214:	f010 fab6 	bl	8011784 <strtok>
 8001218:	65f8      	str	r0, [r7, #92]	; 0x5c

		tempdate.weekDay = atoi(token);
 800121a:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800121c:	f00f fb97 	bl	801094e <atoi>
 8001220:	4603      	mov	r3, r0
 8001222:	617b      	str	r3, [r7, #20]
		token = strtok(NULL, s);
 8001224:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001228:	4619      	mov	r1, r3
 800122a:	2000      	movs	r0, #0
 800122c:	f010 faaa 	bl	8011784 <strtok>
 8001230:	65f8      	str	r0, [r7, #92]	; 0x5c

		tempdate.day = atoi(token);
 8001232:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8001234:	f00f fb8b 	bl	801094e <atoi>
 8001238:	4603      	mov	r3, r0
 800123a:	61bb      	str	r3, [r7, #24]
		token = strtok(NULL, s);
 800123c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001240:	4619      	mov	r1, r3
 8001242:	2000      	movs	r0, #0
 8001244:	f010 fa9e 	bl	8011784 <strtok>
 8001248:	65f8      	str	r0, [r7, #92]	; 0x5c

		tempdate.month = atoi(token);
 800124a:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800124c:	f00f fb7f 	bl	801094e <atoi>
 8001250:	4603      	mov	r3, r0
 8001252:	61fb      	str	r3, [r7, #28]
		token = strtok(NULL, s);
 8001254:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001258:	4619      	mov	r1, r3
 800125a:	2000      	movs	r0, #0
 800125c:	f010 fa92 	bl	8011784 <strtok>
 8001260:	65f8      	str	r0, [r7, #92]	; 0x5c

		tempdate.year = atoi(token);
 8001262:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8001264:	f00f fb73 	bl	801094e <atoi>
 8001268:	4603      	mov	r3, r0
 800126a:	623b      	str	r3, [r7, #32]
		token = strtok(NULL, s);
 800126c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001270:	4619      	mov	r1, r3
 8001272:	2000      	movs	r0, #0
 8001274:	f010 fa86 	bl	8011784 <strtok>
 8001278:	65f8      	str	r0, [r7, #92]	; 0x5c




		_rtc->rtcSetTime(&tempdate);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	f107 0208 	add.w	r2, r7, #8
 8001282:	4611      	mov	r1, r2
 8001284:	4618      	mov	r0, r3
 8001286:	f000 fe17 	bl	8001eb8 <_ZN4_RTC10rtcSetTimeEP8DateTime>
	}
 800128a:	bf00      	nop
 800128c:	3760      	adds	r7, #96	; 0x60
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	08014398 	.word	0x08014398

08001298 <_ZN8buzzeronC1EP6BUZZER>:
};
class buzzeron : public Cli{
private:
	BUZZER * _buzzer;
public:
	buzzeron(BUZZER * buzzer){
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	6039      	str	r1, [r7, #0]
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	4618      	mov	r0, r3
 80012a6:	f7ff fee7 	bl	8001078 <_ZN3CliC1Ev>
 80012aa:	4a05      	ldr	r2, [pc, #20]	; (80012c0 <_ZN8buzzeronC1EP6BUZZER+0x28>)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	601a      	str	r2, [r3, #0]
		_buzzer = buzzer;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	683a      	ldr	r2, [r7, #0]
 80012b4:	605a      	str	r2, [r3, #4]
	}
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	4618      	mov	r0, r3
 80012ba:	3708      	adds	r7, #8
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	08014850 	.word	0x08014850

080012c4 <_ZN8buzzeron9doCommandEPKc>:
	void doCommand(const char * param) override{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
 80012cc:	6039      	str	r1, [r7, #0]
		_buzzer->buzzerStartPlay();
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	4618      	mov	r0, r3
 80012d4:	f001 fae4 	bl	80028a0 <_ZN6BUZZER15buzzerStartPlayEv>
	}
 80012d8:	bf00      	nop
 80012da:	3708      	adds	r7, #8
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}

080012e0 <_ZN9buzzeroffC1EP6BUZZER>:
};
class buzzeroff : public Cli{
private:
	BUZZER * _buzzer;
public:
	buzzeroff(BUZZER * buzzer){
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
 80012e8:	6039      	str	r1, [r7, #0]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7ff fec3 	bl	8001078 <_ZN3CliC1Ev>
 80012f2:	4a05      	ldr	r2, [pc, #20]	; (8001308 <_ZN9buzzeroffC1EP6BUZZER+0x28>)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	601a      	str	r2, [r3, #0]
		_buzzer = buzzer;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	683a      	ldr	r2, [r7, #0]
 80012fc:	605a      	str	r2, [r3, #4]
	}
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	4618      	mov	r0, r3
 8001302:	3708      	adds	r7, #8
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	0801483c 	.word	0x0801483c

0800130c <_ZN9buzzeroff9doCommandEPKc>:
	void doCommand(const char * param) override{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
 8001314:	6039      	str	r1, [r7, #0]
		_buzzer->buzzerStopPlay();
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	4618      	mov	r0, r3
 800131c:	f001 fad8 	bl	80028d0 <_ZN6BUZZER14buzzerStopPlayEv>
	}
 8001320:	bf00      	nop
 8001322:	3708      	adds	r7, #8
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}

08001328 <_ZN10setwarningC1EP7Monitor>:
};
class setwarning : public Cli{
private:
	Monitor * _monitor;
public:
	setwarning(Monitor * monitor){
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
 8001330:	6039      	str	r1, [r7, #0]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff fe9f 	bl	8001078 <_ZN3CliC1Ev>
 800133a:	4a05      	ldr	r2, [pc, #20]	; (8001350 <_ZN10setwarningC1EP7Monitor+0x28>)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	601a      	str	r2, [r3, #0]
		_monitor = monitor;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	683a      	ldr	r2, [r7, #0]
 8001344:	605a      	str	r2, [r3, #4]
	}
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	4618      	mov	r0, r3
 800134a:	3708      	adds	r7, #8
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	08014828 	.word	0x08014828

08001354 <_ZN10setwarning9doCommandEPKc>:
	void doCommand(const char * param) override{
 8001354:	b590      	push	{r4, r7, lr}
 8001356:	b085      	sub	sp, #20
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
 800135c:	6039      	str	r1, [r7, #0]
		int _param = atoi(param);
 800135e:	6838      	ldr	r0, [r7, #0]
 8001360:	f00f faf5 	bl	801094e <atoi>
 8001364:	60f8      	str	r0, [r7, #12]
		_monitor->SetWarningValue(_param);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	685c      	ldr	r4, [r3, #4]
 800136a:	68f8      	ldr	r0, [r7, #12]
 800136c:	f7ff f8ea 	bl	8000544 <__aeabi_i2d>
 8001370:	4602      	mov	r2, r0
 8001372:	460b      	mov	r3, r1
 8001374:	ec43 2b10 	vmov	d0, r2, r3
 8001378:	4620      	mov	r0, r4
 800137a:	f7ff fde9 	bl	8000f50 <_ZN7Monitor15SetWarningValueEd>
		flash.erase();
 800137e:	4808      	ldr	r0, [pc, #32]	; (80013a0 <_ZN10setwarning9doCommandEPKc+0x4c>)
 8001380:	f001 fa2c 	bl	80027dc <_ZN6_Flash5eraseEv>
		flash.program(_monitor->getthresholds());
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff fe03 	bl	8000f94 <_ZN7Monitor13getthresholdsEv>
 800138e:	4603      	mov	r3, r0
 8001390:	4619      	mov	r1, r3
 8001392:	4803      	ldr	r0, [pc, #12]	; (80013a0 <_ZN10setwarning9doCommandEPKc+0x4c>)
 8001394:	f001 fa42 	bl	800281c <_ZN6_Flash7programEPv>
	}
 8001398:	bf00      	nop
 800139a:	3714      	adds	r7, #20
 800139c:	46bd      	mov	sp, r7
 800139e:	bd90      	pop	{r4, r7, pc}
 80013a0:	20001598 	.word	0x20001598

080013a4 <_ZN11setcriticalC1EP7Monitor>:
};
class setcritical : public Cli{
private:
	Monitor * _monitor;
public:
	setcritical(Monitor * monitor){
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
 80013ac:	6039      	str	r1, [r7, #0]
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	4618      	mov	r0, r3
 80013b2:	f7ff fe61 	bl	8001078 <_ZN3CliC1Ev>
 80013b6:	4a05      	ldr	r2, [pc, #20]	; (80013cc <_ZN11setcriticalC1EP7Monitor+0x28>)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	601a      	str	r2, [r3, #0]
		_monitor = monitor;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	683a      	ldr	r2, [r7, #0]
 80013c0:	605a      	str	r2, [r3, #4]
	}
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4618      	mov	r0, r3
 80013c6:	3708      	adds	r7, #8
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	08014814 	.word	0x08014814

080013d0 <_ZN11setcritical9doCommandEPKc>:
	void doCommand(const char * param) override{
 80013d0:	b590      	push	{r4, r7, lr}
 80013d2:	b085      	sub	sp, #20
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	6039      	str	r1, [r7, #0]
		int _param = atoi(param);
 80013da:	6838      	ldr	r0, [r7, #0]
 80013dc:	f00f fab7 	bl	801094e <atoi>
 80013e0:	60f8      	str	r0, [r7, #12]
		_monitor->SetCriticalValue(_param);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	685c      	ldr	r4, [r3, #4]
 80013e6:	68f8      	ldr	r0, [r7, #12]
 80013e8:	f7ff f8ac 	bl	8000544 <__aeabi_i2d>
 80013ec:	4602      	mov	r2, r0
 80013ee:	460b      	mov	r3, r1
 80013f0:	ec43 2b10 	vmov	d0, r2, r3
 80013f4:	4620      	mov	r0, r4
 80013f6:	f7ff fdbc 	bl	8000f72 <_ZN7Monitor16SetCriticalValueEd>
		flash.erase();
 80013fa:	4808      	ldr	r0, [pc, #32]	; (800141c <_ZN11setcritical9doCommandEPKc+0x4c>)
 80013fc:	f001 f9ee 	bl	80027dc <_ZN6_Flash5eraseEv>
		flash.program(_monitor->getthresholds());
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	685b      	ldr	r3, [r3, #4]
 8001404:	4618      	mov	r0, r3
 8001406:	f7ff fdc5 	bl	8000f94 <_ZN7Monitor13getthresholdsEv>
 800140a:	4603      	mov	r3, r0
 800140c:	4619      	mov	r1, r3
 800140e:	4803      	ldr	r0, [pc, #12]	; (800141c <_ZN11setcritical9doCommandEPKc+0x4c>)
 8001410:	f001 fa04 	bl	800281c <_ZN6_Flash7programEPv>
	}
 8001414:	bf00      	nop
 8001416:	3714      	adds	r7, #20
 8001418:	46bd      	mov	sp, r7
 800141a:	bd90      	pop	{r4, r7, pc}
 800141c:	20001598 	.word	0x20001598

08001420 <_ZN10print_fileC1EP5_FILE>:
};
class print_file : public Cli{
private:
	_FILE * _file;
public:
	print_file(_FILE * file){
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	6039      	str	r1, [r7, #0]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	4618      	mov	r0, r3
 800142e:	f7ff fe23 	bl	8001078 <_ZN3CliC1Ev>
 8001432:	4a05      	ldr	r2, [pc, #20]	; (8001448 <_ZN10print_fileC1EP5_FILE+0x28>)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	601a      	str	r2, [r3, #0]
		_file = file;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	683a      	ldr	r2, [r7, #0]
 800143c:	605a      	str	r2, [r3, #4]
	}
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	4618      	mov	r0, r3
 8001442:	3708      	adds	r7, #8
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	08014800 	.word	0x08014800

0800144c <_ZN10print_file9doCommandEPKc>:
	void doCommand(const char * param) override{
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
 8001454:	6039      	str	r1, [r7, #0]
		_file->read();
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	4618      	mov	r0, r3
 800145c:	f7ff fda6 	bl	8000fac <_ZN5_FILE4readEv>
	}
 8001460:	bf00      	nop
 8001462:	3708      	adds	r7, #8
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}

08001468 <_ZN11delete_fileC1EP5_FILE>:
};
class delete_file : public Cli{
private:
	_FILE * _file;
public:
	delete_file(_FILE * file){
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
 8001470:	6039      	str	r1, [r7, #0]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	4618      	mov	r0, r3
 8001476:	f7ff fdff 	bl	8001078 <_ZN3CliC1Ev>
 800147a:	4a05      	ldr	r2, [pc, #20]	; (8001490 <_ZN11delete_fileC1EP5_FILE+0x28>)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	601a      	str	r2, [r3, #0]
		_file = file;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	683a      	ldr	r2, [r7, #0]
 8001484:	605a      	str	r2, [r3, #4]
	}
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4618      	mov	r0, r3
 800148a:	3708      	adds	r7, #8
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	080147ec 	.word	0x080147ec

08001494 <_ZN11delete_file9doCommandEPKc>:
	void doCommand(const char * param) override{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
 800149c:	6039      	str	r1, [r7, #0]
		_file->FILE_delete();
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	4618      	mov	r0, r3
 80014a4:	f7ff fddc 	bl	8001060 <_ZN5_FILE11FILE_deleteEv>
	}
 80014a8:	bf00      	nop
 80014aa:	3708      	adds	r7, #8
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}

080014b0 <_ZN12CliContainer16initCLIcontainerEv>:
};

void CliContainer::initCLIcontainer(){
 80014b0:	b590      	push	{r4, r7, lr}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
	container.RegisterCommand("ledon",new ledOn(&ledblue));
 80014b8:	2008      	movs	r0, #8
 80014ba:	f00f fa11 	bl	80108e0 <_Znwj>
 80014be:	4603      	mov	r3, r0
 80014c0:	461c      	mov	r4, r3
 80014c2:	4953      	ldr	r1, [pc, #332]	; (8001610 <_ZN12CliContainer16initCLIcontainerEv+0x160>)
 80014c4:	4620      	mov	r0, r4
 80014c6:	f7ff fde7 	bl	8001098 <_ZN5ledOnC1EP3LED>
 80014ca:	4622      	mov	r2, r4
 80014cc:	4951      	ldr	r1, [pc, #324]	; (8001614 <_ZN12CliContainer16initCLIcontainerEv+0x164>)
 80014ce:	4852      	ldr	r0, [pc, #328]	; (8001618 <_ZN12CliContainer16initCLIcontainerEv+0x168>)
 80014d0:	f7ff fd1c 	bl	8000f0c <_ZN12CliContainer15RegisterCommandEPKcP3Cli>
	container.RegisterCommand("ledoff",new ledOff(&ledblue));
 80014d4:	2008      	movs	r0, #8
 80014d6:	f00f fa03 	bl	80108e0 <_Znwj>
 80014da:	4603      	mov	r3, r0
 80014dc:	461c      	mov	r4, r3
 80014de:	494c      	ldr	r1, [pc, #304]	; (8001610 <_ZN12CliContainer16initCLIcontainerEv+0x160>)
 80014e0:	4620      	mov	r0, r4
 80014e2:	f7ff fdfd 	bl	80010e0 <_ZN6ledOffC1EP3LED>
 80014e6:	4622      	mov	r2, r4
 80014e8:	494c      	ldr	r1, [pc, #304]	; (800161c <_ZN12CliContainer16initCLIcontainerEv+0x16c>)
 80014ea:	484b      	ldr	r0, [pc, #300]	; (8001618 <_ZN12CliContainer16initCLIcontainerEv+0x168>)
 80014ec:	f7ff fd0e 	bl	8000f0c <_ZN12CliContainer15RegisterCommandEPKcP3Cli>
	container.RegisterCommand("settime",new rtcsettime(&rtc));
 80014f0:	2008      	movs	r0, #8
 80014f2:	f00f f9f5 	bl	80108e0 <_Znwj>
 80014f6:	4603      	mov	r3, r0
 80014f8:	461c      	mov	r4, r3
 80014fa:	4949      	ldr	r1, [pc, #292]	; (8001620 <_ZN12CliContainer16initCLIcontainerEv+0x170>)
 80014fc:	4620      	mov	r0, r4
 80014fe:	f7ff fe37 	bl	8001170 <_ZN10rtcsettimeC1EP4_RTC>
 8001502:	4622      	mov	r2, r4
 8001504:	4947      	ldr	r1, [pc, #284]	; (8001624 <_ZN12CliContainer16initCLIcontainerEv+0x174>)
 8001506:	4844      	ldr	r0, [pc, #272]	; (8001618 <_ZN12CliContainer16initCLIcontainerEv+0x168>)
 8001508:	f7ff fd00 	bl	8000f0c <_ZN12CliContainer15RegisterCommandEPKcP3Cli>
	container.RegisterCommand("gettime",new rtcgettime(&rtc));
 800150c:	2008      	movs	r0, #8
 800150e:	f00f f9e7 	bl	80108e0 <_Znwj>
 8001512:	4603      	mov	r3, r0
 8001514:	461c      	mov	r4, r3
 8001516:	4942      	ldr	r1, [pc, #264]	; (8001620 <_ZN12CliContainer16initCLIcontainerEv+0x170>)
 8001518:	4620      	mov	r0, r4
 800151a:	f7ff fe05 	bl	8001128 <_ZN10rtcgettimeC1EP4_RTC>
 800151e:	4622      	mov	r2, r4
 8001520:	4941      	ldr	r1, [pc, #260]	; (8001628 <_ZN12CliContainer16initCLIcontainerEv+0x178>)
 8001522:	483d      	ldr	r0, [pc, #244]	; (8001618 <_ZN12CliContainer16initCLIcontainerEv+0x168>)
 8001524:	f7ff fcf2 	bl	8000f0c <_ZN12CliContainer15RegisterCommandEPKcP3Cli>
	container.RegisterCommand("play",new buzzeron(&buzzer));
 8001528:	2008      	movs	r0, #8
 800152a:	f00f f9d9 	bl	80108e0 <_Znwj>
 800152e:	4603      	mov	r3, r0
 8001530:	461c      	mov	r4, r3
 8001532:	493e      	ldr	r1, [pc, #248]	; (800162c <_ZN12CliContainer16initCLIcontainerEv+0x17c>)
 8001534:	4620      	mov	r0, r4
 8001536:	f7ff feaf 	bl	8001298 <_ZN8buzzeronC1EP6BUZZER>
 800153a:	4622      	mov	r2, r4
 800153c:	493c      	ldr	r1, [pc, #240]	; (8001630 <_ZN12CliContainer16initCLIcontainerEv+0x180>)
 800153e:	4836      	ldr	r0, [pc, #216]	; (8001618 <_ZN12CliContainer16initCLIcontainerEv+0x168>)
 8001540:	f7ff fce4 	bl	8000f0c <_ZN12CliContainer15RegisterCommandEPKcP3Cli>
	container.RegisterCommand("stop",new buzzeroff(&buzzer));
 8001544:	2008      	movs	r0, #8
 8001546:	f00f f9cb 	bl	80108e0 <_Znwj>
 800154a:	4603      	mov	r3, r0
 800154c:	461c      	mov	r4, r3
 800154e:	4937      	ldr	r1, [pc, #220]	; (800162c <_ZN12CliContainer16initCLIcontainerEv+0x17c>)
 8001550:	4620      	mov	r0, r4
 8001552:	f7ff fec5 	bl	80012e0 <_ZN9buzzeroffC1EP6BUZZER>
 8001556:	4622      	mov	r2, r4
 8001558:	4936      	ldr	r1, [pc, #216]	; (8001634 <_ZN12CliContainer16initCLIcontainerEv+0x184>)
 800155a:	482f      	ldr	r0, [pc, #188]	; (8001618 <_ZN12CliContainer16initCLIcontainerEv+0x168>)
 800155c:	f7ff fcd6 	bl	8000f0c <_ZN12CliContainer15RegisterCommandEPKcP3Cli>
	container.RegisterCommand("printtemp",new print_file(&temperature_file));
 8001560:	2008      	movs	r0, #8
 8001562:	f00f f9bd 	bl	80108e0 <_Znwj>
 8001566:	4603      	mov	r3, r0
 8001568:	461c      	mov	r4, r3
 800156a:	4933      	ldr	r1, [pc, #204]	; (8001638 <_ZN12CliContainer16initCLIcontainerEv+0x188>)
 800156c:	4620      	mov	r0, r4
 800156e:	f7ff ff57 	bl	8001420 <_ZN10print_fileC1EP5_FILE>
 8001572:	4622      	mov	r2, r4
 8001574:	4931      	ldr	r1, [pc, #196]	; (800163c <_ZN12CliContainer16initCLIcontainerEv+0x18c>)
 8001576:	4828      	ldr	r0, [pc, #160]	; (8001618 <_ZN12CliContainer16initCLIcontainerEv+0x168>)
 8001578:	f7ff fcc8 	bl	8000f0c <_ZN12CliContainer15RegisterCommandEPKcP3Cli>
	container.RegisterCommand("printlog",new print_file(&event_file));
 800157c:	2008      	movs	r0, #8
 800157e:	f00f f9af 	bl	80108e0 <_Znwj>
 8001582:	4603      	mov	r3, r0
 8001584:	461c      	mov	r4, r3
 8001586:	492e      	ldr	r1, [pc, #184]	; (8001640 <_ZN12CliContainer16initCLIcontainerEv+0x190>)
 8001588:	4620      	mov	r0, r4
 800158a:	f7ff ff49 	bl	8001420 <_ZN10print_fileC1EP5_FILE>
 800158e:	4622      	mov	r2, r4
 8001590:	492c      	ldr	r1, [pc, #176]	; (8001644 <_ZN12CliContainer16initCLIcontainerEv+0x194>)
 8001592:	4821      	ldr	r0, [pc, #132]	; (8001618 <_ZN12CliContainer16initCLIcontainerEv+0x168>)
 8001594:	f7ff fcba 	bl	8000f0c <_ZN12CliContainer15RegisterCommandEPKcP3Cli>
	container.RegisterCommand("deletetemp",new delete_file(&temperature_file));
 8001598:	2008      	movs	r0, #8
 800159a:	f00f f9a1 	bl	80108e0 <_Znwj>
 800159e:	4603      	mov	r3, r0
 80015a0:	461c      	mov	r4, r3
 80015a2:	4925      	ldr	r1, [pc, #148]	; (8001638 <_ZN12CliContainer16initCLIcontainerEv+0x188>)
 80015a4:	4620      	mov	r0, r4
 80015a6:	f7ff ff5f 	bl	8001468 <_ZN11delete_fileC1EP5_FILE>
 80015aa:	4622      	mov	r2, r4
 80015ac:	4926      	ldr	r1, [pc, #152]	; (8001648 <_ZN12CliContainer16initCLIcontainerEv+0x198>)
 80015ae:	481a      	ldr	r0, [pc, #104]	; (8001618 <_ZN12CliContainer16initCLIcontainerEv+0x168>)
 80015b0:	f7ff fcac 	bl	8000f0c <_ZN12CliContainer15RegisterCommandEPKcP3Cli>
	container.RegisterCommand("deletelog",new delete_file(&event_file));
 80015b4:	2008      	movs	r0, #8
 80015b6:	f00f f993 	bl	80108e0 <_Znwj>
 80015ba:	4603      	mov	r3, r0
 80015bc:	461c      	mov	r4, r3
 80015be:	4920      	ldr	r1, [pc, #128]	; (8001640 <_ZN12CliContainer16initCLIcontainerEv+0x190>)
 80015c0:	4620      	mov	r0, r4
 80015c2:	f7ff ff51 	bl	8001468 <_ZN11delete_fileC1EP5_FILE>
 80015c6:	4622      	mov	r2, r4
 80015c8:	4920      	ldr	r1, [pc, #128]	; (800164c <_ZN12CliContainer16initCLIcontainerEv+0x19c>)
 80015ca:	4813      	ldr	r0, [pc, #76]	; (8001618 <_ZN12CliContainer16initCLIcontainerEv+0x168>)
 80015cc:	f7ff fc9e 	bl	8000f0c <_ZN12CliContainer15RegisterCommandEPKcP3Cli>
	container.RegisterCommand("setwarrning",new setwarning(&monitor));
 80015d0:	2008      	movs	r0, #8
 80015d2:	f00f f985 	bl	80108e0 <_Znwj>
 80015d6:	4603      	mov	r3, r0
 80015d8:	461c      	mov	r4, r3
 80015da:	491d      	ldr	r1, [pc, #116]	; (8001650 <_ZN12CliContainer16initCLIcontainerEv+0x1a0>)
 80015dc:	4620      	mov	r0, r4
 80015de:	f7ff fea3 	bl	8001328 <_ZN10setwarningC1EP7Monitor>
 80015e2:	4622      	mov	r2, r4
 80015e4:	491b      	ldr	r1, [pc, #108]	; (8001654 <_ZN12CliContainer16initCLIcontainerEv+0x1a4>)
 80015e6:	480c      	ldr	r0, [pc, #48]	; (8001618 <_ZN12CliContainer16initCLIcontainerEv+0x168>)
 80015e8:	f7ff fc90 	bl	8000f0c <_ZN12CliContainer15RegisterCommandEPKcP3Cli>
	container.RegisterCommand("setcritical",new setcritical(&monitor));
 80015ec:	2008      	movs	r0, #8
 80015ee:	f00f f977 	bl	80108e0 <_Znwj>
 80015f2:	4603      	mov	r3, r0
 80015f4:	461c      	mov	r4, r3
 80015f6:	4916      	ldr	r1, [pc, #88]	; (8001650 <_ZN12CliContainer16initCLIcontainerEv+0x1a0>)
 80015f8:	4620      	mov	r0, r4
 80015fa:	f7ff fed3 	bl	80013a4 <_ZN11setcriticalC1EP7Monitor>
 80015fe:	4622      	mov	r2, r4
 8001600:	4915      	ldr	r1, [pc, #84]	; (8001658 <_ZN12CliContainer16initCLIcontainerEv+0x1a8>)
 8001602:	4805      	ldr	r0, [pc, #20]	; (8001618 <_ZN12CliContainer16initCLIcontainerEv+0x168>)
 8001604:	f7ff fc82 	bl	8000f0c <_ZN12CliContainer15RegisterCommandEPKcP3Cli>

}
 8001608:	bf00      	nop
 800160a:	370c      	adds	r7, #12
 800160c:	46bd      	mov	sp, r7
 800160e:	bd90      	pop	{r4, r7, pc}
 8001610:	200005d0 	.word	0x200005d0
 8001614:	0801439c 	.word	0x0801439c
 8001618:	2000052c 	.word	0x2000052c
 800161c:	080143a4 	.word	0x080143a4
 8001620:	20000508 	.word	0x20000508
 8001624:	080143ac 	.word	0x080143ac
 8001628:	080143b4 	.word	0x080143b4
 800162c:	200005e4 	.word	0x200005e4
 8001630:	080143bc 	.word	0x080143bc
 8001634:	080143c4 	.word	0x080143c4
 8001638:	2000111c 	.word	0x2000111c
 800163c:	080143cc 	.word	0x080143cc
 8001640:	20000ca0 	.word	0x20000ca0
 8001644:	080143d8 	.word	0x080143d8
 8001648:	080143e4 	.word	0x080143e4
 800164c:	080143f0 	.word	0x080143f0
 8001650:	200005e8 	.word	0x200005e8
 8001654:	080143fc 	.word	0x080143fc
 8001658:	08014408 	.word	0x08014408

0800165c <_ZN11delete_fileD1Ev>:
class delete_file : public Cli{
 800165c:	b580      	push	{r7, lr}
 800165e:	b082      	sub	sp, #8
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
 8001664:	4a05      	ldr	r2, [pc, #20]	; (800167c <_ZN11delete_fileD1Ev+0x20>)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	601a      	str	r2, [r3, #0]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	4618      	mov	r0, r3
 800166e:	f7ff fc2d 	bl	8000ecc <_ZN3CliD1Ev>
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	4618      	mov	r0, r3
 8001676:	3708      	adds	r7, #8
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	080147ec 	.word	0x080147ec

08001680 <_ZN11delete_fileD0Ev>:
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
 8001688:	6878      	ldr	r0, [r7, #4]
 800168a:	f7ff ffe7 	bl	800165c <_ZN11delete_fileD1Ev>
 800168e:	2108      	movs	r1, #8
 8001690:	6878      	ldr	r0, [r7, #4]
 8001692:	f00f f923 	bl	80108dc <_ZdlPvj>
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	4618      	mov	r0, r3
 800169a:	3708      	adds	r7, #8
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}

080016a0 <_ZN10print_fileD1Ev>:
class print_file : public Cli{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	4a05      	ldr	r2, [pc, #20]	; (80016c0 <_ZN10print_fileD1Ev+0x20>)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	601a      	str	r2, [r3, #0]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	4618      	mov	r0, r3
 80016b2:	f7ff fc0b 	bl	8000ecc <_ZN3CliD1Ev>
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	4618      	mov	r0, r3
 80016ba:	3708      	adds	r7, #8
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	08014800 	.word	0x08014800

080016c4 <_ZN10print_fileD0Ev>:
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	6878      	ldr	r0, [r7, #4]
 80016ce:	f7ff ffe7 	bl	80016a0 <_ZN10print_fileD1Ev>
 80016d2:	2108      	movs	r1, #8
 80016d4:	6878      	ldr	r0, [r7, #4]
 80016d6:	f00f f901 	bl	80108dc <_ZdlPvj>
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	4618      	mov	r0, r3
 80016de:	3708      	adds	r7, #8
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}

080016e4 <_ZN11setcriticalD1Ev>:
class setcritical : public Cli{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
 80016ec:	4a05      	ldr	r2, [pc, #20]	; (8001704 <_ZN11setcriticalD1Ev+0x20>)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	601a      	str	r2, [r3, #0]
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7ff fbe9 	bl	8000ecc <_ZN3CliD1Ev>
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	4618      	mov	r0, r3
 80016fe:	3708      	adds	r7, #8
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}
 8001704:	08014814 	.word	0x08014814

08001708 <_ZN11setcriticalD0Ev>:
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	6878      	ldr	r0, [r7, #4]
 8001712:	f7ff ffe7 	bl	80016e4 <_ZN11setcriticalD1Ev>
 8001716:	2108      	movs	r1, #8
 8001718:	6878      	ldr	r0, [r7, #4]
 800171a:	f00f f8df 	bl	80108dc <_ZdlPvj>
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	4618      	mov	r0, r3
 8001722:	3708      	adds	r7, #8
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}

08001728 <_ZN10setwarningD1Ev>:
class setwarning : public Cli{
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
 8001730:	4a05      	ldr	r2, [pc, #20]	; (8001748 <_ZN10setwarningD1Ev+0x20>)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	601a      	str	r2, [r3, #0]
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	4618      	mov	r0, r3
 800173a:	f7ff fbc7 	bl	8000ecc <_ZN3CliD1Ev>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	4618      	mov	r0, r3
 8001742:	3708      	adds	r7, #8
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	08014828 	.word	0x08014828

0800174c <_ZN10setwarningD0Ev>:
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
 8001754:	6878      	ldr	r0, [r7, #4]
 8001756:	f7ff ffe7 	bl	8001728 <_ZN10setwarningD1Ev>
 800175a:	2108      	movs	r1, #8
 800175c:	6878      	ldr	r0, [r7, #4]
 800175e:	f00f f8bd 	bl	80108dc <_ZdlPvj>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	4618      	mov	r0, r3
 8001766:	3708      	adds	r7, #8
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}

0800176c <_ZN9buzzeroffD1Ev>:
class buzzeroff : public Cli{
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	4a05      	ldr	r2, [pc, #20]	; (800178c <_ZN9buzzeroffD1Ev+0x20>)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	601a      	str	r2, [r3, #0]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	4618      	mov	r0, r3
 800177e:	f7ff fba5 	bl	8000ecc <_ZN3CliD1Ev>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	4618      	mov	r0, r3
 8001786:	3708      	adds	r7, #8
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	0801483c 	.word	0x0801483c

08001790 <_ZN9buzzeroffD0Ev>:
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	6878      	ldr	r0, [r7, #4]
 800179a:	f7ff ffe7 	bl	800176c <_ZN9buzzeroffD1Ev>
 800179e:	2108      	movs	r1, #8
 80017a0:	6878      	ldr	r0, [r7, #4]
 80017a2:	f00f f89b 	bl	80108dc <_ZdlPvj>
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	4618      	mov	r0, r3
 80017aa:	3708      	adds	r7, #8
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}

080017b0 <_ZN8buzzeronD1Ev>:
class buzzeron : public Cli{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
 80017b8:	4a05      	ldr	r2, [pc, #20]	; (80017d0 <_ZN8buzzeronD1Ev+0x20>)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	601a      	str	r2, [r3, #0]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7ff fb83 	bl	8000ecc <_ZN3CliD1Ev>
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4618      	mov	r0, r3
 80017ca:	3708      	adds	r7, #8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	08014850 	.word	0x08014850

080017d4 <_ZN8buzzeronD0Ev>:
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
 80017dc:	6878      	ldr	r0, [r7, #4]
 80017de:	f7ff ffe7 	bl	80017b0 <_ZN8buzzeronD1Ev>
 80017e2:	2108      	movs	r1, #8
 80017e4:	6878      	ldr	r0, [r7, #4]
 80017e6:	f00f f879 	bl	80108dc <_ZdlPvj>
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	4618      	mov	r0, r3
 80017ee:	3708      	adds	r7, #8
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}

080017f4 <_ZN10rtcsettimeD1Ev>:
class rtcsettime : public Cli{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	4a05      	ldr	r2, [pc, #20]	; (8001814 <_ZN10rtcsettimeD1Ev+0x20>)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	601a      	str	r2, [r3, #0]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	4618      	mov	r0, r3
 8001806:	f7ff fb61 	bl	8000ecc <_ZN3CliD1Ev>
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	4618      	mov	r0, r3
 800180e:	3708      	adds	r7, #8
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	08014864 	.word	0x08014864

08001818 <_ZN10rtcsettimeD0Ev>:
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
 8001820:	6878      	ldr	r0, [r7, #4]
 8001822:	f7ff ffe7 	bl	80017f4 <_ZN10rtcsettimeD1Ev>
 8001826:	2108      	movs	r1, #8
 8001828:	6878      	ldr	r0, [r7, #4]
 800182a:	f00f f857 	bl	80108dc <_ZdlPvj>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	4618      	mov	r0, r3
 8001832:	3708      	adds	r7, #8
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}

08001838 <_ZN10rtcgettimeD1Ev>:
class rtcgettime : public Cli{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	4a05      	ldr	r2, [pc, #20]	; (8001858 <_ZN10rtcgettimeD1Ev+0x20>)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	601a      	str	r2, [r3, #0]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	4618      	mov	r0, r3
 800184a:	f7ff fb3f 	bl	8000ecc <_ZN3CliD1Ev>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	4618      	mov	r0, r3
 8001852:	3708      	adds	r7, #8
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}
 8001858:	08014878 	.word	0x08014878

0800185c <_ZN10rtcgettimeD0Ev>:
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
 8001864:	6878      	ldr	r0, [r7, #4]
 8001866:	f7ff ffe7 	bl	8001838 <_ZN10rtcgettimeD1Ev>
 800186a:	2108      	movs	r1, #8
 800186c:	6878      	ldr	r0, [r7, #4]
 800186e:	f00f f835 	bl	80108dc <_ZdlPvj>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4618      	mov	r0, r3
 8001876:	3708      	adds	r7, #8
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}

0800187c <_ZN6ledOffD1Ev>:
class ledOff : public Cli{
 800187c:	b580      	push	{r7, lr}
 800187e:	b082      	sub	sp, #8
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
 8001884:	4a05      	ldr	r2, [pc, #20]	; (800189c <_ZN6ledOffD1Ev+0x20>)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	601a      	str	r2, [r3, #0]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	4618      	mov	r0, r3
 800188e:	f7ff fb1d 	bl	8000ecc <_ZN3CliD1Ev>
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	4618      	mov	r0, r3
 8001896:	3708      	adds	r7, #8
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}
 800189c:	0801488c 	.word	0x0801488c

080018a0 <_ZN6ledOffD0Ev>:
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
 80018a8:	6878      	ldr	r0, [r7, #4]
 80018aa:	f7ff ffe7 	bl	800187c <_ZN6ledOffD1Ev>
 80018ae:	2108      	movs	r1, #8
 80018b0:	6878      	ldr	r0, [r7, #4]
 80018b2:	f00f f813 	bl	80108dc <_ZdlPvj>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4618      	mov	r0, r3
 80018ba:	3708      	adds	r7, #8
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}

080018c0 <_ZN5ledOnD1Ev>:
class ledOn : public Cli{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
 80018c8:	4a05      	ldr	r2, [pc, #20]	; (80018e0 <_ZN5ledOnD1Ev+0x20>)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	601a      	str	r2, [r3, #0]
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7ff fafb 	bl	8000ecc <_ZN3CliD1Ev>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	4618      	mov	r0, r3
 80018da:	3708      	adds	r7, #8
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	080148a0 	.word	0x080148a0

080018e4 <_ZN5ledOnD0Ev>:
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
 80018ec:	6878      	ldr	r0, [r7, #4]
 80018ee:	f7ff ffe7 	bl	80018c0 <_ZN5ledOnD1Ev>
 80018f2:	2108      	movs	r1, #8
 80018f4:	6878      	ldr	r0, [r7, #4]
 80018f6:	f00e fff1 	bl	80108dc <_ZdlPvj>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	4618      	mov	r0, r3
 80018fe:	3708      	adds	r7, #8
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}

08001904 <_ZN3DHTC1EP12GPIO_TypeDeft>:

GPIO_InitTypeDef gpioStruct;
static uint8_t DHT_data[5];
extern TIM_HandleTypeDef htim1;

DHT::DHT(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin){
 8001904:	b480      	push	{r7}
 8001906:	b085      	sub	sp, #20
 8001908:	af00      	add	r7, sp, #0
 800190a:	60f8      	str	r0, [r7, #12]
 800190c:	60b9      	str	r1, [r7, #8]
 800190e:	4613      	mov	r3, r2
 8001910:	80fb      	strh	r3, [r7, #6]
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	2200      	movs	r2, #0
 8001916:	615a      	str	r2, [r3, #20]
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	2200      	movs	r2, #0
 800191c:	761a      	strb	r2, [r3, #24]
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	2200      	movs	r2, #0
 8001922:	765a      	strb	r2, [r3, #25]
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	2200      	movs	r2, #0
 8001928:	769a      	strb	r2, [r3, #26]
	_GPIOx = GPIOx;
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	68ba      	ldr	r2, [r7, #8]
 800192e:	601a      	str	r2, [r3, #0]
	_GPIO_Pin = GPIO_Pin;
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	88fa      	ldrh	r2, [r7, #6]
 8001934:	809a      	strh	r2, [r3, #4]
	dhtPin = WAKING;
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	2200      	movs	r2, #0
 800193a:	719a      	strb	r2, [r3, #6]
	bitcount=0;
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	2200      	movs	r2, #0
 8001940:	611a      	str	r2, [r3, #16]

}
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	4618      	mov	r0, r3
 8001946:	3714      	adds	r7, #20
 8001948:	46bd      	mov	sp, r7
 800194a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194e:	4770      	bx	lr

08001950 <_ZN3DHT11setGpioExtiEv>:

 void DHT::setGpioExti()
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b088      	sub	sp, #32
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef gpioStruct = {0};
 8001958:	f107 030c 	add.w	r3, r7, #12
 800195c:	2200      	movs	r2, #0
 800195e:	601a      	str	r2, [r3, #0]
 8001960:	605a      	str	r2, [r3, #4]
 8001962:	609a      	str	r2, [r3, #8]
 8001964:	60da      	str	r2, [r3, #12]
 8001966:	611a      	str	r2, [r3, #16]
	gpioStruct.Pin = _GPIO_Pin;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	889b      	ldrh	r3, [r3, #4]
 800196c:	60fb      	str	r3, [r7, #12]
	gpioStruct.Mode = GPIO_MODE_IT_FALLING;
 800196e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001972:	613b      	str	r3, [r7, #16]
	gpioStruct.Pull = GPIO_PULLUP;
 8001974:	2301      	movs	r3, #1
 8001976:	617b      	str	r3, [r7, #20]

	HAL_GPIO_Init(_GPIOx, &gpioStruct);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f107 020c 	add.w	r2, r7, #12
 8001980:	4611      	mov	r1, r2
 8001982:	4618      	mov	r0, r3
 8001984:	f002 fc02 	bl	800418c <HAL_GPIO_Init>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001988:	2017      	movs	r0, #23
 800198a:	f002 f8dd 	bl	8003b48 <HAL_NVIC_EnableIRQ>
}
 800198e:	bf00      	nop
 8001990:	3720      	adds	r7, #32
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
	...

08001998 <_ZN3DHT13Dht_readAsyncEv>:

void DHT::Dht_readAsync()
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b088      	sub	sp, #32
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef gpioStruct;
	gpioStruct.Pin = pin_4_Pin;
 80019a0:	2320      	movs	r3, #32
 80019a2:	60fb      	str	r3, [r7, #12]
	gpioStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019a4:	2301      	movs	r3, #1
 80019a6:	613b      	str	r3, [r7, #16]
	gpioStruct.Pull = GPIO_NOPULL;
 80019a8:	2300      	movs	r3, #0
 80019aa:	617b      	str	r3, [r7, #20]
	gpioStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ac:	2300      	movs	r3, #0
 80019ae:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(pin_4_GPIO_Port, &gpioStruct);
 80019b0:	f107 030c 	add.w	r3, r7, #12
 80019b4:	4619      	mov	r1, r3
 80019b6:	480b      	ldr	r0, [pc, #44]	; (80019e4 <_ZN3DHT13Dht_readAsyncEv+0x4c>)
 80019b8:	f002 fbe8 	bl	800418c <HAL_GPIO_Init>

	HAL_GPIO_WritePin(pin_4_GPIO_Port, pin_4_Pin,GPIO_PIN_RESET);
 80019bc:	2200      	movs	r2, #0
 80019be:	2120      	movs	r1, #32
 80019c0:	4808      	ldr	r0, [pc, #32]	; (80019e4 <_ZN3DHT13Dht_readAsyncEv+0x4c>)
 80019c2:	f002 fda5 	bl	8004510 <HAL_GPIO_WritePin>
	HAL_Delay(18);
 80019c6:	2012      	movs	r0, #18
 80019c8:	f001 ffc6 	bl	8003958 <HAL_Delay>
	HAL_GPIO_WritePin(pin_4_GPIO_Port, pin_4_Pin,GPIO_PIN_SET);
 80019cc:	2201      	movs	r2, #1
 80019ce:	2120      	movs	r1, #32
 80019d0:	4804      	ldr	r0, [pc, #16]	; (80019e4 <_ZN3DHT13Dht_readAsyncEv+0x4c>)
 80019d2:	f002 fd9d 	bl	8004510 <HAL_GPIO_WritePin>
	setGpioExti();
 80019d6:	6878      	ldr	r0, [r7, #4]
 80019d8:	f7ff ffba 	bl	8001950 <_ZN3DHT11setGpioExtiEv>

}
 80019dc:	bf00      	nop
 80019de:	3720      	adds	r7, #32
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	48000400 	.word	0x48000400

080019e8 <_ZN3DHT19Dht_onGpioInterruptEt>:

void DHT::Dht_onGpioInterrupt(uint16_t pin)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b085      	sub	sp, #20
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
 80019f0:	460b      	mov	r3, r1
 80019f2:	807b      	strh	r3, [r7, #2]
	uint32_t counter;
	if(_GPIO_Pin==pin){
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	889b      	ldrh	r3, [r3, #4]
 80019f8:	887a      	ldrh	r2, [r7, #2]
 80019fa:	429a      	cmp	r2, r3
 80019fc:	f040 8086 	bne.w	8001b0c <_ZN3DHT19Dht_onGpioInterruptEt+0x124>
		switch (dhtPin){
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	799b      	ldrb	r3, [r3, #6]
 8001a04:	2b04      	cmp	r3, #4
 8001a06:	d87d      	bhi.n	8001b04 <_ZN3DHT19Dht_onGpioInterruptEt+0x11c>
 8001a08:	a201      	add	r2, pc, #4	; (adr r2, 8001a10 <_ZN3DHT19Dht_onGpioInterruptEt+0x28>)
 8001a0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a0e:	bf00      	nop
 8001a10:	08001a25 	.word	0x08001a25
 8001a14:	08001a2d 	.word	0x08001a2d
 8001a18:	08001a35 	.word	0x08001a35
 8001a1c:	08001a45 	.word	0x08001a45
 8001a20:	08001afd 	.word	0x08001afd
		case WAKING:
			dhtPin=WAIT_RESPONSE_START;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2201      	movs	r2, #1
 8001a28:	719a      	strb	r2, [r3, #6]
			break;
 8001a2a:	e06b      	b.n	8001b04 <_ZN3DHT19Dht_onGpioInterruptEt+0x11c>
		case WAIT_RESPONSE_START:
			dhtPin=WAIT_RESPONSE_STOP;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2202      	movs	r2, #2
 8001a30:	719a      	strb	r2, [r3, #6]
			break;
 8001a32:	e067      	b.n	8001b04 <_ZN3DHT19Dht_onGpioInterruptEt+0x11c>
		case WAIT_RESPONSE_STOP:
			counter = __HAL_TIM_GET_COUNTER(&htim1);
 8001a34:	4b38      	ldr	r3, [pc, #224]	; (8001b18 <_ZN3DHT19Dht_onGpioInterruptEt+0x130>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a3a:	60fb      	str	r3, [r7, #12]
			dhtPin=RECEIVING_BITS;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2203      	movs	r2, #3
 8001a40:	719a      	strb	r2, [r3, #6]
			break;
 8001a42:	e05f      	b.n	8001b04 <_ZN3DHT19Dht_onGpioInterruptEt+0x11c>
		case RECEIVING_BITS:
			counter = __HAL_TIM_GET_COUNTER(&htim1);
 8001a44:	4b34      	ldr	r3, [pc, #208]	; (8001b18 <_ZN3DHT19Dht_onGpioInterruptEt+0x130>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a4a:	60fb      	str	r3, [r7, #12]
			if(counter<=100)  {
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	2b64      	cmp	r3, #100	; 0x64
 8001a50:	d812      	bhi.n	8001a78 <_ZN3DHT19Dht_onGpioInterruptEt+0x90>
				dht_byte&= ~(1<<(7-p));
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	7e1b      	ldrb	r3, [r3, #24]
 8001a56:	b25a      	sxtb	r2, r3
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	7e9b      	ldrb	r3, [r3, #26]
 8001a5c:	f1c3 0307 	rsb	r3, r3, #7
 8001a60:	2101      	movs	r1, #1
 8001a62:	fa01 f303 	lsl.w	r3, r1, r3
 8001a66:	b25b      	sxtb	r3, r3
 8001a68:	43db      	mvns	r3, r3
 8001a6a:	b25b      	sxtb	r3, r3
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	b25b      	sxtb	r3, r3
 8001a70:	b2da      	uxtb	r2, r3
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	761a      	strb	r2, [r3, #24]
 8001a76:	e00f      	b.n	8001a98 <_ZN3DHT19Dht_onGpioInterruptEt+0xb0>
			}
			else {
				dht_byte|= (1<<(7-p));
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	7e1b      	ldrb	r3, [r3, #24]
 8001a7c:	b25a      	sxtb	r2, r3
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	7e9b      	ldrb	r3, [r3, #26]
 8001a82:	f1c3 0307 	rsb	r3, r3, #7
 8001a86:	2101      	movs	r1, #1
 8001a88:	fa01 f303 	lsl.w	r3, r1, r3
 8001a8c:	b25b      	sxtb	r3, r3
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	b25b      	sxtb	r3, r3
 8001a92:	b2da      	uxtb	r2, r3
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	761a      	strb	r2, [r3, #24]
			}

			p++;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	7e9b      	ldrb	r3, [r3, #26]
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	b2da      	uxtb	r2, r3
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	769a      	strb	r2, [r3, #26]
			bitcount++;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	691b      	ldr	r3, [r3, #16]
 8001aa8:	1c5a      	adds	r2, r3, #1
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	611a      	str	r2, [r3, #16]

			if(bitcount%8==0){
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	691b      	ldr	r3, [r3, #16]
 8001ab2:	f003 0307 	and.w	r3, r3, #7
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d112      	bne.n	8001ae0 <_ZN3DHT19Dht_onGpioInterruptEt+0xf8>
				DHT_data[m]=dht_byte;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	7e5b      	ldrb	r3, [r3, #25]
 8001abe:	461a      	mov	r2, r3
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	7e19      	ldrb	r1, [r3, #24]
 8001ac4:	4b15      	ldr	r3, [pc, #84]	; (8001b1c <_ZN3DHT19Dht_onGpioInterruptEt+0x134>)
 8001ac6:	5499      	strb	r1, [r3, r2]
				dht_byte=0;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2200      	movs	r2, #0
 8001acc:	761a      	strb	r2, [r3, #24]
				m++;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	7e5b      	ldrb	r3, [r3, #25]
 8001ad2:	3301      	adds	r3, #1
 8001ad4:	b2da      	uxtb	r2, r3
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	765a      	strb	r2, [r3, #25]
				p=0;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2200      	movs	r2, #0
 8001ade:	769a      	strb	r2, [r3, #26]
			}

			if(bitcount>=40){
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	691b      	ldr	r3, [r3, #16]
 8001ae4:	2b27      	cmp	r3, #39	; 0x27
 8001ae6:	dd0c      	ble.n	8001b02 <_ZN3DHT19Dht_onGpioInterruptEt+0x11a>
				bitcount=0;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2200      	movs	r2, #0
 8001aec:	611a      	str	r2, [r3, #16]
				m=0;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2200      	movs	r2, #0
 8001af2:	765a      	strb	r2, [r3, #25]

			dhtPin=DATA_RECEIVED;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2204      	movs	r2, #4
 8001af8:	719a      	strb	r2, [r3, #6]
			}
			break;
 8001afa:	e002      	b.n	8001b02 <_ZN3DHT19Dht_onGpioInterruptEt+0x11a>
		case DATA_RECEIVED:
			counter = 0;
 8001afc:	2300      	movs	r3, #0
 8001afe:	60fb      	str	r3, [r7, #12]
			break;
 8001b00:	e000      	b.n	8001b04 <_ZN3DHT19Dht_onGpioInterruptEt+0x11c>
			break;
 8001b02:	bf00      	nop
		}
		__HAL_TIM_SET_COUNTER(&htim1, 0);
 8001b04:	4b04      	ldr	r3, [pc, #16]	; (8001b18 <_ZN3DHT19Dht_onGpioInterruptEt+0x130>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	2200      	movs	r2, #0
 8001b0a:	625a      	str	r2, [r3, #36]	; 0x24
	}
}
 8001b0c:	bf00      	nop
 8001b0e:	3714      	adds	r7, #20
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr
 8001b18:	20000368 	.word	0x20000368
 8001b1c:	2000023c 	.word	0x2000023c

08001b20 <_ZN3DHT11Dht_hasDataEv>:

int DHT::Dht_hasData(){
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
	if (dhtPin==DATA_RECEIVED){
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	799b      	ldrb	r3, [r3, #6]
 8001b2c:	2b04      	cmp	r3, #4
 8001b2e:	d10e      	bne.n	8001b4e <_ZN3DHT11Dht_hasDataEv+0x2e>
		Temperature = (double)DHT_data[2];
 8001b30:	4b09      	ldr	r3, [pc, #36]	; (8001b58 <_ZN3DHT11Dht_hasDataEv+0x38>)
 8001b32:	789b      	ldrb	r3, [r3, #2]
 8001b34:	4618      	mov	r0, r3
 8001b36:	f7fe fcf5 	bl	8000524 <__aeabi_ui2d>
 8001b3a:	4602      	mov	r2, r0
 8001b3c:	460b      	mov	r3, r1
 8001b3e:	6879      	ldr	r1, [r7, #4]
 8001b40:	e9c1 2302 	strd	r2, r3, [r1, #8]
		dhtPin=WAKING;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2200      	movs	r2, #0
 8001b48:	719a      	strb	r2, [r3, #6]
		return 1;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e000      	b.n	8001b50 <_ZN3DHT11Dht_hasDataEv+0x30>
	}
	return 0;
 8001b4e:	2300      	movs	r3, #0
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	3708      	adds	r7, #8
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	2000023c 	.word	0x2000023c

08001b5c <_ZN3DHT15get_temperatureEv>:
double DHT::get_temperature()
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
	return Temperature;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001b6a:	ec43 2b17 	vmov	d7, r2, r3
}
 8001b6e:	eeb0 0a47 	vmov.f32	s0, s14
 8001b72:	eef0 0a67 	vmov.f32	s1, s15
 8001b76:	370c      	adds	r7, #12
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr

08001b80 <_ZN3LEDC1EP12GPIO_TypeDeft>:
#include <stdio.h>
#include "mymain.h"
#include "main.h"
#include "LED.h"

LED::LED(GPIO_TypeDef* GPIOx,uint16_t GPIO_Pin):
 8001b80:	b480      	push	{r7}
 8001b82:	b085      	sub	sp, #20
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	60f8      	str	r0, [r7, #12]
 8001b88:	60b9      	str	r1, [r7, #8]
 8001b8a:	4613      	mov	r3, r2
 8001b8c:	80fb      	strh	r3, [r7, #6]
		GPIOx(GPIOx),GPIO_Pin(GPIO_Pin)
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	68ba      	ldr	r2, [r7, #8]
 8001b92:	601a      	str	r2, [r3, #0]
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	88fa      	ldrh	r2, [r7, #6]
 8001b98:	809a      	strh	r2, [r3, #4]
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	609a      	str	r2, [r3, #8]
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	2232      	movs	r2, #50	; 0x32
 8001ba4:	60da      	str	r2, [r3, #12]
{
}
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	4618      	mov	r0, r3
 8001baa:	3714      	adds	r7, #20
 8001bac:	46bd      	mov	sp, r7
 8001bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb2:	4770      	bx	lr

08001bb4 <_ZN3LED6Led_OnEv>:

void LED::Led_On()
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b082      	sub	sp, #8
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
	STATE = LED_STATE_ON;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	741a      	strb	r2, [r3, #16]
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6818      	ldr	r0, [r3, #0]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	889b      	ldrh	r3, [r3, #4]
 8001bca:	2201      	movs	r2, #1
 8001bcc:	4619      	mov	r1, r3
 8001bce:	f002 fc9f 	bl	8004510 <HAL_GPIO_WritePin>

}
 8001bd2:	bf00      	nop
 8001bd4:	3708      	adds	r7, #8
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}

08001bda <_ZN3LED7Led_OffEv>:
void LED::Led_Off()
{
 8001bda:	b580      	push	{r7, lr}
 8001bdc:	b082      	sub	sp, #8
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	6078      	str	r0, [r7, #4]
	STATE = LED_STATE_OFF;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2200      	movs	r2, #0
 8001be6:	741a      	strb	r2, [r3, #16]
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6818      	ldr	r0, [r3, #0]
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	889b      	ldrh	r3, [r3, #4]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	f002 fc8c 	bl	8004510 <HAL_GPIO_WritePin>

}
 8001bf8:	bf00      	nop
 8001bfa:	3708      	adds	r7, #8
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}

08001c00 <_ZN3LED9Led_BlinkEv>:
void LED::LED_delay(int num){
	delay = num;
}
void LED::Led_Blink()
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(GPIOx, GPIO_Pin);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	889b      	ldrh	r3, [r3, #4]
 8001c10:	4619      	mov	r1, r3
 8001c12:	4610      	mov	r0, r2
 8001c14:	f002 fc94 	bl	8004540 <HAL_GPIO_TogglePin>
	osDelay(delay);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	68db      	ldr	r3, [r3, #12]
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f00b fc87 	bl	800d530 <osDelay>

}
 8001c22:	bf00      	nop
 8001c24:	3708      	adds	r7, #8
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}

08001c2a <_ZN3LED8Is_blinkEv>:
void LED::Is_blink()
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	b083      	sub	sp, #12
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	6078      	str	r0, [r7, #4]
	STATE = LED_STATE_BLINK;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2202      	movs	r2, #2
 8001c36:	741a      	strb	r2, [r3, #16]
}
 8001c38:	bf00      	nop
 8001c3a:	370c      	adds	r7, #12
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr

08001c44 <_ZN3LED8getStateEv>:
LED_STATE LED:: getState()
{
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
	return STATE;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	7c1b      	ldrb	r3, [r3, #16]
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	370c      	adds	r7, #12
 8001c54:	46bd      	mov	sp, r7
 8001c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5a:	4770      	bx	lr

08001c5c <_ZN4_RTCC1EP19__I2C_HandleTypeDefm>:
		304,
		334,
		365
};

_RTC::_RTC(I2C_HandleTypeDef * hi2c, uint32_t devAddr)
 8001c5c:	b480      	push	{r7}
 8001c5e:	b085      	sub	sp, #20
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	60f8      	str	r0, [r7, #12]
 8001c64:	60b9      	str	r1, [r7, #8]
 8001c66:	607a      	str	r2, [r7, #4]
{
  _hi2c = hi2c;
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	68ba      	ldr	r2, [r7, #8]
 8001c6c:	601a      	str	r2, [r3, #0]
  _devAddr = devAddr;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	b2da      	uxtb	r2, r3
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	711a      	strb	r2, [r3, #4]
}
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3714      	adds	r7, #20
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr

08001c84 <_ZL8bcdToInth>:
	HAL_I2C_Mem_Read(_hi2c, _devAddr, 0, 1, &sec, 1, 0xFF);
	return (sec & RTC_START_STOP) == 0;
}

static int bcdToInt(uint8_t bcd)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	71fb      	strb	r3, [r7, #7]
	return (bcd >> 4) * 10 + (bcd & 0x0F);
 8001c8e:	79fb      	ldrb	r3, [r7, #7]
 8001c90:	091b      	lsrs	r3, r3, #4
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	461a      	mov	r2, r3
 8001c96:	4613      	mov	r3, r2
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	4413      	add	r3, r2
 8001c9c:	005b      	lsls	r3, r3, #1
 8001c9e:	461a      	mov	r2, r3
 8001ca0:	79fb      	ldrb	r3, [r7, #7]
 8001ca2:	f003 030f 	and.w	r3, r3, #15
 8001ca6:	4413      	add	r3, r2
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	370c      	adds	r7, #12
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr

08001cb4 <_ZL8intToBcdiii>:

static uint8_t intToBcd(int value, int minVal, int maxVal)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b085      	sub	sp, #20
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	60f8      	str	r0, [r7, #12]
 8001cbc:	60b9      	str	r1, [r7, #8]
 8001cbe:	607a      	str	r2, [r7, #4]
	if (value < minVal || value > maxVal) {
 8001cc0:	68fa      	ldr	r2, [r7, #12]
 8001cc2:	68bb      	ldr	r3, [r7, #8]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	db03      	blt.n	8001cd0 <_ZL8intToBcdiii+0x1c>
 8001cc8:	68fa      	ldr	r2, [r7, #12]
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	dd01      	ble.n	8001cd4 <_ZL8intToBcdiii+0x20>
		return 0;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	e018      	b.n	8001d06 <_ZL8intToBcdiii+0x52>
	}

	return ((value / 10) << 4) | (value % 10);
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	4a0f      	ldr	r2, [pc, #60]	; (8001d14 <_ZL8intToBcdiii+0x60>)
 8001cd8:	fb82 1203 	smull	r1, r2, r2, r3
 8001cdc:	1092      	asrs	r2, r2, #2
 8001cde:	17db      	asrs	r3, r3, #31
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	011b      	lsls	r3, r3, #4
 8001ce4:	b258      	sxtb	r0, r3
 8001ce6:	68fa      	ldr	r2, [r7, #12]
 8001ce8:	4b0a      	ldr	r3, [pc, #40]	; (8001d14 <_ZL8intToBcdiii+0x60>)
 8001cea:	fb83 1302 	smull	r1, r3, r3, r2
 8001cee:	1099      	asrs	r1, r3, #2
 8001cf0:	17d3      	asrs	r3, r2, #31
 8001cf2:	1ac9      	subs	r1, r1, r3
 8001cf4:	460b      	mov	r3, r1
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	440b      	add	r3, r1
 8001cfa:	005b      	lsls	r3, r3, #1
 8001cfc:	1ad1      	subs	r1, r2, r3
 8001cfe:	b24b      	sxtb	r3, r1
 8001d00:	4303      	orrs	r3, r0
 8001d02:	b25b      	sxtb	r3, r3
 8001d04:	b2db      	uxtb	r3, r3
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	3714      	adds	r7, #20
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop
 8001d14:	66666667 	.word	0x66666667

08001d18 <_ZN4_RTC10rtcGetTimeEv>:

void _RTC::rtcGetTime()
{
 8001d18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d1a:	b089      	sub	sp, #36	; 0x24
 8001d1c:	af04      	add	r7, sp, #16
 8001d1e:	6078      	str	r0, [r7, #4]
	uint8_t buffer[RTC_DATE_TIME_SIZE];

	if(HAL_I2C_Mem_Read(_hi2c, _devAddr, 0, 1, buffer, RTC_DATE_TIME_SIZE, 0xFF) == HAL_OK){
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6818      	ldr	r0, [r3, #0]
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	791b      	ldrb	r3, [r3, #4]
 8001d28:	b299      	uxth	r1, r3
 8001d2a:	23ff      	movs	r3, #255	; 0xff
 8001d2c:	9302      	str	r3, [sp, #8]
 8001d2e:	2307      	movs	r3, #7
 8001d30:	9301      	str	r3, [sp, #4]
 8001d32:	f107 0308 	add.w	r3, r7, #8
 8001d36:	9300      	str	r3, [sp, #0]
 8001d38:	2301      	movs	r3, #1
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	f002 fdd6 	bl	80048ec <HAL_I2C_Mem_Read>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	bf0c      	ite	eq
 8001d46:	2301      	moveq	r3, #1
 8001d48:	2300      	movne	r3, #0
 8001d4a:	b2db      	uxtb	r3, r3
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d102      	bne.n	8001d56 <_ZN4_RTC10rtcGetTimeEv+0x3e>
		//printf("read is good\r\n");
	}
	else{
		printf("write is bad\r\n");
 8001d50:	4829      	ldr	r0, [pc, #164]	; (8001df8 <_ZN4_RTC10rtcGetTimeEv+0xe0>)
 8001d52:	f00f fc21 	bl	8011598 <puts>
	}

	// remove stop bit if set
	buffer[0] &= ~RTC_START_STOP;
 8001d56:	7a3b      	ldrb	r3, [r7, #8]
 8001d58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001d5c:	b2db      	uxtb	r3, r3
 8001d5e:	723b      	strb	r3, [r7, #8]
	dateTime.sec = bcdToInt(buffer[0]);
 8001d60:	7a3b      	ldrb	r3, [r7, #8]
 8001d62:	4618      	mov	r0, r3
 8001d64:	f7ff ff8e 	bl	8001c84 <_ZL8bcdToInth>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	609a      	str	r2, [r3, #8]
	dateTime.min = bcdToInt(buffer[1]);
 8001d6e:	7a7b      	ldrb	r3, [r7, #9]
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7ff ff87 	bl	8001c84 <_ZL8bcdToInth>
 8001d76:	4602      	mov	r2, r0
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	60da      	str	r2, [r3, #12]
	dateTime.hours = bcdToInt(buffer[2]);
 8001d7c:	7abb      	ldrb	r3, [r7, #10]
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f7ff ff80 	bl	8001c84 <_ZL8bcdToInth>
 8001d84:	4602      	mov	r2, r0
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	611a      	str	r2, [r3, #16]
	dateTime.weekDay = buffer[3] & 0x07;
 8001d8a:	7afb      	ldrb	r3, [r7, #11]
 8001d8c:	f003 0207 	and.w	r2, r3, #7
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	615a      	str	r2, [r3, #20]
	dateTime.day = bcdToInt(buffer[4]);
 8001d94:	7b3b      	ldrb	r3, [r7, #12]
 8001d96:	4618      	mov	r0, r3
 8001d98:	f7ff ff74 	bl	8001c84 <_ZL8bcdToInth>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	619a      	str	r2, [r3, #24]
	dateTime.month = bcdToInt(buffer[5]);
 8001da2:	7b7b      	ldrb	r3, [r7, #13]
 8001da4:	4618      	mov	r0, r3
 8001da6:	f7ff ff6d 	bl	8001c84 <_ZL8bcdToInth>
 8001daa:	4602      	mov	r2, r0
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	61da      	str	r2, [r3, #28]
	dateTime.year = bcdToInt(buffer[6]);
 8001db0:	7bbb      	ldrb	r3, [r7, #14]
 8001db2:	4618      	mov	r0, r3
 8001db4:	f7ff ff66 	bl	8001c84 <_ZL8bcdToInth>
 8001db8:	4602      	mov	r2, r0
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	621a      	str	r2, [r3, #32]
	printf("date is %02d:%02d:%02d  %02d %02d/%02d/%02d \r\n ",dateTime.hours,dateTime.min,dateTime.sec,dateTime.weekDay,dateTime.day,dateTime.month,dateTime.year);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	691c      	ldr	r4, [r3, #16]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	68dd      	ldr	r5, [r3, #12]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	689e      	ldr	r6, [r3, #8]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	695b      	ldr	r3, [r3, #20]
 8001dce:	687a      	ldr	r2, [r7, #4]
 8001dd0:	6992      	ldr	r2, [r2, #24]
 8001dd2:	6879      	ldr	r1, [r7, #4]
 8001dd4:	69c9      	ldr	r1, [r1, #28]
 8001dd6:	6878      	ldr	r0, [r7, #4]
 8001dd8:	6a00      	ldr	r0, [r0, #32]
 8001dda:	9003      	str	r0, [sp, #12]
 8001ddc:	9102      	str	r1, [sp, #8]
 8001dde:	9201      	str	r2, [sp, #4]
 8001de0:	9300      	str	r3, [sp, #0]
 8001de2:	4633      	mov	r3, r6
 8001de4:	462a      	mov	r2, r5
 8001de6:	4621      	mov	r1, r4
 8001de8:	4804      	ldr	r0, [pc, #16]	; (8001dfc <_ZN4_RTC10rtcGetTimeEv+0xe4>)
 8001dea:	f00f fb4f 	bl	801148c <iprintf>
}
 8001dee:	bf00      	nop
 8001df0:	3714      	adds	r7, #20
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001df6:	bf00      	nop
 8001df8:	08014414 	.word	0x08014414
 8001dfc:	08014424 	.word	0x08014424

08001e00 <_ZN4_RTC15rtcTimeToStringEv>:
//	// add seconds for all previous leap years
//	seconds += (dateTime.year / 4) * SecondsInDay;
//	return seconds;
//}

DateTime * _RTC::rtcTimeToString(){
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b088      	sub	sp, #32
 8001e04:	af04      	add	r7, sp, #16
 8001e06:	6078      	str	r0, [r7, #4]
	uint8_t buffer[RTC_DATE_TIME_SIZE];

		if(HAL_I2C_Mem_Read(_hi2c, _devAddr, 0, 1, buffer, RTC_DATE_TIME_SIZE, 0xFF) == HAL_OK){
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6818      	ldr	r0, [r3, #0]
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	791b      	ldrb	r3, [r3, #4]
 8001e10:	b299      	uxth	r1, r3
 8001e12:	23ff      	movs	r3, #255	; 0xff
 8001e14:	9302      	str	r3, [sp, #8]
 8001e16:	2307      	movs	r3, #7
 8001e18:	9301      	str	r3, [sp, #4]
 8001e1a:	f107 0308 	add.w	r3, r7, #8
 8001e1e:	9300      	str	r3, [sp, #0]
 8001e20:	2301      	movs	r3, #1
 8001e22:	2200      	movs	r2, #0
 8001e24:	f002 fd62 	bl	80048ec <HAL_I2C_Mem_Read>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	bf0c      	ite	eq
 8001e2e:	2301      	moveq	r3, #1
 8001e30:	2300      	movne	r3, #0
 8001e32:	b2db      	uxtb	r3, r3
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d102      	bne.n	8001e3e <_ZN4_RTC15rtcTimeToStringEv+0x3e>
			//printf("read is good\r\n");
		}
		else{
			printf("write is bad\r\n");
 8001e38:	481e      	ldr	r0, [pc, #120]	; (8001eb4 <_ZN4_RTC15rtcTimeToStringEv+0xb4>)
 8001e3a:	f00f fbad 	bl	8011598 <puts>
		}

		// remove stop bit if set
		buffer[0] &= ~RTC_START_STOP;
 8001e3e:	7a3b      	ldrb	r3, [r7, #8]
 8001e40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001e44:	b2db      	uxtb	r3, r3
 8001e46:	723b      	strb	r3, [r7, #8]
		dateTime.sec = bcdToInt(buffer[0]);
 8001e48:	7a3b      	ldrb	r3, [r7, #8]
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f7ff ff1a 	bl	8001c84 <_ZL8bcdToInth>
 8001e50:	4602      	mov	r2, r0
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	609a      	str	r2, [r3, #8]
		dateTime.min = bcdToInt(buffer[1]);
 8001e56:	7a7b      	ldrb	r3, [r7, #9]
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7ff ff13 	bl	8001c84 <_ZL8bcdToInth>
 8001e5e:	4602      	mov	r2, r0
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	60da      	str	r2, [r3, #12]
		dateTime.hours = bcdToInt(buffer[2]);
 8001e64:	7abb      	ldrb	r3, [r7, #10]
 8001e66:	4618      	mov	r0, r3
 8001e68:	f7ff ff0c 	bl	8001c84 <_ZL8bcdToInth>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	611a      	str	r2, [r3, #16]
		dateTime.weekDay = buffer[3] & 0x07;
 8001e72:	7afb      	ldrb	r3, [r7, #11]
 8001e74:	f003 0207 	and.w	r2, r3, #7
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	615a      	str	r2, [r3, #20]
		dateTime.day = bcdToInt(buffer[4]);
 8001e7c:	7b3b      	ldrb	r3, [r7, #12]
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f7ff ff00 	bl	8001c84 <_ZL8bcdToInth>
 8001e84:	4602      	mov	r2, r0
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	619a      	str	r2, [r3, #24]
		dateTime.month = bcdToInt(buffer[5]);
 8001e8a:	7b7b      	ldrb	r3, [r7, #13]
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f7ff fef9 	bl	8001c84 <_ZL8bcdToInth>
 8001e92:	4602      	mov	r2, r0
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	61da      	str	r2, [r3, #28]
		dateTime.year = bcdToInt(buffer[6]);
 8001e98:	7bbb      	ldrb	r3, [r7, #14]
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f7ff fef2 	bl	8001c84 <_ZL8bcdToInth>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	621a      	str	r2, [r3, #32]
		return &dateTime;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	3308      	adds	r3, #8
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3710      	adds	r7, #16
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop
 8001eb4:	08014414 	.word	0x08014414

08001eb8 <_ZN4_RTC10rtcSetTimeEP8DateTime>:
void _RTC::rtcSetTime(DateTime * _dateTime)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b088      	sub	sp, #32
 8001ebc:	af04      	add	r7, sp, #16
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	6039      	str	r1, [r7, #0]

	uint8_t buffer[RTC_DATE_TIME_SIZE];

	buffer[0] = intToBcd(_dateTime->sec, 0, 59);
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	223b      	movs	r2, #59	; 0x3b
 8001ec8:	2100      	movs	r1, #0
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f7ff fef2 	bl	8001cb4 <_ZL8intToBcdiii>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	723b      	strb	r3, [r7, #8]
	buffer[1] = intToBcd(_dateTime->min, 0, 59);
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	223b      	movs	r2, #59	; 0x3b
 8001eda:	2100      	movs	r1, #0
 8001edc:	4618      	mov	r0, r3
 8001ede:	f7ff fee9 	bl	8001cb4 <_ZL8intToBcdiii>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	727b      	strb	r3, [r7, #9]
	buffer[2] = intToBcd(_dateTime->hours, 0, 59);
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	223b      	movs	r2, #59	; 0x3b
 8001eec:	2100      	movs	r1, #0
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f7ff fee0 	bl	8001cb4 <_ZL8intToBcdiii>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	72bb      	strb	r3, [r7, #10]
	buffer[3] = _dateTime->weekDay < 1 || _dateTime->weekDay > 7 ? 0 : _dateTime->weekDay;
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	68db      	ldr	r3, [r3, #12]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	dd07      	ble.n	8001f10 <_ZN4_RTC10rtcSetTimeEP8DateTime+0x58>
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	68db      	ldr	r3, [r3, #12]
 8001f04:	2b07      	cmp	r3, #7
 8001f06:	dc03      	bgt.n	8001f10 <_ZN4_RTC10rtcSetTimeEP8DateTime+0x58>
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	68db      	ldr	r3, [r3, #12]
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	e000      	b.n	8001f12 <_ZN4_RTC10rtcSetTimeEP8DateTime+0x5a>
 8001f10:	2300      	movs	r3, #0
 8001f12:	72fb      	strb	r3, [r7, #11]
	buffer[4] = intToBcd(_dateTime->day, 1, 31);
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	691b      	ldr	r3, [r3, #16]
 8001f18:	221f      	movs	r2, #31
 8001f1a:	2101      	movs	r1, #1
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f7ff fec9 	bl	8001cb4 <_ZL8intToBcdiii>
 8001f22:	4603      	mov	r3, r0
 8001f24:	733b      	strb	r3, [r7, #12]
	buffer[5] = intToBcd(_dateTime->month, 1, 12);
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	695b      	ldr	r3, [r3, #20]
 8001f2a:	220c      	movs	r2, #12
 8001f2c:	2101      	movs	r1, #1
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f7ff fec0 	bl	8001cb4 <_ZL8intToBcdiii>
 8001f34:	4603      	mov	r3, r0
 8001f36:	737b      	strb	r3, [r7, #13]
	buffer[6] = intToBcd(_dateTime->year, 1, 99);
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	699b      	ldr	r3, [r3, #24]
 8001f3c:	2263      	movs	r2, #99	; 0x63
 8001f3e:	2101      	movs	r1, #1
 8001f40:	4618      	mov	r0, r3
 8001f42:	f7ff feb7 	bl	8001cb4 <_ZL8intToBcdiii>
 8001f46:	4603      	mov	r3, r0
 8001f48:	73bb      	strb	r3, [r7, #14]

	if(HAL_I2C_Mem_Write(_hi2c, _devAddr, 0, 1, buffer, RTC_DATE_TIME_SIZE, 0xFF) == HAL_OK){
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6818      	ldr	r0, [r3, #0]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	791b      	ldrb	r3, [r3, #4]
 8001f52:	b299      	uxth	r1, r3
 8001f54:	23ff      	movs	r3, #255	; 0xff
 8001f56:	9302      	str	r3, [sp, #8]
 8001f58:	2307      	movs	r3, #7
 8001f5a:	9301      	str	r3, [sp, #4]
 8001f5c:	f107 0308 	add.w	r3, r7, #8
 8001f60:	9300      	str	r3, [sp, #0]
 8001f62:	2301      	movs	r3, #1
 8001f64:	2200      	movs	r2, #0
 8001f66:	f002 fbad 	bl	80046c4 <HAL_I2C_Mem_Write>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	bf0c      	ite	eq
 8001f70:	2301      	moveq	r3, #1
 8001f72:	2300      	movne	r3, #0
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d003      	beq.n	8001f82 <_ZN4_RTC10rtcSetTimeEP8DateTime+0xca>
		printf("write is good\r\n");
 8001f7a:	4805      	ldr	r0, [pc, #20]	; (8001f90 <_ZN4_RTC10rtcSetTimeEP8DateTime+0xd8>)
 8001f7c:	f00f fb0c 	bl	8011598 <puts>
	}
	else{
		printf("write is bad\r\n");
	}
}
 8001f80:	e002      	b.n	8001f88 <_ZN4_RTC10rtcSetTimeEP8DateTime+0xd0>
		printf("write is bad\r\n");
 8001f82:	4804      	ldr	r0, [pc, #16]	; (8001f94 <_ZN4_RTC10rtcSetTimeEP8DateTime+0xdc>)
 8001f84:	f00f fb08 	bl	8011598 <puts>
}
 8001f88:	bf00      	nop
 8001f8a:	3710      	adds	r7, #16
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	08014454 	.word	0x08014454
 8001f94:	08014414 	.word	0x08014414

08001f98 <_ZN12CliContainer9doCommandEPcS0_>:

	void doCommand( char * cmd,  char * param){
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b086      	sub	sp, #24
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	60f8      	str	r0, [r7, #12]
 8001fa0:	60b9      	str	r1, [r7, #8]
 8001fa2:	607a      	str	r2, [r7, #4]
		for (int j = 0; j <funcounter; j++) {
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	617b      	str	r3, [r7, #20]
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8001fae:	697a      	ldr	r2, [r7, #20]
 8001fb0:	429a      	cmp	r2, r3
 8001fb2:	da1d      	bge.n	8001ff0 <_ZN12CliContainer9doCommandEPcS0_+0x58>
			if (strcmp(cmd,commands[j].CommandName) == 0) {
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	697a      	ldr	r2, [r7, #20]
 8001fb8:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	68b8      	ldr	r0, [r7, #8]
 8001fc0:	f7fe f906 	bl	80001d0 <strcmp>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d10e      	bne.n	8001fe8 <_ZN12CliContainer9doCommandEPcS0_+0x50>
				commands[j].command->doCommand(param);
 8001fca:	68fa      	ldr	r2, [r7, #12]
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	00db      	lsls	r3, r3, #3
 8001fd0:	4413      	add	r3, r2
 8001fd2:	6858      	ldr	r0, [r3, #4]
 8001fd4:	68fa      	ldr	r2, [r7, #12]
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	00db      	lsls	r3, r3, #3
 8001fda:	4413      	add	r3, r2
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	6879      	ldr	r1, [r7, #4]
 8001fe4:	4798      	blx	r3
				return;
 8001fe6:	e006      	b.n	8001ff6 <_ZN12CliContainer9doCommandEPcS0_+0x5e>
		for (int j = 0; j <funcounter; j++) {
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	3301      	adds	r3, #1
 8001fec:	617b      	str	r3, [r7, #20]
 8001fee:	e7db      	b.n	8001fa8 <_ZN12CliContainer9doCommandEPcS0_+0x10>
			}

		}
		printf("Invalid command\r\n");
 8001ff0:	4802      	ldr	r0, [pc, #8]	; (8001ffc <_ZN12CliContainer9doCommandEPcS0_+0x64>)
 8001ff2:	f00f fad1 	bl	8011598 <puts>
	}
 8001ff6:	3718      	adds	r7, #24
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	08014464 	.word	0x08014464

08002000 <_Z8commTaskv>:
int cmdcount = 0;
int cmdprint = 0;
extern CliContainer container;


int commTask() {
 8002000:	b580      	push	{r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0
	uint8_t ch;

	HAL_StatusTypeDef Status = HAL_UART_Receive(&huart2, &ch, 1, 10);
 8002006:	1db9      	adds	r1, r7, #6
 8002008:	230a      	movs	r3, #10
 800200a:	2201      	movs	r2, #1
 800200c:	4839      	ldr	r0, [pc, #228]	; (80020f4 <_Z8commTaskv+0xf4>)
 800200e:	f006 fd85 	bl	8008b1c <HAL_UART_Receive>
 8002012:	4603      	mov	r3, r0
 8002014:	71fb      	strb	r3, [r7, #7]
	if (Status != HAL_OK) {
 8002016:	79fb      	ldrb	r3, [r7, #7]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d025      	beq.n	8002068 <_Z8commTaskv+0x68>
		if ((huart2.Instance->ISR & USART_ISR_ORE) != 0) {
 800201c:	4b35      	ldr	r3, [pc, #212]	; (80020f4 <_Z8commTaskv+0xf4>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	69db      	ldr	r3, [r3, #28]
 8002022:	f003 0308 	and.w	r3, r3, #8
 8002026:	2b00      	cmp	r3, #0
 8002028:	bf14      	ite	ne
 800202a:	2301      	movne	r3, #1
 800202c:	2300      	moveq	r3, #0
 800202e:	b2db      	uxtb	r3, r3
 8002030:	2b00      	cmp	r3, #0
 8002032:	d003      	beq.n	800203c <_Z8commTaskv+0x3c>
			__HAL_UART_CLEAR_OREFLAG(&huart2);
 8002034:	4b2f      	ldr	r3, [pc, #188]	; (80020f4 <_Z8commTaskv+0xf4>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	2208      	movs	r2, #8
 800203a:	621a      	str	r2, [r3, #32]
		}

		// here we have a time to print the command
		while (cmdprint < cmdcount) {
 800203c:	4b2e      	ldr	r3, [pc, #184]	; (80020f8 <_Z8commTaskv+0xf8>)
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	4b2e      	ldr	r3, [pc, #184]	; (80020fc <_Z8commTaskv+0xfc>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	429a      	cmp	r2, r3
 8002046:	da0d      	bge.n	8002064 <_Z8commTaskv+0x64>
			HAL_UART_Transmit(&huart2, &cmdbuffer[cmdprint++], 1, 0xFFFF);
 8002048:	4b2b      	ldr	r3, [pc, #172]	; (80020f8 <_Z8commTaskv+0xf8>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	1c5a      	adds	r2, r3, #1
 800204e:	492a      	ldr	r1, [pc, #168]	; (80020f8 <_Z8commTaskv+0xf8>)
 8002050:	600a      	str	r2, [r1, #0]
 8002052:	4a2b      	ldr	r2, [pc, #172]	; (8002100 <_Z8commTaskv+0x100>)
 8002054:	1899      	adds	r1, r3, r2
 8002056:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800205a:	2201      	movs	r2, #1
 800205c:	4825      	ldr	r0, [pc, #148]	; (80020f4 <_Z8commTaskv+0xf4>)
 800205e:	f006 fcc9 	bl	80089f4 <HAL_UART_Transmit>
		while (cmdprint < cmdcount) {
 8002062:	e7eb      	b.n	800203c <_Z8commTaskv+0x3c>
		}

		return 0;
 8002064:	2300      	movs	r3, #0
 8002066:	e040      	b.n	80020ea <_Z8commTaskv+0xea>
	}

	if (ch != '\r' && ch != '\n') {
 8002068:	79bb      	ldrb	r3, [r7, #6]
 800206a:	2b0d      	cmp	r3, #13
 800206c:	d016      	beq.n	800209c <_Z8commTaskv+0x9c>
 800206e:	79bb      	ldrb	r3, [r7, #6]
 8002070:	2b0a      	cmp	r3, #10
 8002072:	d013      	beq.n	800209c <_Z8commTaskv+0x9c>
		//HAL_UART_Transmit(&huart2, &ch, 1, 0xFFFF);

		if (cmdcount >= MAX_BUFFER_LENGTH) {
 8002074:	4b21      	ldr	r3, [pc, #132]	; (80020fc <_Z8commTaskv+0xfc>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	2b63      	cmp	r3, #99	; 0x63
 800207a:	dd05      	ble.n	8002088 <_Z8commTaskv+0x88>
			cmdcount = 0;
 800207c:	4b1f      	ldr	r3, [pc, #124]	; (80020fc <_Z8commTaskv+0xfc>)
 800207e:	2200      	movs	r2, #0
 8002080:	601a      	str	r2, [r3, #0]
			cmdprint = 0;
 8002082:	4b1d      	ldr	r3, [pc, #116]	; (80020f8 <_Z8commTaskv+0xf8>)
 8002084:	2200      	movs	r2, #0
 8002086:	601a      	str	r2, [r3, #0]
		}

		cmdbuffer[cmdcount++] = ch;
 8002088:	4b1c      	ldr	r3, [pc, #112]	; (80020fc <_Z8commTaskv+0xfc>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	1c5a      	adds	r2, r3, #1
 800208e:	491b      	ldr	r1, [pc, #108]	; (80020fc <_Z8commTaskv+0xfc>)
 8002090:	600a      	str	r2, [r1, #0]
 8002092:	79b9      	ldrb	r1, [r7, #6]
 8002094:	4a1a      	ldr	r2, [pc, #104]	; (8002100 <_Z8commTaskv+0x100>)
 8002096:	54d1      	strb	r1, [r2, r3]
		return 0;
 8002098:	2300      	movs	r3, #0
 800209a:	e026      	b.n	80020ea <_Z8commTaskv+0xea>
	}

	// here we have a time to print the command
	while (cmdprint < cmdcount) {
 800209c:	4b16      	ldr	r3, [pc, #88]	; (80020f8 <_Z8commTaskv+0xf8>)
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	4b16      	ldr	r3, [pc, #88]	; (80020fc <_Z8commTaskv+0xfc>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	429a      	cmp	r2, r3
 80020a6:	da0d      	bge.n	80020c4 <_Z8commTaskv+0xc4>
		HAL_UART_Transmit(&huart2, &cmdbuffer[cmdprint++], 1, 0xFFFF);
 80020a8:	4b13      	ldr	r3, [pc, #76]	; (80020f8 <_Z8commTaskv+0xf8>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	1c5a      	adds	r2, r3, #1
 80020ae:	4912      	ldr	r1, [pc, #72]	; (80020f8 <_Z8commTaskv+0xf8>)
 80020b0:	600a      	str	r2, [r1, #0]
 80020b2:	4a13      	ldr	r2, [pc, #76]	; (8002100 <_Z8commTaskv+0x100>)
 80020b4:	1899      	adds	r1, r3, r2
 80020b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020ba:	2201      	movs	r2, #1
 80020bc:	480d      	ldr	r0, [pc, #52]	; (80020f4 <_Z8commTaskv+0xf4>)
 80020be:	f006 fc99 	bl	80089f4 <HAL_UART_Transmit>
	while (cmdprint < cmdcount) {
 80020c2:	e7eb      	b.n	800209c <_Z8commTaskv+0x9c>
	}

	HAL_UART_Transmit(&huart2, (uint8_t*) "\r\n", 2, 0xFFFF);
 80020c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020c8:	2202      	movs	r2, #2
 80020ca:	490e      	ldr	r1, [pc, #56]	; (8002104 <_Z8commTaskv+0x104>)
 80020cc:	4809      	ldr	r0, [pc, #36]	; (80020f4 <_Z8commTaskv+0xf4>)
 80020ce:	f006 fc91 	bl	80089f4 <HAL_UART_Transmit>

	cmdbuffer[cmdcount] = 0;
 80020d2:	4b0a      	ldr	r3, [pc, #40]	; (80020fc <_Z8commTaskv+0xfc>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a0a      	ldr	r2, [pc, #40]	; (8002100 <_Z8commTaskv+0x100>)
 80020d8:	2100      	movs	r1, #0
 80020da:	54d1      	strb	r1, [r2, r3]
	cmdcount = 0;
 80020dc:	4b07      	ldr	r3, [pc, #28]	; (80020fc <_Z8commTaskv+0xfc>)
 80020de:	2200      	movs	r2, #0
 80020e0:	601a      	str	r2, [r3, #0]
	cmdprint = 0;
 80020e2:	4b05      	ldr	r3, [pc, #20]	; (80020f8 <_Z8commTaskv+0xf8>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	601a      	str	r2, [r3, #0]
	return 1;
 80020e8:	2301      	movs	r3, #1
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3708      	adds	r7, #8
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	2000044c 	.word	0x2000044c
 80020f8:	200002ac 	.word	0x200002ac
 80020fc:	200002a8 	.word	0x200002a8
 8002100:	20000244 	.word	0x20000244
 8002104:	08014478 	.word	0x08014478

08002108 <_Z13handleCommandv>:

void handleCommand() {
 8002108:	b580      	push	{r7, lr}
 800210a:	b092      	sub	sp, #72	; 0x48
 800210c:	af00      	add	r7, sp, #0
	char cmd[20];
	char param[50];
	sscanf((const char*) cmdbuffer, "%s %s", cmd, param);
 800210e:	463b      	mov	r3, r7
 8002110:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8002114:	4907      	ldr	r1, [pc, #28]	; (8002134 <_Z13handleCommandv+0x2c>)
 8002116:	4808      	ldr	r0, [pc, #32]	; (8002138 <_Z13handleCommandv+0x30>)
 8002118:	f00f faba 	bl	8011690 <siscanf>

	container.doCommand(cmd,param);
 800211c:	463a      	mov	r2, r7
 800211e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002122:	4619      	mov	r1, r3
 8002124:	4805      	ldr	r0, [pc, #20]	; (800213c <_Z13handleCommandv+0x34>)
 8002126:	f7ff ff37 	bl	8001f98 <_ZN12CliContainer9doCommandEPcS0_>
}
 800212a:	bf00      	nop
 800212c:	3748      	adds	r7, #72	; 0x48
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	0801447c 	.word	0x0801447c
 8002138:	20000244 	.word	0x20000244
 800213c:	2000052c 	.word	0x2000052c

08002140 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002144:	f001 fbc8 	bl	80038d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002148:	f000 f85c 	bl	8002204 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800214c:	f000 fa5c 	bl	8002608 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002150:	f000 fa2a 	bl	80025a8 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8002154:	f000 f97a 	bl	800244c <MX_TIM3_Init>
  MX_TIM6_Init();
 8002158:	f000 f9f0 	bl	800253c <MX_TIM6_Init>
  MX_TIM1_Init();
 800215c:	f000 f922 	bl	80023a4 <MX_TIM1_Init>
  MX_I2C1_Init();
 8002160:	f000 f8a2 	bl	80022a8 <MX_I2C1_Init>
  MX_SPI1_Init();
 8002164:	f000 f8e0 	bl	8002328 <MX_SPI1_Init>
  MX_FATFS_Init();
 8002168:	f007 fdc0 	bl	8009cec <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  mymaininit();
 800216c:	f000 fd44 	bl	8002bf8 <mymaininit>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002170:	f00b f8e2 	bl	800d338 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of DHT_MONITOR */
  DHT_MONITORHandle = osSemaphoreNew(1, 1, &DHT_MONITOR_attributes);
 8002174:	4a15      	ldr	r2, [pc, #84]	; (80021cc <main+0x8c>)
 8002176:	2101      	movs	r1, #1
 8002178:	2001      	movs	r0, #1
 800217a:	f00b f9f4 	bl	800d566 <osSemaphoreNew>
 800217e:	4603      	mov	r3, r0
 8002180:	4a13      	ldr	r2, [pc, #76]	; (80021d0 <main+0x90>)
 8002182:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of READ_TEMP */
  READ_TEMPHandle = osThreadNew(READ_TEMP_func, NULL, &READ_TEMP_attributes);
 8002184:	4a13      	ldr	r2, [pc, #76]	; (80021d4 <main+0x94>)
 8002186:	2100      	movs	r1, #0
 8002188:	4813      	ldr	r0, [pc, #76]	; (80021d8 <main+0x98>)
 800218a:	f00b f91f 	bl	800d3cc <osThreadNew>
 800218e:	4603      	mov	r3, r0
 8002190:	4a12      	ldr	r2, [pc, #72]	; (80021dc <main+0x9c>)
 8002192:	6013      	str	r3, [r2, #0]

  /* creation of COMTASK */
  COMTASKHandle = osThreadNew(comtask_func, NULL, &COMTASK_attributes);
 8002194:	4a12      	ldr	r2, [pc, #72]	; (80021e0 <main+0xa0>)
 8002196:	2100      	movs	r1, #0
 8002198:	4812      	ldr	r0, [pc, #72]	; (80021e4 <main+0xa4>)
 800219a:	f00b f917 	bl	800d3cc <osThreadNew>
 800219e:	4603      	mov	r3, r0
 80021a0:	4a11      	ldr	r2, [pc, #68]	; (80021e8 <main+0xa8>)
 80021a2:	6013      	str	r3, [r2, #0]

  /* creation of MONITOR_TEMP */
  MONITOR_TEMPHandle = osThreadNew(monitor_func, NULL, &MONITOR_TEMP_attributes);
 80021a4:	4a11      	ldr	r2, [pc, #68]	; (80021ec <main+0xac>)
 80021a6:	2100      	movs	r1, #0
 80021a8:	4811      	ldr	r0, [pc, #68]	; (80021f0 <main+0xb0>)
 80021aa:	f00b f90f 	bl	800d3cc <osThreadNew>
 80021ae:	4603      	mov	r3, r0
 80021b0:	4a10      	ldr	r2, [pc, #64]	; (80021f4 <main+0xb4>)
 80021b2:	6013      	str	r3, [r2, #0]

  /* creation of BLINK_TASK */
  BLINK_TASKHandle = osThreadNew(blink_func, NULL, &BLINK_TASK_attributes);
 80021b4:	4a10      	ldr	r2, [pc, #64]	; (80021f8 <main+0xb8>)
 80021b6:	2100      	movs	r1, #0
 80021b8:	4810      	ldr	r0, [pc, #64]	; (80021fc <main+0xbc>)
 80021ba:	f00b f907 	bl	800d3cc <osThreadNew>
 80021be:	4603      	mov	r3, r0
 80021c0:	4a0f      	ldr	r2, [pc, #60]	; (8002200 <main+0xc0>)
 80021c2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80021c4:	f00b f8dc 	bl	800d380 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 80021c8:	e7fe      	b.n	80021c8 <main+0x88>
 80021ca:	bf00      	nop
 80021cc:	08014950 	.word	0x08014950
 80021d0:	200004e0 	.word	0x200004e0
 80021d4:	080148c0 	.word	0x080148c0
 80021d8:	08003055 	.word	0x08003055
 80021dc:	200004d0 	.word	0x200004d0
 80021e0:	080148e4 	.word	0x080148e4
 80021e4:	08003031 	.word	0x08003031
 80021e8:	200004d4 	.word	0x200004d4
 80021ec:	08014908 	.word	0x08014908
 80021f0:	08002c35 	.word	0x08002c35
 80021f4:	200004d8 	.word	0x200004d8
 80021f8:	0801492c 	.word	0x0801492c
 80021fc:	0800308d 	.word	0x0800308d
 8002200:	200004dc 	.word	0x200004dc

08002204 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b096      	sub	sp, #88	; 0x58
 8002208:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800220a:	f107 0314 	add.w	r3, r7, #20
 800220e:	2244      	movs	r2, #68	; 0x44
 8002210:	2100      	movs	r1, #0
 8002212:	4618      	mov	r0, r3
 8002214:	f00e fbe8 	bl	80109e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002218:	463b      	mov	r3, r7
 800221a:	2200      	movs	r2, #0
 800221c:	601a      	str	r2, [r3, #0]
 800221e:	605a      	str	r2, [r3, #4]
 8002220:	609a      	str	r2, [r3, #8]
 8002222:	60da      	str	r2, [r3, #12]
 8002224:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002226:	f44f 7000 	mov.w	r0, #512	; 0x200
 800222a:	f002 ffc5 	bl	80051b8 <HAL_PWREx_ControlVoltageScaling>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d001      	beq.n	8002238 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002234:	f000 faa4 	bl	8002780 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002238:	2302      	movs	r3, #2
 800223a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800223c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002240:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002242:	2310      	movs	r3, #16
 8002244:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002246:	2302      	movs	r3, #2
 8002248:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800224a:	2302      	movs	r3, #2
 800224c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800224e:	2301      	movs	r3, #1
 8002250:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8002252:	230a      	movs	r3, #10
 8002254:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002256:	2307      	movs	r3, #7
 8002258:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800225a:	2302      	movs	r3, #2
 800225c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800225e:	2302      	movs	r3, #2
 8002260:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002262:	f107 0314 	add.w	r3, r7, #20
 8002266:	4618      	mov	r0, r3
 8002268:	f002 fffc 	bl	8005264 <HAL_RCC_OscConfig>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d001      	beq.n	8002276 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8002272:	f000 fa85 	bl	8002780 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002276:	230f      	movs	r3, #15
 8002278:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800227a:	2303      	movs	r3, #3
 800227c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800227e:	2300      	movs	r3, #0
 8002280:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002282:	2300      	movs	r3, #0
 8002284:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002286:	2300      	movs	r3, #0
 8002288:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800228a:	463b      	mov	r3, r7
 800228c:	2104      	movs	r1, #4
 800228e:	4618      	mov	r0, r3
 8002290:	f003 fbc4 	bl	8005a1c <HAL_RCC_ClockConfig>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d001      	beq.n	800229e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800229a:	f000 fa71 	bl	8002780 <Error_Handler>
  }
}
 800229e:	bf00      	nop
 80022a0:	3758      	adds	r7, #88	; 0x58
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
	...

080022a8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80022ac:	4b1b      	ldr	r3, [pc, #108]	; (800231c <MX_I2C1_Init+0x74>)
 80022ae:	4a1c      	ldr	r2, [pc, #112]	; (8002320 <MX_I2C1_Init+0x78>)
 80022b0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 80022b2:	4b1a      	ldr	r3, [pc, #104]	; (800231c <MX_I2C1_Init+0x74>)
 80022b4:	4a1b      	ldr	r2, [pc, #108]	; (8002324 <MX_I2C1_Init+0x7c>)
 80022b6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80022b8:	4b18      	ldr	r3, [pc, #96]	; (800231c <MX_I2C1_Init+0x74>)
 80022ba:	2200      	movs	r2, #0
 80022bc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80022be:	4b17      	ldr	r3, [pc, #92]	; (800231c <MX_I2C1_Init+0x74>)
 80022c0:	2201      	movs	r2, #1
 80022c2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80022c4:	4b15      	ldr	r3, [pc, #84]	; (800231c <MX_I2C1_Init+0x74>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80022ca:	4b14      	ldr	r3, [pc, #80]	; (800231c <MX_I2C1_Init+0x74>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80022d0:	4b12      	ldr	r3, [pc, #72]	; (800231c <MX_I2C1_Init+0x74>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80022d6:	4b11      	ldr	r3, [pc, #68]	; (800231c <MX_I2C1_Init+0x74>)
 80022d8:	2200      	movs	r2, #0
 80022da:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80022dc:	4b0f      	ldr	r3, [pc, #60]	; (800231c <MX_I2C1_Init+0x74>)
 80022de:	2200      	movs	r2, #0
 80022e0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80022e2:	480e      	ldr	r0, [pc, #56]	; (800231c <MX_I2C1_Init+0x74>)
 80022e4:	f002 f95e 	bl	80045a4 <HAL_I2C_Init>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d001      	beq.n	80022f2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80022ee:	f000 fa47 	bl	8002780 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80022f2:	2100      	movs	r1, #0
 80022f4:	4809      	ldr	r0, [pc, #36]	; (800231c <MX_I2C1_Init+0x74>)
 80022f6:	f002 feb9 	bl	800506c <HAL_I2CEx_ConfigAnalogFilter>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d001      	beq.n	8002304 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002300:	f000 fa3e 	bl	8002780 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002304:	2100      	movs	r1, #0
 8002306:	4805      	ldr	r0, [pc, #20]	; (800231c <MX_I2C1_Init+0x74>)
 8002308:	f002 fefb 	bl	8005102 <HAL_I2CEx_ConfigDigitalFilter>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d001      	beq.n	8002316 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002312:	f000 fa35 	bl	8002780 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002316:	bf00      	nop
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	200002b0 	.word	0x200002b0
 8002320:	40005400 	.word	0x40005400
 8002324:	10909cec 	.word	0x10909cec

08002328 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800232c:	4b1b      	ldr	r3, [pc, #108]	; (800239c <MX_SPI1_Init+0x74>)
 800232e:	4a1c      	ldr	r2, [pc, #112]	; (80023a0 <MX_SPI1_Init+0x78>)
 8002330:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002332:	4b1a      	ldr	r3, [pc, #104]	; (800239c <MX_SPI1_Init+0x74>)
 8002334:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002338:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800233a:	4b18      	ldr	r3, [pc, #96]	; (800239c <MX_SPI1_Init+0x74>)
 800233c:	2200      	movs	r2, #0
 800233e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002340:	4b16      	ldr	r3, [pc, #88]	; (800239c <MX_SPI1_Init+0x74>)
 8002342:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002346:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002348:	4b14      	ldr	r3, [pc, #80]	; (800239c <MX_SPI1_Init+0x74>)
 800234a:	2200      	movs	r2, #0
 800234c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800234e:	4b13      	ldr	r3, [pc, #76]	; (800239c <MX_SPI1_Init+0x74>)
 8002350:	2200      	movs	r2, #0
 8002352:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002354:	4b11      	ldr	r3, [pc, #68]	; (800239c <MX_SPI1_Init+0x74>)
 8002356:	f44f 7200 	mov.w	r2, #512	; 0x200
 800235a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800235c:	4b0f      	ldr	r3, [pc, #60]	; (800239c <MX_SPI1_Init+0x74>)
 800235e:	2230      	movs	r2, #48	; 0x30
 8002360:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002362:	4b0e      	ldr	r3, [pc, #56]	; (800239c <MX_SPI1_Init+0x74>)
 8002364:	2200      	movs	r2, #0
 8002366:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002368:	4b0c      	ldr	r3, [pc, #48]	; (800239c <MX_SPI1_Init+0x74>)
 800236a:	2200      	movs	r2, #0
 800236c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800236e:	4b0b      	ldr	r3, [pc, #44]	; (800239c <MX_SPI1_Init+0x74>)
 8002370:	2200      	movs	r2, #0
 8002372:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002374:	4b09      	ldr	r3, [pc, #36]	; (800239c <MX_SPI1_Init+0x74>)
 8002376:	2207      	movs	r2, #7
 8002378:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800237a:	4b08      	ldr	r3, [pc, #32]	; (800239c <MX_SPI1_Init+0x74>)
 800237c:	2200      	movs	r2, #0
 800237e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002380:	4b06      	ldr	r3, [pc, #24]	; (800239c <MX_SPI1_Init+0x74>)
 8002382:	2208      	movs	r2, #8
 8002384:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002386:	4805      	ldr	r0, [pc, #20]	; (800239c <MX_SPI1_Init+0x74>)
 8002388:	f004 fa5a 	bl	8006840 <HAL_SPI_Init>
 800238c:	4603      	mov	r3, r0
 800238e:	2b00      	cmp	r3, #0
 8002390:	d001      	beq.n	8002396 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002392:	f000 f9f5 	bl	8002780 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002396:	bf00      	nop
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	20000304 	.word	0x20000304
 80023a0:	40013000 	.word	0x40013000

080023a4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b088      	sub	sp, #32
 80023a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023aa:	f107 0310 	add.w	r3, r7, #16
 80023ae:	2200      	movs	r2, #0
 80023b0:	601a      	str	r2, [r3, #0]
 80023b2:	605a      	str	r2, [r3, #4]
 80023b4:	609a      	str	r2, [r3, #8]
 80023b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023b8:	1d3b      	adds	r3, r7, #4
 80023ba:	2200      	movs	r2, #0
 80023bc:	601a      	str	r2, [r3, #0]
 80023be:	605a      	str	r2, [r3, #4]
 80023c0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80023c2:	4b20      	ldr	r3, [pc, #128]	; (8002444 <MX_TIM1_Init+0xa0>)
 80023c4:	4a20      	ldr	r2, [pc, #128]	; (8002448 <MX_TIM1_Init+0xa4>)
 80023c6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 79;
 80023c8:	4b1e      	ldr	r3, [pc, #120]	; (8002444 <MX_TIM1_Init+0xa0>)
 80023ca:	224f      	movs	r2, #79	; 0x4f
 80023cc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023ce:	4b1d      	ldr	r3, [pc, #116]	; (8002444 <MX_TIM1_Init+0xa0>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80023d4:	4b1b      	ldr	r3, [pc, #108]	; (8002444 <MX_TIM1_Init+0xa0>)
 80023d6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80023da:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023dc:	4b19      	ldr	r3, [pc, #100]	; (8002444 <MX_TIM1_Init+0xa0>)
 80023de:	2200      	movs	r2, #0
 80023e0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80023e2:	4b18      	ldr	r3, [pc, #96]	; (8002444 <MX_TIM1_Init+0xa0>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023e8:	4b16      	ldr	r3, [pc, #88]	; (8002444 <MX_TIM1_Init+0xa0>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80023ee:	4815      	ldr	r0, [pc, #84]	; (8002444 <MX_TIM1_Init+0xa0>)
 80023f0:	f004 ff60 	bl	80072b4 <HAL_TIM_Base_Init>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d001      	beq.n	80023fe <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80023fa:	f000 f9c1 	bl	8002780 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002402:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002404:	f107 0310 	add.w	r3, r7, #16
 8002408:	4619      	mov	r1, r3
 800240a:	480e      	ldr	r0, [pc, #56]	; (8002444 <MX_TIM1_Init+0xa0>)
 800240c:	f005 fcdc 	bl	8007dc8 <HAL_TIM_ConfigClockSource>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d001      	beq.n	800241a <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8002416:	f000 f9b3 	bl	8002780 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800241a:	2300      	movs	r3, #0
 800241c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800241e:	2300      	movs	r3, #0
 8002420:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002422:	2300      	movs	r3, #0
 8002424:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002426:	1d3b      	adds	r3, r7, #4
 8002428:	4619      	mov	r1, r3
 800242a:	4806      	ldr	r0, [pc, #24]	; (8002444 <MX_TIM1_Init+0xa0>)
 800242c:	f006 f9ee 	bl	800880c <HAL_TIMEx_MasterConfigSynchronization>
 8002430:	4603      	mov	r3, r0
 8002432:	2b00      	cmp	r3, #0
 8002434:	d001      	beq.n	800243a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002436:	f000 f9a3 	bl	8002780 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800243a:	bf00      	nop
 800243c:	3720      	adds	r7, #32
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	20000368 	.word	0x20000368
 8002448:	40012c00 	.word	0x40012c00

0800244c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b08e      	sub	sp, #56	; 0x38
 8002450:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002452:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002456:	2200      	movs	r2, #0
 8002458:	601a      	str	r2, [r3, #0]
 800245a:	605a      	str	r2, [r3, #4]
 800245c:	609a      	str	r2, [r3, #8]
 800245e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002460:	f107 031c 	add.w	r3, r7, #28
 8002464:	2200      	movs	r2, #0
 8002466:	601a      	str	r2, [r3, #0]
 8002468:	605a      	str	r2, [r3, #4]
 800246a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800246c:	463b      	mov	r3, r7
 800246e:	2200      	movs	r2, #0
 8002470:	601a      	str	r2, [r3, #0]
 8002472:	605a      	str	r2, [r3, #4]
 8002474:	609a      	str	r2, [r3, #8]
 8002476:	60da      	str	r2, [r3, #12]
 8002478:	611a      	str	r2, [r3, #16]
 800247a:	615a      	str	r2, [r3, #20]
 800247c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800247e:	4b2d      	ldr	r3, [pc, #180]	; (8002534 <MX_TIM3_Init+0xe8>)
 8002480:	4a2d      	ldr	r2, [pc, #180]	; (8002538 <MX_TIM3_Init+0xec>)
 8002482:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 799;
 8002484:	4b2b      	ldr	r3, [pc, #172]	; (8002534 <MX_TIM3_Init+0xe8>)
 8002486:	f240 321f 	movw	r2, #799	; 0x31f
 800248a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800248c:	4b29      	ldr	r3, [pc, #164]	; (8002534 <MX_TIM3_Init+0xe8>)
 800248e:	2200      	movs	r2, #0
 8002490:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 8002492:	4b28      	ldr	r3, [pc, #160]	; (8002534 <MX_TIM3_Init+0xe8>)
 8002494:	2264      	movs	r2, #100	; 0x64
 8002496:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002498:	4b26      	ldr	r3, [pc, #152]	; (8002534 <MX_TIM3_Init+0xe8>)
 800249a:	2200      	movs	r2, #0
 800249c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800249e:	4b25      	ldr	r3, [pc, #148]	; (8002534 <MX_TIM3_Init+0xe8>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80024a4:	4823      	ldr	r0, [pc, #140]	; (8002534 <MX_TIM3_Init+0xe8>)
 80024a6:	f004 ff05 	bl	80072b4 <HAL_TIM_Base_Init>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d001      	beq.n	80024b4 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80024b0:	f000 f966 	bl	8002780 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024b8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80024ba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80024be:	4619      	mov	r1, r3
 80024c0:	481c      	ldr	r0, [pc, #112]	; (8002534 <MX_TIM3_Init+0xe8>)
 80024c2:	f005 fc81 	bl	8007dc8 <HAL_TIM_ConfigClockSource>
 80024c6:	4603      	mov	r3, r0
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d001      	beq.n	80024d0 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80024cc:	f000 f958 	bl	8002780 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80024d0:	4818      	ldr	r0, [pc, #96]	; (8002534 <MX_TIM3_Init+0xe8>)
 80024d2:	f005 f847 	bl	8007564 <HAL_TIM_PWM_Init>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d001      	beq.n	80024e0 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80024dc:	f000 f950 	bl	8002780 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024e0:	2300      	movs	r3, #0
 80024e2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024e4:	2300      	movs	r3, #0
 80024e6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80024e8:	f107 031c 	add.w	r3, r7, #28
 80024ec:	4619      	mov	r1, r3
 80024ee:	4811      	ldr	r0, [pc, #68]	; (8002534 <MX_TIM3_Init+0xe8>)
 80024f0:	f006 f98c 	bl	800880c <HAL_TIMEx_MasterConfigSynchronization>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d001      	beq.n	80024fe <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80024fa:	f000 f941 	bl	8002780 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80024fe:	2360      	movs	r3, #96	; 0x60
 8002500:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 50;
 8002502:	2332      	movs	r3, #50	; 0x32
 8002504:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002506:	2300      	movs	r3, #0
 8002508:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800250a:	2300      	movs	r3, #0
 800250c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800250e:	463b      	mov	r3, r7
 8002510:	2200      	movs	r2, #0
 8002512:	4619      	mov	r1, r3
 8002514:	4807      	ldr	r0, [pc, #28]	; (8002534 <MX_TIM3_Init+0xe8>)
 8002516:	f005 fb43 	bl	8007ba0 <HAL_TIM_PWM_ConfigChannel>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d001      	beq.n	8002524 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8002520:	f000 f92e 	bl	8002780 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002524:	4803      	ldr	r0, [pc, #12]	; (8002534 <MX_TIM3_Init+0xe8>)
 8002526:	f000 ffa3 	bl	8003470 <HAL_TIM_MspPostInit>

}
 800252a:	bf00      	nop
 800252c:	3738      	adds	r7, #56	; 0x38
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	200003b4 	.word	0x200003b4
 8002538:	40000400 	.word	0x40000400

0800253c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b084      	sub	sp, #16
 8002540:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002542:	1d3b      	adds	r3, r7, #4
 8002544:	2200      	movs	r2, #0
 8002546:	601a      	str	r2, [r3, #0]
 8002548:	605a      	str	r2, [r3, #4]
 800254a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800254c:	4b14      	ldr	r3, [pc, #80]	; (80025a0 <MX_TIM6_Init+0x64>)
 800254e:	4a15      	ldr	r2, [pc, #84]	; (80025a4 <MX_TIM6_Init+0x68>)
 8002550:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7999;
 8002552:	4b13      	ldr	r3, [pc, #76]	; (80025a0 <MX_TIM6_Init+0x64>)
 8002554:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8002558:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800255a:	4b11      	ldr	r3, [pc, #68]	; (80025a0 <MX_TIM6_Init+0x64>)
 800255c:	2200      	movs	r2, #0
 800255e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10;
 8002560:	4b0f      	ldr	r3, [pc, #60]	; (80025a0 <MX_TIM6_Init+0x64>)
 8002562:	220a      	movs	r2, #10
 8002564:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002566:	4b0e      	ldr	r3, [pc, #56]	; (80025a0 <MX_TIM6_Init+0x64>)
 8002568:	2200      	movs	r2, #0
 800256a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800256c:	480c      	ldr	r0, [pc, #48]	; (80025a0 <MX_TIM6_Init+0x64>)
 800256e:	f004 fea1 	bl	80072b4 <HAL_TIM_Base_Init>
 8002572:	4603      	mov	r3, r0
 8002574:	2b00      	cmp	r3, #0
 8002576:	d001      	beq.n	800257c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8002578:	f000 f902 	bl	8002780 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800257c:	2300      	movs	r3, #0
 800257e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002580:	2300      	movs	r3, #0
 8002582:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002584:	1d3b      	adds	r3, r7, #4
 8002586:	4619      	mov	r1, r3
 8002588:	4805      	ldr	r0, [pc, #20]	; (80025a0 <MX_TIM6_Init+0x64>)
 800258a:	f006 f93f 	bl	800880c <HAL_TIMEx_MasterConfigSynchronization>
 800258e:	4603      	mov	r3, r0
 8002590:	2b00      	cmp	r3, #0
 8002592:	d001      	beq.n	8002598 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8002594:	f000 f8f4 	bl	8002780 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002598:	bf00      	nop
 800259a:	3710      	adds	r7, #16
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	20000400 	.word	0x20000400
 80025a4:	40001000 	.word	0x40001000

080025a8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80025ac:	4b14      	ldr	r3, [pc, #80]	; (8002600 <MX_USART2_UART_Init+0x58>)
 80025ae:	4a15      	ldr	r2, [pc, #84]	; (8002604 <MX_USART2_UART_Init+0x5c>)
 80025b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80025b2:	4b13      	ldr	r3, [pc, #76]	; (8002600 <MX_USART2_UART_Init+0x58>)
 80025b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80025b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80025ba:	4b11      	ldr	r3, [pc, #68]	; (8002600 <MX_USART2_UART_Init+0x58>)
 80025bc:	2200      	movs	r2, #0
 80025be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80025c0:	4b0f      	ldr	r3, [pc, #60]	; (8002600 <MX_USART2_UART_Init+0x58>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80025c6:	4b0e      	ldr	r3, [pc, #56]	; (8002600 <MX_USART2_UART_Init+0x58>)
 80025c8:	2200      	movs	r2, #0
 80025ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80025cc:	4b0c      	ldr	r3, [pc, #48]	; (8002600 <MX_USART2_UART_Init+0x58>)
 80025ce:	220c      	movs	r2, #12
 80025d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025d2:	4b0b      	ldr	r3, [pc, #44]	; (8002600 <MX_USART2_UART_Init+0x58>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80025d8:	4b09      	ldr	r3, [pc, #36]	; (8002600 <MX_USART2_UART_Init+0x58>)
 80025da:	2200      	movs	r2, #0
 80025dc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80025de:	4b08      	ldr	r3, [pc, #32]	; (8002600 <MX_USART2_UART_Init+0x58>)
 80025e0:	2200      	movs	r2, #0
 80025e2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80025e4:	4b06      	ldr	r3, [pc, #24]	; (8002600 <MX_USART2_UART_Init+0x58>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80025ea:	4805      	ldr	r0, [pc, #20]	; (8002600 <MX_USART2_UART_Init+0x58>)
 80025ec:	f006 f9b4 	bl	8008958 <HAL_UART_Init>
 80025f0:	4603      	mov	r3, r0
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d001      	beq.n	80025fa <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80025f6:	f000 f8c3 	bl	8002780 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80025fa:	bf00      	nop
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	2000044c 	.word	0x2000044c
 8002604:	40004400 	.word	0x40004400

08002608 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b08a      	sub	sp, #40	; 0x28
 800260c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800260e:	f107 0314 	add.w	r3, r7, #20
 8002612:	2200      	movs	r2, #0
 8002614:	601a      	str	r2, [r3, #0]
 8002616:	605a      	str	r2, [r3, #4]
 8002618:	609a      	str	r2, [r3, #8]
 800261a:	60da      	str	r2, [r3, #12]
 800261c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800261e:	4b4b      	ldr	r3, [pc, #300]	; (800274c <MX_GPIO_Init+0x144>)
 8002620:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002622:	4a4a      	ldr	r2, [pc, #296]	; (800274c <MX_GPIO_Init+0x144>)
 8002624:	f043 0304 	orr.w	r3, r3, #4
 8002628:	64d3      	str	r3, [r2, #76]	; 0x4c
 800262a:	4b48      	ldr	r3, [pc, #288]	; (800274c <MX_GPIO_Init+0x144>)
 800262c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800262e:	f003 0304 	and.w	r3, r3, #4
 8002632:	613b      	str	r3, [r7, #16]
 8002634:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002636:	4b45      	ldr	r3, [pc, #276]	; (800274c <MX_GPIO_Init+0x144>)
 8002638:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800263a:	4a44      	ldr	r2, [pc, #272]	; (800274c <MX_GPIO_Init+0x144>)
 800263c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002640:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002642:	4b42      	ldr	r3, [pc, #264]	; (800274c <MX_GPIO_Init+0x144>)
 8002644:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002646:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800264a:	60fb      	str	r3, [r7, #12]
 800264c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800264e:	4b3f      	ldr	r3, [pc, #252]	; (800274c <MX_GPIO_Init+0x144>)
 8002650:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002652:	4a3e      	ldr	r2, [pc, #248]	; (800274c <MX_GPIO_Init+0x144>)
 8002654:	f043 0301 	orr.w	r3, r3, #1
 8002658:	64d3      	str	r3, [r2, #76]	; 0x4c
 800265a:	4b3c      	ldr	r3, [pc, #240]	; (800274c <MX_GPIO_Init+0x144>)
 800265c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800265e:	f003 0301 	and.w	r3, r3, #1
 8002662:	60bb      	str	r3, [r7, #8]
 8002664:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002666:	4b39      	ldr	r3, [pc, #228]	; (800274c <MX_GPIO_Init+0x144>)
 8002668:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800266a:	4a38      	ldr	r2, [pc, #224]	; (800274c <MX_GPIO_Init+0x144>)
 800266c:	f043 0302 	orr.w	r3, r3, #2
 8002670:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002672:	4b36      	ldr	r3, [pc, #216]	; (800274c <MX_GPIO_Init+0x144>)
 8002674:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002676:	f003 0302 	and.w	r3, r3, #2
 800267a:	607b      	str	r3, [r7, #4]
 800267c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800267e:	2200      	movs	r2, #0
 8002680:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002684:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002688:	f001 ff42 	bl	8004510 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 800268c:	2200      	movs	r2, #0
 800268e:	2140      	movs	r1, #64	; 0x40
 8002690:	482f      	ldr	r0, [pc, #188]	; (8002750 <MX_GPIO_Init+0x148>)
 8002692:	f001 ff3d 	bl	8004510 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002696:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800269a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800269c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80026a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a2:	2300      	movs	r3, #0
 80026a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80026a6:	f107 0314 	add.w	r3, r7, #20
 80026aa:	4619      	mov	r1, r3
 80026ac:	4829      	ldr	r0, [pc, #164]	; (8002754 <MX_GPIO_Init+0x14c>)
 80026ae:	f001 fd6d 	bl	800418c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80026b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026b8:	2301      	movs	r3, #1
 80026ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026bc:	2300      	movs	r3, #0
 80026be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026c0:	2300      	movs	r3, #0
 80026c2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80026c4:	f107 0314 	add.w	r3, r7, #20
 80026c8:	4619      	mov	r1, r3
 80026ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026ce:	f001 fd5d 	bl	800418c <HAL_GPIO_Init>

  /*Configure GPIO pin : button_Pin */
  GPIO_InitStruct.Pin = button_Pin;
 80026d2:	2308      	movs	r3, #8
 80026d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80026d6:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80026da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026dc:	2300      	movs	r3, #0
 80026de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(button_GPIO_Port, &GPIO_InitStruct);
 80026e0:	f107 0314 	add.w	r3, r7, #20
 80026e4:	4619      	mov	r1, r3
 80026e6:	481a      	ldr	r0, [pc, #104]	; (8002750 <MX_GPIO_Init+0x148>)
 80026e8:	f001 fd50 	bl	800418c <HAL_GPIO_Init>

  /*Configure GPIO pin : pin_4_Pin */
  GPIO_InitStruct.Pin = pin_4_Pin;
 80026ec:	2320      	movs	r3, #32
 80026ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80026f0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80026f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f6:	2300      	movs	r3, #0
 80026f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(pin_4_GPIO_Port, &GPIO_InitStruct);
 80026fa:	f107 0314 	add.w	r3, r7, #20
 80026fe:	4619      	mov	r1, r3
 8002700:	4813      	ldr	r0, [pc, #76]	; (8002750 <MX_GPIO_Init+0x148>)
 8002702:	f001 fd43 	bl	800418c <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8002706:	2340      	movs	r3, #64	; 0x40
 8002708:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800270a:	2301      	movs	r3, #1
 800270c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800270e:	2300      	movs	r3, #0
 8002710:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002712:	2300      	movs	r3, #0
 8002714:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8002716:	f107 0314 	add.w	r3, r7, #20
 800271a:	4619      	mov	r1, r3
 800271c:	480c      	ldr	r0, [pc, #48]	; (8002750 <MX_GPIO_Init+0x148>)
 800271e:	f001 fd35 	bl	800418c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8002722:	2200      	movs	r2, #0
 8002724:	2105      	movs	r1, #5
 8002726:	2017      	movs	r0, #23
 8002728:	f001 f9f2 	bl	8003b10 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800272c:	2017      	movs	r0, #23
 800272e:	f001 fa0b 	bl	8003b48 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8002732:	2200      	movs	r2, #0
 8002734:	2105      	movs	r1, #5
 8002736:	2028      	movs	r0, #40	; 0x28
 8002738:	f001 f9ea 	bl	8003b10 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800273c:	2028      	movs	r0, #40	; 0x28
 800273e:	f001 fa03 	bl	8003b48 <HAL_NVIC_EnableIRQ>

}
 8002742:	bf00      	nop
 8002744:	3728      	adds	r7, #40	; 0x28
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	40021000 	.word	0x40021000
 8002750:	48000400 	.word	0x48000400
 8002754:	48000800 	.word	0x48000800

08002758 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b082      	sub	sp, #8
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM16) {
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a05      	ldr	r2, [pc, #20]	; (800277c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d101      	bne.n	800276e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800276a:	f001 f8d5 	bl	8003918 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  mycallback();
 800276e:	f000 fa3b 	bl	8002be8 <mycallback>

  /* USER CODE END Callback 1 */
}
 8002772:	bf00      	nop
 8002774:	3708      	adds	r7, #8
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	40014400 	.word	0x40014400

08002780 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002780:	b480      	push	{r7}
 8002782:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002784:	b672      	cpsid	i
}
 8002786:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002788:	e7fe      	b.n	8002788 <Error_Handler+0x8>

0800278a <_ZL10pageSelectP22FLASH_EraseInitTypeDef>:
		 _Instance = new _Flash;
	 }
	 return _Instance;
 }
static void pageSelect (FLASH_EraseInitTypeDef * page)
{
 800278a:	b480      	push	{r7}
 800278c:	b083      	sub	sp, #12
 800278e:	af00      	add	r7, sp, #0
 8002790:	6078      	str	r0, [r7, #4]
	page->TypeErase = FLASH_TYPEERASE_PAGES;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2200      	movs	r2, #0
 8002796:	601a      	str	r2, [r3, #0]
	page->Banks = FLASH_BANK_2;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2202      	movs	r2, #2
 800279c:	605a      	str	r2, [r3, #4]
	page->Page = 256;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80027a4:	609a      	str	r2, [r3, #8]
	page->NbPages = 1;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2201      	movs	r2, #1
 80027aa:	60da      	str	r2, [r3, #12]
}
 80027ac:	bf00      	nop
 80027ae:	370c      	adds	r7, #12
 80027b0:	46bd      	mov	sp, r7
 80027b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b6:	4770      	bx	lr

080027b8 <_ZN6_FlashC1Ev>:
_Flash::_Flash()
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b082      	sub	sp, #8
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2200      	movs	r2, #0
 80027c4:	601a      	str	r2, [r3, #0]
{
	pageSelect(_page);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4618      	mov	r0, r3
 80027cc:	f7ff ffdd 	bl	800278a <_ZL10pageSelectP22FLASH_EraseInitTypeDef>
}
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	4618      	mov	r0, r3
 80027d4:	3708      	adds	r7, #8
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
	...

080027dc <_ZN6_Flash5eraseEv>:
		printf("Erase failed\r\n");
	}
}

void _Flash::erase()
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
	HAL_FLASH_Unlock();
 80027e4:	f001 faaa 	bl	8003d3c <HAL_FLASH_Unlock>
	static uint32_t pageerror = 0;
		if (HAL_FLASHEx_Erase(_page, &pageerror) != HAL_OK) {
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4909      	ldr	r1, [pc, #36]	; (8002814 <_ZN6_Flash5eraseEv+0x38>)
 80027ee:	4618      	mov	r0, r3
 80027f0:	f001 fb88 	bl	8003f04 <HAL_FLASHEx_Erase>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	bf14      	ite	ne
 80027fa:	2301      	movne	r3, #1
 80027fc:	2300      	moveq	r3, #0
 80027fe:	b2db      	uxtb	r3, r3
 8002800:	2b00      	cmp	r3, #0
 8002802:	d002      	beq.n	800280a <_ZN6_Flash5eraseEv+0x2e>
			printf("Erase failed\r\n");
 8002804:	4804      	ldr	r0, [pc, #16]	; (8002818 <_ZN6_Flash5eraseEv+0x3c>)
 8002806:	f00e fec7 	bl	8011598 <puts>
		}
}
 800280a:	bf00      	nop
 800280c:	3708      	adds	r7, #8
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	200004e4 	.word	0x200004e4
 8002818:	080144c0 	.word	0x080144c0

0800281c <_ZN6_Flash7programEPv>:

void _Flash::program(void * obj)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b086      	sub	sp, #24
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
 8002824:	6039      	str	r1, [r7, #0]
	uint32_t flashindex = 0;
 8002826:	2300      	movs	r3, #0
 8002828:	617b      	str	r3, [r7, #20]
	uint8_t* ptr = (uint8_t*)(obj);
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	60fb      	str	r3, [r7, #12]
	for (size_t i = 0 ; i < sizeof(thresholds) ; i+=sizeof(uint64_t))
 800282e:	2300      	movs	r3, #0
 8002830:	613b      	str	r3, [r7, #16]
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	2b17      	cmp	r3, #23
 8002836:	d81f      	bhi.n	8002878 <_ZN6_Flash7programEPv+0x5c>
	{
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, ADRESS+flashindex, *(uint64_t*)(ptr+flashindex)) != HAL_OK) {
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	f103 6100 	add.w	r1, r3, #134217728	; 0x8000000
 800283e:	f501 2100 	add.w	r1, r1, #524288	; 0x80000
 8002842:	68fa      	ldr	r2, [r7, #12]
 8002844:	697b      	ldr	r3, [r7, #20]
 8002846:	4413      	add	r3, r2
 8002848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800284c:	2000      	movs	r0, #0
 800284e:	f001 fa09 	bl	8003c64 <HAL_FLASH_Program>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	bf14      	ite	ne
 8002858:	2301      	movne	r3, #1
 800285a:	2300      	moveq	r3, #0
 800285c:	b2db      	uxtb	r3, r3
 800285e:	2b00      	cmp	r3, #0
 8002860:	d003      	beq.n	800286a <_ZN6_Flash7programEPv+0x4e>
			printf("Program failed\r\n");
 8002862:	4808      	ldr	r0, [pc, #32]	; (8002884 <_ZN6_Flash7programEPv+0x68>)
 8002864:	f00e fe98 	bl	8011598 <puts>
			break;
 8002868:	e006      	b.n	8002878 <_ZN6_Flash7programEPv+0x5c>
		}
		flashindex+=sizeof(uint64_t);
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	3308      	adds	r3, #8
 800286e:	617b      	str	r3, [r7, #20]
	for (size_t i = 0 ; i < sizeof(thresholds) ; i+=sizeof(uint64_t))
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	3308      	adds	r3, #8
 8002874:	613b      	str	r3, [r7, #16]
 8002876:	e7dc      	b.n	8002832 <_ZN6_Flash7programEPv+0x16>
	}
	HAL_FLASH_Lock();
 8002878:	f001 fa82 	bl	8003d80 <HAL_FLASH_Lock>
}
 800287c:	bf00      	nop
 800287e:	3718      	adds	r7, #24
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}
 8002884:	080144d0 	.word	0x080144d0

08002888 <_ZN6BUZZERC1EP17TIM_HandleTypeDef>:


int count = 0;
int frame = 0;

BUZZER::BUZZER(TIM_HandleTypeDef *htim)
 8002888:	b480      	push	{r7}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
 8002890:	6039      	str	r1, [r7, #0]
{
	htim = htim;

}
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4618      	mov	r0, r3
 8002896:	370c      	adds	r7, #12
 8002898:	46bd      	mov	sp, r7
 800289a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289e:	4770      	bx	lr

080028a0 <_ZN6BUZZER15buzzerStartPlayEv>:
void BUZZER::buzzerStartPlay()
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b082      	sub	sp, #8
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start(&htim3);
 80028a8:	4808      	ldr	r0, [pc, #32]	; (80028cc <_ZN6BUZZER15buzzerStartPlayEv+0x2c>)
 80028aa:	f004 fd5b 	bl	8007364 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80028ae:	2100      	movs	r1, #0
 80028b0:	4806      	ldr	r0, [pc, #24]	; (80028cc <_ZN6BUZZER15buzzerStartPlayEv+0x2c>)
 80028b2:	f004 feb9 	bl	8007628 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_AUTORELOAD(&htim3,150);
 80028b6:	4b05      	ldr	r3, [pc, #20]	; (80028cc <_ZN6BUZZER15buzzerStartPlayEv+0x2c>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	2296      	movs	r2, #150	; 0x96
 80028bc:	62da      	str	r2, [r3, #44]	; 0x2c
 80028be:	4b03      	ldr	r3, [pc, #12]	; (80028cc <_ZN6BUZZER15buzzerStartPlayEv+0x2c>)
 80028c0:	2296      	movs	r2, #150	; 0x96
 80028c2:	60da      	str	r2, [r3, #12]
}
 80028c4:	bf00      	nop
 80028c6:	3708      	adds	r7, #8
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	200003b4 	.word	0x200003b4

080028d0 <_ZN6BUZZER14buzzerStopPlayEv>:
void BUZZER::buzzerStopPlay()
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b082      	sub	sp, #8
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Stop(&htim3);
 80028d8:	4805      	ldr	r0, [pc, #20]	; (80028f0 <_ZN6BUZZER14buzzerStopPlayEv+0x20>)
 80028da:	f004 fdab 	bl	8007434 <HAL_TIM_Base_Stop>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 80028de:	2100      	movs	r1, #0
 80028e0:	4803      	ldr	r0, [pc, #12]	; (80028f0 <_ZN6BUZZER14buzzerStopPlayEv+0x20>)
 80028e2:	f004 ffa7 	bl	8007834 <HAL_TIM_PWM_Stop>
}
 80028e6:	bf00      	nop
 80028e8:	3708      	adds	r7, #8
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	200003b4 	.word	0x200003b4

080028f4 <_ZN12CliContainerC1Ev>:
	CliContainer(){}
 80028f4:	b480      	push	{r7}
 80028f6:	b083      	sub	sp, #12
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2200      	movs	r2, #0
 8002900:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	4618      	mov	r0, r3
 8002908:	370c      	adds	r7, #12
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr

08002912 <_ZN12CliContainerD1Ev>:
	~CliContainer(){}
 8002912:	b480      	push	{r7}
 8002914:	b083      	sub	sp, #12
 8002916:	af00      	add	r7, sp, #0
 8002918:	6078      	str	r0, [r7, #4]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	4618      	mov	r0, r3
 800291e:	370c      	adds	r7, #12
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr

08002928 <_ZN10thresholdsC1Ev>:
typedef struct thresholds{
 8002928:	b480      	push	{r7}
 800292a:	b083      	sub	sp, #12
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	4a0a      	ldr	r2, [pc, #40]	; (800295c <_ZN10thresholdsC1Ev+0x34>)
 8002934:	601a      	str	r2, [r3, #0]
 8002936:	6879      	ldr	r1, [r7, #4]
 8002938:	f04f 0200 	mov.w	r2, #0
 800293c:	4b08      	ldr	r3, [pc, #32]	; (8002960 <_ZN10thresholdsC1Ev+0x38>)
 800293e:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8002942:	6879      	ldr	r1, [r7, #4]
 8002944:	f04f 0200 	mov.w	r2, #0
 8002948:	4b05      	ldr	r3, [pc, #20]	; (8002960 <_ZN10thresholdsC1Ev+0x38>)
 800294a:	e9c1 2304 	strd	r2, r3, [r1, #16]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4618      	mov	r0, r3
 8002952:	370c      	adds	r7, #12
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr
 800295c:	0001e240 	.word	0x0001e240
 8002960:	40590000 	.word	0x40590000

08002964 <_ZN7MonitorC1Ev>:
	Monitor(){}
 8002964:	b580      	push	{r7, lr}
 8002966:	b082      	sub	sp, #8
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	4618      	mov	r0, r3
 8002970:	f7ff ffda 	bl	8002928 <_ZN10thresholdsC1Ev>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	4618      	mov	r0, r3
 8002978:	3708      	adds	r7, #8
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}

0800297e <_ZN7Monitor10getwarningEv>:
	double getwarning()
 800297e:	b480      	push	{r7}
 8002980:	b083      	sub	sp, #12
 8002982:	af00      	add	r7, sp, #0
 8002984:	6078      	str	r0, [r7, #4]
		return values.warning;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800298c:	ec43 2b17 	vmov	d7, r2, r3
	}
 8002990:	eeb0 0a47 	vmov.f32	s0, s14
 8002994:	eef0 0a67 	vmov.f32	s1, s15
 8002998:	370c      	adds	r7, #12
 800299a:	46bd      	mov	sp, r7
 800299c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a0:	4770      	bx	lr

080029a2 <_ZN7Monitor11getcriticalEv>:
	double getcritical()
 80029a2:	b480      	push	{r7}
 80029a4:	b083      	sub	sp, #12
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	6078      	str	r0, [r7, #4]
		return values.critical;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80029b0:	ec43 2b17 	vmov	d7, r2, r3
	}
 80029b4:	eeb0 0a47 	vmov.f32	s0, s14
 80029b8:	eef0 0a67 	vmov.f32	s1, s15
 80029bc:	370c      	adds	r7, #12
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr

080029c6 <_ZN7Monitor8getstateEv>:
	dht_STATE getstate()
 80029c6:	b480      	push	{r7}
 80029c8:	b083      	sub	sp, #12
 80029ca:	af00      	add	r7, sp, #0
 80029cc:	6078      	str	r0, [r7, #4]
		return state;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	7e1b      	ldrb	r3, [r3, #24]
	}
 80029d2:	4618      	mov	r0, r3
 80029d4:	370c      	adds	r7, #12
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr

080029de <_ZN7Monitor8setstateE9dht_STATE>:
	void setstate(dht_STATE State)
 80029de:	b480      	push	{r7}
 80029e0:	b083      	sub	sp, #12
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	6078      	str	r0, [r7, #4]
 80029e6:	460b      	mov	r3, r1
 80029e8:	70fb      	strb	r3, [r7, #3]
		state = State;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	78fa      	ldrb	r2, [r7, #3]
 80029ee:	761a      	strb	r2, [r3, #24]
	}
 80029f0:	bf00      	nop
 80029f2:	370c      	adds	r7, #12
 80029f4:	46bd      	mov	sp, r7
 80029f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fa:	4770      	bx	lr

080029fc <_ZN5_FILEC1E3FIL5FATFS7FRESULTPKc>:
	_FILE(FIL  file,FATFS  FatFs,FRESULT  fres, const char * name){
 80029fc:	b084      	sub	sp, #16
 80029fe:	b580      	push	{r7, lr}
 8002a00:	b082      	sub	sp, #8
 8002a02:	af00      	add	r7, sp, #0
 8002a04:	6078      	str	r0, [r7, #4]
 8002a06:	f107 0014 	add.w	r0, r7, #20
 8002a0a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
		this->_file = file;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	f503 7312 	add.w	r3, r3, #584	; 0x248
 8002a14:	f107 0114 	add.w	r1, r7, #20
 8002a18:	f44f 720c 	mov.w	r2, #560	; 0x230
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f00d ffd5 	bl	80109cc <memcpy>
		this->_FatFs = FatFs;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	3314      	adds	r3, #20
 8002a26:	f507 7111 	add.w	r1, r7, #580	; 0x244
 8002a2a:	f44f 720d 	mov.w	r2, #564	; 0x234
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f00d ffcc 	bl	80109cc <memcpy>
		this->_fres = fres;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	f897 2478 	ldrb.w	r2, [r7, #1144]	; 0x478
 8002a3a:	f883 2478 	strb.w	r2, [r3, #1144]	; 0x478
		strcpy(filename,name);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	f8d7 147c 	ldr.w	r1, [r7, #1148]	; 0x47c
 8002a44:	4618      	mov	r0, r3
 8002a46:	f00e fe94 	bl	8011772 <strcpy>
	}
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3708      	adds	r7, #8
 8002a50:	46bd      	mov	sp, r7
 8002a52:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002a56:	b004      	add	sp, #16
 8002a58:	4770      	bx	lr
	...

08002a5c <_ZN5_FILE5writeEPc>:
	void write(char * writeBuf ){
 8002a5c:	b590      	push	{r4, r7, lr}
 8002a5e:	b085      	sub	sp, #20
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
 8002a64:	6039      	str	r1, [r7, #0]
	  _fres = f_open(&_file, filename, FA_WRITE | FA_OPEN_APPEND );
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	f503 7312 	add.w	r3, r3, #584	; 0x248
 8002a6c:	6879      	ldr	r1, [r7, #4]
 8002a6e:	2232      	movs	r2, #50	; 0x32
 8002a70:	4618      	mov	r0, r3
 8002a72:	f009 fcfd 	bl	800c470 <f_open>
 8002a76:	4603      	mov	r3, r0
 8002a78:	461a      	mov	r2, r3
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	f883 2478 	strb.w	r2, [r3, #1144]	; 0x478
	  if(_fres == FR_OK) {
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f893 3478 	ldrb.w	r3, [r3, #1144]	; 0x478
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d103      	bne.n	8002a92 <_ZN5_FILE5writeEPc+0x36>
		printf("I was able to open 'file.txt' for writing\r\n");
 8002a8a:	481c      	ldr	r0, [pc, #112]	; (8002afc <_ZN5_FILE5writeEPc+0xa0>)
 8002a8c:	f00e fd84 	bl	8011598 <puts>
 8002a90:	e006      	b.n	8002aa0 <_ZN5_FILE5writeEPc+0x44>
		printf("f_open error (%i)\r\n", _fres);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	f893 3478 	ldrb.w	r3, [r3, #1144]	; 0x478
 8002a98:	4619      	mov	r1, r3
 8002a9a:	4819      	ldr	r0, [pc, #100]	; (8002b00 <_ZN5_FILE5writeEPc+0xa4>)
 8002a9c:	f00e fcf6 	bl	801148c <iprintf>
	  _fres = f_write(&_file, writeBuf, strlen(writeBuf), &bytesWrote);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	f503 7412 	add.w	r4, r3, #584	; 0x248
 8002aa6:	6838      	ldr	r0, [r7, #0]
 8002aa8:	f7fd fb9c 	bl	80001e4 <strlen>
 8002aac:	4602      	mov	r2, r0
 8002aae:	f107 030c 	add.w	r3, r7, #12
 8002ab2:	6839      	ldr	r1, [r7, #0]
 8002ab4:	4620      	mov	r0, r4
 8002ab6:	f00a f80e 	bl	800cad6 <f_write>
 8002aba:	4603      	mov	r3, r0
 8002abc:	461a      	mov	r2, r3
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	f883 2478 	strb.w	r2, [r3, #1144]	; 0x478
	  if(_fres == FR_OK) {
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	f893 3478 	ldrb.w	r3, [r3, #1144]	; 0x478
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d105      	bne.n	8002ada <_ZN5_FILE5writeEPc+0x7e>
		printf("Wrote %i bytes to 'log_file.txt'!\r\n", bytesWrote);
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	4619      	mov	r1, r3
 8002ad2:	480c      	ldr	r0, [pc, #48]	; (8002b04 <_ZN5_FILE5writeEPc+0xa8>)
 8002ad4:	f00e fcda 	bl	801148c <iprintf>
 8002ad8:	e006      	b.n	8002ae8 <_ZN5_FILE5writeEPc+0x8c>
		printf("f_write error (%i)\r\n", _fres);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	f893 3478 	ldrb.w	r3, [r3, #1144]	; 0x478
 8002ae0:	4619      	mov	r1, r3
 8002ae2:	4809      	ldr	r0, [pc, #36]	; (8002b08 <_ZN5_FILE5writeEPc+0xac>)
 8002ae4:	f00e fcd2 	bl	801148c <iprintf>
	  f_close(&_file);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	f503 7312 	add.w	r3, r3, #584	; 0x248
 8002aee:	4618      	mov	r0, r3
 8002af0:	f00a fa1e 	bl	800cf30 <f_close>
}
 8002af4:	bf00      	nop
 8002af6:	3714      	adds	r7, #20
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd90      	pop	{r4, r7, pc}
 8002afc:	080144e0 	.word	0x080144e0
 8002b00:	0801450c 	.word	0x0801450c
 8002b04:	08014520 	.word	0x08014520
 8002b08:	08014544 	.word	0x08014544

08002b0c <mySDInit>:
_Flash flash = _Flash();
int buzz_off = 0;
int write_count = 0;


void mySDInit(){
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	f5ad 7d0e 	sub.w	sp, sp, #568	; 0x238
 8002b12:	af00      	add	r7, sp, #0
		printf("\r\n~ SD card demo by nadav ~\r\n\r\n");
 8002b14:	4811      	ldr	r0, [pc, #68]	; (8002b5c <mySDInit+0x50>)
 8002b16:	f00e fd3f 	bl	8011598 <puts>
		HAL_Delay(1000); //a short delay is important to let the SD card settle
 8002b1a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002b1e:	f000 ff1b 	bl	8003958 <HAL_Delay>
		//some variables for FatFs
		      FATFS _FatFs; 	//Fatfs handle
		      FRESULT _fres; //Result after operations

		//Open the file system
		_fres = f_mount(&_FatFs, "", 1); //1=mount now
 8002b22:	463b      	mov	r3, r7
 8002b24:	2201      	movs	r2, #1
 8002b26:	490e      	ldr	r1, [pc, #56]	; (8002b60 <mySDInit+0x54>)
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f009 fc3d 	bl	800c3a8 <f_mount>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	f887 3237 	strb.w	r3, [r7, #567]	; 0x237
		if (_fres != FR_OK) {
 8002b34:	f897 3237 	ldrb.w	r3, [r7, #567]	; 0x237
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d006      	beq.n	8002b4a <mySDInit+0x3e>
		printf("f_mount error (%i)\r\n", _fres);
 8002b3c:	f897 3237 	ldrb.w	r3, [r7, #567]	; 0x237
 8002b40:	4619      	mov	r1, r3
 8002b42:	4808      	ldr	r0, [pc, #32]	; (8002b64 <mySDInit+0x58>)
 8002b44:	f00e fca2 	bl	801148c <iprintf>
		while(1);
 8002b48:	e7fe      	b.n	8002b48 <mySDInit+0x3c>
//		//Formula comes from ChaN's documentation
//		total_sectors = (getFreeFs->n_fatent - 2) * getFreeFs->csize;
//		free_sectors = free_clusters * getFreeFs->csize;

		//printf("SD card stats:\r\n%10lu KiB total drive space.\r\n%10lu KiB available.\r\n", total_sectors / 2, free_sectors / 2);
		printf("mount is good\r\n");
 8002b4a:	4807      	ldr	r0, [pc, #28]	; (8002b68 <mySDInit+0x5c>)
 8002b4c:	f00e fd24 	bl	8011598 <puts>
	}
 8002b50:	bf00      	nop
 8002b52:	f507 770e 	add.w	r7, r7, #568	; 0x238
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	0801455c 	.word	0x0801455c
 8002b60:	0801457c 	.word	0x0801457c
 8002b64:	08014580 	.word	0x08014580
 8002b68:	08014598 	.word	0x08014598

08002b6c <_write>:

int _write(int fd, char *ptr, int len) {
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b084      	sub	sp, #16
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	60f8      	str	r0, [r7, #12]
 8002b74:	60b9      	str	r1, [r7, #8]
 8002b76:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	b29a      	uxth	r2, r3
 8002b7c:	f04f 33ff 	mov.w	r3, #4294967295
 8002b80:	68b9      	ldr	r1, [r7, #8]
 8002b82:	4804      	ldr	r0, [pc, #16]	; (8002b94 <_write+0x28>)
 8002b84:	f005 ff36 	bl	80089f4 <HAL_UART_Transmit>
	return len;
 8002b88:	687b      	ldr	r3, [r7, #4]
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	3710      	adds	r7, #16
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	bf00      	nop
 8002b94:	2000044c 	.word	0x2000044c

08002b98 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b082      	sub	sp, #8
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	80fb      	strh	r3, [r7, #6]
	dht.Dht_onGpioInterrupt(pin_4_Pin);
 8002ba2:	2120      	movs	r1, #32
 8002ba4:	480c      	ldr	r0, [pc, #48]	; (8002bd8 <HAL_GPIO_EXTI_Callback+0x40>)
 8002ba6:	f7fe ff1f 	bl	80019e8 <_ZN3DHT19Dht_onGpioInterruptEt>
	if(HAL_GPIO_ReadPin(button_GPIO_Port, button_Pin) == 0){
 8002baa:	2108      	movs	r1, #8
 8002bac:	480b      	ldr	r0, [pc, #44]	; (8002bdc <HAL_GPIO_EXTI_Callback+0x44>)
 8002bae:	f001 fc97 	bl	80044e0 <HAL_GPIO_ReadPin>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	bf0c      	ite	eq
 8002bb8:	2301      	moveq	r3, #1
 8002bba:	2300      	movne	r3, #0
 8002bbc:	b2db      	uxtb	r3, r3
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d006      	beq.n	8002bd0 <HAL_GPIO_EXTI_Callback+0x38>
		monitor.setstate(CRITICAL_STATE_NO_BUZZER);
 8002bc2:	2103      	movs	r1, #3
 8002bc4:	4806      	ldr	r0, [pc, #24]	; (8002be0 <HAL_GPIO_EXTI_Callback+0x48>)
 8002bc6:	f7ff ff0a 	bl	80029de <_ZN7Monitor8setstateE9dht_STATE>
		buzzer.buzzerStopPlay();
 8002bca:	4806      	ldr	r0, [pc, #24]	; (8002be4 <HAL_GPIO_EXTI_Callback+0x4c>)
 8002bcc:	f7ff fe80 	bl	80028d0 <_ZN6BUZZER14buzzerStopPlayEv>
	}

}
 8002bd0:	bf00      	nop
 8002bd2:	3708      	adds	r7, #8
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}
 8002bd8:	200004e8 	.word	0x200004e8
 8002bdc:	48000400 	.word	0x48000400
 8002be0:	200005e8 	.word	0x200005e8
 8002be4:	200005e4 	.word	0x200005e4

08002be8 <mycallback>:
void mycallback(){
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0

}
 8002bec:	bf00      	nop
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf4:	4770      	bx	lr
	...

08002bf8 <mymaininit>:

void mymaininit()
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	af00      	add	r7, sp, #0
	HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8002bfc:	2036      	movs	r0, #54	; 0x36
 8002bfe:	f000 ffa3 	bl	8003b48 <HAL_NVIC_EnableIRQ>
	HAL_TIM_Base_Start_IT(&htim6);
 8002c02:	4808      	ldr	r0, [pc, #32]	; (8002c24 <mymaininit+0x2c>)
 8002c04:	f004 fc3e 	bl	8007484 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start(&htim3);
 8002c08:	4807      	ldr	r0, [pc, #28]	; (8002c28 <mymaininit+0x30>)
 8002c0a:	f004 fbab 	bl	8007364 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim1);
 8002c0e:	4807      	ldr	r0, [pc, #28]	; (8002c2c <mymaininit+0x34>)
 8002c10:	f004 fc38 	bl	8007484 <HAL_TIM_Base_Start_IT>
	container.initCLIcontainer();
 8002c14:	4806      	ldr	r0, [pc, #24]	; (8002c30 <mymaininit+0x38>)
 8002c16:	f7fe fc4b 	bl	80014b0 <_ZN12CliContainer16initCLIcontainerEv>
	mySDInit();
 8002c1a:	f7ff ff77 	bl	8002b0c <mySDInit>

}
 8002c1e:	bf00      	nop
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	bf00      	nop
 8002c24:	20000400 	.word	0x20000400
 8002c28:	200003b4 	.word	0x200003b4
 8002c2c:	20000368 	.word	0x20000368
 8002c30:	2000052c 	.word	0x2000052c

08002c34 <monitor_func>:
{

}

void monitor_func(void *argument)
{
 8002c34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002c38:	ed2d 8b04 	vpush	{d8-d9}
 8002c3c:	b0f9      	sub	sp, #484	; 0x1e4
 8002c3e:	af0c      	add	r7, sp, #48	; 0x30
 8002c40:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8002c44:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002c48:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN 5 */
	 dht_STATE currentState;
	  /* Infinite loop */
  for(;;)
  {
  osSemaphoreAcquire(DHT_MONITORHandle, 0xFF);
 8002c4a:	4ba8      	ldr	r3, [pc, #672]	; (8002eec <monitor_func+0x2b8>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	21ff      	movs	r1, #255	; 0xff
 8002c50:	4618      	mov	r0, r3
 8002c52:	f00a fd11 	bl	800d678 <osSemaphoreAcquire>
  char data[200];
  char temperature_data[200];
  DateTime * currtime = rtc.rtcTimeToString();
 8002c56:	48a6      	ldr	r0, [pc, #664]	; (8002ef0 <monitor_func+0x2bc>)
 8002c58:	f7ff f8d2 	bl	8001e00 <_ZN4_RTC15rtcTimeToStringEv>
 8002c5c:	f8c7 01a8 	str.w	r0, [r7, #424]	; 0x1a8

	  if(dht.Dht_hasData()){
 8002c60:	48a4      	ldr	r0, [pc, #656]	; (8002ef4 <monitor_func+0x2c0>)
 8002c62:	f7fe ff5d 	bl	8001b20 <_ZN3DHT11Dht_hasDataEv>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	bf14      	ite	ne
 8002c6c:	2301      	movne	r3, #1
 8002c6e:	2300      	moveq	r3, #0
 8002c70:	b2db      	uxtb	r3, r3
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	f000 818f 	beq.w	8002f96 <monitor_func+0x362>
		 if(monitor.getstate() == CRITICAL_STATE_NO_BUZZER && dht.get_temperature()>= monitor.getcritical() && currentState != CRITICAL_STATE_NO_BUZZER ){
 8002c78:	489f      	ldr	r0, [pc, #636]	; (8002ef8 <monitor_func+0x2c4>)
 8002c7a:	f7ff fea4 	bl	80029c6 <_ZN7Monitor8getstateEv>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	2b03      	cmp	r3, #3
 8002c82:	d116      	bne.n	8002cb2 <monitor_func+0x7e>
 8002c84:	489b      	ldr	r0, [pc, #620]	; (8002ef4 <monitor_func+0x2c0>)
 8002c86:	f7fe ff69 	bl	8001b5c <_ZN3DHT15get_temperatureEv>
 8002c8a:	ec55 4b10 	vmov	r4, r5, d0
 8002c8e:	489a      	ldr	r0, [pc, #616]	; (8002ef8 <monitor_func+0x2c4>)
 8002c90:	f7ff fe87 	bl	80029a2 <_ZN7Monitor11getcriticalEv>
 8002c94:	ec53 2b10 	vmov	r2, r3, d0
 8002c98:	4620      	mov	r0, r4
 8002c9a:	4629      	mov	r1, r5
 8002c9c:	f7fd ff42 	bl	8000b24 <__aeabi_dcmpge>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d005      	beq.n	8002cb2 <monitor_func+0x7e>
 8002ca6:	f897 31af 	ldrb.w	r3, [r7, #431]	; 0x1af
 8002caa:	2b03      	cmp	r3, #3
 8002cac:	d001      	beq.n	8002cb2 <monitor_func+0x7e>
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e000      	b.n	8002cb4 <monitor_func+0x80>
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d003      	beq.n	8002cc0 <monitor_func+0x8c>
			 ledblue.Is_blink();
 8002cb8:	4890      	ldr	r0, [pc, #576]	; (8002efc <monitor_func+0x2c8>)
 8002cba:	f7fe ffb6 	bl	8001c2a <_ZN3LED8Is_blinkEv>
 8002cbe:	e164      	b.n	8002f8a <monitor_func+0x356>
			 		 }
		 else if(dht.get_temperature()>= monitor.getcritical() && currentState != CRITICAL_STATE && currentState != CRITICAL_STATE_NO_BUZZER){
 8002cc0:	488c      	ldr	r0, [pc, #560]	; (8002ef4 <monitor_func+0x2c0>)
 8002cc2:	f7fe ff4b 	bl	8001b5c <_ZN3DHT15get_temperatureEv>
 8002cc6:	ec55 4b10 	vmov	r4, r5, d0
 8002cca:	488b      	ldr	r0, [pc, #556]	; (8002ef8 <monitor_func+0x2c4>)
 8002ccc:	f7ff fe69 	bl	80029a2 <_ZN7Monitor11getcriticalEv>
 8002cd0:	ec53 2b10 	vmov	r2, r3, d0
 8002cd4:	4620      	mov	r0, r4
 8002cd6:	4629      	mov	r1, r5
 8002cd8:	f7fd ff24 	bl	8000b24 <__aeabi_dcmpge>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d009      	beq.n	8002cf6 <monitor_func+0xc2>
 8002ce2:	f897 31af 	ldrb.w	r3, [r7, #431]	; 0x1af
 8002ce6:	2b02      	cmp	r3, #2
 8002ce8:	d005      	beq.n	8002cf6 <monitor_func+0xc2>
 8002cea:	f897 31af 	ldrb.w	r3, [r7, #431]	; 0x1af
 8002cee:	2b03      	cmp	r3, #3
 8002cf0:	d001      	beq.n	8002cf6 <monitor_func+0xc2>
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e000      	b.n	8002cf8 <monitor_func+0xc4>
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d05b      	beq.n	8002db4 <monitor_func+0x180>
			 monitor.setstate(CRITICAL_STATE);
 8002cfc:	2102      	movs	r1, #2
 8002cfe:	487e      	ldr	r0, [pc, #504]	; (8002ef8 <monitor_func+0x2c4>)
 8002d00:	f7ff fe6d 	bl	80029de <_ZN7Monitor8setstateE9dht_STATE>
			 sprintf(data,"date is %02d:%02d:%02d  %02d %02d/%02d/%02d the log severity is CRICTICAL- %f the current temp is %f, the temp is %f above the threshold\r\n",currtime->hours,currtime->min,currtime->sec,currtime->weekDay,currtime->day,currtime->month,currtime->year,monitor.getcritical(),dht.get_temperature(),(dht.get_temperature() - monitor.getcritical()) );
 8002d04:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	613b      	str	r3, [r7, #16]
 8002d0c:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002d10:	6859      	ldr	r1, [r3, #4]
 8002d12:	60f9      	str	r1, [r7, #12]
 8002d14:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002d18:	681c      	ldr	r4, [r3, #0]
 8002d1a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002d1e:	68dd      	ldr	r5, [r3, #12]
 8002d20:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002d24:	691e      	ldr	r6, [r3, #16]
 8002d26:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002d2a:	6958      	ldr	r0, [r3, #20]
 8002d2c:	60b8      	str	r0, [r7, #8]
 8002d2e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002d32:	6999      	ldr	r1, [r3, #24]
 8002d34:	6079      	str	r1, [r7, #4]
 8002d36:	4870      	ldr	r0, [pc, #448]	; (8002ef8 <monitor_func+0x2c4>)
 8002d38:	f7ff fe33 	bl	80029a2 <_ZN7Monitor11getcriticalEv>
 8002d3c:	eeb0 8a40 	vmov.f32	s16, s0
 8002d40:	eef0 8a60 	vmov.f32	s17, s1
 8002d44:	486b      	ldr	r0, [pc, #428]	; (8002ef4 <monitor_func+0x2c0>)
 8002d46:	f7fe ff09 	bl	8001b5c <_ZN3DHT15get_temperatureEv>
 8002d4a:	eeb0 9a40 	vmov.f32	s18, s0
 8002d4e:	eef0 9a60 	vmov.f32	s19, s1
 8002d52:	4868      	ldr	r0, [pc, #416]	; (8002ef4 <monitor_func+0x2c0>)
 8002d54:	f7fe ff02 	bl	8001b5c <_ZN3DHT15get_temperatureEv>
 8002d58:	ec59 8b10 	vmov	r8, r9, d0
 8002d5c:	4866      	ldr	r0, [pc, #408]	; (8002ef8 <monitor_func+0x2c4>)
 8002d5e:	f7ff fe20 	bl	80029a2 <_ZN7Monitor11getcriticalEv>
 8002d62:	ec53 2b10 	vmov	r2, r3, d0
 8002d66:	4640      	mov	r0, r8
 8002d68:	4649      	mov	r1, r9
 8002d6a:	f7fd fa9d 	bl	80002a8 <__aeabi_dsub>
 8002d6e:	4602      	mov	r2, r0
 8002d70:	460b      	mov	r3, r1
 8002d72:	f107 0018 	add.w	r0, r7, #24
 8002d76:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8002d7a:	ed8d 9b08 	vstr	d9, [sp, #32]
 8002d7e:	ed8d 8b06 	vstr	d8, [sp, #24]
 8002d82:	6879      	ldr	r1, [r7, #4]
 8002d84:	9104      	str	r1, [sp, #16]
 8002d86:	68ba      	ldr	r2, [r7, #8]
 8002d88:	9203      	str	r2, [sp, #12]
 8002d8a:	9602      	str	r6, [sp, #8]
 8002d8c:	9501      	str	r5, [sp, #4]
 8002d8e:	9400      	str	r4, [sp, #0]
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	693a      	ldr	r2, [r7, #16]
 8002d94:	495a      	ldr	r1, [pc, #360]	; (8002f00 <monitor_func+0x2cc>)
 8002d96:	f00e fc5b 	bl	8011650 <siprintf>
			 event_file.write(data);
 8002d9a:	f107 0318 	add.w	r3, r7, #24
 8002d9e:	4619      	mov	r1, r3
 8002da0:	4858      	ldr	r0, [pc, #352]	; (8002f04 <monitor_func+0x2d0>)
 8002da2:	f7ff fe5b 	bl	8002a5c <_ZN5_FILE5writeEPc>
			 ledblue.Is_blink();
 8002da6:	4855      	ldr	r0, [pc, #340]	; (8002efc <monitor_func+0x2c8>)
 8002da8:	f7fe ff3f 	bl	8001c2a <_ZN3LED8Is_blinkEv>
			 buzzer.buzzerStartPlay();
 8002dac:	4856      	ldr	r0, [pc, #344]	; (8002f08 <monitor_func+0x2d4>)
 8002dae:	f7ff fd77 	bl	80028a0 <_ZN6BUZZER15buzzerStartPlayEv>
 8002db2:	e0ea      	b.n	8002f8a <monitor_func+0x356>

		 }
		 else if(dht.get_temperature()>= monitor.getwarning() && dht.get_temperature()< monitor.getcritical() && currentState != WARRNING_STATE){
 8002db4:	484f      	ldr	r0, [pc, #316]	; (8002ef4 <monitor_func+0x2c0>)
 8002db6:	f7fe fed1 	bl	8001b5c <_ZN3DHT15get_temperatureEv>
 8002dba:	ec55 4b10 	vmov	r4, r5, d0
 8002dbe:	484e      	ldr	r0, [pc, #312]	; (8002ef8 <monitor_func+0x2c4>)
 8002dc0:	f7ff fddd 	bl	800297e <_ZN7Monitor10getwarningEv>
 8002dc4:	ec53 2b10 	vmov	r2, r3, d0
 8002dc8:	4620      	mov	r0, r4
 8002dca:	4629      	mov	r1, r5
 8002dcc:	f7fd feaa 	bl	8000b24 <__aeabi_dcmpge>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d016      	beq.n	8002e04 <monitor_func+0x1d0>
 8002dd6:	4847      	ldr	r0, [pc, #284]	; (8002ef4 <monitor_func+0x2c0>)
 8002dd8:	f7fe fec0 	bl	8001b5c <_ZN3DHT15get_temperatureEv>
 8002ddc:	ec55 4b10 	vmov	r4, r5, d0
 8002de0:	4845      	ldr	r0, [pc, #276]	; (8002ef8 <monitor_func+0x2c4>)
 8002de2:	f7ff fdde 	bl	80029a2 <_ZN7Monitor11getcriticalEv>
 8002de6:	ec53 2b10 	vmov	r2, r3, d0
 8002dea:	4620      	mov	r0, r4
 8002dec:	4629      	mov	r1, r5
 8002dee:	f7fd fe85 	bl	8000afc <__aeabi_dcmplt>
 8002df2:	4603      	mov	r3, r0
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d005      	beq.n	8002e04 <monitor_func+0x1d0>
 8002df8:	f897 31af 	ldrb.w	r3, [r7, #431]	; 0x1af
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d001      	beq.n	8002e04 <monitor_func+0x1d0>
 8002e00:	2301      	movs	r3, #1
 8002e02:	e000      	b.n	8002e06 <monitor_func+0x1d2>
 8002e04:	2300      	movs	r3, #0
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d058      	beq.n	8002ebc <monitor_func+0x288>
			 sprintf(data,"date is %02d:%02d:%02d  %02d %02d/%02d/%02d the log severity is WARNING- %f the current temp is %f, the temp is %f above the threshold\r\n",currtime->hours,currtime->min,currtime->sec,currtime->weekDay,currtime->day,currtime->month,currtime->year,monitor.getwarning(),dht.get_temperature(),(dht.get_temperature() - monitor.getwarning()) );
 8002e0a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	613b      	str	r3, [r7, #16]
 8002e12:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002e16:	6859      	ldr	r1, [r3, #4]
 8002e18:	60f9      	str	r1, [r7, #12]
 8002e1a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002e1e:	681c      	ldr	r4, [r3, #0]
 8002e20:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002e24:	68dd      	ldr	r5, [r3, #12]
 8002e26:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002e2a:	691e      	ldr	r6, [r3, #16]
 8002e2c:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002e30:	6958      	ldr	r0, [r3, #20]
 8002e32:	60b8      	str	r0, [r7, #8]
 8002e34:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002e38:	6999      	ldr	r1, [r3, #24]
 8002e3a:	6079      	str	r1, [r7, #4]
 8002e3c:	482e      	ldr	r0, [pc, #184]	; (8002ef8 <monitor_func+0x2c4>)
 8002e3e:	f7ff fd9e 	bl	800297e <_ZN7Monitor10getwarningEv>
 8002e42:	eeb0 8a40 	vmov.f32	s16, s0
 8002e46:	eef0 8a60 	vmov.f32	s17, s1
 8002e4a:	482a      	ldr	r0, [pc, #168]	; (8002ef4 <monitor_func+0x2c0>)
 8002e4c:	f7fe fe86 	bl	8001b5c <_ZN3DHT15get_temperatureEv>
 8002e50:	eeb0 9a40 	vmov.f32	s18, s0
 8002e54:	eef0 9a60 	vmov.f32	s19, s1
 8002e58:	4826      	ldr	r0, [pc, #152]	; (8002ef4 <monitor_func+0x2c0>)
 8002e5a:	f7fe fe7f 	bl	8001b5c <_ZN3DHT15get_temperatureEv>
 8002e5e:	ec59 8b10 	vmov	r8, r9, d0
 8002e62:	4825      	ldr	r0, [pc, #148]	; (8002ef8 <monitor_func+0x2c4>)
 8002e64:	f7ff fd8b 	bl	800297e <_ZN7Monitor10getwarningEv>
 8002e68:	ec53 2b10 	vmov	r2, r3, d0
 8002e6c:	4640      	mov	r0, r8
 8002e6e:	4649      	mov	r1, r9
 8002e70:	f7fd fa1a 	bl	80002a8 <__aeabi_dsub>
 8002e74:	4602      	mov	r2, r0
 8002e76:	460b      	mov	r3, r1
 8002e78:	f107 0018 	add.w	r0, r7, #24
 8002e7c:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8002e80:	ed8d 9b08 	vstr	d9, [sp, #32]
 8002e84:	ed8d 8b06 	vstr	d8, [sp, #24]
 8002e88:	6879      	ldr	r1, [r7, #4]
 8002e8a:	9104      	str	r1, [sp, #16]
 8002e8c:	68ba      	ldr	r2, [r7, #8]
 8002e8e:	9203      	str	r2, [sp, #12]
 8002e90:	9602      	str	r6, [sp, #8]
 8002e92:	9501      	str	r5, [sp, #4]
 8002e94:	9400      	str	r4, [sp, #0]
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	693a      	ldr	r2, [r7, #16]
 8002e9a:	491c      	ldr	r1, [pc, #112]	; (8002f0c <monitor_func+0x2d8>)
 8002e9c:	f00e fbd8 	bl	8011650 <siprintf>
			 event_file.write(data);
 8002ea0:	f107 0318 	add.w	r3, r7, #24
 8002ea4:	4619      	mov	r1, r3
 8002ea6:	4817      	ldr	r0, [pc, #92]	; (8002f04 <monitor_func+0x2d0>)
 8002ea8:	f7ff fdd8 	bl	8002a5c <_ZN5_FILE5writeEPc>
			 monitor.setstate(WARRNING_STATE);
 8002eac:	2101      	movs	r1, #1
 8002eae:	4812      	ldr	r0, [pc, #72]	; (8002ef8 <monitor_func+0x2c4>)
 8002eb0:	f7ff fd95 	bl	80029de <_ZN7Monitor8setstateE9dht_STATE>
			 ledblue.Led_On();
 8002eb4:	4811      	ldr	r0, [pc, #68]	; (8002efc <monitor_func+0x2c8>)
 8002eb6:	f7fe fe7d 	bl	8001bb4 <_ZN3LED6Led_OnEv>
 8002eba:	e066      	b.n	8002f8a <monitor_func+0x356>
		 }
		 else if (dht.get_temperature()< monitor.getwarning() && currentState != NORMAL_STATE){
 8002ebc:	480d      	ldr	r0, [pc, #52]	; (8002ef4 <monitor_func+0x2c0>)
 8002ebe:	f7fe fe4d 	bl	8001b5c <_ZN3DHT15get_temperatureEv>
 8002ec2:	ec55 4b10 	vmov	r4, r5, d0
 8002ec6:	480c      	ldr	r0, [pc, #48]	; (8002ef8 <monitor_func+0x2c4>)
 8002ec8:	f7ff fd59 	bl	800297e <_ZN7Monitor10getwarningEv>
 8002ecc:	ec53 2b10 	vmov	r2, r3, d0
 8002ed0:	4620      	mov	r0, r4
 8002ed2:	4629      	mov	r1, r5
 8002ed4:	f7fd fe12 	bl	8000afc <__aeabi_dcmplt>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d018      	beq.n	8002f10 <monitor_func+0x2dc>
 8002ede:	f897 31af 	ldrb.w	r3, [r7, #431]	; 0x1af
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d014      	beq.n	8002f10 <monitor_func+0x2dc>
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e013      	b.n	8002f12 <monitor_func+0x2de>
 8002eea:	bf00      	nop
 8002eec:	200004e0 	.word	0x200004e0
 8002ef0:	20000508 	.word	0x20000508
 8002ef4:	200004e8 	.word	0x200004e8
 8002ef8:	200005e8 	.word	0x200005e8
 8002efc:	200005d0 	.word	0x200005d0
 8002f00:	080145a8 	.word	0x080145a8
 8002f04:	20000ca0 	.word	0x20000ca0
 8002f08:	200005e4 	.word	0x200005e4
 8002f0c:	08014634 	.word	0x08014634
 8002f10:	2300      	movs	r3, #0
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d039      	beq.n	8002f8a <monitor_func+0x356>
			 monitor.setstate(NORMAL_STATE);
 8002f16:	2100      	movs	r1, #0
 8002f18:	483e      	ldr	r0, [pc, #248]	; (8003014 <monitor_func+0x3e0>)
 8002f1a:	f7ff fd60 	bl	80029de <_ZN7Monitor8setstateE9dht_STATE>
			 sprintf(data,"date is %02d:%02d:%02d  %02d %02d/%02d/%02d the log severity is NORMAL current temp is %f \r\n",currtime->hours,currtime->min,currtime->sec,currtime->weekDay,currtime->day,currtime->month,currtime->year,dht.get_temperature());
 8002f1e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	613b      	str	r3, [r7, #16]
 8002f26:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002f2a:	6859      	ldr	r1, [r3, #4]
 8002f2c:	60f9      	str	r1, [r7, #12]
 8002f2e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002f32:	681c      	ldr	r4, [r3, #0]
 8002f34:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002f38:	68dd      	ldr	r5, [r3, #12]
 8002f3a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002f3e:	691e      	ldr	r6, [r3, #16]
 8002f40:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002f44:	6958      	ldr	r0, [r3, #20]
 8002f46:	60b8      	str	r0, [r7, #8]
 8002f48:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002f4c:	6999      	ldr	r1, [r3, #24]
 8002f4e:	6079      	str	r1, [r7, #4]
 8002f50:	4831      	ldr	r0, [pc, #196]	; (8003018 <monitor_func+0x3e4>)
 8002f52:	f7fe fe03 	bl	8001b5c <_ZN3DHT15get_temperatureEv>
 8002f56:	eeb0 7a40 	vmov.f32	s14, s0
 8002f5a:	eef0 7a60 	vmov.f32	s15, s1
 8002f5e:	f107 0018 	add.w	r0, r7, #24
 8002f62:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002f66:	6879      	ldr	r1, [r7, #4]
 8002f68:	9104      	str	r1, [sp, #16]
 8002f6a:	68ba      	ldr	r2, [r7, #8]
 8002f6c:	9203      	str	r2, [sp, #12]
 8002f6e:	9602      	str	r6, [sp, #8]
 8002f70:	9501      	str	r5, [sp, #4]
 8002f72:	9400      	str	r4, [sp, #0]
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	693a      	ldr	r2, [r7, #16]
 8002f78:	4928      	ldr	r1, [pc, #160]	; (800301c <monitor_func+0x3e8>)
 8002f7a:	f00e fb69 	bl	8011650 <siprintf>
			 event_file.write(data);
 8002f7e:	f107 0318 	add.w	r3, r7, #24
 8002f82:	4619      	mov	r1, r3
 8002f84:	4826      	ldr	r0, [pc, #152]	; (8003020 <monitor_func+0x3ec>)
 8002f86:	f7ff fd69 	bl	8002a5c <_ZN5_FILE5writeEPc>
		 }
		 currentState = monitor.getstate();
 8002f8a:	4822      	ldr	r0, [pc, #136]	; (8003014 <monitor_func+0x3e0>)
 8002f8c:	f7ff fd1b 	bl	80029c6 <_ZN7Monitor8getstateEv>
 8002f90:	4603      	mov	r3, r0
 8002f92:	f887 31af 	strb.w	r3, [r7, #431]	; 0x1af
	   }

	  if(write_count == 59){
 8002f96:	4b23      	ldr	r3, [pc, #140]	; (8003024 <monitor_func+0x3f0>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	2b3b      	cmp	r3, #59	; 0x3b
 8002f9c:	f47f ae55 	bne.w	8002c4a <monitor_func+0x16>
			 sprintf(temperature_data,"date is %02d:%02d:%02d  %02d %02d/%02d/%02d current temp is %f \r\n",currtime->hours,currtime->min,currtime->sec,currtime->weekDay,currtime->day,currtime->month,currtime->year,dht.get_temperature());
 8002fa0:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002fa4:	689b      	ldr	r3, [r3, #8]
 8002fa6:	613b      	str	r3, [r7, #16]
 8002fa8:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002fac:	6859      	ldr	r1, [r3, #4]
 8002fae:	60f9      	str	r1, [r7, #12]
 8002fb0:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002fb4:	681c      	ldr	r4, [r3, #0]
 8002fb6:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002fba:	68dd      	ldr	r5, [r3, #12]
 8002fbc:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002fc0:	691e      	ldr	r6, [r3, #16]
 8002fc2:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002fc6:	6958      	ldr	r0, [r3, #20]
 8002fc8:	60b8      	str	r0, [r7, #8]
 8002fca:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002fce:	6999      	ldr	r1, [r3, #24]
 8002fd0:	6079      	str	r1, [r7, #4]
 8002fd2:	4811      	ldr	r0, [pc, #68]	; (8003018 <monitor_func+0x3e4>)
 8002fd4:	f7fe fdc2 	bl	8001b5c <_ZN3DHT15get_temperatureEv>
 8002fd8:	eeb0 7a40 	vmov.f32	s14, s0
 8002fdc:	eef0 7a60 	vmov.f32	s15, s1
 8002fe0:	f107 00e0 	add.w	r0, r7, #224	; 0xe0
 8002fe4:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002fe8:	6879      	ldr	r1, [r7, #4]
 8002fea:	9104      	str	r1, [sp, #16]
 8002fec:	68ba      	ldr	r2, [r7, #8]
 8002fee:	9203      	str	r2, [sp, #12]
 8002ff0:	9602      	str	r6, [sp, #8]
 8002ff2:	9501      	str	r5, [sp, #4]
 8002ff4:	9400      	str	r4, [sp, #0]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	693a      	ldr	r2, [r7, #16]
 8002ffa:	490b      	ldr	r1, [pc, #44]	; (8003028 <monitor_func+0x3f4>)
 8002ffc:	f00e fb28 	bl	8011650 <siprintf>
			 temperature_file.write(temperature_data);
 8003000:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8003004:	4619      	mov	r1, r3
 8003006:	4809      	ldr	r0, [pc, #36]	; (800302c <monitor_func+0x3f8>)
 8003008:	f7ff fd28 	bl	8002a5c <_ZN5_FILE5writeEPc>
			 write_count = 0;
 800300c:	4b05      	ldr	r3, [pc, #20]	; (8003024 <monitor_func+0x3f0>)
 800300e:	2200      	movs	r2, #0
 8003010:	601a      	str	r2, [r3, #0]

	  }

  }
 8003012:	e61a      	b.n	8002c4a <monitor_func+0x16>
 8003014:	200005e8 	.word	0x200005e8
 8003018:	200004e8 	.word	0x200004e8
 800301c:	080146c0 	.word	0x080146c0
 8003020:	20000ca0 	.word	0x20000ca0
 8003024:	2000159c 	.word	0x2000159c
 8003028:	08014720 	.word	0x08014720
 800302c:	2000111c 	.word	0x2000111c

08003030 <comtask_func>:
  /* USER CODE END 5 */
}

void comtask_func(void *argument)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b082      	sub	sp, #8
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN comtask_func */

	/* Infinite loop */
	for (;;) {

		if (commTask()) {
 8003038:	f7fe ffe2 	bl	8002000 <_Z8commTaskv>
 800303c:	4603      	mov	r3, r0
 800303e:	2b00      	cmp	r3, #0
 8003040:	bf14      	ite	ne
 8003042:	2301      	movne	r3, #1
 8003044:	2300      	moveq	r3, #0
 8003046:	b2db      	uxtb	r3, r3
 8003048:	2b00      	cmp	r3, #0
 800304a:	d0f5      	beq.n	8003038 <comtask_func+0x8>
			handleCommand();
 800304c:	f7ff f85c 	bl	8002108 <_Z13handleCommandv>
		if (commTask()) {
 8003050:	e7f2      	b.n	8003038 <comtask_func+0x8>
	...

08003054 <READ_TEMP_func>:
		}
	}
	/* USER CODE END comtask_func */
}
void READ_TEMP_func(void *argument)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b082      	sub	sp, #8
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
 /* USER CODE BEGIN monitor_func */
 /* Infinite loop */
 for(;;)
 {

	 dht.Dht_readAsync();
 800305c:	4808      	ldr	r0, [pc, #32]	; (8003080 <READ_TEMP_func+0x2c>)
 800305e:	f7fe fc9b 	bl	8001998 <_ZN3DHT13Dht_readAsyncEv>
	 write_count++;
 8003062:	4b08      	ldr	r3, [pc, #32]	; (8003084 <READ_TEMP_func+0x30>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	3301      	adds	r3, #1
 8003068:	4a06      	ldr	r2, [pc, #24]	; (8003084 <READ_TEMP_func+0x30>)
 800306a:	6013      	str	r3, [r2, #0]
	 osDelay(1000);
 800306c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003070:	f00a fa5e 	bl	800d530 <osDelay>
	 osSemaphoreRelease(DHT_MONITORHandle);
 8003074:	4b04      	ldr	r3, [pc, #16]	; (8003088 <READ_TEMP_func+0x34>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4618      	mov	r0, r3
 800307a:	f00a fb4f 	bl	800d71c <osSemaphoreRelease>
	 dht.Dht_readAsync();
 800307e:	e7ed      	b.n	800305c <READ_TEMP_func+0x8>
 8003080:	200004e8 	.word	0x200004e8
 8003084:	2000159c 	.word	0x2000159c
 8003088:	200004e0 	.word	0x200004e0

0800308c <blink_func>:
 }

 /* USER CODE END monitor_func */
}
void blink_func(void *argument)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b082      	sub	sp, #8
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
 /* USER CODE BEGIN blink_func */
 /* Infinite loop */
 for(;;)
 {
	 if(ledblue.getState() == LED_STATE_BLINK){
 8003094:	4808      	ldr	r0, [pc, #32]	; (80030b8 <blink_func+0x2c>)
 8003096:	f7fe fdd5 	bl	8001c44 <_ZN3LED8getStateEv>
 800309a:	4603      	mov	r3, r0
 800309c:	2b02      	cmp	r3, #2
 800309e:	bf0c      	ite	eq
 80030a0:	2301      	moveq	r3, #1
 80030a2:	2300      	movne	r3, #0
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d003      	beq.n	80030b2 <blink_func+0x26>
		 ledblue.Led_Blink();
 80030aa:	4803      	ldr	r0, [pc, #12]	; (80030b8 <blink_func+0x2c>)
 80030ac:	f7fe fda8 	bl	8001c00 <_ZN3LED9Led_BlinkEv>
 80030b0:	e7f0      	b.n	8003094 <blink_func+0x8>
	 }
	 else {
		 osThreadYield();
 80030b2:	f00a fa1d 	bl	800d4f0 <osThreadYield>
	 if(ledblue.getState() == LED_STATE_BLINK){
 80030b6:	e7ed      	b.n	8003094 <blink_func+0x8>
 80030b8:	200005d0 	.word	0x200005d0

080030bc <_Z41__static_initialization_and_destruction_0ii>:
		FRAME_0,FRAME_1,
		FRAME_0,FRAME_1,
		FRAME_2,FRAME_2,FRAME_0,
		0

};
 80030bc:	b590      	push	{r4, r7, lr}
 80030be:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 80030c2:	f44f 678c 	mov.w	r7, #1120	; 0x460
 80030c6:	446f      	add	r7, sp
 80030c8:	6078      	str	r0, [r7, #4]
 80030ca:	6039      	str	r1, [r7, #0]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2b01      	cmp	r3, #1
 80030d0:	d15c      	bne.n	800318c <_Z41__static_initialization_and_destruction_0ii+0xd0>
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80030d8:	4293      	cmp	r3, r2
 80030da:	d157      	bne.n	800318c <_Z41__static_initialization_and_destruction_0ii+0xd0>
DHT dht = DHT(GPIOB,pin_4_Pin);
 80030dc:	2220      	movs	r2, #32
 80030de:	4933      	ldr	r1, [pc, #204]	; (80031ac <_Z41__static_initialization_and_destruction_0ii+0xf0>)
 80030e0:	4833      	ldr	r0, [pc, #204]	; (80031b0 <_Z41__static_initialization_and_destruction_0ii+0xf4>)
 80030e2:	f7fe fc0f 	bl	8001904 <_ZN3DHTC1EP12GPIO_TypeDeft>
_RTC rtc = _RTC(&hi2c1,0xD0);
 80030e6:	22d0      	movs	r2, #208	; 0xd0
 80030e8:	4932      	ldr	r1, [pc, #200]	; (80031b4 <_Z41__static_initialization_and_destruction_0ii+0xf8>)
 80030ea:	4833      	ldr	r0, [pc, #204]	; (80031b8 <_Z41__static_initialization_and_destruction_0ii+0xfc>)
 80030ec:	f7fe fdb6 	bl	8001c5c <_ZN4_RTCC1EP19__I2C_HandleTypeDefm>
CliContainer container = CliContainer();
 80030f0:	4832      	ldr	r0, [pc, #200]	; (80031bc <_Z41__static_initialization_and_destruction_0ii+0x100>)
 80030f2:	f7ff fbff 	bl	80028f4 <_ZN12CliContainerC1Ev>
LED ledblue = LED(LD2_GPIO_Port, LD2_Pin);
 80030f6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80030fa:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 80030fe:	4830      	ldr	r0, [pc, #192]	; (80031c0 <_Z41__static_initialization_and_destruction_0ii+0x104>)
 8003100:	f7fe fd3e 	bl	8001b80 <_ZN3LEDC1EP12GPIO_TypeDeft>
BUZZER buzzer = BUZZER(&htim3);
 8003104:	492f      	ldr	r1, [pc, #188]	; (80031c4 <_Z41__static_initialization_and_destruction_0ii+0x108>)
 8003106:	4830      	ldr	r0, [pc, #192]	; (80031c8 <_Z41__static_initialization_and_destruction_0ii+0x10c>)
 8003108:	f7ff fbbe 	bl	8002888 <_ZN6BUZZERC1EP17TIM_HandleTypeDef>
Monitor monitor = Monitor();
 800310c:	482f      	ldr	r0, [pc, #188]	; (80031cc <_Z41__static_initialization_and_destruction_0ii+0x110>)
 800310e:	f7ff fc29 	bl	8002964 <_ZN7MonitorC1Ev>
_FILE event_file = _FILE(event_fil, FatFs, fres,"event.txt");
 8003112:	4b2f      	ldr	r3, [pc, #188]	; (80031d0 <_Z41__static_initialization_and_destruction_0ii+0x114>)
 8003114:	781b      	ldrb	r3, [r3, #0]
 8003116:	4c2f      	ldr	r4, [pc, #188]	; (80031d4 <_Z41__static_initialization_and_destruction_0ii+0x118>)
 8003118:	4a2f      	ldr	r2, [pc, #188]	; (80031d8 <_Z41__static_initialization_and_destruction_0ii+0x11c>)
 800311a:	f8cd 245c 	str.w	r2, [sp, #1116]	; 0x45c
 800311e:	f8cd 3458 	str.w	r3, [sp, #1112]	; 0x458
 8003122:	4a2e      	ldr	r2, [pc, #184]	; (80031dc <_Z41__static_initialization_and_destruction_0ii+0x120>)
 8003124:	ab89      	add	r3, sp, #548	; 0x224
 8003126:	4611      	mov	r1, r2
 8003128:	f44f 720d 	mov.w	r2, #564	; 0x234
 800312c:	4618      	mov	r0, r3
 800312e:	f00d fc4d 	bl	80109cc <memcpy>
 8003132:	4668      	mov	r0, sp
 8003134:	f104 030c 	add.w	r3, r4, #12
 8003138:	f44f 7209 	mov.w	r2, #548	; 0x224
 800313c:	4619      	mov	r1, r3
 800313e:	f00d fc45 	bl	80109cc <memcpy>
 8003142:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8003146:	4826      	ldr	r0, [pc, #152]	; (80031e0 <_Z41__static_initialization_and_destruction_0ii+0x124>)
 8003148:	f7ff fc58 	bl	80029fc <_ZN5_FILEC1E3FIL5FATFS7FRESULTPKc>
_FILE temperature_file = _FILE(temp_fil, FatFs, fres,"temp.txt");
 800314c:	4b20      	ldr	r3, [pc, #128]	; (80031d0 <_Z41__static_initialization_and_destruction_0ii+0x114>)
 800314e:	781b      	ldrb	r3, [r3, #0]
 8003150:	4c24      	ldr	r4, [pc, #144]	; (80031e4 <_Z41__static_initialization_and_destruction_0ii+0x128>)
 8003152:	4a25      	ldr	r2, [pc, #148]	; (80031e8 <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 8003154:	f8cd 245c 	str.w	r2, [sp, #1116]	; 0x45c
 8003158:	f8cd 3458 	str.w	r3, [sp, #1112]	; 0x458
 800315c:	4a1f      	ldr	r2, [pc, #124]	; (80031dc <_Z41__static_initialization_and_destruction_0ii+0x120>)
 800315e:	ab89      	add	r3, sp, #548	; 0x224
 8003160:	4611      	mov	r1, r2
 8003162:	f44f 720d 	mov.w	r2, #564	; 0x234
 8003166:	4618      	mov	r0, r3
 8003168:	f00d fc30 	bl	80109cc <memcpy>
 800316c:	4668      	mov	r0, sp
 800316e:	f104 030c 	add.w	r3, r4, #12
 8003172:	f44f 7209 	mov.w	r2, #548	; 0x224
 8003176:	4619      	mov	r1, r3
 8003178:	f00d fc28 	bl	80109cc <memcpy>
 800317c:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8003180:	481a      	ldr	r0, [pc, #104]	; (80031ec <_Z41__static_initialization_and_destruction_0ii+0x130>)
 8003182:	f7ff fc3b 	bl	80029fc <_ZN5_FILEC1E3FIL5FATFS7FRESULTPKc>
_Flash flash = _Flash();
 8003186:	481a      	ldr	r0, [pc, #104]	; (80031f0 <_Z41__static_initialization_and_destruction_0ii+0x134>)
 8003188:	f7ff fb16 	bl	80027b8 <_ZN6_FlashC1Ev>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d107      	bne.n	80031a2 <_Z41__static_initialization_and_destruction_0ii+0xe6>
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003198:	4293      	cmp	r3, r2
 800319a:	d102      	bne.n	80031a2 <_Z41__static_initialization_and_destruction_0ii+0xe6>
CliContainer container = CliContainer();
 800319c:	4807      	ldr	r0, [pc, #28]	; (80031bc <_Z41__static_initialization_and_destruction_0ii+0x100>)
 800319e:	f7ff fbb8 	bl	8002912 <_ZN12CliContainerD1Ev>
};
 80031a2:	bf00      	nop
 80031a4:	370c      	adds	r7, #12
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd90      	pop	{r4, r7, pc}
 80031aa:	bf00      	nop
 80031ac:	48000400 	.word	0x48000400
 80031b0:	200004e8 	.word	0x200004e8
 80031b4:	200002b0 	.word	0x200002b0
 80031b8:	20000508 	.word	0x20000508
 80031bc:	2000052c 	.word	0x2000052c
 80031c0:	200005d0 	.word	0x200005d0
 80031c4:	200003b4 	.word	0x200003b4
 80031c8:	200005e4 	.word	0x200005e4
 80031cc:	200005e8 	.word	0x200005e8
 80031d0:	20000c9c 	.word	0x20000c9c
 80031d4:	2000083c 	.word	0x2000083c
 80031d8:	08014764 	.word	0x08014764
 80031dc:	20000608 	.word	0x20000608
 80031e0:	20000ca0 	.word	0x20000ca0
 80031e4:	20000a6c 	.word	0x20000a6c
 80031e8:	08014770 	.word	0x08014770
 80031ec:	2000111c 	.word	0x2000111c
 80031f0:	20001598 	.word	0x20001598

080031f4 <_GLOBAL__sub_I_dht>:
 80031f4:	b580      	push	{r7, lr}
 80031f6:	af00      	add	r7, sp, #0
 80031f8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80031fc:	2001      	movs	r0, #1
 80031fe:	f7ff ff5d 	bl	80030bc <_Z41__static_initialization_and_destruction_0ii>
 8003202:	bd80      	pop	{r7, pc}

08003204 <_GLOBAL__sub_D_dht>:
 8003204:	b580      	push	{r7, lr}
 8003206:	af00      	add	r7, sp, #0
 8003208:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800320c:	2000      	movs	r0, #0
 800320e:	f7ff ff55 	bl	80030bc <_Z41__static_initialization_and_destruction_0ii>
 8003212:	bd80      	pop	{r7, pc}

08003214 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b082      	sub	sp, #8
 8003218:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800321a:	4b11      	ldr	r3, [pc, #68]	; (8003260 <HAL_MspInit+0x4c>)
 800321c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800321e:	4a10      	ldr	r2, [pc, #64]	; (8003260 <HAL_MspInit+0x4c>)
 8003220:	f043 0301 	orr.w	r3, r3, #1
 8003224:	6613      	str	r3, [r2, #96]	; 0x60
 8003226:	4b0e      	ldr	r3, [pc, #56]	; (8003260 <HAL_MspInit+0x4c>)
 8003228:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800322a:	f003 0301 	and.w	r3, r3, #1
 800322e:	607b      	str	r3, [r7, #4]
 8003230:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003232:	4b0b      	ldr	r3, [pc, #44]	; (8003260 <HAL_MspInit+0x4c>)
 8003234:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003236:	4a0a      	ldr	r2, [pc, #40]	; (8003260 <HAL_MspInit+0x4c>)
 8003238:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800323c:	6593      	str	r3, [r2, #88]	; 0x58
 800323e:	4b08      	ldr	r3, [pc, #32]	; (8003260 <HAL_MspInit+0x4c>)
 8003240:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003242:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003246:	603b      	str	r3, [r7, #0]
 8003248:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800324a:	2200      	movs	r2, #0
 800324c:	210f      	movs	r1, #15
 800324e:	f06f 0001 	mvn.w	r0, #1
 8003252:	f000 fc5d 	bl	8003b10 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003256:	bf00      	nop
 8003258:	3708      	adds	r7, #8
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	40021000 	.word	0x40021000

08003264 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b0ac      	sub	sp, #176	; 0xb0
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800326c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003270:	2200      	movs	r2, #0
 8003272:	601a      	str	r2, [r3, #0]
 8003274:	605a      	str	r2, [r3, #4]
 8003276:	609a      	str	r2, [r3, #8]
 8003278:	60da      	str	r2, [r3, #12]
 800327a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800327c:	f107 0314 	add.w	r3, r7, #20
 8003280:	2288      	movs	r2, #136	; 0x88
 8003282:	2100      	movs	r1, #0
 8003284:	4618      	mov	r0, r3
 8003286:	f00d fbaf 	bl	80109e8 <memset>
  if(hi2c->Instance==I2C1)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a21      	ldr	r2, [pc, #132]	; (8003314 <HAL_I2C_MspInit+0xb0>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d13b      	bne.n	800330c <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003294:	2340      	movs	r3, #64	; 0x40
 8003296:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003298:	2300      	movs	r3, #0
 800329a:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800329c:	f107 0314 	add.w	r3, r7, #20
 80032a0:	4618      	mov	r0, r3
 80032a2:	f002 fe11 	bl	8005ec8 <HAL_RCCEx_PeriphCLKConfig>
 80032a6:	4603      	mov	r3, r0
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d001      	beq.n	80032b0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80032ac:	f7ff fa68 	bl	8002780 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032b0:	4b19      	ldr	r3, [pc, #100]	; (8003318 <HAL_I2C_MspInit+0xb4>)
 80032b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032b4:	4a18      	ldr	r2, [pc, #96]	; (8003318 <HAL_I2C_MspInit+0xb4>)
 80032b6:	f043 0302 	orr.w	r3, r3, #2
 80032ba:	64d3      	str	r3, [r2, #76]	; 0x4c
 80032bc:	4b16      	ldr	r3, [pc, #88]	; (8003318 <HAL_I2C_MspInit+0xb4>)
 80032be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032c0:	f003 0302 	and.w	r3, r3, #2
 80032c4:	613b      	str	r3, [r7, #16]
 80032c6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80032c8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80032cc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80032d0:	2312      	movs	r3, #18
 80032d2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032d6:	2300      	movs	r3, #0
 80032d8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032dc:	2303      	movs	r3, #3
 80032de:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80032e2:	2304      	movs	r3, #4
 80032e4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032e8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80032ec:	4619      	mov	r1, r3
 80032ee:	480b      	ldr	r0, [pc, #44]	; (800331c <HAL_I2C_MspInit+0xb8>)
 80032f0:	f000 ff4c 	bl	800418c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80032f4:	4b08      	ldr	r3, [pc, #32]	; (8003318 <HAL_I2C_MspInit+0xb4>)
 80032f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032f8:	4a07      	ldr	r2, [pc, #28]	; (8003318 <HAL_I2C_MspInit+0xb4>)
 80032fa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80032fe:	6593      	str	r3, [r2, #88]	; 0x58
 8003300:	4b05      	ldr	r3, [pc, #20]	; (8003318 <HAL_I2C_MspInit+0xb4>)
 8003302:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003304:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003308:	60fb      	str	r3, [r7, #12]
 800330a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800330c:	bf00      	nop
 800330e:	37b0      	adds	r7, #176	; 0xb0
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}
 8003314:	40005400 	.word	0x40005400
 8003318:	40021000 	.word	0x40021000
 800331c:	48000400 	.word	0x48000400

08003320 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b08a      	sub	sp, #40	; 0x28
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003328:	f107 0314 	add.w	r3, r7, #20
 800332c:	2200      	movs	r2, #0
 800332e:	601a      	str	r2, [r3, #0]
 8003330:	605a      	str	r2, [r3, #4]
 8003332:	609a      	str	r2, [r3, #8]
 8003334:	60da      	str	r2, [r3, #12]
 8003336:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a1b      	ldr	r2, [pc, #108]	; (80033ac <HAL_SPI_MspInit+0x8c>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d130      	bne.n	80033a4 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003342:	4b1b      	ldr	r3, [pc, #108]	; (80033b0 <HAL_SPI_MspInit+0x90>)
 8003344:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003346:	4a1a      	ldr	r2, [pc, #104]	; (80033b0 <HAL_SPI_MspInit+0x90>)
 8003348:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800334c:	6613      	str	r3, [r2, #96]	; 0x60
 800334e:	4b18      	ldr	r3, [pc, #96]	; (80033b0 <HAL_SPI_MspInit+0x90>)
 8003350:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003352:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003356:	613b      	str	r3, [r7, #16]
 8003358:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800335a:	4b15      	ldr	r3, [pc, #84]	; (80033b0 <HAL_SPI_MspInit+0x90>)
 800335c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800335e:	4a14      	ldr	r2, [pc, #80]	; (80033b0 <HAL_SPI_MspInit+0x90>)
 8003360:	f043 0301 	orr.w	r3, r3, #1
 8003364:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003366:	4b12      	ldr	r3, [pc, #72]	; (80033b0 <HAL_SPI_MspInit+0x90>)
 8003368:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800336a:	f003 0301 	and.w	r3, r3, #1
 800336e:	60fb      	str	r3, [r7, #12]
 8003370:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003372:	23e0      	movs	r3, #224	; 0xe0
 8003374:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003376:	2302      	movs	r3, #2
 8003378:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800337a:	2300      	movs	r3, #0
 800337c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800337e:	2303      	movs	r3, #3
 8003380:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003382:	2305      	movs	r3, #5
 8003384:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003386:	f107 0314 	add.w	r3, r7, #20
 800338a:	4619      	mov	r1, r3
 800338c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003390:	f000 fefc 	bl	800418c <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8003394:	2200      	movs	r2, #0
 8003396:	2105      	movs	r1, #5
 8003398:	2023      	movs	r0, #35	; 0x23
 800339a:	f000 fbb9 	bl	8003b10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800339e:	2023      	movs	r0, #35	; 0x23
 80033a0:	f000 fbd2 	bl	8003b48 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80033a4:	bf00      	nop
 80033a6:	3728      	adds	r7, #40	; 0x28
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	40013000 	.word	0x40013000
 80033b0:	40021000 	.word	0x40021000

080033b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b086      	sub	sp, #24
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a27      	ldr	r2, [pc, #156]	; (8003460 <HAL_TIM_Base_MspInit+0xac>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d114      	bne.n	80033f0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80033c6:	4b27      	ldr	r3, [pc, #156]	; (8003464 <HAL_TIM_Base_MspInit+0xb0>)
 80033c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033ca:	4a26      	ldr	r2, [pc, #152]	; (8003464 <HAL_TIM_Base_MspInit+0xb0>)
 80033cc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80033d0:	6613      	str	r3, [r2, #96]	; 0x60
 80033d2:	4b24      	ldr	r3, [pc, #144]	; (8003464 <HAL_TIM_Base_MspInit+0xb0>)
 80033d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80033da:	617b      	str	r3, [r7, #20]
 80033dc:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 15, 0);
 80033de:	2200      	movs	r2, #0
 80033e0:	210f      	movs	r1, #15
 80033e2:	2019      	movs	r0, #25
 80033e4:	f000 fb94 	bl	8003b10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80033e8:	2019      	movs	r0, #25
 80033ea:	f000 fbad 	bl	8003b48 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80033ee:	e032      	b.n	8003456 <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM3)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a1c      	ldr	r2, [pc, #112]	; (8003468 <HAL_TIM_Base_MspInit+0xb4>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d114      	bne.n	8003424 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80033fa:	4b1a      	ldr	r3, [pc, #104]	; (8003464 <HAL_TIM_Base_MspInit+0xb0>)
 80033fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033fe:	4a19      	ldr	r2, [pc, #100]	; (8003464 <HAL_TIM_Base_MspInit+0xb0>)
 8003400:	f043 0302 	orr.w	r3, r3, #2
 8003404:	6593      	str	r3, [r2, #88]	; 0x58
 8003406:	4b17      	ldr	r3, [pc, #92]	; (8003464 <HAL_TIM_Base_MspInit+0xb0>)
 8003408:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800340a:	f003 0302 	and.w	r3, r3, #2
 800340e:	613b      	str	r3, [r7, #16]
 8003410:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8003412:	2200      	movs	r2, #0
 8003414:	2105      	movs	r1, #5
 8003416:	201d      	movs	r0, #29
 8003418:	f000 fb7a 	bl	8003b10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800341c:	201d      	movs	r0, #29
 800341e:	f000 fb93 	bl	8003b48 <HAL_NVIC_EnableIRQ>
}
 8003422:	e018      	b.n	8003456 <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM6)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a10      	ldr	r2, [pc, #64]	; (800346c <HAL_TIM_Base_MspInit+0xb8>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d113      	bne.n	8003456 <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800342e:	4b0d      	ldr	r3, [pc, #52]	; (8003464 <HAL_TIM_Base_MspInit+0xb0>)
 8003430:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003432:	4a0c      	ldr	r2, [pc, #48]	; (8003464 <HAL_TIM_Base_MspInit+0xb0>)
 8003434:	f043 0310 	orr.w	r3, r3, #16
 8003438:	6593      	str	r3, [r2, #88]	; 0x58
 800343a:	4b0a      	ldr	r3, [pc, #40]	; (8003464 <HAL_TIM_Base_MspInit+0xb0>)
 800343c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800343e:	f003 0310 	and.w	r3, r3, #16
 8003442:	60fb      	str	r3, [r7, #12]
 8003444:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8003446:	2200      	movs	r2, #0
 8003448:	2105      	movs	r1, #5
 800344a:	2036      	movs	r0, #54	; 0x36
 800344c:	f000 fb60 	bl	8003b10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003450:	2036      	movs	r0, #54	; 0x36
 8003452:	f000 fb79 	bl	8003b48 <HAL_NVIC_EnableIRQ>
}
 8003456:	bf00      	nop
 8003458:	3718      	adds	r7, #24
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}
 800345e:	bf00      	nop
 8003460:	40012c00 	.word	0x40012c00
 8003464:	40021000 	.word	0x40021000
 8003468:	40000400 	.word	0x40000400
 800346c:	40001000 	.word	0x40001000

08003470 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b088      	sub	sp, #32
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003478:	f107 030c 	add.w	r3, r7, #12
 800347c:	2200      	movs	r2, #0
 800347e:	601a      	str	r2, [r3, #0]
 8003480:	605a      	str	r2, [r3, #4]
 8003482:	609a      	str	r2, [r3, #8]
 8003484:	60da      	str	r2, [r3, #12]
 8003486:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a11      	ldr	r2, [pc, #68]	; (80034d4 <HAL_TIM_MspPostInit+0x64>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d11b      	bne.n	80034ca <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003492:	4b11      	ldr	r3, [pc, #68]	; (80034d8 <HAL_TIM_MspPostInit+0x68>)
 8003494:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003496:	4a10      	ldr	r2, [pc, #64]	; (80034d8 <HAL_TIM_MspPostInit+0x68>)
 8003498:	f043 0302 	orr.w	r3, r3, #2
 800349c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800349e:	4b0e      	ldr	r3, [pc, #56]	; (80034d8 <HAL_TIM_MspPostInit+0x68>)
 80034a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034a2:	f003 0302 	and.w	r3, r3, #2
 80034a6:	60bb      	str	r3, [r7, #8]
 80034a8:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4 (NJTRST)     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80034aa:	2310      	movs	r3, #16
 80034ac:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034ae:	2302      	movs	r3, #2
 80034b0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034b2:	2300      	movs	r3, #0
 80034b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034b6:	2300      	movs	r3, #0
 80034b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80034ba:	2302      	movs	r3, #2
 80034bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034be:	f107 030c 	add.w	r3, r7, #12
 80034c2:	4619      	mov	r1, r3
 80034c4:	4805      	ldr	r0, [pc, #20]	; (80034dc <HAL_TIM_MspPostInit+0x6c>)
 80034c6:	f000 fe61 	bl	800418c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80034ca:	bf00      	nop
 80034cc:	3720      	adds	r7, #32
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bd80      	pop	{r7, pc}
 80034d2:	bf00      	nop
 80034d4:	40000400 	.word	0x40000400
 80034d8:	40021000 	.word	0x40021000
 80034dc:	48000400 	.word	0x48000400

080034e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b0ac      	sub	sp, #176	; 0xb0
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034e8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80034ec:	2200      	movs	r2, #0
 80034ee:	601a      	str	r2, [r3, #0]
 80034f0:	605a      	str	r2, [r3, #4]
 80034f2:	609a      	str	r2, [r3, #8]
 80034f4:	60da      	str	r2, [r3, #12]
 80034f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80034f8:	f107 0314 	add.w	r3, r7, #20
 80034fc:	2288      	movs	r2, #136	; 0x88
 80034fe:	2100      	movs	r1, #0
 8003500:	4618      	mov	r0, r3
 8003502:	f00d fa71 	bl	80109e8 <memset>
  if(huart->Instance==USART2)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a25      	ldr	r2, [pc, #148]	; (80035a0 <HAL_UART_MspInit+0xc0>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d143      	bne.n	8003598 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003510:	2302      	movs	r3, #2
 8003512:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003514:	2300      	movs	r3, #0
 8003516:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003518:	f107 0314 	add.w	r3, r7, #20
 800351c:	4618      	mov	r0, r3
 800351e:	f002 fcd3 	bl	8005ec8 <HAL_RCCEx_PeriphCLKConfig>
 8003522:	4603      	mov	r3, r0
 8003524:	2b00      	cmp	r3, #0
 8003526:	d001      	beq.n	800352c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003528:	f7ff f92a 	bl	8002780 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800352c:	4b1d      	ldr	r3, [pc, #116]	; (80035a4 <HAL_UART_MspInit+0xc4>)
 800352e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003530:	4a1c      	ldr	r2, [pc, #112]	; (80035a4 <HAL_UART_MspInit+0xc4>)
 8003532:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003536:	6593      	str	r3, [r2, #88]	; 0x58
 8003538:	4b1a      	ldr	r3, [pc, #104]	; (80035a4 <HAL_UART_MspInit+0xc4>)
 800353a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800353c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003540:	613b      	str	r3, [r7, #16]
 8003542:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003544:	4b17      	ldr	r3, [pc, #92]	; (80035a4 <HAL_UART_MspInit+0xc4>)
 8003546:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003548:	4a16      	ldr	r2, [pc, #88]	; (80035a4 <HAL_UART_MspInit+0xc4>)
 800354a:	f043 0301 	orr.w	r3, r3, #1
 800354e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003550:	4b14      	ldr	r3, [pc, #80]	; (80035a4 <HAL_UART_MspInit+0xc4>)
 8003552:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003554:	f003 0301 	and.w	r3, r3, #1
 8003558:	60fb      	str	r3, [r7, #12]
 800355a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800355c:	230c      	movs	r3, #12
 800355e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003562:	2302      	movs	r3, #2
 8003564:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003568:	2300      	movs	r3, #0
 800356a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800356e:	2303      	movs	r3, #3
 8003570:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003574:	2307      	movs	r3, #7
 8003576:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800357a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800357e:	4619      	mov	r1, r3
 8003580:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003584:	f000 fe02 	bl	800418c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8003588:	2200      	movs	r2, #0
 800358a:	2105      	movs	r1, #5
 800358c:	2026      	movs	r0, #38	; 0x26
 800358e:	f000 fabf 	bl	8003b10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003592:	2026      	movs	r0, #38	; 0x26
 8003594:	f000 fad8 	bl	8003b48 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003598:	bf00      	nop
 800359a:	37b0      	adds	r7, #176	; 0xb0
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}
 80035a0:	40004400 	.word	0x40004400
 80035a4:	40021000 	.word	0x40021000

080035a8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b08c      	sub	sp, #48	; 0x30
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80035b0:	2300      	movs	r3, #0
 80035b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80035b4:	2300      	movs	r3, #0
 80035b6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM16 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 80035b8:	2200      	movs	r2, #0
 80035ba:	6879      	ldr	r1, [r7, #4]
 80035bc:	2019      	movs	r0, #25
 80035be:	f000 faa7 	bl	8003b10 <HAL_NVIC_SetPriority>

  /* Enable the TIM16 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80035c2:	2019      	movs	r0, #25
 80035c4:	f000 fac0 	bl	8003b48 <HAL_NVIC_EnableIRQ>

  /* Enable TIM16 clock */
  __HAL_RCC_TIM16_CLK_ENABLE();
 80035c8:	4b1e      	ldr	r3, [pc, #120]	; (8003644 <HAL_InitTick+0x9c>)
 80035ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035cc:	4a1d      	ldr	r2, [pc, #116]	; (8003644 <HAL_InitTick+0x9c>)
 80035ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035d2:	6613      	str	r3, [r2, #96]	; 0x60
 80035d4:	4b1b      	ldr	r3, [pc, #108]	; (8003644 <HAL_InitTick+0x9c>)
 80035d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035dc:	60fb      	str	r3, [r7, #12]
 80035de:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80035e0:	f107 0210 	add.w	r2, r7, #16
 80035e4:	f107 0314 	add.w	r3, r7, #20
 80035e8:	4611      	mov	r1, r2
 80035ea:	4618      	mov	r0, r3
 80035ec:	f002 fbda 	bl	8005da4 <HAL_RCC_GetClockConfig>

  /* Compute TIM16 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80035f0:	f002 fbc2 	bl	8005d78 <HAL_RCC_GetPCLK2Freq>
 80035f4:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM16 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80035f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035f8:	4a13      	ldr	r2, [pc, #76]	; (8003648 <HAL_InitTick+0xa0>)
 80035fa:	fba2 2303 	umull	r2, r3, r2, r3
 80035fe:	0c9b      	lsrs	r3, r3, #18
 8003600:	3b01      	subs	r3, #1
 8003602:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM16 */
  htim16.Instance = TIM16;
 8003604:	4b11      	ldr	r3, [pc, #68]	; (800364c <HAL_InitTick+0xa4>)
 8003606:	4a12      	ldr	r2, [pc, #72]	; (8003650 <HAL_InitTick+0xa8>)
 8003608:	601a      	str	r2, [r3, #0]
  + Period = [(TIM16CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim16.Init.Period = (1000000U / 1000U) - 1U;
 800360a:	4b10      	ldr	r3, [pc, #64]	; (800364c <HAL_InitTick+0xa4>)
 800360c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003610:	60da      	str	r2, [r3, #12]
  htim16.Init.Prescaler = uwPrescalerValue;
 8003612:	4a0e      	ldr	r2, [pc, #56]	; (800364c <HAL_InitTick+0xa4>)
 8003614:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003616:	6053      	str	r3, [r2, #4]
  htim16.Init.ClockDivision = 0;
 8003618:	4b0c      	ldr	r3, [pc, #48]	; (800364c <HAL_InitTick+0xa4>)
 800361a:	2200      	movs	r2, #0
 800361c:	611a      	str	r2, [r3, #16]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800361e:	4b0b      	ldr	r3, [pc, #44]	; (800364c <HAL_InitTick+0xa4>)
 8003620:	2200      	movs	r2, #0
 8003622:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim16) == HAL_OK)
 8003624:	4809      	ldr	r0, [pc, #36]	; (800364c <HAL_InitTick+0xa4>)
 8003626:	f003 fe45 	bl	80072b4 <HAL_TIM_Base_Init>
 800362a:	4603      	mov	r3, r0
 800362c:	2b00      	cmp	r3, #0
 800362e:	d104      	bne.n	800363a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim16);
 8003630:	4806      	ldr	r0, [pc, #24]	; (800364c <HAL_InitTick+0xa4>)
 8003632:	f003 ff27 	bl	8007484 <HAL_TIM_Base_Start_IT>
 8003636:	4603      	mov	r3, r0
 8003638:	e000      	b.n	800363c <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
}
 800363c:	4618      	mov	r0, r3
 800363e:	3730      	adds	r7, #48	; 0x30
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}
 8003644:	40021000 	.word	0x40021000
 8003648:	431bde83 	.word	0x431bde83
 800364c:	200015a0 	.word	0x200015a0
 8003650:	40014400 	.word	0x40014400

08003654 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003654:	b480      	push	{r7}
 8003656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003658:	e7fe      	b.n	8003658 <NMI_Handler+0x4>

0800365a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800365a:	b480      	push	{r7}
 800365c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800365e:	e7fe      	b.n	800365e <HardFault_Handler+0x4>

08003660 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003660:	b480      	push	{r7}
 8003662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003664:	e7fe      	b.n	8003664 <MemManage_Handler+0x4>

08003666 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003666:	b480      	push	{r7}
 8003668:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800366a:	e7fe      	b.n	800366a <BusFault_Handler+0x4>

0800366c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800366c:	b480      	push	{r7}
 800366e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003670:	e7fe      	b.n	8003670 <UsageFault_Handler+0x4>

08003672 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003672:	b480      	push	{r7}
 8003674:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003676:	bf00      	nop
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr

08003680 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(pin_4_Pin);
 8003684:	2020      	movs	r0, #32
 8003686:	f000 ff75 	bl	8004574 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800368a:	bf00      	nop
 800368c:	bd80      	pop	{r7, pc}
	...

08003690 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003694:	4803      	ldr	r0, [pc, #12]	; (80036a4 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8003696:	f004 f963 	bl	8007960 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 800369a:	4803      	ldr	r0, [pc, #12]	; (80036a8 <TIM1_UP_TIM16_IRQHandler+0x18>)
 800369c:	f004 f960 	bl	8007960 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80036a0:	bf00      	nop
 80036a2:	bd80      	pop	{r7, pc}
 80036a4:	20000368 	.word	0x20000368
 80036a8:	200015a0 	.word	0x200015a0

080036ac <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80036b0:	4802      	ldr	r0, [pc, #8]	; (80036bc <TIM3_IRQHandler+0x10>)
 80036b2:	f004 f955 	bl	8007960 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80036b6:	bf00      	nop
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	bf00      	nop
 80036bc:	200003b4 	.word	0x200003b4

080036c0 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80036c4:	4802      	ldr	r0, [pc, #8]	; (80036d0 <SPI1_IRQHandler+0x10>)
 80036c6:	f003 fb71 	bl	8006dac <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80036ca:	bf00      	nop
 80036cc:	bd80      	pop	{r7, pc}
 80036ce:	bf00      	nop
 80036d0:	20000304 	.word	0x20000304

080036d4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80036d8:	4802      	ldr	r0, [pc, #8]	; (80036e4 <USART2_IRQHandler+0x10>)
 80036da:	f005 faf1 	bl	8008cc0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80036de:	bf00      	nop
 80036e0:	bd80      	pop	{r7, pc}
 80036e2:	bf00      	nop
 80036e4:	2000044c 	.word	0x2000044c

080036e8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80036ec:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80036f0:	f000 ff40 	bl	8004574 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80036f4:	bf00      	nop
 80036f6:	bd80      	pop	{r7, pc}

080036f8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80036fc:	4802      	ldr	r0, [pc, #8]	; (8003708 <TIM6_DAC_IRQHandler+0x10>)
 80036fe:	f004 f92f 	bl	8007960 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003702:	bf00      	nop
 8003704:	bd80      	pop	{r7, pc}
 8003706:	bf00      	nop
 8003708:	20000400 	.word	0x20000400

0800370c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800370c:	b480      	push	{r7}
 800370e:	af00      	add	r7, sp, #0
	return 1;
 8003710:	2301      	movs	r3, #1
}
 8003712:	4618      	mov	r0, r3
 8003714:	46bd      	mov	sp, r7
 8003716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371a:	4770      	bx	lr

0800371c <_kill>:

int _kill(int pid, int sig)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b082      	sub	sp, #8
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003726:	f00d f917 	bl	8010958 <__errno>
 800372a:	4603      	mov	r3, r0
 800372c:	2216      	movs	r2, #22
 800372e:	601a      	str	r2, [r3, #0]
	return -1;
 8003730:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003734:	4618      	mov	r0, r3
 8003736:	3708      	adds	r7, #8
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}

0800373c <_exit>:

void _exit (int status)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b082      	sub	sp, #8
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003744:	f04f 31ff 	mov.w	r1, #4294967295
 8003748:	6878      	ldr	r0, [r7, #4]
 800374a:	f7ff ffe7 	bl	800371c <_kill>
	while (1) {}		/* Make sure we hang here */
 800374e:	e7fe      	b.n	800374e <_exit+0x12>

08003750 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b086      	sub	sp, #24
 8003754:	af00      	add	r7, sp, #0
 8003756:	60f8      	str	r0, [r7, #12]
 8003758:	60b9      	str	r1, [r7, #8]
 800375a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800375c:	2300      	movs	r3, #0
 800375e:	617b      	str	r3, [r7, #20]
 8003760:	e00a      	b.n	8003778 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003762:	f3af 8000 	nop.w
 8003766:	4601      	mov	r1, r0
 8003768:	68bb      	ldr	r3, [r7, #8]
 800376a:	1c5a      	adds	r2, r3, #1
 800376c:	60ba      	str	r2, [r7, #8]
 800376e:	b2ca      	uxtb	r2, r1
 8003770:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	3301      	adds	r3, #1
 8003776:	617b      	str	r3, [r7, #20]
 8003778:	697a      	ldr	r2, [r7, #20]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	429a      	cmp	r2, r3
 800377e:	dbf0      	blt.n	8003762 <_read+0x12>
	}

return len;
 8003780:	687b      	ldr	r3, [r7, #4]
}
 8003782:	4618      	mov	r0, r3
 8003784:	3718      	adds	r7, #24
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}

0800378a <_close>:
	}
	return len;
}

int _close(int file)
{
 800378a:	b480      	push	{r7}
 800378c:	b083      	sub	sp, #12
 800378e:	af00      	add	r7, sp, #0
 8003790:	6078      	str	r0, [r7, #4]
	return -1;
 8003792:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003796:	4618      	mov	r0, r3
 8003798:	370c      	adds	r7, #12
 800379a:	46bd      	mov	sp, r7
 800379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a0:	4770      	bx	lr

080037a2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80037a2:	b480      	push	{r7}
 80037a4:	b083      	sub	sp, #12
 80037a6:	af00      	add	r7, sp, #0
 80037a8:	6078      	str	r0, [r7, #4]
 80037aa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80037b2:	605a      	str	r2, [r3, #4]
	return 0;
 80037b4:	2300      	movs	r3, #0
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	370c      	adds	r7, #12
 80037ba:	46bd      	mov	sp, r7
 80037bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c0:	4770      	bx	lr

080037c2 <_isatty>:

int _isatty(int file)
{
 80037c2:	b480      	push	{r7}
 80037c4:	b083      	sub	sp, #12
 80037c6:	af00      	add	r7, sp, #0
 80037c8:	6078      	str	r0, [r7, #4]
	return 1;
 80037ca:	2301      	movs	r3, #1
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	370c      	adds	r7, #12
 80037d0:	46bd      	mov	sp, r7
 80037d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d6:	4770      	bx	lr

080037d8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80037d8:	b480      	push	{r7}
 80037da:	b085      	sub	sp, #20
 80037dc:	af00      	add	r7, sp, #0
 80037de:	60f8      	str	r0, [r7, #12]
 80037e0:	60b9      	str	r1, [r7, #8]
 80037e2:	607a      	str	r2, [r7, #4]
	return 0;
 80037e4:	2300      	movs	r3, #0
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3714      	adds	r7, #20
 80037ea:	46bd      	mov	sp, r7
 80037ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f0:	4770      	bx	lr
	...

080037f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b086      	sub	sp, #24
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80037fc:	4a14      	ldr	r2, [pc, #80]	; (8003850 <_sbrk+0x5c>)
 80037fe:	4b15      	ldr	r3, [pc, #84]	; (8003854 <_sbrk+0x60>)
 8003800:	1ad3      	subs	r3, r2, r3
 8003802:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003808:	4b13      	ldr	r3, [pc, #76]	; (8003858 <_sbrk+0x64>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d102      	bne.n	8003816 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003810:	4b11      	ldr	r3, [pc, #68]	; (8003858 <_sbrk+0x64>)
 8003812:	4a12      	ldr	r2, [pc, #72]	; (800385c <_sbrk+0x68>)
 8003814:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003816:	4b10      	ldr	r3, [pc, #64]	; (8003858 <_sbrk+0x64>)
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	4413      	add	r3, r2
 800381e:	693a      	ldr	r2, [r7, #16]
 8003820:	429a      	cmp	r2, r3
 8003822:	d207      	bcs.n	8003834 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003824:	f00d f898 	bl	8010958 <__errno>
 8003828:	4603      	mov	r3, r0
 800382a:	220c      	movs	r2, #12
 800382c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800382e:	f04f 33ff 	mov.w	r3, #4294967295
 8003832:	e009      	b.n	8003848 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003834:	4b08      	ldr	r3, [pc, #32]	; (8003858 <_sbrk+0x64>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800383a:	4b07      	ldr	r3, [pc, #28]	; (8003858 <_sbrk+0x64>)
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	4413      	add	r3, r2
 8003842:	4a05      	ldr	r2, [pc, #20]	; (8003858 <_sbrk+0x64>)
 8003844:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003846:	68fb      	ldr	r3, [r7, #12]
}
 8003848:	4618      	mov	r0, r3
 800384a:	3718      	adds	r7, #24
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}
 8003850:	20018000 	.word	0x20018000
 8003854:	00000400 	.word	0x00000400
 8003858:	200015ec 	.word	0x200015ec
 800385c:	20005e38 	.word	0x20005e38

08003860 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003860:	b480      	push	{r7}
 8003862:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003864:	4b06      	ldr	r3, [pc, #24]	; (8003880 <SystemInit+0x20>)
 8003866:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800386a:	4a05      	ldr	r2, [pc, #20]	; (8003880 <SystemInit+0x20>)
 800386c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003870:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8003874:	bf00      	nop
 8003876:	46bd      	mov	sp, r7
 8003878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387c:	4770      	bx	lr
 800387e:	bf00      	nop
 8003880:	e000ed00 	.word	0xe000ed00

08003884 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003884:	f8df d034 	ldr.w	sp, [pc, #52]	; 80038bc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003888:	f7ff ffea 	bl	8003860 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800388c:	480c      	ldr	r0, [pc, #48]	; (80038c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800388e:	490d      	ldr	r1, [pc, #52]	; (80038c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003890:	4a0d      	ldr	r2, [pc, #52]	; (80038c8 <LoopForever+0xe>)
  movs r3, #0
 8003892:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003894:	e002      	b.n	800389c <LoopCopyDataInit>

08003896 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003896:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003898:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800389a:	3304      	adds	r3, #4

0800389c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800389c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800389e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80038a0:	d3f9      	bcc.n	8003896 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80038a2:	4a0a      	ldr	r2, [pc, #40]	; (80038cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80038a4:	4c0a      	ldr	r4, [pc, #40]	; (80038d0 <LoopForever+0x16>)
  movs r3, #0
 80038a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80038a8:	e001      	b.n	80038ae <LoopFillZerobss>

080038aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80038aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80038ac:	3204      	adds	r2, #4

080038ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80038ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80038b0:	d3fb      	bcc.n	80038aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80038b2:	f00d f857 	bl	8010964 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80038b6:	f7fe fc43 	bl	8002140 <main>

080038ba <LoopForever>:

LoopForever:
    b LoopForever
 80038ba:	e7fe      	b.n	80038ba <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80038bc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80038c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80038c4:	20000220 	.word	0x20000220
  ldr r2, =_sidata
 80038c8:	08014e94 	.word	0x08014e94
  ldr r2, =_sbss
 80038cc:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 80038d0:	20005e38 	.word	0x20005e38

080038d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80038d4:	e7fe      	b.n	80038d4 <ADC1_2_IRQHandler>
	...

080038d8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b082      	sub	sp, #8
 80038dc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80038de:	2300      	movs	r3, #0
 80038e0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80038e2:	4b0c      	ldr	r3, [pc, #48]	; (8003914 <HAL_Init+0x3c>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a0b      	ldr	r2, [pc, #44]	; (8003914 <HAL_Init+0x3c>)
 80038e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038ec:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80038ee:	2003      	movs	r0, #3
 80038f0:	f000 f903 	bl	8003afa <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80038f4:	200f      	movs	r0, #15
 80038f6:	f7ff fe57 	bl	80035a8 <HAL_InitTick>
 80038fa:	4603      	mov	r3, r0
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d002      	beq.n	8003906 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003900:	2301      	movs	r3, #1
 8003902:	71fb      	strb	r3, [r7, #7]
 8003904:	e001      	b.n	800390a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003906:	f7ff fc85 	bl	8003214 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800390a:	79fb      	ldrb	r3, [r7, #7]
}
 800390c:	4618      	mov	r0, r3
 800390e:	3708      	adds	r7, #8
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}
 8003914:	40022000 	.word	0x40022000

08003918 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003918:	b480      	push	{r7}
 800391a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800391c:	4b06      	ldr	r3, [pc, #24]	; (8003938 <HAL_IncTick+0x20>)
 800391e:	781b      	ldrb	r3, [r3, #0]
 8003920:	461a      	mov	r2, r3
 8003922:	4b06      	ldr	r3, [pc, #24]	; (800393c <HAL_IncTick+0x24>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4413      	add	r3, r2
 8003928:	4a04      	ldr	r2, [pc, #16]	; (800393c <HAL_IncTick+0x24>)
 800392a:	6013      	str	r3, [r2, #0]
}
 800392c:	bf00      	nop
 800392e:	46bd      	mov	sp, r7
 8003930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003934:	4770      	bx	lr
 8003936:	bf00      	nop
 8003938:	20000008 	.word	0x20000008
 800393c:	200015f0 	.word	0x200015f0

08003940 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003940:	b480      	push	{r7}
 8003942:	af00      	add	r7, sp, #0
  return uwTick;
 8003944:	4b03      	ldr	r3, [pc, #12]	; (8003954 <HAL_GetTick+0x14>)
 8003946:	681b      	ldr	r3, [r3, #0]
}
 8003948:	4618      	mov	r0, r3
 800394a:	46bd      	mov	sp, r7
 800394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003950:	4770      	bx	lr
 8003952:	bf00      	nop
 8003954:	200015f0 	.word	0x200015f0

08003958 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b084      	sub	sp, #16
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003960:	f7ff ffee 	bl	8003940 <HAL_GetTick>
 8003964:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003970:	d005      	beq.n	800397e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003972:	4b0a      	ldr	r3, [pc, #40]	; (800399c <HAL_Delay+0x44>)
 8003974:	781b      	ldrb	r3, [r3, #0]
 8003976:	461a      	mov	r2, r3
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	4413      	add	r3, r2
 800397c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800397e:	bf00      	nop
 8003980:	f7ff ffde 	bl	8003940 <HAL_GetTick>
 8003984:	4602      	mov	r2, r0
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	1ad3      	subs	r3, r2, r3
 800398a:	68fa      	ldr	r2, [r7, #12]
 800398c:	429a      	cmp	r2, r3
 800398e:	d8f7      	bhi.n	8003980 <HAL_Delay+0x28>
  {
  }
}
 8003990:	bf00      	nop
 8003992:	bf00      	nop
 8003994:	3710      	adds	r7, #16
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
 800399a:	bf00      	nop
 800399c:	20000008 	.word	0x20000008

080039a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b085      	sub	sp, #20
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	f003 0307 	and.w	r3, r3, #7
 80039ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039b0:	4b0c      	ldr	r3, [pc, #48]	; (80039e4 <__NVIC_SetPriorityGrouping+0x44>)
 80039b2:	68db      	ldr	r3, [r3, #12]
 80039b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039b6:	68ba      	ldr	r2, [r7, #8]
 80039b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80039bc:	4013      	ands	r3, r2
 80039be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80039c4:	68bb      	ldr	r3, [r7, #8]
 80039c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80039c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80039cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80039d2:	4a04      	ldr	r2, [pc, #16]	; (80039e4 <__NVIC_SetPriorityGrouping+0x44>)
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	60d3      	str	r3, [r2, #12]
}
 80039d8:	bf00      	nop
 80039da:	3714      	adds	r7, #20
 80039dc:	46bd      	mov	sp, r7
 80039de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e2:	4770      	bx	lr
 80039e4:	e000ed00 	.word	0xe000ed00

080039e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80039e8:	b480      	push	{r7}
 80039ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80039ec:	4b04      	ldr	r3, [pc, #16]	; (8003a00 <__NVIC_GetPriorityGrouping+0x18>)
 80039ee:	68db      	ldr	r3, [r3, #12]
 80039f0:	0a1b      	lsrs	r3, r3, #8
 80039f2:	f003 0307 	and.w	r3, r3, #7
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	46bd      	mov	sp, r7
 80039fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fe:	4770      	bx	lr
 8003a00:	e000ed00 	.word	0xe000ed00

08003a04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b083      	sub	sp, #12
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	db0b      	blt.n	8003a2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a16:	79fb      	ldrb	r3, [r7, #7]
 8003a18:	f003 021f 	and.w	r2, r3, #31
 8003a1c:	4907      	ldr	r1, [pc, #28]	; (8003a3c <__NVIC_EnableIRQ+0x38>)
 8003a1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a22:	095b      	lsrs	r3, r3, #5
 8003a24:	2001      	movs	r0, #1
 8003a26:	fa00 f202 	lsl.w	r2, r0, r2
 8003a2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003a2e:	bf00      	nop
 8003a30:	370c      	adds	r7, #12
 8003a32:	46bd      	mov	sp, r7
 8003a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a38:	4770      	bx	lr
 8003a3a:	bf00      	nop
 8003a3c:	e000e100 	.word	0xe000e100

08003a40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b083      	sub	sp, #12
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	4603      	mov	r3, r0
 8003a48:	6039      	str	r1, [r7, #0]
 8003a4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	db0a      	blt.n	8003a6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	b2da      	uxtb	r2, r3
 8003a58:	490c      	ldr	r1, [pc, #48]	; (8003a8c <__NVIC_SetPriority+0x4c>)
 8003a5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a5e:	0112      	lsls	r2, r2, #4
 8003a60:	b2d2      	uxtb	r2, r2
 8003a62:	440b      	add	r3, r1
 8003a64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a68:	e00a      	b.n	8003a80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	b2da      	uxtb	r2, r3
 8003a6e:	4908      	ldr	r1, [pc, #32]	; (8003a90 <__NVIC_SetPriority+0x50>)
 8003a70:	79fb      	ldrb	r3, [r7, #7]
 8003a72:	f003 030f 	and.w	r3, r3, #15
 8003a76:	3b04      	subs	r3, #4
 8003a78:	0112      	lsls	r2, r2, #4
 8003a7a:	b2d2      	uxtb	r2, r2
 8003a7c:	440b      	add	r3, r1
 8003a7e:	761a      	strb	r2, [r3, #24]
}
 8003a80:	bf00      	nop
 8003a82:	370c      	adds	r7, #12
 8003a84:	46bd      	mov	sp, r7
 8003a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8a:	4770      	bx	lr
 8003a8c:	e000e100 	.word	0xe000e100
 8003a90:	e000ed00 	.word	0xe000ed00

08003a94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b089      	sub	sp, #36	; 0x24
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	60f8      	str	r0, [r7, #12]
 8003a9c:	60b9      	str	r1, [r7, #8]
 8003a9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	f003 0307 	and.w	r3, r3, #7
 8003aa6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003aa8:	69fb      	ldr	r3, [r7, #28]
 8003aaa:	f1c3 0307 	rsb	r3, r3, #7
 8003aae:	2b04      	cmp	r3, #4
 8003ab0:	bf28      	it	cs
 8003ab2:	2304      	movcs	r3, #4
 8003ab4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ab6:	69fb      	ldr	r3, [r7, #28]
 8003ab8:	3304      	adds	r3, #4
 8003aba:	2b06      	cmp	r3, #6
 8003abc:	d902      	bls.n	8003ac4 <NVIC_EncodePriority+0x30>
 8003abe:	69fb      	ldr	r3, [r7, #28]
 8003ac0:	3b03      	subs	r3, #3
 8003ac2:	e000      	b.n	8003ac6 <NVIC_EncodePriority+0x32>
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ac8:	f04f 32ff 	mov.w	r2, #4294967295
 8003acc:	69bb      	ldr	r3, [r7, #24]
 8003ace:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad2:	43da      	mvns	r2, r3
 8003ad4:	68bb      	ldr	r3, [r7, #8]
 8003ad6:	401a      	ands	r2, r3
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003adc:	f04f 31ff 	mov.w	r1, #4294967295
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ae6:	43d9      	mvns	r1, r3
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003aec:	4313      	orrs	r3, r2
         );
}
 8003aee:	4618      	mov	r0, r3
 8003af0:	3724      	adds	r7, #36	; 0x24
 8003af2:	46bd      	mov	sp, r7
 8003af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af8:	4770      	bx	lr

08003afa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003afa:	b580      	push	{r7, lr}
 8003afc:	b082      	sub	sp, #8
 8003afe:	af00      	add	r7, sp, #0
 8003b00:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	f7ff ff4c 	bl	80039a0 <__NVIC_SetPriorityGrouping>
}
 8003b08:	bf00      	nop
 8003b0a:	3708      	adds	r7, #8
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}

08003b10 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b086      	sub	sp, #24
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	4603      	mov	r3, r0
 8003b18:	60b9      	str	r1, [r7, #8]
 8003b1a:	607a      	str	r2, [r7, #4]
 8003b1c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003b1e:	2300      	movs	r3, #0
 8003b20:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003b22:	f7ff ff61 	bl	80039e8 <__NVIC_GetPriorityGrouping>
 8003b26:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	68b9      	ldr	r1, [r7, #8]
 8003b2c:	6978      	ldr	r0, [r7, #20]
 8003b2e:	f7ff ffb1 	bl	8003a94 <NVIC_EncodePriority>
 8003b32:	4602      	mov	r2, r0
 8003b34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b38:	4611      	mov	r1, r2
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f7ff ff80 	bl	8003a40 <__NVIC_SetPriority>
}
 8003b40:	bf00      	nop
 8003b42:	3718      	adds	r7, #24
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}

08003b48 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b082      	sub	sp, #8
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	4603      	mov	r3, r0
 8003b50:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b56:	4618      	mov	r0, r3
 8003b58:	f7ff ff54 	bl	8003a04 <__NVIC_EnableIRQ>
}
 8003b5c:	bf00      	nop
 8003b5e:	3708      	adds	r7, #8
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}

08003b64 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b085      	sub	sp, #20
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003b76:	b2db      	uxtb	r3, r3
 8003b78:	2b02      	cmp	r3, #2
 8003b7a:	d008      	beq.n	8003b8e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2204      	movs	r2, #4
 8003b80:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2200      	movs	r2, #0
 8003b86:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	e022      	b.n	8003bd4 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	681a      	ldr	r2, [r3, #0]
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f022 020e 	bic.w	r2, r2, #14
 8003b9c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	681a      	ldr	r2, [r3, #0]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f022 0201 	bic.w	r2, r2, #1
 8003bac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bb2:	f003 021c 	and.w	r2, r3, #28
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bba:	2101      	movs	r1, #1
 8003bbc:	fa01 f202 	lsl.w	r2, r1, r2
 8003bc0:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8003bd2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	3714      	adds	r7, #20
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bde:	4770      	bx	lr

08003be0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b084      	sub	sp, #16
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003be8:	2300      	movs	r3, #0
 8003bea:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003bf2:	b2db      	uxtb	r3, r3
 8003bf4:	2b02      	cmp	r3, #2
 8003bf6:	d005      	beq.n	8003c04 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2204      	movs	r2, #4
 8003bfc:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	73fb      	strb	r3, [r7, #15]
 8003c02:	e029      	b.n	8003c58 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f022 020e 	bic.w	r2, r2, #14
 8003c12:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f022 0201 	bic.w	r2, r2, #1
 8003c22:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c28:	f003 021c 	and.w	r2, r3, #28
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c30:	2101      	movs	r1, #1
 8003c32:	fa01 f202 	lsl.w	r2, r1, r2
 8003c36:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2200      	movs	r2, #0
 8003c44:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d003      	beq.n	8003c58 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c54:	6878      	ldr	r0, [r7, #4]
 8003c56:	4798      	blx	r3
    }
  }
  return status;
 8003c58:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	3710      	adds	r7, #16
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bd80      	pop	{r7, pc}
	...

08003c64 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b086      	sub	sp, #24
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	60f8      	str	r0, [r7, #12]
 8003c6c:	60b9      	str	r1, [r7, #8]
 8003c6e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 8003c72:	2300      	movs	r3, #0
 8003c74:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003c76:	4b2f      	ldr	r3, [pc, #188]	; (8003d34 <HAL_FLASH_Program+0xd0>)
 8003c78:	781b      	ldrb	r3, [r3, #0]
 8003c7a:	2b01      	cmp	r3, #1
 8003c7c:	d101      	bne.n	8003c82 <HAL_FLASH_Program+0x1e>
 8003c7e:	2302      	movs	r3, #2
 8003c80:	e053      	b.n	8003d2a <HAL_FLASH_Program+0xc6>
 8003c82:	4b2c      	ldr	r3, [pc, #176]	; (8003d34 <HAL_FLASH_Program+0xd0>)
 8003c84:	2201      	movs	r2, #1
 8003c86:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003c88:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003c8c:	f000 f888 	bl	8003da0 <FLASH_WaitForLastOperation>
 8003c90:	4603      	mov	r3, r0
 8003c92:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8003c94:	7dfb      	ldrb	r3, [r7, #23]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d143      	bne.n	8003d22 <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003c9a:	4b26      	ldr	r3, [pc, #152]	; (8003d34 <HAL_FLASH_Program+0xd0>)
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8003ca0:	4b25      	ldr	r3, [pc, #148]	; (8003d38 <HAL_FLASH_Program+0xd4>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d009      	beq.n	8003cc0 <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8003cac:	4b22      	ldr	r3, [pc, #136]	; (8003d38 <HAL_FLASH_Program+0xd4>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a21      	ldr	r2, [pc, #132]	; (8003d38 <HAL_FLASH_Program+0xd4>)
 8003cb2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003cb6:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8003cb8:	4b1e      	ldr	r3, [pc, #120]	; (8003d34 <HAL_FLASH_Program+0xd0>)
 8003cba:	2202      	movs	r2, #2
 8003cbc:	771a      	strb	r2, [r3, #28]
 8003cbe:	e002      	b.n	8003cc6 <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8003cc0:	4b1c      	ldr	r3, [pc, #112]	; (8003d34 <HAL_FLASH_Program+0xd0>)
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	771a      	strb	r2, [r3, #28]
    }

    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d107      	bne.n	8003cdc <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8003ccc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003cd0:	68b8      	ldr	r0, [r7, #8]
 8003cd2:	f000 f8bb 	bl	8003e4c <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	613b      	str	r3, [r7, #16]
 8003cda:	e010      	b.n	8003cfe <HAL_FLASH_Program+0x9a>
    }
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d002      	beq.n	8003ce8 <HAL_FLASH_Program+0x84>
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	2b02      	cmp	r3, #2
 8003ce6:	d10a      	bne.n	8003cfe <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	4619      	mov	r1, r3
 8003cec:	68b8      	ldr	r0, [r7, #8]
 8003cee:	f000 f8d3 	bl	8003e98 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2b02      	cmp	r3, #2
 8003cf6:	d102      	bne.n	8003cfe <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 8003cf8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003cfc:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003cfe:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003d02:	f000 f84d 	bl	8003da0 <FLASH_WaitForLastOperation>
 8003d06:	4603      	mov	r3, r0
 8003d08:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d006      	beq.n	8003d1e <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8003d10:	4b09      	ldr	r3, [pc, #36]	; (8003d38 <HAL_FLASH_Program+0xd4>)
 8003d12:	695a      	ldr	r2, [r3, #20]
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	43db      	mvns	r3, r3
 8003d18:	4907      	ldr	r1, [pc, #28]	; (8003d38 <HAL_FLASH_Program+0xd4>)
 8003d1a:	4013      	ands	r3, r2
 8003d1c:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8003d1e:	f000 f9eb 	bl	80040f8 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003d22:	4b04      	ldr	r3, [pc, #16]	; (8003d34 <HAL_FLASH_Program+0xd0>)
 8003d24:	2200      	movs	r2, #0
 8003d26:	701a      	strb	r2, [r3, #0]

  return status;
 8003d28:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	3718      	adds	r7, #24
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}
 8003d32:	bf00      	nop
 8003d34:	2000000c 	.word	0x2000000c
 8003d38:	40022000 	.word	0x40022000

08003d3c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b083      	sub	sp, #12
 8003d40:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8003d42:	2300      	movs	r3, #0
 8003d44:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8003d46:	4b0b      	ldr	r3, [pc, #44]	; (8003d74 <HAL_FLASH_Unlock+0x38>)
 8003d48:	695b      	ldr	r3, [r3, #20]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	da0b      	bge.n	8003d66 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003d4e:	4b09      	ldr	r3, [pc, #36]	; (8003d74 <HAL_FLASH_Unlock+0x38>)
 8003d50:	4a09      	ldr	r2, [pc, #36]	; (8003d78 <HAL_FLASH_Unlock+0x3c>)
 8003d52:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003d54:	4b07      	ldr	r3, [pc, #28]	; (8003d74 <HAL_FLASH_Unlock+0x38>)
 8003d56:	4a09      	ldr	r2, [pc, #36]	; (8003d7c <HAL_FLASH_Unlock+0x40>)
 8003d58:	609a      	str	r2, [r3, #8]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8003d5a:	4b06      	ldr	r3, [pc, #24]	; (8003d74 <HAL_FLASH_Unlock+0x38>)
 8003d5c:	695b      	ldr	r3, [r3, #20]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	da01      	bge.n	8003d66 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8003d66:	79fb      	ldrb	r3, [r7, #7]
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	370c      	adds	r7, #12
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d72:	4770      	bx	lr
 8003d74:	40022000 	.word	0x40022000
 8003d78:	45670123 	.word	0x45670123
 8003d7c:	cdef89ab 	.word	0xcdef89ab

08003d80 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003d80:	b480      	push	{r7}
 8003d82:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8003d84:	4b05      	ldr	r3, [pc, #20]	; (8003d9c <HAL_FLASH_Lock+0x1c>)
 8003d86:	695b      	ldr	r3, [r3, #20]
 8003d88:	4a04      	ldr	r2, [pc, #16]	; (8003d9c <HAL_FLASH_Lock+0x1c>)
 8003d8a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003d8e:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 8003d90:	2300      	movs	r3, #0
}
 8003d92:	4618      	mov	r0, r3
 8003d94:	46bd      	mov	sp, r7
 8003d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9a:	4770      	bx	lr
 8003d9c:	40022000 	.word	0x40022000

08003da0 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b084      	sub	sp, #16
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8003da8:	f7ff fdca 	bl	8003940 <HAL_GetTick>
 8003dac:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8003dae:	e00d      	b.n	8003dcc <FLASH_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003db6:	d009      	beq.n	8003dcc <FLASH_WaitForLastOperation+0x2c>
    {
      if((HAL_GetTick() - tickstart) >= Timeout)
 8003db8:	f7ff fdc2 	bl	8003940 <HAL_GetTick>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	1ad3      	subs	r3, r2, r3
 8003dc2:	687a      	ldr	r2, [r7, #4]
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	d801      	bhi.n	8003dcc <FLASH_WaitForLastOperation+0x2c>
      {
        return HAL_TIMEOUT;
 8003dc8:	2303      	movs	r3, #3
 8003dca:	e037      	b.n	8003e3c <FLASH_WaitForLastOperation+0x9c>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8003dcc:	4b1d      	ldr	r3, [pc, #116]	; (8003e44 <FLASH_WaitForLastOperation+0xa4>)
 8003dce:	691b      	ldr	r3, [r3, #16]
 8003dd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d1eb      	bne.n	8003db0 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }

  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8003dd8:	4b1a      	ldr	r3, [pc, #104]	; (8003e44 <FLASH_WaitForLastOperation+0xa4>)
 8003dda:	691a      	ldr	r2, [r3, #16]
 8003ddc:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 8003de0:	4013      	ands	r3, r2
 8003de2:	60bb      	str	r3, [r7, #8]

  if(error != 0u)
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d01e      	beq.n	8003e28 <FLASH_WaitForLastOperation+0x88>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 8003dea:	4b17      	ldr	r3, [pc, #92]	; (8003e48 <FLASH_WaitForLastOperation+0xa8>)
 8003dec:	685a      	ldr	r2, [r3, #4]
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	4313      	orrs	r3, r2
 8003df2:	4a15      	ldr	r2, [pc, #84]	; (8003e48 <FLASH_WaitForLastOperation+0xa8>)
 8003df4:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8003df6:	68bb      	ldr	r3, [r7, #8]
 8003df8:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d007      	beq.n	8003e10 <FLASH_WaitForLastOperation+0x70>
 8003e00:	4b10      	ldr	r3, [pc, #64]	; (8003e44 <FLASH_WaitForLastOperation+0xa4>)
 8003e02:	699a      	ldr	r2, [r3, #24]
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8003e0a:	490e      	ldr	r1, [pc, #56]	; (8003e44 <FLASH_WaitForLastOperation+0xa4>)
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	618b      	str	r3, [r1, #24]
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d004      	beq.n	8003e24 <FLASH_WaitForLastOperation+0x84>
 8003e1a:	4a0a      	ldr	r2, [pc, #40]	; (8003e44 <FLASH_WaitForLastOperation+0xa4>)
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8003e22:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 8003e24:	2301      	movs	r3, #1
 8003e26:	e009      	b.n	8003e3c <FLASH_WaitForLastOperation+0x9c>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8003e28:	4b06      	ldr	r3, [pc, #24]	; (8003e44 <FLASH_WaitForLastOperation+0xa4>)
 8003e2a:	691b      	ldr	r3, [r3, #16]
 8003e2c:	f003 0301 	and.w	r3, r3, #1
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d002      	beq.n	8003e3a <FLASH_WaitForLastOperation+0x9a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003e34:	4b03      	ldr	r3, [pc, #12]	; (8003e44 <FLASH_WaitForLastOperation+0xa4>)
 8003e36:	2201      	movs	r2, #1
 8003e38:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8003e3a:	2300      	movs	r3, #0
}
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	3710      	adds	r7, #16
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bd80      	pop	{r7, pc}
 8003e44:	40022000 	.word	0x40022000
 8003e48:	2000000c 	.word	0x2000000c

08003e4c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b085      	sub	sp, #20
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	60f8      	str	r0, [r7, #12]
 8003e54:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8003e58:	4b0e      	ldr	r3, [pc, #56]	; (8003e94 <FLASH_Program_DoubleWord+0x48>)
 8003e5a:	695b      	ldr	r3, [r3, #20]
 8003e5c:	4a0d      	ldr	r2, [pc, #52]	; (8003e94 <FLASH_Program_DoubleWord+0x48>)
 8003e5e:	f043 0301 	orr.w	r3, r3, #1
 8003e62:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	683a      	ldr	r2, [r7, #0]
 8003e68:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8003e6a:	f3bf 8f6f 	isb	sy
}
 8003e6e:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 8003e70:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003e74:	f04f 0200 	mov.w	r2, #0
 8003e78:	f04f 0300 	mov.w	r3, #0
 8003e7c:	000a      	movs	r2, r1
 8003e7e:	2300      	movs	r3, #0
 8003e80:	68f9      	ldr	r1, [r7, #12]
 8003e82:	3104      	adds	r1, #4
 8003e84:	4613      	mov	r3, r2
 8003e86:	600b      	str	r3, [r1, #0]
}
 8003e88:	bf00      	nop
 8003e8a:	3714      	adds	r7, #20
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e92:	4770      	bx	lr
 8003e94:	40022000 	.word	0x40022000

08003e98 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b089      	sub	sp, #36	; 0x24
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
 8003ea0:	6039      	str	r1, [r7, #0]
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8003ea2:	2340      	movs	r3, #64	; 0x40
 8003ea4:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8003eae:	4b14      	ldr	r3, [pc, #80]	; (8003f00 <FLASH_Program_Fast+0x68>)
 8003eb0:	695b      	ldr	r3, [r3, #20]
 8003eb2:	4a13      	ldr	r2, [pc, #76]	; (8003f00 <FLASH_Program_Fast+0x68>)
 8003eb4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003eb8:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003eba:	f3ef 8310 	mrs	r3, PRIMASK
 8003ebe:	60fb      	str	r3, [r7, #12]
  return(result);
 8003ec0:	68fb      	ldr	r3, [r7, #12]

  /* Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 8003ec2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8003ec4:	b672      	cpsid	i
}
 8003ec6:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	69bb      	ldr	r3, [r7, #24]
 8003ece:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8003ed0:	69bb      	ldr	r3, [r7, #24]
 8003ed2:	3304      	adds	r3, #4
 8003ed4:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	3304      	adds	r3, #4
 8003eda:	617b      	str	r3, [r7, #20]
    row_index--;
 8003edc:	7ffb      	ldrb	r3, [r7, #31]
 8003ede:	3b01      	subs	r3, #1
 8003ee0:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 8003ee2:	7ffb      	ldrb	r3, [r7, #31]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d1ef      	bne.n	8003ec8 <FLASH_Program_Fast+0x30>
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003eec:	68bb      	ldr	r3, [r7, #8]
 8003eee:	f383 8810 	msr	PRIMASK, r3
}
 8003ef2:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 8003ef4:	bf00      	nop
 8003ef6:	3724      	adds	r7, #36	; 0x24
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efe:	4770      	bx	lr
 8003f00:	40022000 	.word	0x40022000

08003f04 <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b084      	sub	sp, #16
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
 8003f0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003f0e:	4b49      	ldr	r3, [pc, #292]	; (8004034 <HAL_FLASHEx_Erase+0x130>)
 8003f10:	781b      	ldrb	r3, [r3, #0]
 8003f12:	2b01      	cmp	r3, #1
 8003f14:	d101      	bne.n	8003f1a <HAL_FLASHEx_Erase+0x16>
 8003f16:	2302      	movs	r3, #2
 8003f18:	e087      	b.n	800402a <HAL_FLASHEx_Erase+0x126>
 8003f1a:	4b46      	ldr	r3, [pc, #280]	; (8004034 <HAL_FLASHEx_Erase+0x130>)
 8003f1c:	2201      	movs	r2, #1
 8003f1e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003f20:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003f24:	f7ff ff3c 	bl	8003da0 <FLASH_WaitForLastOperation>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8003f2c:	7bfb      	ldrb	r3, [r7, #15]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d177      	bne.n	8004022 <HAL_FLASHEx_Erase+0x11e>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003f32:	4b40      	ldr	r3, [pc, #256]	; (8004034 <HAL_FLASHEx_Erase+0x130>)
 8003f34:	2200      	movs	r2, #0
 8003f36:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8003f38:	4b3f      	ldr	r3, [pc, #252]	; (8004038 <HAL_FLASHEx_Erase+0x134>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d013      	beq.n	8003f6c <HAL_FLASHEx_Erase+0x68>
    {
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8003f44:	4b3c      	ldr	r3, [pc, #240]	; (8004038 <HAL_FLASHEx_Erase+0x134>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d009      	beq.n	8003f64 <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8003f50:	4b39      	ldr	r3, [pc, #228]	; (8004038 <HAL_FLASHEx_Erase+0x134>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4a38      	ldr	r2, [pc, #224]	; (8004038 <HAL_FLASHEx_Erase+0x134>)
 8003f56:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003f5a:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8003f5c:	4b35      	ldr	r3, [pc, #212]	; (8004034 <HAL_FLASHEx_Erase+0x130>)
 8003f5e:	2203      	movs	r2, #3
 8003f60:	771a      	strb	r2, [r3, #28]
 8003f62:	e016      	b.n	8003f92 <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8003f64:	4b33      	ldr	r3, [pc, #204]	; (8004034 <HAL_FLASHEx_Erase+0x130>)
 8003f66:	2201      	movs	r2, #1
 8003f68:	771a      	strb	r2, [r3, #28]
 8003f6a:	e012      	b.n	8003f92 <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8003f6c:	4b32      	ldr	r3, [pc, #200]	; (8004038 <HAL_FLASHEx_Erase+0x134>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d009      	beq.n	8003f8c <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8003f78:	4b2f      	ldr	r3, [pc, #188]	; (8004038 <HAL_FLASHEx_Erase+0x134>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a2e      	ldr	r2, [pc, #184]	; (8004038 <HAL_FLASHEx_Erase+0x134>)
 8003f7e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003f82:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8003f84:	4b2b      	ldr	r3, [pc, #172]	; (8004034 <HAL_FLASHEx_Erase+0x130>)
 8003f86:	2202      	movs	r2, #2
 8003f88:	771a      	strb	r2, [r3, #28]
 8003f8a:	e002      	b.n	8003f92 <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8003f8c:	4b29      	ldr	r3, [pc, #164]	; (8004034 <HAL_FLASHEx_Erase+0x130>)
 8003f8e:	2200      	movs	r2, #0
 8003f90:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	2b01      	cmp	r3, #1
 8003f98:	d113      	bne.n	8003fc2 <HAL_FLASHEx_Erase+0xbe>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f000 f84c 	bl	800403c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003fa4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003fa8:	f7ff fefa 	bl	8003da0 <FLASH_WaitForLastOperation>
 8003fac:	4603      	mov	r3, r0
 8003fae:	73fb      	strb	r3, [r7, #15]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 8003fb0:	4b21      	ldr	r3, [pc, #132]	; (8004038 <HAL_FLASHEx_Erase+0x134>)
 8003fb2:	695b      	ldr	r3, [r3, #20]
 8003fb4:	4a20      	ldr	r2, [pc, #128]	; (8004038 <HAL_FLASHEx_Erase+0x134>)
 8003fb6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003fba:	f023 0304 	bic.w	r3, r3, #4
 8003fbe:	6153      	str	r3, [r2, #20]
 8003fc0:	e02d      	b.n	800401e <HAL_FLASHEx_Erase+0x11a>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	f04f 32ff 	mov.w	r2, #4294967295
 8003fc8:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	689b      	ldr	r3, [r3, #8]
 8003fce:	60bb      	str	r3, [r7, #8]
 8003fd0:	e01d      	b.n	800400e <HAL_FLASHEx_Erase+0x10a>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	4619      	mov	r1, r3
 8003fd8:	68b8      	ldr	r0, [r7, #8]
 8003fda:	f000 f857 	bl	800408c <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003fde:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003fe2:	f7ff fedd 	bl	8003da0 <FLASH_WaitForLastOperation>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8003fea:	4b13      	ldr	r3, [pc, #76]	; (8004038 <HAL_FLASHEx_Erase+0x134>)
 8003fec:	695b      	ldr	r3, [r3, #20]
 8003fee:	4a12      	ldr	r2, [pc, #72]	; (8004038 <HAL_FLASHEx_Erase+0x134>)
 8003ff0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003ff4:	f023 0302 	bic.w	r3, r3, #2
 8003ff8:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 8003ffa:	7bfb      	ldrb	r3, [r7, #15]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d003      	beq.n	8004008 <HAL_FLASHEx_Erase+0x104>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = page_index;
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	68ba      	ldr	r2, [r7, #8]
 8004004:	601a      	str	r2, [r3, #0]
          break;
 8004006:	e00a      	b.n	800401e <HAL_FLASHEx_Erase+0x11a>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	3301      	adds	r3, #1
 800400c:	60bb      	str	r3, [r7, #8]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	689a      	ldr	r2, [r3, #8]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	68db      	ldr	r3, [r3, #12]
 8004016:	4413      	add	r3, r2
 8004018:	68ba      	ldr	r2, [r7, #8]
 800401a:	429a      	cmp	r2, r3
 800401c:	d3d9      	bcc.n	8003fd2 <HAL_FLASHEx_Erase+0xce>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800401e:	f000 f86b 	bl	80040f8 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004022:	4b04      	ldr	r3, [pc, #16]	; (8004034 <HAL_FLASHEx_Erase+0x130>)
 8004024:	2200      	movs	r2, #0
 8004026:	701a      	strb	r2, [r3, #0]

  return status;
 8004028:	7bfb      	ldrb	r3, [r7, #15]
}
 800402a:	4618      	mov	r0, r3
 800402c:	3710      	adds	r7, #16
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}
 8004032:	bf00      	nop
 8004034:	2000000c 	.word	0x2000000c
 8004038:	40022000 	.word	0x40022000

0800403c <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 800403c:	b480      	push	{r7}
 800403e:	b083      	sub	sp, #12
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	f003 0301 	and.w	r3, r3, #1
 800404a:	2b00      	cmp	r3, #0
 800404c:	d005      	beq.n	800405a <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 800404e:	4b0e      	ldr	r3, [pc, #56]	; (8004088 <FLASH_MassErase+0x4c>)
 8004050:	695b      	ldr	r3, [r3, #20]
 8004052:	4a0d      	ldr	r2, [pc, #52]	; (8004088 <FLASH_MassErase+0x4c>)
 8004054:	f043 0304 	orr.w	r3, r3, #4
 8004058:	6153      	str	r3, [r2, #20]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if((Banks & FLASH_BANK_2) != 0U)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	f003 0302 	and.w	r3, r3, #2
 8004060:	2b00      	cmp	r3, #0
 8004062:	d005      	beq.n	8004070 <FLASH_MassErase+0x34>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 8004064:	4b08      	ldr	r3, [pc, #32]	; (8004088 <FLASH_MassErase+0x4c>)
 8004066:	695b      	ldr	r3, [r3, #20]
 8004068:	4a07      	ldr	r2, [pc, #28]	; (8004088 <FLASH_MassErase+0x4c>)
 800406a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800406e:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8004070:	4b05      	ldr	r3, [pc, #20]	; (8004088 <FLASH_MassErase+0x4c>)
 8004072:	695b      	ldr	r3, [r3, #20]
 8004074:	4a04      	ldr	r2, [pc, #16]	; (8004088 <FLASH_MassErase+0x4c>)
 8004076:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800407a:	6153      	str	r3, [r2, #20]
}
 800407c:	bf00      	nop
 800407e:	370c      	adds	r7, #12
 8004080:	46bd      	mov	sp, r7
 8004082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004086:	4770      	bx	lr
 8004088:	40022000 	.word	0x40022000

0800408c <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 800408c:	b480      	push	{r7}
 800408e:	b083      	sub	sp, #12
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
 8004094:	6039      	str	r1, [r7, #0]
  else
#endif
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if((Banks & FLASH_BANK_1) != 0U)
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	f003 0301 	and.w	r3, r3, #1
 800409c:	2b00      	cmp	r3, #0
 800409e:	d006      	beq.n	80040ae <FLASH_PageErase+0x22>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 80040a0:	4b14      	ldr	r3, [pc, #80]	; (80040f4 <FLASH_PageErase+0x68>)
 80040a2:	695b      	ldr	r3, [r3, #20]
 80040a4:	4a13      	ldr	r2, [pc, #76]	; (80040f4 <FLASH_PageErase+0x68>)
 80040a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80040aa:	6153      	str	r3, [r2, #20]
 80040ac:	e005      	b.n	80040ba <FLASH_PageErase+0x2e>
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 80040ae:	4b11      	ldr	r3, [pc, #68]	; (80040f4 <FLASH_PageErase+0x68>)
 80040b0:	695b      	ldr	r3, [r3, #20]
 80040b2:	4a10      	ldr	r2, [pc, #64]	; (80040f4 <FLASH_PageErase+0x68>)
 80040b4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80040b8:	6153      	str	r3, [r2, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 80040ba:	4b0e      	ldr	r3, [pc, #56]	; (80040f4 <FLASH_PageErase+0x68>)
 80040bc:	695b      	ldr	r3, [r3, #20]
 80040be:	f423 62ff 	bic.w	r2, r3, #2040	; 0x7f8
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	00db      	lsls	r3, r3, #3
 80040c6:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 80040ca:	490a      	ldr	r1, [pc, #40]	; (80040f4 <FLASH_PageErase+0x68>)
 80040cc:	4313      	orrs	r3, r2
 80040ce:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 80040d0:	4b08      	ldr	r3, [pc, #32]	; (80040f4 <FLASH_PageErase+0x68>)
 80040d2:	695b      	ldr	r3, [r3, #20]
 80040d4:	4a07      	ldr	r2, [pc, #28]	; (80040f4 <FLASH_PageErase+0x68>)
 80040d6:	f043 0302 	orr.w	r3, r3, #2
 80040da:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80040dc:	4b05      	ldr	r3, [pc, #20]	; (80040f4 <FLASH_PageErase+0x68>)
 80040de:	695b      	ldr	r3, [r3, #20]
 80040e0:	4a04      	ldr	r2, [pc, #16]	; (80040f4 <FLASH_PageErase+0x68>)
 80040e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040e6:	6153      	str	r3, [r2, #20]
}
 80040e8:	bf00      	nop
 80040ea:	370c      	adds	r7, #12
 80040ec:	46bd      	mov	sp, r7
 80040ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f2:	4770      	bx	lr
 80040f4:	40022000 	.word	0x40022000

080040f8 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b083      	sub	sp, #12
 80040fc:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 80040fe:	4b21      	ldr	r3, [pc, #132]	; (8004184 <FLASH_FlushCaches+0x8c>)
 8004100:	7f1b      	ldrb	r3, [r3, #28]
 8004102:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8004104:	79fb      	ldrb	r3, [r7, #7]
 8004106:	2b01      	cmp	r3, #1
 8004108:	d002      	beq.n	8004110 <FLASH_FlushCaches+0x18>
 800410a:	79fb      	ldrb	r3, [r7, #7]
 800410c:	2b03      	cmp	r3, #3
 800410e:	d117      	bne.n	8004140 <FLASH_FlushCaches+0x48>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004110:	4b1d      	ldr	r3, [pc, #116]	; (8004188 <FLASH_FlushCaches+0x90>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a1c      	ldr	r2, [pc, #112]	; (8004188 <FLASH_FlushCaches+0x90>)
 8004116:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800411a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800411c:	4b1a      	ldr	r3, [pc, #104]	; (8004188 <FLASH_FlushCaches+0x90>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a19      	ldr	r2, [pc, #100]	; (8004188 <FLASH_FlushCaches+0x90>)
 8004122:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004126:	6013      	str	r3, [r2, #0]
 8004128:	4b17      	ldr	r3, [pc, #92]	; (8004188 <FLASH_FlushCaches+0x90>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a16      	ldr	r2, [pc, #88]	; (8004188 <FLASH_FlushCaches+0x90>)
 800412e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004132:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004134:	4b14      	ldr	r3, [pc, #80]	; (8004188 <FLASH_FlushCaches+0x90>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a13      	ldr	r2, [pc, #76]	; (8004188 <FLASH_FlushCaches+0x90>)
 800413a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800413e:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8004140:	79fb      	ldrb	r3, [r7, #7]
 8004142:	2b02      	cmp	r3, #2
 8004144:	d002      	beq.n	800414c <FLASH_FlushCaches+0x54>
 8004146:	79fb      	ldrb	r3, [r7, #7]
 8004148:	2b03      	cmp	r3, #3
 800414a:	d111      	bne.n	8004170 <FLASH_FlushCaches+0x78>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800414c:	4b0e      	ldr	r3, [pc, #56]	; (8004188 <FLASH_FlushCaches+0x90>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a0d      	ldr	r2, [pc, #52]	; (8004188 <FLASH_FlushCaches+0x90>)
 8004152:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004156:	6013      	str	r3, [r2, #0]
 8004158:	4b0b      	ldr	r3, [pc, #44]	; (8004188 <FLASH_FlushCaches+0x90>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a0a      	ldr	r2, [pc, #40]	; (8004188 <FLASH_FlushCaches+0x90>)
 800415e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004162:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8004164:	4b08      	ldr	r3, [pc, #32]	; (8004188 <FLASH_FlushCaches+0x90>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a07      	ldr	r2, [pc, #28]	; (8004188 <FLASH_FlushCaches+0x90>)
 800416a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800416e:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8004170:	4b04      	ldr	r3, [pc, #16]	; (8004184 <FLASH_FlushCaches+0x8c>)
 8004172:	2200      	movs	r2, #0
 8004174:	771a      	strb	r2, [r3, #28]
}
 8004176:	bf00      	nop
 8004178:	370c      	adds	r7, #12
 800417a:	46bd      	mov	sp, r7
 800417c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004180:	4770      	bx	lr
 8004182:	bf00      	nop
 8004184:	2000000c 	.word	0x2000000c
 8004188:	40022000 	.word	0x40022000

0800418c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800418c:	b480      	push	{r7}
 800418e:	b087      	sub	sp, #28
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
 8004194:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004196:	2300      	movs	r3, #0
 8004198:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800419a:	e17f      	b.n	800449c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	681a      	ldr	r2, [r3, #0]
 80041a0:	2101      	movs	r1, #1
 80041a2:	697b      	ldr	r3, [r7, #20]
 80041a4:	fa01 f303 	lsl.w	r3, r1, r3
 80041a8:	4013      	ands	r3, r2
 80041aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	f000 8171 	beq.w	8004496 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	f003 0303 	and.w	r3, r3, #3
 80041bc:	2b01      	cmp	r3, #1
 80041be:	d005      	beq.n	80041cc <HAL_GPIO_Init+0x40>
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	f003 0303 	and.w	r3, r3, #3
 80041c8:	2b02      	cmp	r3, #2
 80041ca:	d130      	bne.n	800422e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	005b      	lsls	r3, r3, #1
 80041d6:	2203      	movs	r2, #3
 80041d8:	fa02 f303 	lsl.w	r3, r2, r3
 80041dc:	43db      	mvns	r3, r3
 80041de:	693a      	ldr	r2, [r7, #16]
 80041e0:	4013      	ands	r3, r2
 80041e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	68da      	ldr	r2, [r3, #12]
 80041e8:	697b      	ldr	r3, [r7, #20]
 80041ea:	005b      	lsls	r3, r3, #1
 80041ec:	fa02 f303 	lsl.w	r3, r2, r3
 80041f0:	693a      	ldr	r2, [r7, #16]
 80041f2:	4313      	orrs	r3, r2
 80041f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	693a      	ldr	r2, [r7, #16]
 80041fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004202:	2201      	movs	r2, #1
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	fa02 f303 	lsl.w	r3, r2, r3
 800420a:	43db      	mvns	r3, r3
 800420c:	693a      	ldr	r2, [r7, #16]
 800420e:	4013      	ands	r3, r2
 8004210:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	091b      	lsrs	r3, r3, #4
 8004218:	f003 0201 	and.w	r2, r3, #1
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	fa02 f303 	lsl.w	r3, r2, r3
 8004222:	693a      	ldr	r2, [r7, #16]
 8004224:	4313      	orrs	r3, r2
 8004226:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	693a      	ldr	r2, [r7, #16]
 800422c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	f003 0303 	and.w	r3, r3, #3
 8004236:	2b03      	cmp	r3, #3
 8004238:	d118      	bne.n	800426c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800423e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8004240:	2201      	movs	r2, #1
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	fa02 f303 	lsl.w	r3, r2, r3
 8004248:	43db      	mvns	r3, r3
 800424a:	693a      	ldr	r2, [r7, #16]
 800424c:	4013      	ands	r3, r2
 800424e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	08db      	lsrs	r3, r3, #3
 8004256:	f003 0201 	and.w	r2, r3, #1
 800425a:	697b      	ldr	r3, [r7, #20]
 800425c:	fa02 f303 	lsl.w	r3, r2, r3
 8004260:	693a      	ldr	r2, [r7, #16]
 8004262:	4313      	orrs	r3, r2
 8004264:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	693a      	ldr	r2, [r7, #16]
 800426a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	f003 0303 	and.w	r3, r3, #3
 8004274:	2b03      	cmp	r3, #3
 8004276:	d017      	beq.n	80042a8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	68db      	ldr	r3, [r3, #12]
 800427c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800427e:	697b      	ldr	r3, [r7, #20]
 8004280:	005b      	lsls	r3, r3, #1
 8004282:	2203      	movs	r2, #3
 8004284:	fa02 f303 	lsl.w	r3, r2, r3
 8004288:	43db      	mvns	r3, r3
 800428a:	693a      	ldr	r2, [r7, #16]
 800428c:	4013      	ands	r3, r2
 800428e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	689a      	ldr	r2, [r3, #8]
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	005b      	lsls	r3, r3, #1
 8004298:	fa02 f303 	lsl.w	r3, r2, r3
 800429c:	693a      	ldr	r2, [r7, #16]
 800429e:	4313      	orrs	r3, r2
 80042a0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	693a      	ldr	r2, [r7, #16]
 80042a6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	f003 0303 	and.w	r3, r3, #3
 80042b0:	2b02      	cmp	r3, #2
 80042b2:	d123      	bne.n	80042fc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80042b4:	697b      	ldr	r3, [r7, #20]
 80042b6:	08da      	lsrs	r2, r3, #3
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	3208      	adds	r2, #8
 80042bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042c0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	f003 0307 	and.w	r3, r3, #7
 80042c8:	009b      	lsls	r3, r3, #2
 80042ca:	220f      	movs	r2, #15
 80042cc:	fa02 f303 	lsl.w	r3, r2, r3
 80042d0:	43db      	mvns	r3, r3
 80042d2:	693a      	ldr	r2, [r7, #16]
 80042d4:	4013      	ands	r3, r2
 80042d6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	691a      	ldr	r2, [r3, #16]
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	f003 0307 	and.w	r3, r3, #7
 80042e2:	009b      	lsls	r3, r3, #2
 80042e4:	fa02 f303 	lsl.w	r3, r2, r3
 80042e8:	693a      	ldr	r2, [r7, #16]
 80042ea:	4313      	orrs	r3, r2
 80042ec:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80042ee:	697b      	ldr	r3, [r7, #20]
 80042f0:	08da      	lsrs	r2, r3, #3
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	3208      	adds	r2, #8
 80042f6:	6939      	ldr	r1, [r7, #16]
 80042f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	005b      	lsls	r3, r3, #1
 8004306:	2203      	movs	r2, #3
 8004308:	fa02 f303 	lsl.w	r3, r2, r3
 800430c:	43db      	mvns	r3, r3
 800430e:	693a      	ldr	r2, [r7, #16]
 8004310:	4013      	ands	r3, r2
 8004312:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	f003 0203 	and.w	r2, r3, #3
 800431c:	697b      	ldr	r3, [r7, #20]
 800431e:	005b      	lsls	r3, r3, #1
 8004320:	fa02 f303 	lsl.w	r3, r2, r3
 8004324:	693a      	ldr	r2, [r7, #16]
 8004326:	4313      	orrs	r3, r2
 8004328:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	693a      	ldr	r2, [r7, #16]
 800432e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004338:	2b00      	cmp	r3, #0
 800433a:	f000 80ac 	beq.w	8004496 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800433e:	4b5f      	ldr	r3, [pc, #380]	; (80044bc <HAL_GPIO_Init+0x330>)
 8004340:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004342:	4a5e      	ldr	r2, [pc, #376]	; (80044bc <HAL_GPIO_Init+0x330>)
 8004344:	f043 0301 	orr.w	r3, r3, #1
 8004348:	6613      	str	r3, [r2, #96]	; 0x60
 800434a:	4b5c      	ldr	r3, [pc, #368]	; (80044bc <HAL_GPIO_Init+0x330>)
 800434c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800434e:	f003 0301 	and.w	r3, r3, #1
 8004352:	60bb      	str	r3, [r7, #8]
 8004354:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004356:	4a5a      	ldr	r2, [pc, #360]	; (80044c0 <HAL_GPIO_Init+0x334>)
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	089b      	lsrs	r3, r3, #2
 800435c:	3302      	adds	r3, #2
 800435e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004362:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	f003 0303 	and.w	r3, r3, #3
 800436a:	009b      	lsls	r3, r3, #2
 800436c:	220f      	movs	r2, #15
 800436e:	fa02 f303 	lsl.w	r3, r2, r3
 8004372:	43db      	mvns	r3, r3
 8004374:	693a      	ldr	r2, [r7, #16]
 8004376:	4013      	ands	r3, r2
 8004378:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004380:	d025      	beq.n	80043ce <HAL_GPIO_Init+0x242>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	4a4f      	ldr	r2, [pc, #316]	; (80044c4 <HAL_GPIO_Init+0x338>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d01f      	beq.n	80043ca <HAL_GPIO_Init+0x23e>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	4a4e      	ldr	r2, [pc, #312]	; (80044c8 <HAL_GPIO_Init+0x33c>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d019      	beq.n	80043c6 <HAL_GPIO_Init+0x23a>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	4a4d      	ldr	r2, [pc, #308]	; (80044cc <HAL_GPIO_Init+0x340>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d013      	beq.n	80043c2 <HAL_GPIO_Init+0x236>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	4a4c      	ldr	r2, [pc, #304]	; (80044d0 <HAL_GPIO_Init+0x344>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d00d      	beq.n	80043be <HAL_GPIO_Init+0x232>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	4a4b      	ldr	r2, [pc, #300]	; (80044d4 <HAL_GPIO_Init+0x348>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d007      	beq.n	80043ba <HAL_GPIO_Init+0x22e>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	4a4a      	ldr	r2, [pc, #296]	; (80044d8 <HAL_GPIO_Init+0x34c>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d101      	bne.n	80043b6 <HAL_GPIO_Init+0x22a>
 80043b2:	2306      	movs	r3, #6
 80043b4:	e00c      	b.n	80043d0 <HAL_GPIO_Init+0x244>
 80043b6:	2307      	movs	r3, #7
 80043b8:	e00a      	b.n	80043d0 <HAL_GPIO_Init+0x244>
 80043ba:	2305      	movs	r3, #5
 80043bc:	e008      	b.n	80043d0 <HAL_GPIO_Init+0x244>
 80043be:	2304      	movs	r3, #4
 80043c0:	e006      	b.n	80043d0 <HAL_GPIO_Init+0x244>
 80043c2:	2303      	movs	r3, #3
 80043c4:	e004      	b.n	80043d0 <HAL_GPIO_Init+0x244>
 80043c6:	2302      	movs	r3, #2
 80043c8:	e002      	b.n	80043d0 <HAL_GPIO_Init+0x244>
 80043ca:	2301      	movs	r3, #1
 80043cc:	e000      	b.n	80043d0 <HAL_GPIO_Init+0x244>
 80043ce:	2300      	movs	r3, #0
 80043d0:	697a      	ldr	r2, [r7, #20]
 80043d2:	f002 0203 	and.w	r2, r2, #3
 80043d6:	0092      	lsls	r2, r2, #2
 80043d8:	4093      	lsls	r3, r2
 80043da:	693a      	ldr	r2, [r7, #16]
 80043dc:	4313      	orrs	r3, r2
 80043de:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80043e0:	4937      	ldr	r1, [pc, #220]	; (80044c0 <HAL_GPIO_Init+0x334>)
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	089b      	lsrs	r3, r3, #2
 80043e6:	3302      	adds	r3, #2
 80043e8:	693a      	ldr	r2, [r7, #16]
 80043ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80043ee:	4b3b      	ldr	r3, [pc, #236]	; (80044dc <HAL_GPIO_Init+0x350>)
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	43db      	mvns	r3, r3
 80043f8:	693a      	ldr	r2, [r7, #16]
 80043fa:	4013      	ands	r3, r2
 80043fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004406:	2b00      	cmp	r3, #0
 8004408:	d003      	beq.n	8004412 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800440a:	693a      	ldr	r2, [r7, #16]
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	4313      	orrs	r3, r2
 8004410:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004412:	4a32      	ldr	r2, [pc, #200]	; (80044dc <HAL_GPIO_Init+0x350>)
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004418:	4b30      	ldr	r3, [pc, #192]	; (80044dc <HAL_GPIO_Init+0x350>)
 800441a:	68db      	ldr	r3, [r3, #12]
 800441c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	43db      	mvns	r3, r3
 8004422:	693a      	ldr	r2, [r7, #16]
 8004424:	4013      	ands	r3, r2
 8004426:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004430:	2b00      	cmp	r3, #0
 8004432:	d003      	beq.n	800443c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004434:	693a      	ldr	r2, [r7, #16]
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	4313      	orrs	r3, r2
 800443a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800443c:	4a27      	ldr	r2, [pc, #156]	; (80044dc <HAL_GPIO_Init+0x350>)
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004442:	4b26      	ldr	r3, [pc, #152]	; (80044dc <HAL_GPIO_Init+0x350>)
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	43db      	mvns	r3, r3
 800444c:	693a      	ldr	r2, [r7, #16]
 800444e:	4013      	ands	r3, r2
 8004450:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800445a:	2b00      	cmp	r3, #0
 800445c:	d003      	beq.n	8004466 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800445e:	693a      	ldr	r2, [r7, #16]
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	4313      	orrs	r3, r2
 8004464:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004466:	4a1d      	ldr	r2, [pc, #116]	; (80044dc <HAL_GPIO_Init+0x350>)
 8004468:	693b      	ldr	r3, [r7, #16]
 800446a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800446c:	4b1b      	ldr	r3, [pc, #108]	; (80044dc <HAL_GPIO_Init+0x350>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	43db      	mvns	r3, r3
 8004476:	693a      	ldr	r2, [r7, #16]
 8004478:	4013      	ands	r3, r2
 800447a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004484:	2b00      	cmp	r3, #0
 8004486:	d003      	beq.n	8004490 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004488:	693a      	ldr	r2, [r7, #16]
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	4313      	orrs	r3, r2
 800448e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004490:	4a12      	ldr	r2, [pc, #72]	; (80044dc <HAL_GPIO_Init+0x350>)
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004496:	697b      	ldr	r3, [r7, #20]
 8004498:	3301      	adds	r3, #1
 800449a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	681a      	ldr	r2, [r3, #0]
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	fa22 f303 	lsr.w	r3, r2, r3
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	f47f ae78 	bne.w	800419c <HAL_GPIO_Init+0x10>
  }
}
 80044ac:	bf00      	nop
 80044ae:	bf00      	nop
 80044b0:	371c      	adds	r7, #28
 80044b2:	46bd      	mov	sp, r7
 80044b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b8:	4770      	bx	lr
 80044ba:	bf00      	nop
 80044bc:	40021000 	.word	0x40021000
 80044c0:	40010000 	.word	0x40010000
 80044c4:	48000400 	.word	0x48000400
 80044c8:	48000800 	.word	0x48000800
 80044cc:	48000c00 	.word	0x48000c00
 80044d0:	48001000 	.word	0x48001000
 80044d4:	48001400 	.word	0x48001400
 80044d8:	48001800 	.word	0x48001800
 80044dc:	40010400 	.word	0x40010400

080044e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b085      	sub	sp, #20
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
 80044e8:	460b      	mov	r3, r1
 80044ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	691a      	ldr	r2, [r3, #16]
 80044f0:	887b      	ldrh	r3, [r7, #2]
 80044f2:	4013      	ands	r3, r2
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d002      	beq.n	80044fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80044f8:	2301      	movs	r3, #1
 80044fa:	73fb      	strb	r3, [r7, #15]
 80044fc:	e001      	b.n	8004502 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80044fe:	2300      	movs	r3, #0
 8004500:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004502:	7bfb      	ldrb	r3, [r7, #15]
}
 8004504:	4618      	mov	r0, r3
 8004506:	3714      	adds	r7, #20
 8004508:	46bd      	mov	sp, r7
 800450a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450e:	4770      	bx	lr

08004510 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004510:	b480      	push	{r7}
 8004512:	b083      	sub	sp, #12
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
 8004518:	460b      	mov	r3, r1
 800451a:	807b      	strh	r3, [r7, #2]
 800451c:	4613      	mov	r3, r2
 800451e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004520:	787b      	ldrb	r3, [r7, #1]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d003      	beq.n	800452e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004526:	887a      	ldrh	r2, [r7, #2]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800452c:	e002      	b.n	8004534 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800452e:	887a      	ldrh	r2, [r7, #2]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004534:	bf00      	nop
 8004536:	370c      	adds	r7, #12
 8004538:	46bd      	mov	sp, r7
 800453a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453e:	4770      	bx	lr

08004540 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004540:	b480      	push	{r7}
 8004542:	b085      	sub	sp, #20
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
 8004548:	460b      	mov	r3, r1
 800454a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	695b      	ldr	r3, [r3, #20]
 8004550:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004552:	887a      	ldrh	r2, [r7, #2]
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	4013      	ands	r3, r2
 8004558:	041a      	lsls	r2, r3, #16
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	43d9      	mvns	r1, r3
 800455e:	887b      	ldrh	r3, [r7, #2]
 8004560:	400b      	ands	r3, r1
 8004562:	431a      	orrs	r2, r3
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	619a      	str	r2, [r3, #24]
}
 8004568:	bf00      	nop
 800456a:	3714      	adds	r7, #20
 800456c:	46bd      	mov	sp, r7
 800456e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004572:	4770      	bx	lr

08004574 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b082      	sub	sp, #8
 8004578:	af00      	add	r7, sp, #0
 800457a:	4603      	mov	r3, r0
 800457c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800457e:	4b08      	ldr	r3, [pc, #32]	; (80045a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004580:	695a      	ldr	r2, [r3, #20]
 8004582:	88fb      	ldrh	r3, [r7, #6]
 8004584:	4013      	ands	r3, r2
 8004586:	2b00      	cmp	r3, #0
 8004588:	d006      	beq.n	8004598 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800458a:	4a05      	ldr	r2, [pc, #20]	; (80045a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800458c:	88fb      	ldrh	r3, [r7, #6]
 800458e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004590:	88fb      	ldrh	r3, [r7, #6]
 8004592:	4618      	mov	r0, r3
 8004594:	f7fe fb00 	bl	8002b98 <HAL_GPIO_EXTI_Callback>
  }
}
 8004598:	bf00      	nop
 800459a:	3708      	adds	r7, #8
 800459c:	46bd      	mov	sp, r7
 800459e:	bd80      	pop	{r7, pc}
 80045a0:	40010400 	.word	0x40010400

080045a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b082      	sub	sp, #8
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d101      	bne.n	80045b6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80045b2:	2301      	movs	r3, #1
 80045b4:	e081      	b.n	80046ba <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045bc:	b2db      	uxtb	r3, r3
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d106      	bne.n	80045d0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2200      	movs	r2, #0
 80045c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80045ca:	6878      	ldr	r0, [r7, #4]
 80045cc:	f7fe fe4a 	bl	8003264 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2224      	movs	r2, #36	; 0x24
 80045d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	681a      	ldr	r2, [r3, #0]
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f022 0201 	bic.w	r2, r2, #1
 80045e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	685a      	ldr	r2, [r3, #4]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80045f4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	689a      	ldr	r2, [r3, #8]
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004604:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	68db      	ldr	r3, [r3, #12]
 800460a:	2b01      	cmp	r3, #1
 800460c:	d107      	bne.n	800461e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	689a      	ldr	r2, [r3, #8]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800461a:	609a      	str	r2, [r3, #8]
 800461c:	e006      	b.n	800462c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	689a      	ldr	r2, [r3, #8]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800462a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	68db      	ldr	r3, [r3, #12]
 8004630:	2b02      	cmp	r3, #2
 8004632:	d104      	bne.n	800463e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800463c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	687a      	ldr	r2, [r7, #4]
 8004646:	6812      	ldr	r2, [r2, #0]
 8004648:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800464c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004650:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	68da      	ldr	r2, [r3, #12]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004660:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	691a      	ldr	r2, [r3, #16]
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	695b      	ldr	r3, [r3, #20]
 800466a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	699b      	ldr	r3, [r3, #24]
 8004672:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	430a      	orrs	r2, r1
 800467a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	69d9      	ldr	r1, [r3, #28]
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6a1a      	ldr	r2, [r3, #32]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	430a      	orrs	r2, r1
 800468a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	681a      	ldr	r2, [r3, #0]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f042 0201 	orr.w	r2, r2, #1
 800469a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2200      	movs	r2, #0
 80046a0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2220      	movs	r2, #32
 80046a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2200      	movs	r2, #0
 80046ae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2200      	movs	r2, #0
 80046b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80046b8:	2300      	movs	r3, #0
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3708      	adds	r7, #8
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}
	...

080046c4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b088      	sub	sp, #32
 80046c8:	af02      	add	r7, sp, #8
 80046ca:	60f8      	str	r0, [r7, #12]
 80046cc:	4608      	mov	r0, r1
 80046ce:	4611      	mov	r1, r2
 80046d0:	461a      	mov	r2, r3
 80046d2:	4603      	mov	r3, r0
 80046d4:	817b      	strh	r3, [r7, #10]
 80046d6:	460b      	mov	r3, r1
 80046d8:	813b      	strh	r3, [r7, #8]
 80046da:	4613      	mov	r3, r2
 80046dc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	2b20      	cmp	r3, #32
 80046e8:	f040 80f9 	bne.w	80048de <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80046ec:	6a3b      	ldr	r3, [r7, #32]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d002      	beq.n	80046f8 <HAL_I2C_Mem_Write+0x34>
 80046f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d105      	bne.n	8004704 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80046fe:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004700:	2301      	movs	r3, #1
 8004702:	e0ed      	b.n	80048e0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800470a:	2b01      	cmp	r3, #1
 800470c:	d101      	bne.n	8004712 <HAL_I2C_Mem_Write+0x4e>
 800470e:	2302      	movs	r3, #2
 8004710:	e0e6      	b.n	80048e0 <HAL_I2C_Mem_Write+0x21c>
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2201      	movs	r2, #1
 8004716:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800471a:	f7ff f911 	bl	8003940 <HAL_GetTick>
 800471e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	9300      	str	r3, [sp, #0]
 8004724:	2319      	movs	r3, #25
 8004726:	2201      	movs	r2, #1
 8004728:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800472c:	68f8      	ldr	r0, [r7, #12]
 800472e:	f000 fac3 	bl	8004cb8 <I2C_WaitOnFlagUntilTimeout>
 8004732:	4603      	mov	r3, r0
 8004734:	2b00      	cmp	r3, #0
 8004736:	d001      	beq.n	800473c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	e0d1      	b.n	80048e0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2221      	movs	r2, #33	; 0x21
 8004740:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2240      	movs	r2, #64	; 0x40
 8004748:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2200      	movs	r2, #0
 8004750:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	6a3a      	ldr	r2, [r7, #32]
 8004756:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800475c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2200      	movs	r2, #0
 8004762:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004764:	88f8      	ldrh	r0, [r7, #6]
 8004766:	893a      	ldrh	r2, [r7, #8]
 8004768:	8979      	ldrh	r1, [r7, #10]
 800476a:	697b      	ldr	r3, [r7, #20]
 800476c:	9301      	str	r3, [sp, #4]
 800476e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004770:	9300      	str	r3, [sp, #0]
 8004772:	4603      	mov	r3, r0
 8004774:	68f8      	ldr	r0, [r7, #12]
 8004776:	f000 f9d3 	bl	8004b20 <I2C_RequestMemoryWrite>
 800477a:	4603      	mov	r3, r0
 800477c:	2b00      	cmp	r3, #0
 800477e:	d005      	beq.n	800478c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2200      	movs	r2, #0
 8004784:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	e0a9      	b.n	80048e0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004790:	b29b      	uxth	r3, r3
 8004792:	2bff      	cmp	r3, #255	; 0xff
 8004794:	d90e      	bls.n	80047b4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	22ff      	movs	r2, #255	; 0xff
 800479a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047a0:	b2da      	uxtb	r2, r3
 80047a2:	8979      	ldrh	r1, [r7, #10]
 80047a4:	2300      	movs	r3, #0
 80047a6:	9300      	str	r3, [sp, #0]
 80047a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80047ac:	68f8      	ldr	r0, [r7, #12]
 80047ae:	f000 fc2b 	bl	8005008 <I2C_TransferConfig>
 80047b2:	e00f      	b.n	80047d4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047b8:	b29a      	uxth	r2, r3
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047c2:	b2da      	uxtb	r2, r3
 80047c4:	8979      	ldrh	r1, [r7, #10]
 80047c6:	2300      	movs	r3, #0
 80047c8:	9300      	str	r3, [sp, #0]
 80047ca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80047ce:	68f8      	ldr	r0, [r7, #12]
 80047d0:	f000 fc1a 	bl	8005008 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047d4:	697a      	ldr	r2, [r7, #20]
 80047d6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80047d8:	68f8      	ldr	r0, [r7, #12]
 80047da:	f000 faad 	bl	8004d38 <I2C_WaitOnTXISFlagUntilTimeout>
 80047de:	4603      	mov	r3, r0
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d001      	beq.n	80047e8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	e07b      	b.n	80048e0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ec:	781a      	ldrb	r2, [r3, #0]
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047f8:	1c5a      	adds	r2, r3, #1
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004802:	b29b      	uxth	r3, r3
 8004804:	3b01      	subs	r3, #1
 8004806:	b29a      	uxth	r2, r3
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004810:	3b01      	subs	r3, #1
 8004812:	b29a      	uxth	r2, r3
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800481c:	b29b      	uxth	r3, r3
 800481e:	2b00      	cmp	r3, #0
 8004820:	d034      	beq.n	800488c <HAL_I2C_Mem_Write+0x1c8>
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004826:	2b00      	cmp	r3, #0
 8004828:	d130      	bne.n	800488c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800482a:	697b      	ldr	r3, [r7, #20]
 800482c:	9300      	str	r3, [sp, #0]
 800482e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004830:	2200      	movs	r2, #0
 8004832:	2180      	movs	r1, #128	; 0x80
 8004834:	68f8      	ldr	r0, [r7, #12]
 8004836:	f000 fa3f 	bl	8004cb8 <I2C_WaitOnFlagUntilTimeout>
 800483a:	4603      	mov	r3, r0
 800483c:	2b00      	cmp	r3, #0
 800483e:	d001      	beq.n	8004844 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	e04d      	b.n	80048e0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004848:	b29b      	uxth	r3, r3
 800484a:	2bff      	cmp	r3, #255	; 0xff
 800484c:	d90e      	bls.n	800486c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	22ff      	movs	r2, #255	; 0xff
 8004852:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004858:	b2da      	uxtb	r2, r3
 800485a:	8979      	ldrh	r1, [r7, #10]
 800485c:	2300      	movs	r3, #0
 800485e:	9300      	str	r3, [sp, #0]
 8004860:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004864:	68f8      	ldr	r0, [r7, #12]
 8004866:	f000 fbcf 	bl	8005008 <I2C_TransferConfig>
 800486a:	e00f      	b.n	800488c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004870:	b29a      	uxth	r2, r3
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800487a:	b2da      	uxtb	r2, r3
 800487c:	8979      	ldrh	r1, [r7, #10]
 800487e:	2300      	movs	r3, #0
 8004880:	9300      	str	r3, [sp, #0]
 8004882:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004886:	68f8      	ldr	r0, [r7, #12]
 8004888:	f000 fbbe 	bl	8005008 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004890:	b29b      	uxth	r3, r3
 8004892:	2b00      	cmp	r3, #0
 8004894:	d19e      	bne.n	80047d4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004896:	697a      	ldr	r2, [r7, #20]
 8004898:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800489a:	68f8      	ldr	r0, [r7, #12]
 800489c:	f000 fa8c 	bl	8004db8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80048a0:	4603      	mov	r3, r0
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d001      	beq.n	80048aa <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80048a6:	2301      	movs	r3, #1
 80048a8:	e01a      	b.n	80048e0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	2220      	movs	r2, #32
 80048b0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	6859      	ldr	r1, [r3, #4]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681a      	ldr	r2, [r3, #0]
 80048bc:	4b0a      	ldr	r3, [pc, #40]	; (80048e8 <HAL_I2C_Mem_Write+0x224>)
 80048be:	400b      	ands	r3, r1
 80048c0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2220      	movs	r2, #32
 80048c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	2200      	movs	r2, #0
 80048ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	2200      	movs	r2, #0
 80048d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80048da:	2300      	movs	r3, #0
 80048dc:	e000      	b.n	80048e0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80048de:	2302      	movs	r3, #2
  }
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	3718      	adds	r7, #24
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}
 80048e8:	fe00e800 	.word	0xfe00e800

080048ec <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b088      	sub	sp, #32
 80048f0:	af02      	add	r7, sp, #8
 80048f2:	60f8      	str	r0, [r7, #12]
 80048f4:	4608      	mov	r0, r1
 80048f6:	4611      	mov	r1, r2
 80048f8:	461a      	mov	r2, r3
 80048fa:	4603      	mov	r3, r0
 80048fc:	817b      	strh	r3, [r7, #10]
 80048fe:	460b      	mov	r3, r1
 8004900:	813b      	strh	r3, [r7, #8]
 8004902:	4613      	mov	r3, r2
 8004904:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800490c:	b2db      	uxtb	r3, r3
 800490e:	2b20      	cmp	r3, #32
 8004910:	f040 80fd 	bne.w	8004b0e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004914:	6a3b      	ldr	r3, [r7, #32]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d002      	beq.n	8004920 <HAL_I2C_Mem_Read+0x34>
 800491a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800491c:	2b00      	cmp	r3, #0
 800491e:	d105      	bne.n	800492c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004926:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004928:	2301      	movs	r3, #1
 800492a:	e0f1      	b.n	8004b10 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004932:	2b01      	cmp	r3, #1
 8004934:	d101      	bne.n	800493a <HAL_I2C_Mem_Read+0x4e>
 8004936:	2302      	movs	r3, #2
 8004938:	e0ea      	b.n	8004b10 <HAL_I2C_Mem_Read+0x224>
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	2201      	movs	r2, #1
 800493e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004942:	f7fe fffd 	bl	8003940 <HAL_GetTick>
 8004946:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	9300      	str	r3, [sp, #0]
 800494c:	2319      	movs	r3, #25
 800494e:	2201      	movs	r2, #1
 8004950:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004954:	68f8      	ldr	r0, [r7, #12]
 8004956:	f000 f9af 	bl	8004cb8 <I2C_WaitOnFlagUntilTimeout>
 800495a:	4603      	mov	r3, r0
 800495c:	2b00      	cmp	r3, #0
 800495e:	d001      	beq.n	8004964 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	e0d5      	b.n	8004b10 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2222      	movs	r2, #34	; 0x22
 8004968:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2240      	movs	r2, #64	; 0x40
 8004970:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2200      	movs	r2, #0
 8004978:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	6a3a      	ldr	r2, [r7, #32]
 800497e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004984:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2200      	movs	r2, #0
 800498a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800498c:	88f8      	ldrh	r0, [r7, #6]
 800498e:	893a      	ldrh	r2, [r7, #8]
 8004990:	8979      	ldrh	r1, [r7, #10]
 8004992:	697b      	ldr	r3, [r7, #20]
 8004994:	9301      	str	r3, [sp, #4]
 8004996:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004998:	9300      	str	r3, [sp, #0]
 800499a:	4603      	mov	r3, r0
 800499c:	68f8      	ldr	r0, [r7, #12]
 800499e:	f000 f913 	bl	8004bc8 <I2C_RequestMemoryRead>
 80049a2:	4603      	mov	r3, r0
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d005      	beq.n	80049b4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2200      	movs	r2, #0
 80049ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80049b0:	2301      	movs	r3, #1
 80049b2:	e0ad      	b.n	8004b10 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049b8:	b29b      	uxth	r3, r3
 80049ba:	2bff      	cmp	r3, #255	; 0xff
 80049bc:	d90e      	bls.n	80049dc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	22ff      	movs	r2, #255	; 0xff
 80049c2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049c8:	b2da      	uxtb	r2, r3
 80049ca:	8979      	ldrh	r1, [r7, #10]
 80049cc:	4b52      	ldr	r3, [pc, #328]	; (8004b18 <HAL_I2C_Mem_Read+0x22c>)
 80049ce:	9300      	str	r3, [sp, #0]
 80049d0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80049d4:	68f8      	ldr	r0, [r7, #12]
 80049d6:	f000 fb17 	bl	8005008 <I2C_TransferConfig>
 80049da:	e00f      	b.n	80049fc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049e0:	b29a      	uxth	r2, r3
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049ea:	b2da      	uxtb	r2, r3
 80049ec:	8979      	ldrh	r1, [r7, #10]
 80049ee:	4b4a      	ldr	r3, [pc, #296]	; (8004b18 <HAL_I2C_Mem_Read+0x22c>)
 80049f0:	9300      	str	r3, [sp, #0]
 80049f2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80049f6:	68f8      	ldr	r0, [r7, #12]
 80049f8:	f000 fb06 	bl	8005008 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	9300      	str	r3, [sp, #0]
 8004a00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a02:	2200      	movs	r2, #0
 8004a04:	2104      	movs	r1, #4
 8004a06:	68f8      	ldr	r0, [r7, #12]
 8004a08:	f000 f956 	bl	8004cb8 <I2C_WaitOnFlagUntilTimeout>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d001      	beq.n	8004a16 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	e07c      	b.n	8004b10 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a20:	b2d2      	uxtb	r2, r2
 8004a22:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a28:	1c5a      	adds	r2, r3, #1
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a32:	3b01      	subs	r3, #1
 8004a34:	b29a      	uxth	r2, r3
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a3e:	b29b      	uxth	r3, r3
 8004a40:	3b01      	subs	r3, #1
 8004a42:	b29a      	uxth	r2, r3
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a4c:	b29b      	uxth	r3, r3
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d034      	beq.n	8004abc <HAL_I2C_Mem_Read+0x1d0>
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d130      	bne.n	8004abc <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	9300      	str	r3, [sp, #0]
 8004a5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a60:	2200      	movs	r2, #0
 8004a62:	2180      	movs	r1, #128	; 0x80
 8004a64:	68f8      	ldr	r0, [r7, #12]
 8004a66:	f000 f927 	bl	8004cb8 <I2C_WaitOnFlagUntilTimeout>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d001      	beq.n	8004a74 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004a70:	2301      	movs	r3, #1
 8004a72:	e04d      	b.n	8004b10 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a78:	b29b      	uxth	r3, r3
 8004a7a:	2bff      	cmp	r3, #255	; 0xff
 8004a7c:	d90e      	bls.n	8004a9c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	22ff      	movs	r2, #255	; 0xff
 8004a82:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a88:	b2da      	uxtb	r2, r3
 8004a8a:	8979      	ldrh	r1, [r7, #10]
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	9300      	str	r3, [sp, #0]
 8004a90:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004a94:	68f8      	ldr	r0, [r7, #12]
 8004a96:	f000 fab7 	bl	8005008 <I2C_TransferConfig>
 8004a9a:	e00f      	b.n	8004abc <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004aa0:	b29a      	uxth	r2, r3
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004aaa:	b2da      	uxtb	r2, r3
 8004aac:	8979      	ldrh	r1, [r7, #10]
 8004aae:	2300      	movs	r3, #0
 8004ab0:	9300      	str	r3, [sp, #0]
 8004ab2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004ab6:	68f8      	ldr	r0, [r7, #12]
 8004ab8:	f000 faa6 	bl	8005008 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ac0:	b29b      	uxth	r3, r3
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d19a      	bne.n	80049fc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ac6:	697a      	ldr	r2, [r7, #20]
 8004ac8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004aca:	68f8      	ldr	r0, [r7, #12]
 8004acc:	f000 f974 	bl	8004db8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d001      	beq.n	8004ada <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e01a      	b.n	8004b10 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	2220      	movs	r2, #32
 8004ae0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	6859      	ldr	r1, [r3, #4]
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681a      	ldr	r2, [r3, #0]
 8004aec:	4b0b      	ldr	r3, [pc, #44]	; (8004b1c <HAL_I2C_Mem_Read+0x230>)
 8004aee:	400b      	ands	r3, r1
 8004af0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	2220      	movs	r2, #32
 8004af6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2200      	movs	r2, #0
 8004afe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	2200      	movs	r2, #0
 8004b06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	e000      	b.n	8004b10 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004b0e:	2302      	movs	r3, #2
  }
}
 8004b10:	4618      	mov	r0, r3
 8004b12:	3718      	adds	r7, #24
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bd80      	pop	{r7, pc}
 8004b18:	80002400 	.word	0x80002400
 8004b1c:	fe00e800 	.word	0xfe00e800

08004b20 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b086      	sub	sp, #24
 8004b24:	af02      	add	r7, sp, #8
 8004b26:	60f8      	str	r0, [r7, #12]
 8004b28:	4608      	mov	r0, r1
 8004b2a:	4611      	mov	r1, r2
 8004b2c:	461a      	mov	r2, r3
 8004b2e:	4603      	mov	r3, r0
 8004b30:	817b      	strh	r3, [r7, #10]
 8004b32:	460b      	mov	r3, r1
 8004b34:	813b      	strh	r3, [r7, #8]
 8004b36:	4613      	mov	r3, r2
 8004b38:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004b3a:	88fb      	ldrh	r3, [r7, #6]
 8004b3c:	b2da      	uxtb	r2, r3
 8004b3e:	8979      	ldrh	r1, [r7, #10]
 8004b40:	4b20      	ldr	r3, [pc, #128]	; (8004bc4 <I2C_RequestMemoryWrite+0xa4>)
 8004b42:	9300      	str	r3, [sp, #0]
 8004b44:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004b48:	68f8      	ldr	r0, [r7, #12]
 8004b4a:	f000 fa5d 	bl	8005008 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b4e:	69fa      	ldr	r2, [r7, #28]
 8004b50:	69b9      	ldr	r1, [r7, #24]
 8004b52:	68f8      	ldr	r0, [r7, #12]
 8004b54:	f000 f8f0 	bl	8004d38 <I2C_WaitOnTXISFlagUntilTimeout>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d001      	beq.n	8004b62 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e02c      	b.n	8004bbc <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004b62:	88fb      	ldrh	r3, [r7, #6]
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	d105      	bne.n	8004b74 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004b68:	893b      	ldrh	r3, [r7, #8]
 8004b6a:	b2da      	uxtb	r2, r3
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	629a      	str	r2, [r3, #40]	; 0x28
 8004b72:	e015      	b.n	8004ba0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004b74:	893b      	ldrh	r3, [r7, #8]
 8004b76:	0a1b      	lsrs	r3, r3, #8
 8004b78:	b29b      	uxth	r3, r3
 8004b7a:	b2da      	uxtb	r2, r3
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b82:	69fa      	ldr	r2, [r7, #28]
 8004b84:	69b9      	ldr	r1, [r7, #24]
 8004b86:	68f8      	ldr	r0, [r7, #12]
 8004b88:	f000 f8d6 	bl	8004d38 <I2C_WaitOnTXISFlagUntilTimeout>
 8004b8c:	4603      	mov	r3, r0
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d001      	beq.n	8004b96 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004b92:	2301      	movs	r3, #1
 8004b94:	e012      	b.n	8004bbc <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004b96:	893b      	ldrh	r3, [r7, #8]
 8004b98:	b2da      	uxtb	r2, r3
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004ba0:	69fb      	ldr	r3, [r7, #28]
 8004ba2:	9300      	str	r3, [sp, #0]
 8004ba4:	69bb      	ldr	r3, [r7, #24]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	2180      	movs	r1, #128	; 0x80
 8004baa:	68f8      	ldr	r0, [r7, #12]
 8004bac:	f000 f884 	bl	8004cb8 <I2C_WaitOnFlagUntilTimeout>
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d001      	beq.n	8004bba <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	e000      	b.n	8004bbc <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004bba:	2300      	movs	r3, #0
}
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	3710      	adds	r7, #16
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	bd80      	pop	{r7, pc}
 8004bc4:	80002000 	.word	0x80002000

08004bc8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b086      	sub	sp, #24
 8004bcc:	af02      	add	r7, sp, #8
 8004bce:	60f8      	str	r0, [r7, #12]
 8004bd0:	4608      	mov	r0, r1
 8004bd2:	4611      	mov	r1, r2
 8004bd4:	461a      	mov	r2, r3
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	817b      	strh	r3, [r7, #10]
 8004bda:	460b      	mov	r3, r1
 8004bdc:	813b      	strh	r3, [r7, #8]
 8004bde:	4613      	mov	r3, r2
 8004be0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004be2:	88fb      	ldrh	r3, [r7, #6]
 8004be4:	b2da      	uxtb	r2, r3
 8004be6:	8979      	ldrh	r1, [r7, #10]
 8004be8:	4b20      	ldr	r3, [pc, #128]	; (8004c6c <I2C_RequestMemoryRead+0xa4>)
 8004bea:	9300      	str	r3, [sp, #0]
 8004bec:	2300      	movs	r3, #0
 8004bee:	68f8      	ldr	r0, [r7, #12]
 8004bf0:	f000 fa0a 	bl	8005008 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004bf4:	69fa      	ldr	r2, [r7, #28]
 8004bf6:	69b9      	ldr	r1, [r7, #24]
 8004bf8:	68f8      	ldr	r0, [r7, #12]
 8004bfa:	f000 f89d 	bl	8004d38 <I2C_WaitOnTXISFlagUntilTimeout>
 8004bfe:	4603      	mov	r3, r0
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d001      	beq.n	8004c08 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004c04:	2301      	movs	r3, #1
 8004c06:	e02c      	b.n	8004c62 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004c08:	88fb      	ldrh	r3, [r7, #6]
 8004c0a:	2b01      	cmp	r3, #1
 8004c0c:	d105      	bne.n	8004c1a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004c0e:	893b      	ldrh	r3, [r7, #8]
 8004c10:	b2da      	uxtb	r2, r3
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	629a      	str	r2, [r3, #40]	; 0x28
 8004c18:	e015      	b.n	8004c46 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004c1a:	893b      	ldrh	r3, [r7, #8]
 8004c1c:	0a1b      	lsrs	r3, r3, #8
 8004c1e:	b29b      	uxth	r3, r3
 8004c20:	b2da      	uxtb	r2, r3
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c28:	69fa      	ldr	r2, [r7, #28]
 8004c2a:	69b9      	ldr	r1, [r7, #24]
 8004c2c:	68f8      	ldr	r0, [r7, #12]
 8004c2e:	f000 f883 	bl	8004d38 <I2C_WaitOnTXISFlagUntilTimeout>
 8004c32:	4603      	mov	r3, r0
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d001      	beq.n	8004c3c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004c38:	2301      	movs	r3, #1
 8004c3a:	e012      	b.n	8004c62 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004c3c:	893b      	ldrh	r3, [r7, #8]
 8004c3e:	b2da      	uxtb	r2, r3
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004c46:	69fb      	ldr	r3, [r7, #28]
 8004c48:	9300      	str	r3, [sp, #0]
 8004c4a:	69bb      	ldr	r3, [r7, #24]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	2140      	movs	r1, #64	; 0x40
 8004c50:	68f8      	ldr	r0, [r7, #12]
 8004c52:	f000 f831 	bl	8004cb8 <I2C_WaitOnFlagUntilTimeout>
 8004c56:	4603      	mov	r3, r0
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d001      	beq.n	8004c60 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	e000      	b.n	8004c62 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004c60:	2300      	movs	r3, #0
}
 8004c62:	4618      	mov	r0, r3
 8004c64:	3710      	adds	r7, #16
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bd80      	pop	{r7, pc}
 8004c6a:	bf00      	nop
 8004c6c:	80002000 	.word	0x80002000

08004c70 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b083      	sub	sp, #12
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	699b      	ldr	r3, [r3, #24]
 8004c7e:	f003 0302 	and.w	r3, r3, #2
 8004c82:	2b02      	cmp	r3, #2
 8004c84:	d103      	bne.n	8004c8e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	699b      	ldr	r3, [r3, #24]
 8004c94:	f003 0301 	and.w	r3, r3, #1
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	d007      	beq.n	8004cac <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	699a      	ldr	r2, [r3, #24]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f042 0201 	orr.w	r2, r2, #1
 8004caa:	619a      	str	r2, [r3, #24]
  }
}
 8004cac:	bf00      	nop
 8004cae:	370c      	adds	r7, #12
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb6:	4770      	bx	lr

08004cb8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b084      	sub	sp, #16
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	60f8      	str	r0, [r7, #12]
 8004cc0:	60b9      	str	r1, [r7, #8]
 8004cc2:	603b      	str	r3, [r7, #0]
 8004cc4:	4613      	mov	r3, r2
 8004cc6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004cc8:	e022      	b.n	8004d10 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cd0:	d01e      	beq.n	8004d10 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cd2:	f7fe fe35 	bl	8003940 <HAL_GetTick>
 8004cd6:	4602      	mov	r2, r0
 8004cd8:	69bb      	ldr	r3, [r7, #24]
 8004cda:	1ad3      	subs	r3, r2, r3
 8004cdc:	683a      	ldr	r2, [r7, #0]
 8004cde:	429a      	cmp	r2, r3
 8004ce0:	d302      	bcc.n	8004ce8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d113      	bne.n	8004d10 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cec:	f043 0220 	orr.w	r2, r3, #32
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	2220      	movs	r2, #32
 8004cf8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	2200      	movs	r2, #0
 8004d08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	e00f      	b.n	8004d30 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	699a      	ldr	r2, [r3, #24]
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	4013      	ands	r3, r2
 8004d1a:	68ba      	ldr	r2, [r7, #8]
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	bf0c      	ite	eq
 8004d20:	2301      	moveq	r3, #1
 8004d22:	2300      	movne	r3, #0
 8004d24:	b2db      	uxtb	r3, r3
 8004d26:	461a      	mov	r2, r3
 8004d28:	79fb      	ldrb	r3, [r7, #7]
 8004d2a:	429a      	cmp	r2, r3
 8004d2c:	d0cd      	beq.n	8004cca <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004d2e:	2300      	movs	r3, #0
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	3710      	adds	r7, #16
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}

08004d38 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b084      	sub	sp, #16
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	60f8      	str	r0, [r7, #12]
 8004d40:	60b9      	str	r1, [r7, #8]
 8004d42:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004d44:	e02c      	b.n	8004da0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	68b9      	ldr	r1, [r7, #8]
 8004d4a:	68f8      	ldr	r0, [r7, #12]
 8004d4c:	f000 f870 	bl	8004e30 <I2C_IsErrorOccurred>
 8004d50:	4603      	mov	r3, r0
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d001      	beq.n	8004d5a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
 8004d58:	e02a      	b.n	8004db0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d60:	d01e      	beq.n	8004da0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d62:	f7fe fded 	bl	8003940 <HAL_GetTick>
 8004d66:	4602      	mov	r2, r0
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	1ad3      	subs	r3, r2, r3
 8004d6c:	68ba      	ldr	r2, [r7, #8]
 8004d6e:	429a      	cmp	r2, r3
 8004d70:	d302      	bcc.n	8004d78 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d113      	bne.n	8004da0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d7c:	f043 0220 	orr.w	r2, r3, #32
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	2220      	movs	r2, #32
 8004d88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2200      	movs	r2, #0
 8004d98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	e007      	b.n	8004db0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	699b      	ldr	r3, [r3, #24]
 8004da6:	f003 0302 	and.w	r3, r3, #2
 8004daa:	2b02      	cmp	r3, #2
 8004dac:	d1cb      	bne.n	8004d46 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004dae:	2300      	movs	r3, #0
}
 8004db0:	4618      	mov	r0, r3
 8004db2:	3710      	adds	r7, #16
 8004db4:	46bd      	mov	sp, r7
 8004db6:	bd80      	pop	{r7, pc}

08004db8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b084      	sub	sp, #16
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	60f8      	str	r0, [r7, #12]
 8004dc0:	60b9      	str	r1, [r7, #8]
 8004dc2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004dc4:	e028      	b.n	8004e18 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004dc6:	687a      	ldr	r2, [r7, #4]
 8004dc8:	68b9      	ldr	r1, [r7, #8]
 8004dca:	68f8      	ldr	r0, [r7, #12]
 8004dcc:	f000 f830 	bl	8004e30 <I2C_IsErrorOccurred>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d001      	beq.n	8004dda <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	e026      	b.n	8004e28 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dda:	f7fe fdb1 	bl	8003940 <HAL_GetTick>
 8004dde:	4602      	mov	r2, r0
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	1ad3      	subs	r3, r2, r3
 8004de4:	68ba      	ldr	r2, [r7, #8]
 8004de6:	429a      	cmp	r2, r3
 8004de8:	d302      	bcc.n	8004df0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d113      	bne.n	8004e18 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004df4:	f043 0220 	orr.w	r2, r3, #32
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2220      	movs	r2, #32
 8004e00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2200      	movs	r2, #0
 8004e08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004e14:	2301      	movs	r3, #1
 8004e16:	e007      	b.n	8004e28 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	699b      	ldr	r3, [r3, #24]
 8004e1e:	f003 0320 	and.w	r3, r3, #32
 8004e22:	2b20      	cmp	r3, #32
 8004e24:	d1cf      	bne.n	8004dc6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004e26:	2300      	movs	r3, #0
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	3710      	adds	r7, #16
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}

08004e30 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b08a      	sub	sp, #40	; 0x28
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	60f8      	str	r0, [r7, #12]
 8004e38:	60b9      	str	r1, [r7, #8]
 8004e3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	699b      	ldr	r3, [r3, #24]
 8004e48:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004e52:	69bb      	ldr	r3, [r7, #24]
 8004e54:	f003 0310 	and.w	r3, r3, #16
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d075      	beq.n	8004f48 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	2210      	movs	r2, #16
 8004e62:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004e64:	e056      	b.n	8004f14 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e6c:	d052      	beq.n	8004f14 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004e6e:	f7fe fd67 	bl	8003940 <HAL_GetTick>
 8004e72:	4602      	mov	r2, r0
 8004e74:	69fb      	ldr	r3, [r7, #28]
 8004e76:	1ad3      	subs	r3, r2, r3
 8004e78:	68ba      	ldr	r2, [r7, #8]
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	d302      	bcc.n	8004e84 <I2C_IsErrorOccurred+0x54>
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d147      	bne.n	8004f14 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e8e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004e96:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	699b      	ldr	r3, [r3, #24]
 8004e9e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004ea2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ea6:	d12e      	bne.n	8004f06 <I2C_IsErrorOccurred+0xd6>
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004eae:	d02a      	beq.n	8004f06 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8004eb0:	7cfb      	ldrb	r3, [r7, #19]
 8004eb2:	2b20      	cmp	r3, #32
 8004eb4:	d027      	beq.n	8004f06 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	685a      	ldr	r2, [r3, #4]
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ec4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004ec6:	f7fe fd3b 	bl	8003940 <HAL_GetTick>
 8004eca:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004ecc:	e01b      	b.n	8004f06 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004ece:	f7fe fd37 	bl	8003940 <HAL_GetTick>
 8004ed2:	4602      	mov	r2, r0
 8004ed4:	69fb      	ldr	r3, [r7, #28]
 8004ed6:	1ad3      	subs	r3, r2, r3
 8004ed8:	2b19      	cmp	r3, #25
 8004eda:	d914      	bls.n	8004f06 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ee0:	f043 0220 	orr.w	r2, r3, #32
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2220      	movs	r2, #32
 8004eec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	2200      	movs	r2, #0
 8004efc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8004f00:	2301      	movs	r3, #1
 8004f02:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	699b      	ldr	r3, [r3, #24]
 8004f0c:	f003 0320 	and.w	r3, r3, #32
 8004f10:	2b20      	cmp	r3, #32
 8004f12:	d1dc      	bne.n	8004ece <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	699b      	ldr	r3, [r3, #24]
 8004f1a:	f003 0320 	and.w	r3, r3, #32
 8004f1e:	2b20      	cmp	r3, #32
 8004f20:	d003      	beq.n	8004f2a <I2C_IsErrorOccurred+0xfa>
 8004f22:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d09d      	beq.n	8004e66 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004f2a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d103      	bne.n	8004f3a <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	2220      	movs	r2, #32
 8004f38:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004f3a:	6a3b      	ldr	r3, [r7, #32]
 8004f3c:	f043 0304 	orr.w	r3, r3, #4
 8004f40:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004f42:	2301      	movs	r3, #1
 8004f44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	699b      	ldr	r3, [r3, #24]
 8004f4e:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004f50:	69bb      	ldr	r3, [r7, #24]
 8004f52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d00b      	beq.n	8004f72 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004f5a:	6a3b      	ldr	r3, [r7, #32]
 8004f5c:	f043 0301 	orr.w	r3, r3, #1
 8004f60:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004f6a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004f72:	69bb      	ldr	r3, [r7, #24]
 8004f74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d00b      	beq.n	8004f94 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004f7c:	6a3b      	ldr	r3, [r7, #32]
 8004f7e:	f043 0308 	orr.w	r3, r3, #8
 8004f82:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004f8c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004f94:	69bb      	ldr	r3, [r7, #24]
 8004f96:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d00b      	beq.n	8004fb6 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004f9e:	6a3b      	ldr	r3, [r7, #32]
 8004fa0:	f043 0302 	orr.w	r3, r3, #2
 8004fa4:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004fae:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004fb6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d01c      	beq.n	8004ff8 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004fbe:	68f8      	ldr	r0, [r7, #12]
 8004fc0:	f7ff fe56 	bl	8004c70 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	6859      	ldr	r1, [r3, #4]
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681a      	ldr	r2, [r3, #0]
 8004fce:	4b0d      	ldr	r3, [pc, #52]	; (8005004 <I2C_IsErrorOccurred+0x1d4>)
 8004fd0:	400b      	ands	r3, r1
 8004fd2:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004fd8:	6a3b      	ldr	r3, [r7, #32]
 8004fda:	431a      	orrs	r2, r3
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	2220      	movs	r2, #32
 8004fe4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2200      	movs	r2, #0
 8004fec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8004ff8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	3728      	adds	r7, #40	; 0x28
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}
 8005004:	fe00e800 	.word	0xfe00e800

08005008 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005008:	b480      	push	{r7}
 800500a:	b087      	sub	sp, #28
 800500c:	af00      	add	r7, sp, #0
 800500e:	60f8      	str	r0, [r7, #12]
 8005010:	607b      	str	r3, [r7, #4]
 8005012:	460b      	mov	r3, r1
 8005014:	817b      	strh	r3, [r7, #10]
 8005016:	4613      	mov	r3, r2
 8005018:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800501a:	897b      	ldrh	r3, [r7, #10]
 800501c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005020:	7a7b      	ldrb	r3, [r7, #9]
 8005022:	041b      	lsls	r3, r3, #16
 8005024:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005028:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800502e:	6a3b      	ldr	r3, [r7, #32]
 8005030:	4313      	orrs	r3, r2
 8005032:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005036:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	685a      	ldr	r2, [r3, #4]
 800503e:	6a3b      	ldr	r3, [r7, #32]
 8005040:	0d5b      	lsrs	r3, r3, #21
 8005042:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8005046:	4b08      	ldr	r3, [pc, #32]	; (8005068 <I2C_TransferConfig+0x60>)
 8005048:	430b      	orrs	r3, r1
 800504a:	43db      	mvns	r3, r3
 800504c:	ea02 0103 	and.w	r1, r2, r3
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	697a      	ldr	r2, [r7, #20]
 8005056:	430a      	orrs	r2, r1
 8005058:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800505a:	bf00      	nop
 800505c:	371c      	adds	r7, #28
 800505e:	46bd      	mov	sp, r7
 8005060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005064:	4770      	bx	lr
 8005066:	bf00      	nop
 8005068:	03ff63ff 	.word	0x03ff63ff

0800506c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800506c:	b480      	push	{r7}
 800506e:	b083      	sub	sp, #12
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800507c:	b2db      	uxtb	r3, r3
 800507e:	2b20      	cmp	r3, #32
 8005080:	d138      	bne.n	80050f4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005088:	2b01      	cmp	r3, #1
 800508a:	d101      	bne.n	8005090 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800508c:	2302      	movs	r3, #2
 800508e:	e032      	b.n	80050f6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2201      	movs	r2, #1
 8005094:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2224      	movs	r2, #36	; 0x24
 800509c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	681a      	ldr	r2, [r3, #0]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f022 0201 	bic.w	r2, r2, #1
 80050ae:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	681a      	ldr	r2, [r3, #0]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80050be:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	6819      	ldr	r1, [r3, #0]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	683a      	ldr	r2, [r7, #0]
 80050cc:	430a      	orrs	r2, r1
 80050ce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	681a      	ldr	r2, [r3, #0]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f042 0201 	orr.w	r2, r2, #1
 80050de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2220      	movs	r2, #32
 80050e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2200      	movs	r2, #0
 80050ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80050f0:	2300      	movs	r3, #0
 80050f2:	e000      	b.n	80050f6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80050f4:	2302      	movs	r3, #2
  }
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	370c      	adds	r7, #12
 80050fa:	46bd      	mov	sp, r7
 80050fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005100:	4770      	bx	lr

08005102 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005102:	b480      	push	{r7}
 8005104:	b085      	sub	sp, #20
 8005106:	af00      	add	r7, sp, #0
 8005108:	6078      	str	r0, [r7, #4]
 800510a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005112:	b2db      	uxtb	r3, r3
 8005114:	2b20      	cmp	r3, #32
 8005116:	d139      	bne.n	800518c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800511e:	2b01      	cmp	r3, #1
 8005120:	d101      	bne.n	8005126 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005122:	2302      	movs	r3, #2
 8005124:	e033      	b.n	800518e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2201      	movs	r2, #1
 800512a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2224      	movs	r2, #36	; 0x24
 8005132:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f022 0201 	bic.w	r2, r2, #1
 8005144:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005154:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	021b      	lsls	r3, r3, #8
 800515a:	68fa      	ldr	r2, [r7, #12]
 800515c:	4313      	orrs	r3, r2
 800515e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	68fa      	ldr	r2, [r7, #12]
 8005166:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	681a      	ldr	r2, [r3, #0]
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f042 0201 	orr.w	r2, r2, #1
 8005176:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2220      	movs	r2, #32
 800517c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2200      	movs	r2, #0
 8005184:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005188:	2300      	movs	r3, #0
 800518a:	e000      	b.n	800518e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800518c:	2302      	movs	r3, #2
  }
}
 800518e:	4618      	mov	r0, r3
 8005190:	3714      	adds	r7, #20
 8005192:	46bd      	mov	sp, r7
 8005194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005198:	4770      	bx	lr
	...

0800519c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800519c:	b480      	push	{r7}
 800519e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80051a0:	4b04      	ldr	r3, [pc, #16]	; (80051b4 <HAL_PWREx_GetVoltageRange+0x18>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80051a8:	4618      	mov	r0, r3
 80051aa:	46bd      	mov	sp, r7
 80051ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b0:	4770      	bx	lr
 80051b2:	bf00      	nop
 80051b4:	40007000 	.word	0x40007000

080051b8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80051b8:	b480      	push	{r7}
 80051ba:	b085      	sub	sp, #20
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80051c6:	d130      	bne.n	800522a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80051c8:	4b23      	ldr	r3, [pc, #140]	; (8005258 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80051d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80051d4:	d038      	beq.n	8005248 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80051d6:	4b20      	ldr	r3, [pc, #128]	; (8005258 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80051de:	4a1e      	ldr	r2, [pc, #120]	; (8005258 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80051e0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80051e4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80051e6:	4b1d      	ldr	r3, [pc, #116]	; (800525c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	2232      	movs	r2, #50	; 0x32
 80051ec:	fb02 f303 	mul.w	r3, r2, r3
 80051f0:	4a1b      	ldr	r2, [pc, #108]	; (8005260 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80051f2:	fba2 2303 	umull	r2, r3, r2, r3
 80051f6:	0c9b      	lsrs	r3, r3, #18
 80051f8:	3301      	adds	r3, #1
 80051fa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80051fc:	e002      	b.n	8005204 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	3b01      	subs	r3, #1
 8005202:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005204:	4b14      	ldr	r3, [pc, #80]	; (8005258 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005206:	695b      	ldr	r3, [r3, #20]
 8005208:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800520c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005210:	d102      	bne.n	8005218 <HAL_PWREx_ControlVoltageScaling+0x60>
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d1f2      	bne.n	80051fe <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005218:	4b0f      	ldr	r3, [pc, #60]	; (8005258 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800521a:	695b      	ldr	r3, [r3, #20]
 800521c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005220:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005224:	d110      	bne.n	8005248 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8005226:	2303      	movs	r3, #3
 8005228:	e00f      	b.n	800524a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800522a:	4b0b      	ldr	r3, [pc, #44]	; (8005258 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005232:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005236:	d007      	beq.n	8005248 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005238:	4b07      	ldr	r3, [pc, #28]	; (8005258 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005240:	4a05      	ldr	r2, [pc, #20]	; (8005258 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005242:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005246:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005248:	2300      	movs	r3, #0
}
 800524a:	4618      	mov	r0, r3
 800524c:	3714      	adds	r7, #20
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr
 8005256:	bf00      	nop
 8005258:	40007000 	.word	0x40007000
 800525c:	20000000 	.word	0x20000000
 8005260:	431bde83 	.word	0x431bde83

08005264 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b088      	sub	sp, #32
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d101      	bne.n	8005276 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	e3ca      	b.n	8005a0c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005276:	4b97      	ldr	r3, [pc, #604]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 8005278:	689b      	ldr	r3, [r3, #8]
 800527a:	f003 030c 	and.w	r3, r3, #12
 800527e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005280:	4b94      	ldr	r3, [pc, #592]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 8005282:	68db      	ldr	r3, [r3, #12]
 8005284:	f003 0303 	and.w	r3, r3, #3
 8005288:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f003 0310 	and.w	r3, r3, #16
 8005292:	2b00      	cmp	r3, #0
 8005294:	f000 80e4 	beq.w	8005460 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005298:	69bb      	ldr	r3, [r7, #24]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d007      	beq.n	80052ae <HAL_RCC_OscConfig+0x4a>
 800529e:	69bb      	ldr	r3, [r7, #24]
 80052a0:	2b0c      	cmp	r3, #12
 80052a2:	f040 808b 	bne.w	80053bc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	2b01      	cmp	r3, #1
 80052aa:	f040 8087 	bne.w	80053bc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80052ae:	4b89      	ldr	r3, [pc, #548]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f003 0302 	and.w	r3, r3, #2
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d005      	beq.n	80052c6 <HAL_RCC_OscConfig+0x62>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	699b      	ldr	r3, [r3, #24]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d101      	bne.n	80052c6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	e3a2      	b.n	8005a0c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6a1a      	ldr	r2, [r3, #32]
 80052ca:	4b82      	ldr	r3, [pc, #520]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f003 0308 	and.w	r3, r3, #8
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d004      	beq.n	80052e0 <HAL_RCC_OscConfig+0x7c>
 80052d6:	4b7f      	ldr	r3, [pc, #508]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80052de:	e005      	b.n	80052ec <HAL_RCC_OscConfig+0x88>
 80052e0:	4b7c      	ldr	r3, [pc, #496]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 80052e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80052e6:	091b      	lsrs	r3, r3, #4
 80052e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d223      	bcs.n	8005338 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6a1b      	ldr	r3, [r3, #32]
 80052f4:	4618      	mov	r0, r3
 80052f6:	f000 fd87 	bl	8005e08 <RCC_SetFlashLatencyFromMSIRange>
 80052fa:	4603      	mov	r3, r0
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d001      	beq.n	8005304 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8005300:	2301      	movs	r3, #1
 8005302:	e383      	b.n	8005a0c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005304:	4b73      	ldr	r3, [pc, #460]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	4a72      	ldr	r2, [pc, #456]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 800530a:	f043 0308 	orr.w	r3, r3, #8
 800530e:	6013      	str	r3, [r2, #0]
 8005310:	4b70      	ldr	r3, [pc, #448]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6a1b      	ldr	r3, [r3, #32]
 800531c:	496d      	ldr	r1, [pc, #436]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 800531e:	4313      	orrs	r3, r2
 8005320:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005322:	4b6c      	ldr	r3, [pc, #432]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	69db      	ldr	r3, [r3, #28]
 800532e:	021b      	lsls	r3, r3, #8
 8005330:	4968      	ldr	r1, [pc, #416]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 8005332:	4313      	orrs	r3, r2
 8005334:	604b      	str	r3, [r1, #4]
 8005336:	e025      	b.n	8005384 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005338:	4b66      	ldr	r3, [pc, #408]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4a65      	ldr	r2, [pc, #404]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 800533e:	f043 0308 	orr.w	r3, r3, #8
 8005342:	6013      	str	r3, [r2, #0]
 8005344:	4b63      	ldr	r3, [pc, #396]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6a1b      	ldr	r3, [r3, #32]
 8005350:	4960      	ldr	r1, [pc, #384]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 8005352:	4313      	orrs	r3, r2
 8005354:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005356:	4b5f      	ldr	r3, [pc, #380]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 8005358:	685b      	ldr	r3, [r3, #4]
 800535a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	69db      	ldr	r3, [r3, #28]
 8005362:	021b      	lsls	r3, r3, #8
 8005364:	495b      	ldr	r1, [pc, #364]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 8005366:	4313      	orrs	r3, r2
 8005368:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800536a:	69bb      	ldr	r3, [r7, #24]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d109      	bne.n	8005384 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6a1b      	ldr	r3, [r3, #32]
 8005374:	4618      	mov	r0, r3
 8005376:	f000 fd47 	bl	8005e08 <RCC_SetFlashLatencyFromMSIRange>
 800537a:	4603      	mov	r3, r0
 800537c:	2b00      	cmp	r3, #0
 800537e:	d001      	beq.n	8005384 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8005380:	2301      	movs	r3, #1
 8005382:	e343      	b.n	8005a0c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005384:	f000 fc4a 	bl	8005c1c <HAL_RCC_GetSysClockFreq>
 8005388:	4602      	mov	r2, r0
 800538a:	4b52      	ldr	r3, [pc, #328]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	091b      	lsrs	r3, r3, #4
 8005390:	f003 030f 	and.w	r3, r3, #15
 8005394:	4950      	ldr	r1, [pc, #320]	; (80054d8 <HAL_RCC_OscConfig+0x274>)
 8005396:	5ccb      	ldrb	r3, [r1, r3]
 8005398:	f003 031f 	and.w	r3, r3, #31
 800539c:	fa22 f303 	lsr.w	r3, r2, r3
 80053a0:	4a4e      	ldr	r2, [pc, #312]	; (80054dc <HAL_RCC_OscConfig+0x278>)
 80053a2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80053a4:	4b4e      	ldr	r3, [pc, #312]	; (80054e0 <HAL_RCC_OscConfig+0x27c>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4618      	mov	r0, r3
 80053aa:	f7fe f8fd 	bl	80035a8 <HAL_InitTick>
 80053ae:	4603      	mov	r3, r0
 80053b0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80053b2:	7bfb      	ldrb	r3, [r7, #15]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d052      	beq.n	800545e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80053b8:	7bfb      	ldrb	r3, [r7, #15]
 80053ba:	e327      	b.n	8005a0c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	699b      	ldr	r3, [r3, #24]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d032      	beq.n	800542a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80053c4:	4b43      	ldr	r3, [pc, #268]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a42      	ldr	r2, [pc, #264]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 80053ca:	f043 0301 	orr.w	r3, r3, #1
 80053ce:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80053d0:	f7fe fab6 	bl	8003940 <HAL_GetTick>
 80053d4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80053d6:	e008      	b.n	80053ea <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80053d8:	f7fe fab2 	bl	8003940 <HAL_GetTick>
 80053dc:	4602      	mov	r2, r0
 80053de:	693b      	ldr	r3, [r7, #16]
 80053e0:	1ad3      	subs	r3, r2, r3
 80053e2:	2b02      	cmp	r3, #2
 80053e4:	d901      	bls.n	80053ea <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80053e6:	2303      	movs	r3, #3
 80053e8:	e310      	b.n	8005a0c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80053ea:	4b3a      	ldr	r3, [pc, #232]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f003 0302 	and.w	r3, r3, #2
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d0f0      	beq.n	80053d8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80053f6:	4b37      	ldr	r3, [pc, #220]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4a36      	ldr	r2, [pc, #216]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 80053fc:	f043 0308 	orr.w	r3, r3, #8
 8005400:	6013      	str	r3, [r2, #0]
 8005402:	4b34      	ldr	r3, [pc, #208]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6a1b      	ldr	r3, [r3, #32]
 800540e:	4931      	ldr	r1, [pc, #196]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 8005410:	4313      	orrs	r3, r2
 8005412:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005414:	4b2f      	ldr	r3, [pc, #188]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	69db      	ldr	r3, [r3, #28]
 8005420:	021b      	lsls	r3, r3, #8
 8005422:	492c      	ldr	r1, [pc, #176]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 8005424:	4313      	orrs	r3, r2
 8005426:	604b      	str	r3, [r1, #4]
 8005428:	e01a      	b.n	8005460 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800542a:	4b2a      	ldr	r3, [pc, #168]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4a29      	ldr	r2, [pc, #164]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 8005430:	f023 0301 	bic.w	r3, r3, #1
 8005434:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005436:	f7fe fa83 	bl	8003940 <HAL_GetTick>
 800543a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800543c:	e008      	b.n	8005450 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800543e:	f7fe fa7f 	bl	8003940 <HAL_GetTick>
 8005442:	4602      	mov	r2, r0
 8005444:	693b      	ldr	r3, [r7, #16]
 8005446:	1ad3      	subs	r3, r2, r3
 8005448:	2b02      	cmp	r3, #2
 800544a:	d901      	bls.n	8005450 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800544c:	2303      	movs	r3, #3
 800544e:	e2dd      	b.n	8005a0c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005450:	4b20      	ldr	r3, [pc, #128]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f003 0302 	and.w	r3, r3, #2
 8005458:	2b00      	cmp	r3, #0
 800545a:	d1f0      	bne.n	800543e <HAL_RCC_OscConfig+0x1da>
 800545c:	e000      	b.n	8005460 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800545e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f003 0301 	and.w	r3, r3, #1
 8005468:	2b00      	cmp	r3, #0
 800546a:	d074      	beq.n	8005556 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800546c:	69bb      	ldr	r3, [r7, #24]
 800546e:	2b08      	cmp	r3, #8
 8005470:	d005      	beq.n	800547e <HAL_RCC_OscConfig+0x21a>
 8005472:	69bb      	ldr	r3, [r7, #24]
 8005474:	2b0c      	cmp	r3, #12
 8005476:	d10e      	bne.n	8005496 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	2b03      	cmp	r3, #3
 800547c:	d10b      	bne.n	8005496 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800547e:	4b15      	ldr	r3, [pc, #84]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005486:	2b00      	cmp	r3, #0
 8005488:	d064      	beq.n	8005554 <HAL_RCC_OscConfig+0x2f0>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	685b      	ldr	r3, [r3, #4]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d160      	bne.n	8005554 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	e2ba      	b.n	8005a0c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800549e:	d106      	bne.n	80054ae <HAL_RCC_OscConfig+0x24a>
 80054a0:	4b0c      	ldr	r3, [pc, #48]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a0b      	ldr	r2, [pc, #44]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 80054a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80054aa:	6013      	str	r3, [r2, #0]
 80054ac:	e026      	b.n	80054fc <HAL_RCC_OscConfig+0x298>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80054b6:	d115      	bne.n	80054e4 <HAL_RCC_OscConfig+0x280>
 80054b8:	4b06      	ldr	r3, [pc, #24]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a05      	ldr	r2, [pc, #20]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 80054be:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80054c2:	6013      	str	r3, [r2, #0]
 80054c4:	4b03      	ldr	r3, [pc, #12]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a02      	ldr	r2, [pc, #8]	; (80054d4 <HAL_RCC_OscConfig+0x270>)
 80054ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80054ce:	6013      	str	r3, [r2, #0]
 80054d0:	e014      	b.n	80054fc <HAL_RCC_OscConfig+0x298>
 80054d2:	bf00      	nop
 80054d4:	40021000 	.word	0x40021000
 80054d8:	08014960 	.word	0x08014960
 80054dc:	20000000 	.word	0x20000000
 80054e0:	20000004 	.word	0x20000004
 80054e4:	4ba0      	ldr	r3, [pc, #640]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a9f      	ldr	r2, [pc, #636]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 80054ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054ee:	6013      	str	r3, [r2, #0]
 80054f0:	4b9d      	ldr	r3, [pc, #628]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	4a9c      	ldr	r2, [pc, #624]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 80054f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80054fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	685b      	ldr	r3, [r3, #4]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d013      	beq.n	800552c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005504:	f7fe fa1c 	bl	8003940 <HAL_GetTick>
 8005508:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800550a:	e008      	b.n	800551e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800550c:	f7fe fa18 	bl	8003940 <HAL_GetTick>
 8005510:	4602      	mov	r2, r0
 8005512:	693b      	ldr	r3, [r7, #16]
 8005514:	1ad3      	subs	r3, r2, r3
 8005516:	2b64      	cmp	r3, #100	; 0x64
 8005518:	d901      	bls.n	800551e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800551a:	2303      	movs	r3, #3
 800551c:	e276      	b.n	8005a0c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800551e:	4b92      	ldr	r3, [pc, #584]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005526:	2b00      	cmp	r3, #0
 8005528:	d0f0      	beq.n	800550c <HAL_RCC_OscConfig+0x2a8>
 800552a:	e014      	b.n	8005556 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800552c:	f7fe fa08 	bl	8003940 <HAL_GetTick>
 8005530:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005532:	e008      	b.n	8005546 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005534:	f7fe fa04 	bl	8003940 <HAL_GetTick>
 8005538:	4602      	mov	r2, r0
 800553a:	693b      	ldr	r3, [r7, #16]
 800553c:	1ad3      	subs	r3, r2, r3
 800553e:	2b64      	cmp	r3, #100	; 0x64
 8005540:	d901      	bls.n	8005546 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005542:	2303      	movs	r3, #3
 8005544:	e262      	b.n	8005a0c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005546:	4b88      	ldr	r3, [pc, #544]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800554e:	2b00      	cmp	r3, #0
 8005550:	d1f0      	bne.n	8005534 <HAL_RCC_OscConfig+0x2d0>
 8005552:	e000      	b.n	8005556 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005554:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f003 0302 	and.w	r3, r3, #2
 800555e:	2b00      	cmp	r3, #0
 8005560:	d060      	beq.n	8005624 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005562:	69bb      	ldr	r3, [r7, #24]
 8005564:	2b04      	cmp	r3, #4
 8005566:	d005      	beq.n	8005574 <HAL_RCC_OscConfig+0x310>
 8005568:	69bb      	ldr	r3, [r7, #24]
 800556a:	2b0c      	cmp	r3, #12
 800556c:	d119      	bne.n	80055a2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800556e:	697b      	ldr	r3, [r7, #20]
 8005570:	2b02      	cmp	r3, #2
 8005572:	d116      	bne.n	80055a2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005574:	4b7c      	ldr	r3, [pc, #496]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800557c:	2b00      	cmp	r3, #0
 800557e:	d005      	beq.n	800558c <HAL_RCC_OscConfig+0x328>
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	68db      	ldr	r3, [r3, #12]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d101      	bne.n	800558c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005588:	2301      	movs	r3, #1
 800558a:	e23f      	b.n	8005a0c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800558c:	4b76      	ldr	r3, [pc, #472]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	691b      	ldr	r3, [r3, #16]
 8005598:	061b      	lsls	r3, r3, #24
 800559a:	4973      	ldr	r1, [pc, #460]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 800559c:	4313      	orrs	r3, r2
 800559e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80055a0:	e040      	b.n	8005624 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	68db      	ldr	r3, [r3, #12]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d023      	beq.n	80055f2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80055aa:	4b6f      	ldr	r3, [pc, #444]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	4a6e      	ldr	r2, [pc, #440]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 80055b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055b6:	f7fe f9c3 	bl	8003940 <HAL_GetTick>
 80055ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80055bc:	e008      	b.n	80055d0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055be:	f7fe f9bf 	bl	8003940 <HAL_GetTick>
 80055c2:	4602      	mov	r2, r0
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	1ad3      	subs	r3, r2, r3
 80055c8:	2b02      	cmp	r3, #2
 80055ca:	d901      	bls.n	80055d0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80055cc:	2303      	movs	r3, #3
 80055ce:	e21d      	b.n	8005a0c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80055d0:	4b65      	ldr	r3, [pc, #404]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d0f0      	beq.n	80055be <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055dc:	4b62      	ldr	r3, [pc, #392]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	691b      	ldr	r3, [r3, #16]
 80055e8:	061b      	lsls	r3, r3, #24
 80055ea:	495f      	ldr	r1, [pc, #380]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 80055ec:	4313      	orrs	r3, r2
 80055ee:	604b      	str	r3, [r1, #4]
 80055f0:	e018      	b.n	8005624 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80055f2:	4b5d      	ldr	r3, [pc, #372]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4a5c      	ldr	r2, [pc, #368]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 80055f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80055fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055fe:	f7fe f99f 	bl	8003940 <HAL_GetTick>
 8005602:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005604:	e008      	b.n	8005618 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005606:	f7fe f99b 	bl	8003940 <HAL_GetTick>
 800560a:	4602      	mov	r2, r0
 800560c:	693b      	ldr	r3, [r7, #16]
 800560e:	1ad3      	subs	r3, r2, r3
 8005610:	2b02      	cmp	r3, #2
 8005612:	d901      	bls.n	8005618 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005614:	2303      	movs	r3, #3
 8005616:	e1f9      	b.n	8005a0c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005618:	4b53      	ldr	r3, [pc, #332]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005620:	2b00      	cmp	r3, #0
 8005622:	d1f0      	bne.n	8005606 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f003 0308 	and.w	r3, r3, #8
 800562c:	2b00      	cmp	r3, #0
 800562e:	d03c      	beq.n	80056aa <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	695b      	ldr	r3, [r3, #20]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d01c      	beq.n	8005672 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005638:	4b4b      	ldr	r3, [pc, #300]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 800563a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800563e:	4a4a      	ldr	r2, [pc, #296]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 8005640:	f043 0301 	orr.w	r3, r3, #1
 8005644:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005648:	f7fe f97a 	bl	8003940 <HAL_GetTick>
 800564c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800564e:	e008      	b.n	8005662 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005650:	f7fe f976 	bl	8003940 <HAL_GetTick>
 8005654:	4602      	mov	r2, r0
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	1ad3      	subs	r3, r2, r3
 800565a:	2b02      	cmp	r3, #2
 800565c:	d901      	bls.n	8005662 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800565e:	2303      	movs	r3, #3
 8005660:	e1d4      	b.n	8005a0c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005662:	4b41      	ldr	r3, [pc, #260]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 8005664:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005668:	f003 0302 	and.w	r3, r3, #2
 800566c:	2b00      	cmp	r3, #0
 800566e:	d0ef      	beq.n	8005650 <HAL_RCC_OscConfig+0x3ec>
 8005670:	e01b      	b.n	80056aa <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005672:	4b3d      	ldr	r3, [pc, #244]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 8005674:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005678:	4a3b      	ldr	r2, [pc, #236]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 800567a:	f023 0301 	bic.w	r3, r3, #1
 800567e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005682:	f7fe f95d 	bl	8003940 <HAL_GetTick>
 8005686:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005688:	e008      	b.n	800569c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800568a:	f7fe f959 	bl	8003940 <HAL_GetTick>
 800568e:	4602      	mov	r2, r0
 8005690:	693b      	ldr	r3, [r7, #16]
 8005692:	1ad3      	subs	r3, r2, r3
 8005694:	2b02      	cmp	r3, #2
 8005696:	d901      	bls.n	800569c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005698:	2303      	movs	r3, #3
 800569a:	e1b7      	b.n	8005a0c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800569c:	4b32      	ldr	r3, [pc, #200]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 800569e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80056a2:	f003 0302 	and.w	r3, r3, #2
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d1ef      	bne.n	800568a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f003 0304 	and.w	r3, r3, #4
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	f000 80a6 	beq.w	8005804 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80056b8:	2300      	movs	r3, #0
 80056ba:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80056bc:	4b2a      	ldr	r3, [pc, #168]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 80056be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d10d      	bne.n	80056e4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80056c8:	4b27      	ldr	r3, [pc, #156]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 80056ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056cc:	4a26      	ldr	r2, [pc, #152]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 80056ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056d2:	6593      	str	r3, [r2, #88]	; 0x58
 80056d4:	4b24      	ldr	r3, [pc, #144]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 80056d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056dc:	60bb      	str	r3, [r7, #8]
 80056de:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80056e0:	2301      	movs	r3, #1
 80056e2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80056e4:	4b21      	ldr	r3, [pc, #132]	; (800576c <HAL_RCC_OscConfig+0x508>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d118      	bne.n	8005722 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80056f0:	4b1e      	ldr	r3, [pc, #120]	; (800576c <HAL_RCC_OscConfig+0x508>)
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a1d      	ldr	r2, [pc, #116]	; (800576c <HAL_RCC_OscConfig+0x508>)
 80056f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80056fa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80056fc:	f7fe f920 	bl	8003940 <HAL_GetTick>
 8005700:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005702:	e008      	b.n	8005716 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005704:	f7fe f91c 	bl	8003940 <HAL_GetTick>
 8005708:	4602      	mov	r2, r0
 800570a:	693b      	ldr	r3, [r7, #16]
 800570c:	1ad3      	subs	r3, r2, r3
 800570e:	2b02      	cmp	r3, #2
 8005710:	d901      	bls.n	8005716 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005712:	2303      	movs	r3, #3
 8005714:	e17a      	b.n	8005a0c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005716:	4b15      	ldr	r3, [pc, #84]	; (800576c <HAL_RCC_OscConfig+0x508>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800571e:	2b00      	cmp	r3, #0
 8005720:	d0f0      	beq.n	8005704 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	689b      	ldr	r3, [r3, #8]
 8005726:	2b01      	cmp	r3, #1
 8005728:	d108      	bne.n	800573c <HAL_RCC_OscConfig+0x4d8>
 800572a:	4b0f      	ldr	r3, [pc, #60]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 800572c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005730:	4a0d      	ldr	r2, [pc, #52]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 8005732:	f043 0301 	orr.w	r3, r3, #1
 8005736:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800573a:	e029      	b.n	8005790 <HAL_RCC_OscConfig+0x52c>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	689b      	ldr	r3, [r3, #8]
 8005740:	2b05      	cmp	r3, #5
 8005742:	d115      	bne.n	8005770 <HAL_RCC_OscConfig+0x50c>
 8005744:	4b08      	ldr	r3, [pc, #32]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 8005746:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800574a:	4a07      	ldr	r2, [pc, #28]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 800574c:	f043 0304 	orr.w	r3, r3, #4
 8005750:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005754:	4b04      	ldr	r3, [pc, #16]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 8005756:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800575a:	4a03      	ldr	r2, [pc, #12]	; (8005768 <HAL_RCC_OscConfig+0x504>)
 800575c:	f043 0301 	orr.w	r3, r3, #1
 8005760:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005764:	e014      	b.n	8005790 <HAL_RCC_OscConfig+0x52c>
 8005766:	bf00      	nop
 8005768:	40021000 	.word	0x40021000
 800576c:	40007000 	.word	0x40007000
 8005770:	4b9c      	ldr	r3, [pc, #624]	; (80059e4 <HAL_RCC_OscConfig+0x780>)
 8005772:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005776:	4a9b      	ldr	r2, [pc, #620]	; (80059e4 <HAL_RCC_OscConfig+0x780>)
 8005778:	f023 0301 	bic.w	r3, r3, #1
 800577c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005780:	4b98      	ldr	r3, [pc, #608]	; (80059e4 <HAL_RCC_OscConfig+0x780>)
 8005782:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005786:	4a97      	ldr	r2, [pc, #604]	; (80059e4 <HAL_RCC_OscConfig+0x780>)
 8005788:	f023 0304 	bic.w	r3, r3, #4
 800578c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	689b      	ldr	r3, [r3, #8]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d016      	beq.n	80057c6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005798:	f7fe f8d2 	bl	8003940 <HAL_GetTick>
 800579c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800579e:	e00a      	b.n	80057b6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057a0:	f7fe f8ce 	bl	8003940 <HAL_GetTick>
 80057a4:	4602      	mov	r2, r0
 80057a6:	693b      	ldr	r3, [r7, #16]
 80057a8:	1ad3      	subs	r3, r2, r3
 80057aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d901      	bls.n	80057b6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80057b2:	2303      	movs	r3, #3
 80057b4:	e12a      	b.n	8005a0c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80057b6:	4b8b      	ldr	r3, [pc, #556]	; (80059e4 <HAL_RCC_OscConfig+0x780>)
 80057b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057bc:	f003 0302 	and.w	r3, r3, #2
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d0ed      	beq.n	80057a0 <HAL_RCC_OscConfig+0x53c>
 80057c4:	e015      	b.n	80057f2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057c6:	f7fe f8bb 	bl	8003940 <HAL_GetTick>
 80057ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80057cc:	e00a      	b.n	80057e4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057ce:	f7fe f8b7 	bl	8003940 <HAL_GetTick>
 80057d2:	4602      	mov	r2, r0
 80057d4:	693b      	ldr	r3, [r7, #16]
 80057d6:	1ad3      	subs	r3, r2, r3
 80057d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80057dc:	4293      	cmp	r3, r2
 80057de:	d901      	bls.n	80057e4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80057e0:	2303      	movs	r3, #3
 80057e2:	e113      	b.n	8005a0c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80057e4:	4b7f      	ldr	r3, [pc, #508]	; (80059e4 <HAL_RCC_OscConfig+0x780>)
 80057e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057ea:	f003 0302 	and.w	r3, r3, #2
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d1ed      	bne.n	80057ce <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80057f2:	7ffb      	ldrb	r3, [r7, #31]
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	d105      	bne.n	8005804 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057f8:	4b7a      	ldr	r3, [pc, #488]	; (80059e4 <HAL_RCC_OscConfig+0x780>)
 80057fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057fc:	4a79      	ldr	r2, [pc, #484]	; (80059e4 <HAL_RCC_OscConfig+0x780>)
 80057fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005802:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005808:	2b00      	cmp	r3, #0
 800580a:	f000 80fe 	beq.w	8005a0a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005812:	2b02      	cmp	r3, #2
 8005814:	f040 80d0 	bne.w	80059b8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005818:	4b72      	ldr	r3, [pc, #456]	; (80059e4 <HAL_RCC_OscConfig+0x780>)
 800581a:	68db      	ldr	r3, [r3, #12]
 800581c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	f003 0203 	and.w	r2, r3, #3
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005828:	429a      	cmp	r2, r3
 800582a:	d130      	bne.n	800588e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800582c:	697b      	ldr	r3, [r7, #20]
 800582e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005836:	3b01      	subs	r3, #1
 8005838:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800583a:	429a      	cmp	r2, r3
 800583c:	d127      	bne.n	800588e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800583e:	697b      	ldr	r3, [r7, #20]
 8005840:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005848:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800584a:	429a      	cmp	r2, r3
 800584c:	d11f      	bne.n	800588e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005854:	687a      	ldr	r2, [r7, #4]
 8005856:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005858:	2a07      	cmp	r2, #7
 800585a:	bf14      	ite	ne
 800585c:	2201      	movne	r2, #1
 800585e:	2200      	moveq	r2, #0
 8005860:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005862:	4293      	cmp	r3, r2
 8005864:	d113      	bne.n	800588e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005866:	697b      	ldr	r3, [r7, #20]
 8005868:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005870:	085b      	lsrs	r3, r3, #1
 8005872:	3b01      	subs	r3, #1
 8005874:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8005876:	429a      	cmp	r2, r3
 8005878:	d109      	bne.n	800588e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800587a:	697b      	ldr	r3, [r7, #20]
 800587c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005884:	085b      	lsrs	r3, r3, #1
 8005886:	3b01      	subs	r3, #1
 8005888:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800588a:	429a      	cmp	r2, r3
 800588c:	d06e      	beq.n	800596c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800588e:	69bb      	ldr	r3, [r7, #24]
 8005890:	2b0c      	cmp	r3, #12
 8005892:	d069      	beq.n	8005968 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005894:	4b53      	ldr	r3, [pc, #332]	; (80059e4 <HAL_RCC_OscConfig+0x780>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800589c:	2b00      	cmp	r3, #0
 800589e:	d105      	bne.n	80058ac <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80058a0:	4b50      	ldr	r3, [pc, #320]	; (80059e4 <HAL_RCC_OscConfig+0x780>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d001      	beq.n	80058b0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80058ac:	2301      	movs	r3, #1
 80058ae:	e0ad      	b.n	8005a0c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80058b0:	4b4c      	ldr	r3, [pc, #304]	; (80059e4 <HAL_RCC_OscConfig+0x780>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	4a4b      	ldr	r2, [pc, #300]	; (80059e4 <HAL_RCC_OscConfig+0x780>)
 80058b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80058ba:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80058bc:	f7fe f840 	bl	8003940 <HAL_GetTick>
 80058c0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80058c2:	e008      	b.n	80058d6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058c4:	f7fe f83c 	bl	8003940 <HAL_GetTick>
 80058c8:	4602      	mov	r2, r0
 80058ca:	693b      	ldr	r3, [r7, #16]
 80058cc:	1ad3      	subs	r3, r2, r3
 80058ce:	2b02      	cmp	r3, #2
 80058d0:	d901      	bls.n	80058d6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80058d2:	2303      	movs	r3, #3
 80058d4:	e09a      	b.n	8005a0c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80058d6:	4b43      	ldr	r3, [pc, #268]	; (80059e4 <HAL_RCC_OscConfig+0x780>)
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d1f0      	bne.n	80058c4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80058e2:	4b40      	ldr	r3, [pc, #256]	; (80059e4 <HAL_RCC_OscConfig+0x780>)
 80058e4:	68da      	ldr	r2, [r3, #12]
 80058e6:	4b40      	ldr	r3, [pc, #256]	; (80059e8 <HAL_RCC_OscConfig+0x784>)
 80058e8:	4013      	ands	r3, r2
 80058ea:	687a      	ldr	r2, [r7, #4]
 80058ec:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80058ee:	687a      	ldr	r2, [r7, #4]
 80058f0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80058f2:	3a01      	subs	r2, #1
 80058f4:	0112      	lsls	r2, r2, #4
 80058f6:	4311      	orrs	r1, r2
 80058f8:	687a      	ldr	r2, [r7, #4]
 80058fa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80058fc:	0212      	lsls	r2, r2, #8
 80058fe:	4311      	orrs	r1, r2
 8005900:	687a      	ldr	r2, [r7, #4]
 8005902:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005904:	0852      	lsrs	r2, r2, #1
 8005906:	3a01      	subs	r2, #1
 8005908:	0552      	lsls	r2, r2, #21
 800590a:	4311      	orrs	r1, r2
 800590c:	687a      	ldr	r2, [r7, #4]
 800590e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005910:	0852      	lsrs	r2, r2, #1
 8005912:	3a01      	subs	r2, #1
 8005914:	0652      	lsls	r2, r2, #25
 8005916:	4311      	orrs	r1, r2
 8005918:	687a      	ldr	r2, [r7, #4]
 800591a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800591c:	0912      	lsrs	r2, r2, #4
 800591e:	0452      	lsls	r2, r2, #17
 8005920:	430a      	orrs	r2, r1
 8005922:	4930      	ldr	r1, [pc, #192]	; (80059e4 <HAL_RCC_OscConfig+0x780>)
 8005924:	4313      	orrs	r3, r2
 8005926:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005928:	4b2e      	ldr	r3, [pc, #184]	; (80059e4 <HAL_RCC_OscConfig+0x780>)
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	4a2d      	ldr	r2, [pc, #180]	; (80059e4 <HAL_RCC_OscConfig+0x780>)
 800592e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005932:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005934:	4b2b      	ldr	r3, [pc, #172]	; (80059e4 <HAL_RCC_OscConfig+0x780>)
 8005936:	68db      	ldr	r3, [r3, #12]
 8005938:	4a2a      	ldr	r2, [pc, #168]	; (80059e4 <HAL_RCC_OscConfig+0x780>)
 800593a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800593e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005940:	f7fd fffe 	bl	8003940 <HAL_GetTick>
 8005944:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005946:	e008      	b.n	800595a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005948:	f7fd fffa 	bl	8003940 <HAL_GetTick>
 800594c:	4602      	mov	r2, r0
 800594e:	693b      	ldr	r3, [r7, #16]
 8005950:	1ad3      	subs	r3, r2, r3
 8005952:	2b02      	cmp	r3, #2
 8005954:	d901      	bls.n	800595a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8005956:	2303      	movs	r3, #3
 8005958:	e058      	b.n	8005a0c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800595a:	4b22      	ldr	r3, [pc, #136]	; (80059e4 <HAL_RCC_OscConfig+0x780>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005962:	2b00      	cmp	r3, #0
 8005964:	d0f0      	beq.n	8005948 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005966:	e050      	b.n	8005a0a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005968:	2301      	movs	r3, #1
 800596a:	e04f      	b.n	8005a0c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800596c:	4b1d      	ldr	r3, [pc, #116]	; (80059e4 <HAL_RCC_OscConfig+0x780>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005974:	2b00      	cmp	r3, #0
 8005976:	d148      	bne.n	8005a0a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005978:	4b1a      	ldr	r3, [pc, #104]	; (80059e4 <HAL_RCC_OscConfig+0x780>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4a19      	ldr	r2, [pc, #100]	; (80059e4 <HAL_RCC_OscConfig+0x780>)
 800597e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005982:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005984:	4b17      	ldr	r3, [pc, #92]	; (80059e4 <HAL_RCC_OscConfig+0x780>)
 8005986:	68db      	ldr	r3, [r3, #12]
 8005988:	4a16      	ldr	r2, [pc, #88]	; (80059e4 <HAL_RCC_OscConfig+0x780>)
 800598a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800598e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005990:	f7fd ffd6 	bl	8003940 <HAL_GetTick>
 8005994:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005996:	e008      	b.n	80059aa <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005998:	f7fd ffd2 	bl	8003940 <HAL_GetTick>
 800599c:	4602      	mov	r2, r0
 800599e:	693b      	ldr	r3, [r7, #16]
 80059a0:	1ad3      	subs	r3, r2, r3
 80059a2:	2b02      	cmp	r3, #2
 80059a4:	d901      	bls.n	80059aa <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80059a6:	2303      	movs	r3, #3
 80059a8:	e030      	b.n	8005a0c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80059aa:	4b0e      	ldr	r3, [pc, #56]	; (80059e4 <HAL_RCC_OscConfig+0x780>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d0f0      	beq.n	8005998 <HAL_RCC_OscConfig+0x734>
 80059b6:	e028      	b.n	8005a0a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80059b8:	69bb      	ldr	r3, [r7, #24]
 80059ba:	2b0c      	cmp	r3, #12
 80059bc:	d023      	beq.n	8005a06 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059be:	4b09      	ldr	r3, [pc, #36]	; (80059e4 <HAL_RCC_OscConfig+0x780>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4a08      	ldr	r2, [pc, #32]	; (80059e4 <HAL_RCC_OscConfig+0x780>)
 80059c4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80059c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059ca:	f7fd ffb9 	bl	8003940 <HAL_GetTick>
 80059ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80059d0:	e00c      	b.n	80059ec <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059d2:	f7fd ffb5 	bl	8003940 <HAL_GetTick>
 80059d6:	4602      	mov	r2, r0
 80059d8:	693b      	ldr	r3, [r7, #16]
 80059da:	1ad3      	subs	r3, r2, r3
 80059dc:	2b02      	cmp	r3, #2
 80059de:	d905      	bls.n	80059ec <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80059e0:	2303      	movs	r3, #3
 80059e2:	e013      	b.n	8005a0c <HAL_RCC_OscConfig+0x7a8>
 80059e4:	40021000 	.word	0x40021000
 80059e8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80059ec:	4b09      	ldr	r3, [pc, #36]	; (8005a14 <HAL_RCC_OscConfig+0x7b0>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d1ec      	bne.n	80059d2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80059f8:	4b06      	ldr	r3, [pc, #24]	; (8005a14 <HAL_RCC_OscConfig+0x7b0>)
 80059fa:	68da      	ldr	r2, [r3, #12]
 80059fc:	4905      	ldr	r1, [pc, #20]	; (8005a14 <HAL_RCC_OscConfig+0x7b0>)
 80059fe:	4b06      	ldr	r3, [pc, #24]	; (8005a18 <HAL_RCC_OscConfig+0x7b4>)
 8005a00:	4013      	ands	r3, r2
 8005a02:	60cb      	str	r3, [r1, #12]
 8005a04:	e001      	b.n	8005a0a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005a06:	2301      	movs	r3, #1
 8005a08:	e000      	b.n	8005a0c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8005a0a:	2300      	movs	r3, #0
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	3720      	adds	r7, #32
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bd80      	pop	{r7, pc}
 8005a14:	40021000 	.word	0x40021000
 8005a18:	feeefffc 	.word	0xfeeefffc

08005a1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b084      	sub	sp, #16
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
 8005a24:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d101      	bne.n	8005a30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	e0e7      	b.n	8005c00 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005a30:	4b75      	ldr	r3, [pc, #468]	; (8005c08 <HAL_RCC_ClockConfig+0x1ec>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f003 0307 	and.w	r3, r3, #7
 8005a38:	683a      	ldr	r2, [r7, #0]
 8005a3a:	429a      	cmp	r2, r3
 8005a3c:	d910      	bls.n	8005a60 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a3e:	4b72      	ldr	r3, [pc, #456]	; (8005c08 <HAL_RCC_ClockConfig+0x1ec>)
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f023 0207 	bic.w	r2, r3, #7
 8005a46:	4970      	ldr	r1, [pc, #448]	; (8005c08 <HAL_RCC_ClockConfig+0x1ec>)
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a4e:	4b6e      	ldr	r3, [pc, #440]	; (8005c08 <HAL_RCC_ClockConfig+0x1ec>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f003 0307 	and.w	r3, r3, #7
 8005a56:	683a      	ldr	r2, [r7, #0]
 8005a58:	429a      	cmp	r2, r3
 8005a5a:	d001      	beq.n	8005a60 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	e0cf      	b.n	8005c00 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f003 0302 	and.w	r3, r3, #2
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d010      	beq.n	8005a8e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	689a      	ldr	r2, [r3, #8]
 8005a70:	4b66      	ldr	r3, [pc, #408]	; (8005c0c <HAL_RCC_ClockConfig+0x1f0>)
 8005a72:	689b      	ldr	r3, [r3, #8]
 8005a74:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005a78:	429a      	cmp	r2, r3
 8005a7a:	d908      	bls.n	8005a8e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a7c:	4b63      	ldr	r3, [pc, #396]	; (8005c0c <HAL_RCC_ClockConfig+0x1f0>)
 8005a7e:	689b      	ldr	r3, [r3, #8]
 8005a80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	689b      	ldr	r3, [r3, #8]
 8005a88:	4960      	ldr	r1, [pc, #384]	; (8005c0c <HAL_RCC_ClockConfig+0x1f0>)
 8005a8a:	4313      	orrs	r3, r2
 8005a8c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f003 0301 	and.w	r3, r3, #1
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d04c      	beq.n	8005b34 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	685b      	ldr	r3, [r3, #4]
 8005a9e:	2b03      	cmp	r3, #3
 8005aa0:	d107      	bne.n	8005ab2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005aa2:	4b5a      	ldr	r3, [pc, #360]	; (8005c0c <HAL_RCC_ClockConfig+0x1f0>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d121      	bne.n	8005af2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005aae:	2301      	movs	r3, #1
 8005ab0:	e0a6      	b.n	8005c00 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	685b      	ldr	r3, [r3, #4]
 8005ab6:	2b02      	cmp	r3, #2
 8005ab8:	d107      	bne.n	8005aca <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005aba:	4b54      	ldr	r3, [pc, #336]	; (8005c0c <HAL_RCC_ClockConfig+0x1f0>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d115      	bne.n	8005af2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	e09a      	b.n	8005c00 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d107      	bne.n	8005ae2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005ad2:	4b4e      	ldr	r3, [pc, #312]	; (8005c0c <HAL_RCC_ClockConfig+0x1f0>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f003 0302 	and.w	r3, r3, #2
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d109      	bne.n	8005af2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	e08e      	b.n	8005c00 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005ae2:	4b4a      	ldr	r3, [pc, #296]	; (8005c0c <HAL_RCC_ClockConfig+0x1f0>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d101      	bne.n	8005af2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005aee:	2301      	movs	r3, #1
 8005af0:	e086      	b.n	8005c00 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005af2:	4b46      	ldr	r3, [pc, #280]	; (8005c0c <HAL_RCC_ClockConfig+0x1f0>)
 8005af4:	689b      	ldr	r3, [r3, #8]
 8005af6:	f023 0203 	bic.w	r2, r3, #3
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	685b      	ldr	r3, [r3, #4]
 8005afe:	4943      	ldr	r1, [pc, #268]	; (8005c0c <HAL_RCC_ClockConfig+0x1f0>)
 8005b00:	4313      	orrs	r3, r2
 8005b02:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b04:	f7fd ff1c 	bl	8003940 <HAL_GetTick>
 8005b08:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b0a:	e00a      	b.n	8005b22 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b0c:	f7fd ff18 	bl	8003940 <HAL_GetTick>
 8005b10:	4602      	mov	r2, r0
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	1ad3      	subs	r3, r2, r3
 8005b16:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d901      	bls.n	8005b22 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005b1e:	2303      	movs	r3, #3
 8005b20:	e06e      	b.n	8005c00 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b22:	4b3a      	ldr	r3, [pc, #232]	; (8005c0c <HAL_RCC_ClockConfig+0x1f0>)
 8005b24:	689b      	ldr	r3, [r3, #8]
 8005b26:	f003 020c 	and.w	r2, r3, #12
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	009b      	lsls	r3, r3, #2
 8005b30:	429a      	cmp	r2, r3
 8005b32:	d1eb      	bne.n	8005b0c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f003 0302 	and.w	r3, r3, #2
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d010      	beq.n	8005b62 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	689a      	ldr	r2, [r3, #8]
 8005b44:	4b31      	ldr	r3, [pc, #196]	; (8005c0c <HAL_RCC_ClockConfig+0x1f0>)
 8005b46:	689b      	ldr	r3, [r3, #8]
 8005b48:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	d208      	bcs.n	8005b62 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b50:	4b2e      	ldr	r3, [pc, #184]	; (8005c0c <HAL_RCC_ClockConfig+0x1f0>)
 8005b52:	689b      	ldr	r3, [r3, #8]
 8005b54:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	689b      	ldr	r3, [r3, #8]
 8005b5c:	492b      	ldr	r1, [pc, #172]	; (8005c0c <HAL_RCC_ClockConfig+0x1f0>)
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005b62:	4b29      	ldr	r3, [pc, #164]	; (8005c08 <HAL_RCC_ClockConfig+0x1ec>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f003 0307 	and.w	r3, r3, #7
 8005b6a:	683a      	ldr	r2, [r7, #0]
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	d210      	bcs.n	8005b92 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b70:	4b25      	ldr	r3, [pc, #148]	; (8005c08 <HAL_RCC_ClockConfig+0x1ec>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f023 0207 	bic.w	r2, r3, #7
 8005b78:	4923      	ldr	r1, [pc, #140]	; (8005c08 <HAL_RCC_ClockConfig+0x1ec>)
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b80:	4b21      	ldr	r3, [pc, #132]	; (8005c08 <HAL_RCC_ClockConfig+0x1ec>)
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f003 0307 	and.w	r3, r3, #7
 8005b88:	683a      	ldr	r2, [r7, #0]
 8005b8a:	429a      	cmp	r2, r3
 8005b8c:	d001      	beq.n	8005b92 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005b8e:	2301      	movs	r3, #1
 8005b90:	e036      	b.n	8005c00 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f003 0304 	and.w	r3, r3, #4
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d008      	beq.n	8005bb0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b9e:	4b1b      	ldr	r3, [pc, #108]	; (8005c0c <HAL_RCC_ClockConfig+0x1f0>)
 8005ba0:	689b      	ldr	r3, [r3, #8]
 8005ba2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	68db      	ldr	r3, [r3, #12]
 8005baa:	4918      	ldr	r1, [pc, #96]	; (8005c0c <HAL_RCC_ClockConfig+0x1f0>)
 8005bac:	4313      	orrs	r3, r2
 8005bae:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f003 0308 	and.w	r3, r3, #8
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d009      	beq.n	8005bd0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005bbc:	4b13      	ldr	r3, [pc, #76]	; (8005c0c <HAL_RCC_ClockConfig+0x1f0>)
 8005bbe:	689b      	ldr	r3, [r3, #8]
 8005bc0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	691b      	ldr	r3, [r3, #16]
 8005bc8:	00db      	lsls	r3, r3, #3
 8005bca:	4910      	ldr	r1, [pc, #64]	; (8005c0c <HAL_RCC_ClockConfig+0x1f0>)
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005bd0:	f000 f824 	bl	8005c1c <HAL_RCC_GetSysClockFreq>
 8005bd4:	4602      	mov	r2, r0
 8005bd6:	4b0d      	ldr	r3, [pc, #52]	; (8005c0c <HAL_RCC_ClockConfig+0x1f0>)
 8005bd8:	689b      	ldr	r3, [r3, #8]
 8005bda:	091b      	lsrs	r3, r3, #4
 8005bdc:	f003 030f 	and.w	r3, r3, #15
 8005be0:	490b      	ldr	r1, [pc, #44]	; (8005c10 <HAL_RCC_ClockConfig+0x1f4>)
 8005be2:	5ccb      	ldrb	r3, [r1, r3]
 8005be4:	f003 031f 	and.w	r3, r3, #31
 8005be8:	fa22 f303 	lsr.w	r3, r2, r3
 8005bec:	4a09      	ldr	r2, [pc, #36]	; (8005c14 <HAL_RCC_ClockConfig+0x1f8>)
 8005bee:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005bf0:	4b09      	ldr	r3, [pc, #36]	; (8005c18 <HAL_RCC_ClockConfig+0x1fc>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	f7fd fcd7 	bl	80035a8 <HAL_InitTick>
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	72fb      	strb	r3, [r7, #11]

  return status;
 8005bfe:	7afb      	ldrb	r3, [r7, #11]
}
 8005c00:	4618      	mov	r0, r3
 8005c02:	3710      	adds	r7, #16
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}
 8005c08:	40022000 	.word	0x40022000
 8005c0c:	40021000 	.word	0x40021000
 8005c10:	08014960 	.word	0x08014960
 8005c14:	20000000 	.word	0x20000000
 8005c18:	20000004 	.word	0x20000004

08005c1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b089      	sub	sp, #36	; 0x24
 8005c20:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005c22:	2300      	movs	r3, #0
 8005c24:	61fb      	str	r3, [r7, #28]
 8005c26:	2300      	movs	r3, #0
 8005c28:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005c2a:	4b3e      	ldr	r3, [pc, #248]	; (8005d24 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c2c:	689b      	ldr	r3, [r3, #8]
 8005c2e:	f003 030c 	and.w	r3, r3, #12
 8005c32:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005c34:	4b3b      	ldr	r3, [pc, #236]	; (8005d24 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c36:	68db      	ldr	r3, [r3, #12]
 8005c38:	f003 0303 	and.w	r3, r3, #3
 8005c3c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005c3e:	693b      	ldr	r3, [r7, #16]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d005      	beq.n	8005c50 <HAL_RCC_GetSysClockFreq+0x34>
 8005c44:	693b      	ldr	r3, [r7, #16]
 8005c46:	2b0c      	cmp	r3, #12
 8005c48:	d121      	bne.n	8005c8e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	2b01      	cmp	r3, #1
 8005c4e:	d11e      	bne.n	8005c8e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005c50:	4b34      	ldr	r3, [pc, #208]	; (8005d24 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f003 0308 	and.w	r3, r3, #8
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d107      	bne.n	8005c6c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005c5c:	4b31      	ldr	r3, [pc, #196]	; (8005d24 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c62:	0a1b      	lsrs	r3, r3, #8
 8005c64:	f003 030f 	and.w	r3, r3, #15
 8005c68:	61fb      	str	r3, [r7, #28]
 8005c6a:	e005      	b.n	8005c78 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005c6c:	4b2d      	ldr	r3, [pc, #180]	; (8005d24 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	091b      	lsrs	r3, r3, #4
 8005c72:	f003 030f 	and.w	r3, r3, #15
 8005c76:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005c78:	4a2b      	ldr	r2, [pc, #172]	; (8005d28 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005c7a:	69fb      	ldr	r3, [r7, #28]
 8005c7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c80:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005c82:	693b      	ldr	r3, [r7, #16]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d10d      	bne.n	8005ca4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005c88:	69fb      	ldr	r3, [r7, #28]
 8005c8a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005c8c:	e00a      	b.n	8005ca4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005c8e:	693b      	ldr	r3, [r7, #16]
 8005c90:	2b04      	cmp	r3, #4
 8005c92:	d102      	bne.n	8005c9a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005c94:	4b25      	ldr	r3, [pc, #148]	; (8005d2c <HAL_RCC_GetSysClockFreq+0x110>)
 8005c96:	61bb      	str	r3, [r7, #24]
 8005c98:	e004      	b.n	8005ca4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005c9a:	693b      	ldr	r3, [r7, #16]
 8005c9c:	2b08      	cmp	r3, #8
 8005c9e:	d101      	bne.n	8005ca4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005ca0:	4b23      	ldr	r3, [pc, #140]	; (8005d30 <HAL_RCC_GetSysClockFreq+0x114>)
 8005ca2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	2b0c      	cmp	r3, #12
 8005ca8:	d134      	bne.n	8005d14 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005caa:	4b1e      	ldr	r3, [pc, #120]	; (8005d24 <HAL_RCC_GetSysClockFreq+0x108>)
 8005cac:	68db      	ldr	r3, [r3, #12]
 8005cae:	f003 0303 	and.w	r3, r3, #3
 8005cb2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	2b02      	cmp	r3, #2
 8005cb8:	d003      	beq.n	8005cc2 <HAL_RCC_GetSysClockFreq+0xa6>
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	2b03      	cmp	r3, #3
 8005cbe:	d003      	beq.n	8005cc8 <HAL_RCC_GetSysClockFreq+0xac>
 8005cc0:	e005      	b.n	8005cce <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005cc2:	4b1a      	ldr	r3, [pc, #104]	; (8005d2c <HAL_RCC_GetSysClockFreq+0x110>)
 8005cc4:	617b      	str	r3, [r7, #20]
      break;
 8005cc6:	e005      	b.n	8005cd4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005cc8:	4b19      	ldr	r3, [pc, #100]	; (8005d30 <HAL_RCC_GetSysClockFreq+0x114>)
 8005cca:	617b      	str	r3, [r7, #20]
      break;
 8005ccc:	e002      	b.n	8005cd4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005cce:	69fb      	ldr	r3, [r7, #28]
 8005cd0:	617b      	str	r3, [r7, #20]
      break;
 8005cd2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005cd4:	4b13      	ldr	r3, [pc, #76]	; (8005d24 <HAL_RCC_GetSysClockFreq+0x108>)
 8005cd6:	68db      	ldr	r3, [r3, #12]
 8005cd8:	091b      	lsrs	r3, r3, #4
 8005cda:	f003 0307 	and.w	r3, r3, #7
 8005cde:	3301      	adds	r3, #1
 8005ce0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005ce2:	4b10      	ldr	r3, [pc, #64]	; (8005d24 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ce4:	68db      	ldr	r3, [r3, #12]
 8005ce6:	0a1b      	lsrs	r3, r3, #8
 8005ce8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005cec:	697a      	ldr	r2, [r7, #20]
 8005cee:	fb03 f202 	mul.w	r2, r3, r2
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cf8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005cfa:	4b0a      	ldr	r3, [pc, #40]	; (8005d24 <HAL_RCC_GetSysClockFreq+0x108>)
 8005cfc:	68db      	ldr	r3, [r3, #12]
 8005cfe:	0e5b      	lsrs	r3, r3, #25
 8005d00:	f003 0303 	and.w	r3, r3, #3
 8005d04:	3301      	adds	r3, #1
 8005d06:	005b      	lsls	r3, r3, #1
 8005d08:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005d0a:	697a      	ldr	r2, [r7, #20]
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d12:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005d14:	69bb      	ldr	r3, [r7, #24]
}
 8005d16:	4618      	mov	r0, r3
 8005d18:	3724      	adds	r7, #36	; 0x24
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d20:	4770      	bx	lr
 8005d22:	bf00      	nop
 8005d24:	40021000 	.word	0x40021000
 8005d28:	08014978 	.word	0x08014978
 8005d2c:	00f42400 	.word	0x00f42400
 8005d30:	007a1200 	.word	0x007a1200

08005d34 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005d34:	b480      	push	{r7}
 8005d36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005d38:	4b03      	ldr	r3, [pc, #12]	; (8005d48 <HAL_RCC_GetHCLKFreq+0x14>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
}
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d44:	4770      	bx	lr
 8005d46:	bf00      	nop
 8005d48:	20000000 	.word	0x20000000

08005d4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005d50:	f7ff fff0 	bl	8005d34 <HAL_RCC_GetHCLKFreq>
 8005d54:	4602      	mov	r2, r0
 8005d56:	4b06      	ldr	r3, [pc, #24]	; (8005d70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005d58:	689b      	ldr	r3, [r3, #8]
 8005d5a:	0a1b      	lsrs	r3, r3, #8
 8005d5c:	f003 0307 	and.w	r3, r3, #7
 8005d60:	4904      	ldr	r1, [pc, #16]	; (8005d74 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005d62:	5ccb      	ldrb	r3, [r1, r3]
 8005d64:	f003 031f 	and.w	r3, r3, #31
 8005d68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	bd80      	pop	{r7, pc}
 8005d70:	40021000 	.word	0x40021000
 8005d74:	08014970 	.word	0x08014970

08005d78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005d7c:	f7ff ffda 	bl	8005d34 <HAL_RCC_GetHCLKFreq>
 8005d80:	4602      	mov	r2, r0
 8005d82:	4b06      	ldr	r3, [pc, #24]	; (8005d9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005d84:	689b      	ldr	r3, [r3, #8]
 8005d86:	0adb      	lsrs	r3, r3, #11
 8005d88:	f003 0307 	and.w	r3, r3, #7
 8005d8c:	4904      	ldr	r1, [pc, #16]	; (8005da0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005d8e:	5ccb      	ldrb	r3, [r1, r3]
 8005d90:	f003 031f 	and.w	r3, r3, #31
 8005d94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d98:	4618      	mov	r0, r3
 8005d9a:	bd80      	pop	{r7, pc}
 8005d9c:	40021000 	.word	0x40021000
 8005da0:	08014970 	.word	0x08014970

08005da4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b083      	sub	sp, #12
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
 8005dac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	220f      	movs	r2, #15
 8005db2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005db4:	4b12      	ldr	r3, [pc, #72]	; (8005e00 <HAL_RCC_GetClockConfig+0x5c>)
 8005db6:	689b      	ldr	r3, [r3, #8]
 8005db8:	f003 0203 	and.w	r2, r3, #3
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005dc0:	4b0f      	ldr	r3, [pc, #60]	; (8005e00 <HAL_RCC_GetClockConfig+0x5c>)
 8005dc2:	689b      	ldr	r3, [r3, #8]
 8005dc4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005dcc:	4b0c      	ldr	r3, [pc, #48]	; (8005e00 <HAL_RCC_GetClockConfig+0x5c>)
 8005dce:	689b      	ldr	r3, [r3, #8]
 8005dd0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005dd8:	4b09      	ldr	r3, [pc, #36]	; (8005e00 <HAL_RCC_GetClockConfig+0x5c>)
 8005dda:	689b      	ldr	r3, [r3, #8]
 8005ddc:	08db      	lsrs	r3, r3, #3
 8005dde:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005de6:	4b07      	ldr	r3, [pc, #28]	; (8005e04 <HAL_RCC_GetClockConfig+0x60>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f003 0207 	and.w	r2, r3, #7
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	601a      	str	r2, [r3, #0]
}
 8005df2:	bf00      	nop
 8005df4:	370c      	adds	r7, #12
 8005df6:	46bd      	mov	sp, r7
 8005df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfc:	4770      	bx	lr
 8005dfe:	bf00      	nop
 8005e00:	40021000 	.word	0x40021000
 8005e04:	40022000 	.word	0x40022000

08005e08 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b086      	sub	sp, #24
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005e10:	2300      	movs	r3, #0
 8005e12:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005e14:	4b2a      	ldr	r3, [pc, #168]	; (8005ec0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005e16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d003      	beq.n	8005e28 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005e20:	f7ff f9bc 	bl	800519c <HAL_PWREx_GetVoltageRange>
 8005e24:	6178      	str	r0, [r7, #20]
 8005e26:	e014      	b.n	8005e52 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005e28:	4b25      	ldr	r3, [pc, #148]	; (8005ec0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005e2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e2c:	4a24      	ldr	r2, [pc, #144]	; (8005ec0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005e2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e32:	6593      	str	r3, [r2, #88]	; 0x58
 8005e34:	4b22      	ldr	r3, [pc, #136]	; (8005ec0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005e36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e3c:	60fb      	str	r3, [r7, #12]
 8005e3e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005e40:	f7ff f9ac 	bl	800519c <HAL_PWREx_GetVoltageRange>
 8005e44:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005e46:	4b1e      	ldr	r3, [pc, #120]	; (8005ec0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005e48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e4a:	4a1d      	ldr	r2, [pc, #116]	; (8005ec0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005e4c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e50:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005e52:	697b      	ldr	r3, [r7, #20]
 8005e54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e58:	d10b      	bne.n	8005e72 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2b80      	cmp	r3, #128	; 0x80
 8005e5e:	d919      	bls.n	8005e94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2ba0      	cmp	r3, #160	; 0xa0
 8005e64:	d902      	bls.n	8005e6c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005e66:	2302      	movs	r3, #2
 8005e68:	613b      	str	r3, [r7, #16]
 8005e6a:	e013      	b.n	8005e94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	613b      	str	r3, [r7, #16]
 8005e70:	e010      	b.n	8005e94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2b80      	cmp	r3, #128	; 0x80
 8005e76:	d902      	bls.n	8005e7e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005e78:	2303      	movs	r3, #3
 8005e7a:	613b      	str	r3, [r7, #16]
 8005e7c:	e00a      	b.n	8005e94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2b80      	cmp	r3, #128	; 0x80
 8005e82:	d102      	bne.n	8005e8a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005e84:	2302      	movs	r3, #2
 8005e86:	613b      	str	r3, [r7, #16]
 8005e88:	e004      	b.n	8005e94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2b70      	cmp	r3, #112	; 0x70
 8005e8e:	d101      	bne.n	8005e94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005e90:	2301      	movs	r3, #1
 8005e92:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005e94:	4b0b      	ldr	r3, [pc, #44]	; (8005ec4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f023 0207 	bic.w	r2, r3, #7
 8005e9c:	4909      	ldr	r1, [pc, #36]	; (8005ec4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005e9e:	693b      	ldr	r3, [r7, #16]
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005ea4:	4b07      	ldr	r3, [pc, #28]	; (8005ec4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f003 0307 	and.w	r3, r3, #7
 8005eac:	693a      	ldr	r2, [r7, #16]
 8005eae:	429a      	cmp	r2, r3
 8005eb0:	d001      	beq.n	8005eb6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	e000      	b.n	8005eb8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005eb6:	2300      	movs	r3, #0
}
 8005eb8:	4618      	mov	r0, r3
 8005eba:	3718      	adds	r7, #24
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bd80      	pop	{r7, pc}
 8005ec0:	40021000 	.word	0x40021000
 8005ec4:	40022000 	.word	0x40022000

08005ec8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b086      	sub	sp, #24
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d041      	beq.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005ee8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005eec:	d02a      	beq.n	8005f44 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005eee:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005ef2:	d824      	bhi.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005ef4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005ef8:	d008      	beq.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005efa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005efe:	d81e      	bhi.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d00a      	beq.n	8005f1a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005f04:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005f08:	d010      	beq.n	8005f2c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005f0a:	e018      	b.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005f0c:	4b86      	ldr	r3, [pc, #536]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005f0e:	68db      	ldr	r3, [r3, #12]
 8005f10:	4a85      	ldr	r2, [pc, #532]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005f12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f16:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005f18:	e015      	b.n	8005f46 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	3304      	adds	r3, #4
 8005f1e:	2100      	movs	r1, #0
 8005f20:	4618      	mov	r0, r3
 8005f22:	f000 fabb 	bl	800649c <RCCEx_PLLSAI1_Config>
 8005f26:	4603      	mov	r3, r0
 8005f28:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005f2a:	e00c      	b.n	8005f46 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	3320      	adds	r3, #32
 8005f30:	2100      	movs	r1, #0
 8005f32:	4618      	mov	r0, r3
 8005f34:	f000 fba6 	bl	8006684 <RCCEx_PLLSAI2_Config>
 8005f38:	4603      	mov	r3, r0
 8005f3a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005f3c:	e003      	b.n	8005f46 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	74fb      	strb	r3, [r7, #19]
      break;
 8005f42:	e000      	b.n	8005f46 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8005f44:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005f46:	7cfb      	ldrb	r3, [r7, #19]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d10b      	bne.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005f4c:	4b76      	ldr	r3, [pc, #472]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005f4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f52:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f5a:	4973      	ldr	r1, [pc, #460]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005f62:	e001      	b.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f64:	7cfb      	ldrb	r3, [r7, #19]
 8005f66:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d041      	beq.n	8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f78:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005f7c:	d02a      	beq.n	8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8005f7e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005f82:	d824      	bhi.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005f84:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005f88:	d008      	beq.n	8005f9c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005f8a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005f8e:	d81e      	bhi.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d00a      	beq.n	8005faa <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8005f94:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005f98:	d010      	beq.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005f9a:	e018      	b.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005f9c:	4b62      	ldr	r3, [pc, #392]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005f9e:	68db      	ldr	r3, [r3, #12]
 8005fa0:	4a61      	ldr	r2, [pc, #388]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005fa2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005fa6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005fa8:	e015      	b.n	8005fd6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	3304      	adds	r3, #4
 8005fae:	2100      	movs	r1, #0
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	f000 fa73 	bl	800649c <RCCEx_PLLSAI1_Config>
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005fba:	e00c      	b.n	8005fd6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	3320      	adds	r3, #32
 8005fc0:	2100      	movs	r1, #0
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	f000 fb5e 	bl	8006684 <RCCEx_PLLSAI2_Config>
 8005fc8:	4603      	mov	r3, r0
 8005fca:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005fcc:	e003      	b.n	8005fd6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005fce:	2301      	movs	r3, #1
 8005fd0:	74fb      	strb	r3, [r7, #19]
      break;
 8005fd2:	e000      	b.n	8005fd6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005fd4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005fd6:	7cfb      	ldrb	r3, [r7, #19]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d10b      	bne.n	8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005fdc:	4b52      	ldr	r3, [pc, #328]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005fde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fe2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005fea:	494f      	ldr	r1, [pc, #316]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005fec:	4313      	orrs	r3, r2
 8005fee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005ff2:	e001      	b.n	8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ff4:	7cfb      	ldrb	r3, [r7, #19]
 8005ff6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006000:	2b00      	cmp	r3, #0
 8006002:	f000 80a0 	beq.w	8006146 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006006:	2300      	movs	r3, #0
 8006008:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800600a:	4b47      	ldr	r3, [pc, #284]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800600c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800600e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006012:	2b00      	cmp	r3, #0
 8006014:	d101      	bne.n	800601a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8006016:	2301      	movs	r3, #1
 8006018:	e000      	b.n	800601c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800601a:	2300      	movs	r3, #0
 800601c:	2b00      	cmp	r3, #0
 800601e:	d00d      	beq.n	800603c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006020:	4b41      	ldr	r3, [pc, #260]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006022:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006024:	4a40      	ldr	r2, [pc, #256]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006026:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800602a:	6593      	str	r3, [r2, #88]	; 0x58
 800602c:	4b3e      	ldr	r3, [pc, #248]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800602e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006030:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006034:	60bb      	str	r3, [r7, #8]
 8006036:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006038:	2301      	movs	r3, #1
 800603a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800603c:	4b3b      	ldr	r3, [pc, #236]	; (800612c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a3a      	ldr	r2, [pc, #232]	; (800612c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006042:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006046:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006048:	f7fd fc7a 	bl	8003940 <HAL_GetTick>
 800604c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800604e:	e009      	b.n	8006064 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006050:	f7fd fc76 	bl	8003940 <HAL_GetTick>
 8006054:	4602      	mov	r2, r0
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	1ad3      	subs	r3, r2, r3
 800605a:	2b02      	cmp	r3, #2
 800605c:	d902      	bls.n	8006064 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800605e:	2303      	movs	r3, #3
 8006060:	74fb      	strb	r3, [r7, #19]
        break;
 8006062:	e005      	b.n	8006070 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006064:	4b31      	ldr	r3, [pc, #196]	; (800612c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800606c:	2b00      	cmp	r3, #0
 800606e:	d0ef      	beq.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8006070:	7cfb      	ldrb	r3, [r7, #19]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d15c      	bne.n	8006130 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006076:	4b2c      	ldr	r3, [pc, #176]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006078:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800607c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006080:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d01f      	beq.n	80060c8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800608e:	697a      	ldr	r2, [r7, #20]
 8006090:	429a      	cmp	r2, r3
 8006092:	d019      	beq.n	80060c8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006094:	4b24      	ldr	r3, [pc, #144]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006096:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800609a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800609e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80060a0:	4b21      	ldr	r3, [pc, #132]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060a6:	4a20      	ldr	r2, [pc, #128]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80060ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80060b0:	4b1d      	ldr	r3, [pc, #116]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060b6:	4a1c      	ldr	r2, [pc, #112]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80060bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80060c0:	4a19      	ldr	r2, [pc, #100]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060c2:	697b      	ldr	r3, [r7, #20]
 80060c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	f003 0301 	and.w	r3, r3, #1
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d016      	beq.n	8006100 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060d2:	f7fd fc35 	bl	8003940 <HAL_GetTick>
 80060d6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80060d8:	e00b      	b.n	80060f2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060da:	f7fd fc31 	bl	8003940 <HAL_GetTick>
 80060de:	4602      	mov	r2, r0
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	1ad3      	subs	r3, r2, r3
 80060e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d902      	bls.n	80060f2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80060ec:	2303      	movs	r3, #3
 80060ee:	74fb      	strb	r3, [r7, #19]
            break;
 80060f0:	e006      	b.n	8006100 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80060f2:	4b0d      	ldr	r3, [pc, #52]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060f8:	f003 0302 	and.w	r3, r3, #2
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d0ec      	beq.n	80060da <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8006100:	7cfb      	ldrb	r3, [r7, #19]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d10c      	bne.n	8006120 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006106:	4b08      	ldr	r3, [pc, #32]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006108:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800610c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006116:	4904      	ldr	r1, [pc, #16]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006118:	4313      	orrs	r3, r2
 800611a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800611e:	e009      	b.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006120:	7cfb      	ldrb	r3, [r7, #19]
 8006122:	74bb      	strb	r3, [r7, #18]
 8006124:	e006      	b.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8006126:	bf00      	nop
 8006128:	40021000 	.word	0x40021000
 800612c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006130:	7cfb      	ldrb	r3, [r7, #19]
 8006132:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006134:	7c7b      	ldrb	r3, [r7, #17]
 8006136:	2b01      	cmp	r3, #1
 8006138:	d105      	bne.n	8006146 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800613a:	4b9e      	ldr	r3, [pc, #632]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800613c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800613e:	4a9d      	ldr	r2, [pc, #628]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006140:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006144:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f003 0301 	and.w	r3, r3, #1
 800614e:	2b00      	cmp	r3, #0
 8006150:	d00a      	beq.n	8006168 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006152:	4b98      	ldr	r3, [pc, #608]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006154:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006158:	f023 0203 	bic.w	r2, r3, #3
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006160:	4994      	ldr	r1, [pc, #592]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006162:	4313      	orrs	r3, r2
 8006164:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f003 0302 	and.w	r3, r3, #2
 8006170:	2b00      	cmp	r3, #0
 8006172:	d00a      	beq.n	800618a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006174:	4b8f      	ldr	r3, [pc, #572]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006176:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800617a:	f023 020c 	bic.w	r2, r3, #12
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006182:	498c      	ldr	r1, [pc, #560]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006184:	4313      	orrs	r3, r2
 8006186:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f003 0304 	and.w	r3, r3, #4
 8006192:	2b00      	cmp	r3, #0
 8006194:	d00a      	beq.n	80061ac <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006196:	4b87      	ldr	r3, [pc, #540]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006198:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800619c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061a4:	4983      	ldr	r1, [pc, #524]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061a6:	4313      	orrs	r3, r2
 80061a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f003 0308 	and.w	r3, r3, #8
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d00a      	beq.n	80061ce <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80061b8:	4b7e      	ldr	r3, [pc, #504]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061be:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061c6:	497b      	ldr	r1, [pc, #492]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061c8:	4313      	orrs	r3, r2
 80061ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f003 0310 	and.w	r3, r3, #16
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d00a      	beq.n	80061f0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80061da:	4b76      	ldr	r3, [pc, #472]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80061e8:	4972      	ldr	r1, [pc, #456]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061ea:	4313      	orrs	r3, r2
 80061ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f003 0320 	and.w	r3, r3, #32
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d00a      	beq.n	8006212 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80061fc:	4b6d      	ldr	r3, [pc, #436]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006202:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800620a:	496a      	ldr	r1, [pc, #424]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800620c:	4313      	orrs	r3, r2
 800620e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800621a:	2b00      	cmp	r3, #0
 800621c:	d00a      	beq.n	8006234 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800621e:	4b65      	ldr	r3, [pc, #404]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006220:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006224:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800622c:	4961      	ldr	r1, [pc, #388]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800622e:	4313      	orrs	r3, r2
 8006230:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800623c:	2b00      	cmp	r3, #0
 800623e:	d00a      	beq.n	8006256 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006240:	4b5c      	ldr	r3, [pc, #368]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006242:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006246:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800624e:	4959      	ldr	r1, [pc, #356]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006250:	4313      	orrs	r3, r2
 8006252:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800625e:	2b00      	cmp	r3, #0
 8006260:	d00a      	beq.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006262:	4b54      	ldr	r3, [pc, #336]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006264:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006268:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006270:	4950      	ldr	r1, [pc, #320]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006272:	4313      	orrs	r3, r2
 8006274:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006280:	2b00      	cmp	r3, #0
 8006282:	d00a      	beq.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006284:	4b4b      	ldr	r3, [pc, #300]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006286:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800628a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006292:	4948      	ldr	r1, [pc, #288]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006294:	4313      	orrs	r3, r2
 8006296:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d00a      	beq.n	80062bc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80062a6:	4b43      	ldr	r3, [pc, #268]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062ac:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062b4:	493f      	ldr	r1, [pc, #252]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062b6:	4313      	orrs	r3, r2
 80062b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d028      	beq.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80062c8:	4b3a      	ldr	r3, [pc, #232]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062ce:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80062d6:	4937      	ldr	r1, [pc, #220]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062d8:	4313      	orrs	r3, r2
 80062da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80062e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80062e6:	d106      	bne.n	80062f6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80062e8:	4b32      	ldr	r3, [pc, #200]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062ea:	68db      	ldr	r3, [r3, #12]
 80062ec:	4a31      	ldr	r2, [pc, #196]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80062f2:	60d3      	str	r3, [r2, #12]
 80062f4:	e011      	b.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80062fa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80062fe:	d10c      	bne.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	3304      	adds	r3, #4
 8006304:	2101      	movs	r1, #1
 8006306:	4618      	mov	r0, r3
 8006308:	f000 f8c8 	bl	800649c <RCCEx_PLLSAI1_Config>
 800630c:	4603      	mov	r3, r0
 800630e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006310:	7cfb      	ldrb	r3, [r7, #19]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d001      	beq.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8006316:	7cfb      	ldrb	r3, [r7, #19]
 8006318:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006322:	2b00      	cmp	r3, #0
 8006324:	d028      	beq.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006326:	4b23      	ldr	r3, [pc, #140]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006328:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800632c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006334:	491f      	ldr	r1, [pc, #124]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006336:	4313      	orrs	r3, r2
 8006338:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006340:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006344:	d106      	bne.n	8006354 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006346:	4b1b      	ldr	r3, [pc, #108]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006348:	68db      	ldr	r3, [r3, #12]
 800634a:	4a1a      	ldr	r2, [pc, #104]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800634c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006350:	60d3      	str	r3, [r2, #12]
 8006352:	e011      	b.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006358:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800635c:	d10c      	bne.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	3304      	adds	r3, #4
 8006362:	2101      	movs	r1, #1
 8006364:	4618      	mov	r0, r3
 8006366:	f000 f899 	bl	800649c <RCCEx_PLLSAI1_Config>
 800636a:	4603      	mov	r3, r0
 800636c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800636e:	7cfb      	ldrb	r3, [r7, #19]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d001      	beq.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8006374:	7cfb      	ldrb	r3, [r7, #19]
 8006376:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006380:	2b00      	cmp	r3, #0
 8006382:	d02b      	beq.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006384:	4b0b      	ldr	r3, [pc, #44]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006386:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800638a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006392:	4908      	ldr	r1, [pc, #32]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006394:	4313      	orrs	r3, r2
 8006396:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800639e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80063a2:	d109      	bne.n	80063b8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80063a4:	4b03      	ldr	r3, [pc, #12]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063a6:	68db      	ldr	r3, [r3, #12]
 80063a8:	4a02      	ldr	r2, [pc, #8]	; (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80063ae:	60d3      	str	r3, [r2, #12]
 80063b0:	e014      	b.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0x514>
 80063b2:	bf00      	nop
 80063b4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80063bc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80063c0:	d10c      	bne.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	3304      	adds	r3, #4
 80063c6:	2101      	movs	r1, #1
 80063c8:	4618      	mov	r0, r3
 80063ca:	f000 f867 	bl	800649c <RCCEx_PLLSAI1_Config>
 80063ce:	4603      	mov	r3, r0
 80063d0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80063d2:	7cfb      	ldrb	r3, [r7, #19]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d001      	beq.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80063d8:	7cfb      	ldrb	r3, [r7, #19]
 80063da:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d02f      	beq.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80063e8:	4b2b      	ldr	r3, [pc, #172]	; (8006498 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80063ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063ee:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80063f6:	4928      	ldr	r1, [pc, #160]	; (8006498 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80063f8:	4313      	orrs	r3, r2
 80063fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006402:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006406:	d10d      	bne.n	8006424 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	3304      	adds	r3, #4
 800640c:	2102      	movs	r1, #2
 800640e:	4618      	mov	r0, r3
 8006410:	f000 f844 	bl	800649c <RCCEx_PLLSAI1_Config>
 8006414:	4603      	mov	r3, r0
 8006416:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006418:	7cfb      	ldrb	r3, [r7, #19]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d014      	beq.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800641e:	7cfb      	ldrb	r3, [r7, #19]
 8006420:	74bb      	strb	r3, [r7, #18]
 8006422:	e011      	b.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006428:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800642c:	d10c      	bne.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	3320      	adds	r3, #32
 8006432:	2102      	movs	r1, #2
 8006434:	4618      	mov	r0, r3
 8006436:	f000 f925 	bl	8006684 <RCCEx_PLLSAI2_Config>
 800643a:	4603      	mov	r3, r0
 800643c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800643e:	7cfb      	ldrb	r3, [r7, #19]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d001      	beq.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8006444:	7cfb      	ldrb	r3, [r7, #19]
 8006446:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006450:	2b00      	cmp	r3, #0
 8006452:	d00a      	beq.n	800646a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006454:	4b10      	ldr	r3, [pc, #64]	; (8006498 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006456:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800645a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006462:	490d      	ldr	r1, [pc, #52]	; (8006498 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006464:	4313      	orrs	r3, r2
 8006466:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006472:	2b00      	cmp	r3, #0
 8006474:	d00b      	beq.n	800648e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006476:	4b08      	ldr	r3, [pc, #32]	; (8006498 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006478:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800647c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006486:	4904      	ldr	r1, [pc, #16]	; (8006498 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006488:	4313      	orrs	r3, r2
 800648a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800648e:	7cbb      	ldrb	r3, [r7, #18]
}
 8006490:	4618      	mov	r0, r3
 8006492:	3718      	adds	r7, #24
 8006494:	46bd      	mov	sp, r7
 8006496:	bd80      	pop	{r7, pc}
 8006498:	40021000 	.word	0x40021000

0800649c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b084      	sub	sp, #16
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
 80064a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80064a6:	2300      	movs	r3, #0
 80064a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80064aa:	4b75      	ldr	r3, [pc, #468]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 80064ac:	68db      	ldr	r3, [r3, #12]
 80064ae:	f003 0303 	and.w	r3, r3, #3
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d018      	beq.n	80064e8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80064b6:	4b72      	ldr	r3, [pc, #456]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 80064b8:	68db      	ldr	r3, [r3, #12]
 80064ba:	f003 0203 	and.w	r2, r3, #3
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	429a      	cmp	r2, r3
 80064c4:	d10d      	bne.n	80064e2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
       ||
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d009      	beq.n	80064e2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80064ce:	4b6c      	ldr	r3, [pc, #432]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 80064d0:	68db      	ldr	r3, [r3, #12]
 80064d2:	091b      	lsrs	r3, r3, #4
 80064d4:	f003 0307 	and.w	r3, r3, #7
 80064d8:	1c5a      	adds	r2, r3, #1
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	685b      	ldr	r3, [r3, #4]
       ||
 80064de:	429a      	cmp	r2, r3
 80064e0:	d047      	beq.n	8006572 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80064e2:	2301      	movs	r3, #1
 80064e4:	73fb      	strb	r3, [r7, #15]
 80064e6:	e044      	b.n	8006572 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	2b03      	cmp	r3, #3
 80064ee:	d018      	beq.n	8006522 <RCCEx_PLLSAI1_Config+0x86>
 80064f0:	2b03      	cmp	r3, #3
 80064f2:	d825      	bhi.n	8006540 <RCCEx_PLLSAI1_Config+0xa4>
 80064f4:	2b01      	cmp	r3, #1
 80064f6:	d002      	beq.n	80064fe <RCCEx_PLLSAI1_Config+0x62>
 80064f8:	2b02      	cmp	r3, #2
 80064fa:	d009      	beq.n	8006510 <RCCEx_PLLSAI1_Config+0x74>
 80064fc:	e020      	b.n	8006540 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80064fe:	4b60      	ldr	r3, [pc, #384]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f003 0302 	and.w	r3, r3, #2
 8006506:	2b00      	cmp	r3, #0
 8006508:	d11d      	bne.n	8006546 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800650a:	2301      	movs	r3, #1
 800650c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800650e:	e01a      	b.n	8006546 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006510:	4b5b      	ldr	r3, [pc, #364]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006518:	2b00      	cmp	r3, #0
 800651a:	d116      	bne.n	800654a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800651c:	2301      	movs	r3, #1
 800651e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006520:	e013      	b.n	800654a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006522:	4b57      	ldr	r3, [pc, #348]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800652a:	2b00      	cmp	r3, #0
 800652c:	d10f      	bne.n	800654e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800652e:	4b54      	ldr	r3, [pc, #336]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006536:	2b00      	cmp	r3, #0
 8006538:	d109      	bne.n	800654e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800653a:	2301      	movs	r3, #1
 800653c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800653e:	e006      	b.n	800654e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006540:	2301      	movs	r3, #1
 8006542:	73fb      	strb	r3, [r7, #15]
      break;
 8006544:	e004      	b.n	8006550 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006546:	bf00      	nop
 8006548:	e002      	b.n	8006550 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800654a:	bf00      	nop
 800654c:	e000      	b.n	8006550 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800654e:	bf00      	nop
    }

    if(status == HAL_OK)
 8006550:	7bfb      	ldrb	r3, [r7, #15]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d10d      	bne.n	8006572 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006556:	4b4a      	ldr	r3, [pc, #296]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006558:	68db      	ldr	r3, [r3, #12]
 800655a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6819      	ldr	r1, [r3, #0]
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	3b01      	subs	r3, #1
 8006568:	011b      	lsls	r3, r3, #4
 800656a:	430b      	orrs	r3, r1
 800656c:	4944      	ldr	r1, [pc, #272]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 800656e:	4313      	orrs	r3, r2
 8006570:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006572:	7bfb      	ldrb	r3, [r7, #15]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d17d      	bne.n	8006674 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006578:	4b41      	ldr	r3, [pc, #260]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	4a40      	ldr	r2, [pc, #256]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 800657e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006582:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006584:	f7fd f9dc 	bl	8003940 <HAL_GetTick>
 8006588:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800658a:	e009      	b.n	80065a0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800658c:	f7fd f9d8 	bl	8003940 <HAL_GetTick>
 8006590:	4602      	mov	r2, r0
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	1ad3      	subs	r3, r2, r3
 8006596:	2b02      	cmp	r3, #2
 8006598:	d902      	bls.n	80065a0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800659a:	2303      	movs	r3, #3
 800659c:	73fb      	strb	r3, [r7, #15]
        break;
 800659e:	e005      	b.n	80065ac <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80065a0:	4b37      	ldr	r3, [pc, #220]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d1ef      	bne.n	800658c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80065ac:	7bfb      	ldrb	r3, [r7, #15]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d160      	bne.n	8006674 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d111      	bne.n	80065dc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80065b8:	4b31      	ldr	r3, [pc, #196]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 80065ba:	691b      	ldr	r3, [r3, #16]
 80065bc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80065c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065c4:	687a      	ldr	r2, [r7, #4]
 80065c6:	6892      	ldr	r2, [r2, #8]
 80065c8:	0211      	lsls	r1, r2, #8
 80065ca:	687a      	ldr	r2, [r7, #4]
 80065cc:	68d2      	ldr	r2, [r2, #12]
 80065ce:	0912      	lsrs	r2, r2, #4
 80065d0:	0452      	lsls	r2, r2, #17
 80065d2:	430a      	orrs	r2, r1
 80065d4:	492a      	ldr	r1, [pc, #168]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 80065d6:	4313      	orrs	r3, r2
 80065d8:	610b      	str	r3, [r1, #16]
 80065da:	e027      	b.n	800662c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	2b01      	cmp	r3, #1
 80065e0:	d112      	bne.n	8006608 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80065e2:	4b27      	ldr	r3, [pc, #156]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 80065e4:	691b      	ldr	r3, [r3, #16]
 80065e6:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80065ea:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80065ee:	687a      	ldr	r2, [r7, #4]
 80065f0:	6892      	ldr	r2, [r2, #8]
 80065f2:	0211      	lsls	r1, r2, #8
 80065f4:	687a      	ldr	r2, [r7, #4]
 80065f6:	6912      	ldr	r2, [r2, #16]
 80065f8:	0852      	lsrs	r2, r2, #1
 80065fa:	3a01      	subs	r2, #1
 80065fc:	0552      	lsls	r2, r2, #21
 80065fe:	430a      	orrs	r2, r1
 8006600:	491f      	ldr	r1, [pc, #124]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006602:	4313      	orrs	r3, r2
 8006604:	610b      	str	r3, [r1, #16]
 8006606:	e011      	b.n	800662c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006608:	4b1d      	ldr	r3, [pc, #116]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 800660a:	691b      	ldr	r3, [r3, #16]
 800660c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006610:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006614:	687a      	ldr	r2, [r7, #4]
 8006616:	6892      	ldr	r2, [r2, #8]
 8006618:	0211      	lsls	r1, r2, #8
 800661a:	687a      	ldr	r2, [r7, #4]
 800661c:	6952      	ldr	r2, [r2, #20]
 800661e:	0852      	lsrs	r2, r2, #1
 8006620:	3a01      	subs	r2, #1
 8006622:	0652      	lsls	r2, r2, #25
 8006624:	430a      	orrs	r2, r1
 8006626:	4916      	ldr	r1, [pc, #88]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006628:	4313      	orrs	r3, r2
 800662a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800662c:	4b14      	ldr	r3, [pc, #80]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4a13      	ldr	r2, [pc, #76]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006632:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006636:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006638:	f7fd f982 	bl	8003940 <HAL_GetTick>
 800663c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800663e:	e009      	b.n	8006654 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006640:	f7fd f97e 	bl	8003940 <HAL_GetTick>
 8006644:	4602      	mov	r2, r0
 8006646:	68bb      	ldr	r3, [r7, #8]
 8006648:	1ad3      	subs	r3, r2, r3
 800664a:	2b02      	cmp	r3, #2
 800664c:	d902      	bls.n	8006654 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800664e:	2303      	movs	r3, #3
 8006650:	73fb      	strb	r3, [r7, #15]
          break;
 8006652:	e005      	b.n	8006660 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006654:	4b0a      	ldr	r3, [pc, #40]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800665c:	2b00      	cmp	r3, #0
 800665e:	d0ef      	beq.n	8006640 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8006660:	7bfb      	ldrb	r3, [r7, #15]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d106      	bne.n	8006674 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006666:	4b06      	ldr	r3, [pc, #24]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006668:	691a      	ldr	r2, [r3, #16]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	699b      	ldr	r3, [r3, #24]
 800666e:	4904      	ldr	r1, [pc, #16]	; (8006680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006670:	4313      	orrs	r3, r2
 8006672:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006674:	7bfb      	ldrb	r3, [r7, #15]
}
 8006676:	4618      	mov	r0, r3
 8006678:	3710      	adds	r7, #16
 800667a:	46bd      	mov	sp, r7
 800667c:	bd80      	pop	{r7, pc}
 800667e:	bf00      	nop
 8006680:	40021000 	.word	0x40021000

08006684 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b084      	sub	sp, #16
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
 800668c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800668e:	2300      	movs	r3, #0
 8006690:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006692:	4b6a      	ldr	r3, [pc, #424]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006694:	68db      	ldr	r3, [r3, #12]
 8006696:	f003 0303 	and.w	r3, r3, #3
 800669a:	2b00      	cmp	r3, #0
 800669c:	d018      	beq.n	80066d0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800669e:	4b67      	ldr	r3, [pc, #412]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 80066a0:	68db      	ldr	r3, [r3, #12]
 80066a2:	f003 0203 	and.w	r2, r3, #3
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	429a      	cmp	r2, r3
 80066ac:	d10d      	bne.n	80066ca <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
       ||
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d009      	beq.n	80066ca <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80066b6:	4b61      	ldr	r3, [pc, #388]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 80066b8:	68db      	ldr	r3, [r3, #12]
 80066ba:	091b      	lsrs	r3, r3, #4
 80066bc:	f003 0307 	and.w	r3, r3, #7
 80066c0:	1c5a      	adds	r2, r3, #1
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	685b      	ldr	r3, [r3, #4]
       ||
 80066c6:	429a      	cmp	r2, r3
 80066c8:	d047      	beq.n	800675a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80066ca:	2301      	movs	r3, #1
 80066cc:	73fb      	strb	r3, [r7, #15]
 80066ce:	e044      	b.n	800675a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	2b03      	cmp	r3, #3
 80066d6:	d018      	beq.n	800670a <RCCEx_PLLSAI2_Config+0x86>
 80066d8:	2b03      	cmp	r3, #3
 80066da:	d825      	bhi.n	8006728 <RCCEx_PLLSAI2_Config+0xa4>
 80066dc:	2b01      	cmp	r3, #1
 80066de:	d002      	beq.n	80066e6 <RCCEx_PLLSAI2_Config+0x62>
 80066e0:	2b02      	cmp	r3, #2
 80066e2:	d009      	beq.n	80066f8 <RCCEx_PLLSAI2_Config+0x74>
 80066e4:	e020      	b.n	8006728 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80066e6:	4b55      	ldr	r3, [pc, #340]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f003 0302 	and.w	r3, r3, #2
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d11d      	bne.n	800672e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80066f2:	2301      	movs	r3, #1
 80066f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80066f6:	e01a      	b.n	800672e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80066f8:	4b50      	ldr	r3, [pc, #320]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006700:	2b00      	cmp	r3, #0
 8006702:	d116      	bne.n	8006732 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8006704:	2301      	movs	r3, #1
 8006706:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006708:	e013      	b.n	8006732 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800670a:	4b4c      	ldr	r3, [pc, #304]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006712:	2b00      	cmp	r3, #0
 8006714:	d10f      	bne.n	8006736 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006716:	4b49      	ldr	r3, [pc, #292]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800671e:	2b00      	cmp	r3, #0
 8006720:	d109      	bne.n	8006736 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8006722:	2301      	movs	r3, #1
 8006724:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006726:	e006      	b.n	8006736 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006728:	2301      	movs	r3, #1
 800672a:	73fb      	strb	r3, [r7, #15]
      break;
 800672c:	e004      	b.n	8006738 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800672e:	bf00      	nop
 8006730:	e002      	b.n	8006738 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006732:	bf00      	nop
 8006734:	e000      	b.n	8006738 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006736:	bf00      	nop
    }

    if(status == HAL_OK)
 8006738:	7bfb      	ldrb	r3, [r7, #15]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d10d      	bne.n	800675a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800673e:	4b3f      	ldr	r3, [pc, #252]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006740:	68db      	ldr	r3, [r3, #12]
 8006742:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6819      	ldr	r1, [r3, #0]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	685b      	ldr	r3, [r3, #4]
 800674e:	3b01      	subs	r3, #1
 8006750:	011b      	lsls	r3, r3, #4
 8006752:	430b      	orrs	r3, r1
 8006754:	4939      	ldr	r1, [pc, #228]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006756:	4313      	orrs	r3, r2
 8006758:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800675a:	7bfb      	ldrb	r3, [r7, #15]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d167      	bne.n	8006830 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006760:	4b36      	ldr	r3, [pc, #216]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4a35      	ldr	r2, [pc, #212]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006766:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800676a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800676c:	f7fd f8e8 	bl	8003940 <HAL_GetTick>
 8006770:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006772:	e009      	b.n	8006788 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006774:	f7fd f8e4 	bl	8003940 <HAL_GetTick>
 8006778:	4602      	mov	r2, r0
 800677a:	68bb      	ldr	r3, [r7, #8]
 800677c:	1ad3      	subs	r3, r2, r3
 800677e:	2b02      	cmp	r3, #2
 8006780:	d902      	bls.n	8006788 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006782:	2303      	movs	r3, #3
 8006784:	73fb      	strb	r3, [r7, #15]
        break;
 8006786:	e005      	b.n	8006794 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006788:	4b2c      	ldr	r3, [pc, #176]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006790:	2b00      	cmp	r3, #0
 8006792:	d1ef      	bne.n	8006774 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006794:	7bfb      	ldrb	r3, [r7, #15]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d14a      	bne.n	8006830 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d111      	bne.n	80067c4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80067a0:	4b26      	ldr	r3, [pc, #152]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 80067a2:	695b      	ldr	r3, [r3, #20]
 80067a4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80067a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067ac:	687a      	ldr	r2, [r7, #4]
 80067ae:	6892      	ldr	r2, [r2, #8]
 80067b0:	0211      	lsls	r1, r2, #8
 80067b2:	687a      	ldr	r2, [r7, #4]
 80067b4:	68d2      	ldr	r2, [r2, #12]
 80067b6:	0912      	lsrs	r2, r2, #4
 80067b8:	0452      	lsls	r2, r2, #17
 80067ba:	430a      	orrs	r2, r1
 80067bc:	491f      	ldr	r1, [pc, #124]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 80067be:	4313      	orrs	r3, r2
 80067c0:	614b      	str	r3, [r1, #20]
 80067c2:	e011      	b.n	80067e8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80067c4:	4b1d      	ldr	r3, [pc, #116]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 80067c6:	695b      	ldr	r3, [r3, #20]
 80067c8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80067cc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80067d0:	687a      	ldr	r2, [r7, #4]
 80067d2:	6892      	ldr	r2, [r2, #8]
 80067d4:	0211      	lsls	r1, r2, #8
 80067d6:	687a      	ldr	r2, [r7, #4]
 80067d8:	6912      	ldr	r2, [r2, #16]
 80067da:	0852      	lsrs	r2, r2, #1
 80067dc:	3a01      	subs	r2, #1
 80067de:	0652      	lsls	r2, r2, #25
 80067e0:	430a      	orrs	r2, r1
 80067e2:	4916      	ldr	r1, [pc, #88]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 80067e4:	4313      	orrs	r3, r2
 80067e6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80067e8:	4b14      	ldr	r3, [pc, #80]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4a13      	ldr	r2, [pc, #76]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 80067ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80067f2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067f4:	f7fd f8a4 	bl	8003940 <HAL_GetTick>
 80067f8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80067fa:	e009      	b.n	8006810 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80067fc:	f7fd f8a0 	bl	8003940 <HAL_GetTick>
 8006800:	4602      	mov	r2, r0
 8006802:	68bb      	ldr	r3, [r7, #8]
 8006804:	1ad3      	subs	r3, r2, r3
 8006806:	2b02      	cmp	r3, #2
 8006808:	d902      	bls.n	8006810 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800680a:	2303      	movs	r3, #3
 800680c:	73fb      	strb	r3, [r7, #15]
          break;
 800680e:	e005      	b.n	800681c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006810:	4b0a      	ldr	r3, [pc, #40]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006818:	2b00      	cmp	r3, #0
 800681a:	d0ef      	beq.n	80067fc <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800681c:	7bfb      	ldrb	r3, [r7, #15]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d106      	bne.n	8006830 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006822:	4b06      	ldr	r3, [pc, #24]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006824:	695a      	ldr	r2, [r3, #20]
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	695b      	ldr	r3, [r3, #20]
 800682a:	4904      	ldr	r1, [pc, #16]	; (800683c <RCCEx_PLLSAI2_Config+0x1b8>)
 800682c:	4313      	orrs	r3, r2
 800682e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006830:	7bfb      	ldrb	r3, [r7, #15]
}
 8006832:	4618      	mov	r0, r3
 8006834:	3710      	adds	r7, #16
 8006836:	46bd      	mov	sp, r7
 8006838:	bd80      	pop	{r7, pc}
 800683a:	bf00      	nop
 800683c:	40021000 	.word	0x40021000

08006840 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b084      	sub	sp, #16
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d101      	bne.n	8006852 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800684e:	2301      	movs	r3, #1
 8006850:	e095      	b.n	800697e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006856:	2b00      	cmp	r3, #0
 8006858:	d108      	bne.n	800686c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	685b      	ldr	r3, [r3, #4]
 800685e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006862:	d009      	beq.n	8006878 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2200      	movs	r2, #0
 8006868:	61da      	str	r2, [r3, #28]
 800686a:	e005      	b.n	8006878 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2200      	movs	r2, #0
 8006870:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2200      	movs	r2, #0
 8006876:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2200      	movs	r2, #0
 800687c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006884:	b2db      	uxtb	r3, r3
 8006886:	2b00      	cmp	r3, #0
 8006888:	d106      	bne.n	8006898 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	2200      	movs	r2, #0
 800688e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006892:	6878      	ldr	r0, [r7, #4]
 8006894:	f7fc fd44 	bl	8003320 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2202      	movs	r2, #2
 800689c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	681a      	ldr	r2, [r3, #0]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80068ae:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	68db      	ldr	r3, [r3, #12]
 80068b4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80068b8:	d902      	bls.n	80068c0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80068ba:	2300      	movs	r3, #0
 80068bc:	60fb      	str	r3, [r7, #12]
 80068be:	e002      	b.n	80068c6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80068c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80068c4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	68db      	ldr	r3, [r3, #12]
 80068ca:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80068ce:	d007      	beq.n	80068e0 <HAL_SPI_Init+0xa0>
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	68db      	ldr	r3, [r3, #12]
 80068d4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80068d8:	d002      	beq.n	80068e0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2200      	movs	r2, #0
 80068de:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	685b      	ldr	r3, [r3, #4]
 80068e4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	689b      	ldr	r3, [r3, #8]
 80068ec:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80068f0:	431a      	orrs	r2, r3
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	691b      	ldr	r3, [r3, #16]
 80068f6:	f003 0302 	and.w	r3, r3, #2
 80068fa:	431a      	orrs	r2, r3
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	695b      	ldr	r3, [r3, #20]
 8006900:	f003 0301 	and.w	r3, r3, #1
 8006904:	431a      	orrs	r2, r3
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	699b      	ldr	r3, [r3, #24]
 800690a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800690e:	431a      	orrs	r2, r3
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	69db      	ldr	r3, [r3, #28]
 8006914:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006918:	431a      	orrs	r2, r3
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6a1b      	ldr	r3, [r3, #32]
 800691e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006922:	ea42 0103 	orr.w	r1, r2, r3
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800692a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	430a      	orrs	r2, r1
 8006934:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	699b      	ldr	r3, [r3, #24]
 800693a:	0c1b      	lsrs	r3, r3, #16
 800693c:	f003 0204 	and.w	r2, r3, #4
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006944:	f003 0310 	and.w	r3, r3, #16
 8006948:	431a      	orrs	r2, r3
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800694e:	f003 0308 	and.w	r3, r3, #8
 8006952:	431a      	orrs	r2, r3
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	68db      	ldr	r3, [r3, #12]
 8006958:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800695c:	ea42 0103 	orr.w	r1, r2, r3
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	430a      	orrs	r2, r1
 800696c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2200      	movs	r2, #0
 8006972:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2201      	movs	r2, #1
 8006978:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800697c:	2300      	movs	r3, #0
}
 800697e:	4618      	mov	r0, r3
 8006980:	3710      	adds	r7, #16
 8006982:	46bd      	mov	sp, r7
 8006984:	bd80      	pop	{r7, pc}

08006986 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006986:	b580      	push	{r7, lr}
 8006988:	b08a      	sub	sp, #40	; 0x28
 800698a:	af00      	add	r7, sp, #0
 800698c:	60f8      	str	r0, [r7, #12]
 800698e:	60b9      	str	r1, [r7, #8]
 8006990:	607a      	str	r2, [r7, #4]
 8006992:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006994:	2301      	movs	r3, #1
 8006996:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006998:	2300      	movs	r3, #0
 800699a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80069a4:	2b01      	cmp	r3, #1
 80069a6:	d101      	bne.n	80069ac <HAL_SPI_TransmitReceive+0x26>
 80069a8:	2302      	movs	r3, #2
 80069aa:	e1fb      	b.n	8006da4 <HAL_SPI_TransmitReceive+0x41e>
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	2201      	movs	r2, #1
 80069b0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80069b4:	f7fc ffc4 	bl	8003940 <HAL_GetTick>
 80069b8:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80069c0:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	685b      	ldr	r3, [r3, #4]
 80069c6:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80069c8:	887b      	ldrh	r3, [r7, #2]
 80069ca:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80069cc:	887b      	ldrh	r3, [r7, #2]
 80069ce:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80069d0:	7efb      	ldrb	r3, [r7, #27]
 80069d2:	2b01      	cmp	r3, #1
 80069d4:	d00e      	beq.n	80069f4 <HAL_SPI_TransmitReceive+0x6e>
 80069d6:	697b      	ldr	r3, [r7, #20]
 80069d8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80069dc:	d106      	bne.n	80069ec <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	689b      	ldr	r3, [r3, #8]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d102      	bne.n	80069ec <HAL_SPI_TransmitReceive+0x66>
 80069e6:	7efb      	ldrb	r3, [r7, #27]
 80069e8:	2b04      	cmp	r3, #4
 80069ea:	d003      	beq.n	80069f4 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80069ec:	2302      	movs	r3, #2
 80069ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80069f2:	e1cd      	b.n	8006d90 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d005      	beq.n	8006a06 <HAL_SPI_TransmitReceive+0x80>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d002      	beq.n	8006a06 <HAL_SPI_TransmitReceive+0x80>
 8006a00:	887b      	ldrh	r3, [r7, #2]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d103      	bne.n	8006a0e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8006a06:	2301      	movs	r3, #1
 8006a08:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006a0c:	e1c0      	b.n	8006d90 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006a14:	b2db      	uxtb	r3, r3
 8006a16:	2b04      	cmp	r3, #4
 8006a18:	d003      	beq.n	8006a22 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	2205      	movs	r2, #5
 8006a1e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	2200      	movs	r2, #0
 8006a26:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	687a      	ldr	r2, [r7, #4]
 8006a2c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	887a      	ldrh	r2, [r7, #2]
 8006a32:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	887a      	ldrh	r2, [r7, #2]
 8006a3a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	68ba      	ldr	r2, [r7, #8]
 8006a42:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	887a      	ldrh	r2, [r7, #2]
 8006a48:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	887a      	ldrh	r2, [r7, #2]
 8006a4e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	2200      	movs	r2, #0
 8006a54:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	68db      	ldr	r3, [r3, #12]
 8006a60:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006a64:	d802      	bhi.n	8006a6c <HAL_SPI_TransmitReceive+0xe6>
 8006a66:	8a3b      	ldrh	r3, [r7, #16]
 8006a68:	2b01      	cmp	r3, #1
 8006a6a:	d908      	bls.n	8006a7e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	685a      	ldr	r2, [r3, #4]
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006a7a:	605a      	str	r2, [r3, #4]
 8006a7c:	e007      	b.n	8006a8e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	685a      	ldr	r2, [r3, #4]
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006a8c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a98:	2b40      	cmp	r3, #64	; 0x40
 8006a9a:	d007      	beq.n	8006aac <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	681a      	ldr	r2, [r3, #0]
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006aaa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	68db      	ldr	r3, [r3, #12]
 8006ab0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006ab4:	d97c      	bls.n	8006bb0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d002      	beq.n	8006ac4 <HAL_SPI_TransmitReceive+0x13e>
 8006abe:	8a7b      	ldrh	r3, [r7, #18]
 8006ac0:	2b01      	cmp	r3, #1
 8006ac2:	d169      	bne.n	8006b98 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ac8:	881a      	ldrh	r2, [r3, #0]
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ad4:	1c9a      	adds	r2, r3, #2
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ade:	b29b      	uxth	r3, r3
 8006ae0:	3b01      	subs	r3, #1
 8006ae2:	b29a      	uxth	r2, r3
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ae8:	e056      	b.n	8006b98 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	689b      	ldr	r3, [r3, #8]
 8006af0:	f003 0302 	and.w	r3, r3, #2
 8006af4:	2b02      	cmp	r3, #2
 8006af6:	d11b      	bne.n	8006b30 <HAL_SPI_TransmitReceive+0x1aa>
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006afc:	b29b      	uxth	r3, r3
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d016      	beq.n	8006b30 <HAL_SPI_TransmitReceive+0x1aa>
 8006b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b04:	2b01      	cmp	r3, #1
 8006b06:	d113      	bne.n	8006b30 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b0c:	881a      	ldrh	r2, [r3, #0]
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b18:	1c9a      	adds	r2, r3, #2
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b22:	b29b      	uxth	r3, r3
 8006b24:	3b01      	subs	r3, #1
 8006b26:	b29a      	uxth	r2, r3
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	689b      	ldr	r3, [r3, #8]
 8006b36:	f003 0301 	and.w	r3, r3, #1
 8006b3a:	2b01      	cmp	r3, #1
 8006b3c:	d11c      	bne.n	8006b78 <HAL_SPI_TransmitReceive+0x1f2>
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006b44:	b29b      	uxth	r3, r3
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d016      	beq.n	8006b78 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	68da      	ldr	r2, [r3, #12]
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b54:	b292      	uxth	r2, r2
 8006b56:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b5c:	1c9a      	adds	r2, r3, #2
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006b68:	b29b      	uxth	r3, r3
 8006b6a:	3b01      	subs	r3, #1
 8006b6c:	b29a      	uxth	r2, r3
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006b74:	2301      	movs	r3, #1
 8006b76:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006b78:	f7fc fee2 	bl	8003940 <HAL_GetTick>
 8006b7c:	4602      	mov	r2, r0
 8006b7e:	69fb      	ldr	r3, [r7, #28]
 8006b80:	1ad3      	subs	r3, r2, r3
 8006b82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b84:	429a      	cmp	r2, r3
 8006b86:	d807      	bhi.n	8006b98 <HAL_SPI_TransmitReceive+0x212>
 8006b88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b8e:	d003      	beq.n	8006b98 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8006b90:	2303      	movs	r3, #3
 8006b92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8006b96:	e0fb      	b.n	8006d90 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b9c:	b29b      	uxth	r3, r3
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d1a3      	bne.n	8006aea <HAL_SPI_TransmitReceive+0x164>
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006ba8:	b29b      	uxth	r3, r3
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d19d      	bne.n	8006aea <HAL_SPI_TransmitReceive+0x164>
 8006bae:	e0df      	b.n	8006d70 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	685b      	ldr	r3, [r3, #4]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d003      	beq.n	8006bc0 <HAL_SPI_TransmitReceive+0x23a>
 8006bb8:	8a7b      	ldrh	r3, [r7, #18]
 8006bba:	2b01      	cmp	r3, #1
 8006bbc:	f040 80cb 	bne.w	8006d56 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bc4:	b29b      	uxth	r3, r3
 8006bc6:	2b01      	cmp	r3, #1
 8006bc8:	d912      	bls.n	8006bf0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bce:	881a      	ldrh	r2, [r3, #0]
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bda:	1c9a      	adds	r2, r3, #2
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006be4:	b29b      	uxth	r3, r3
 8006be6:	3b02      	subs	r3, #2
 8006be8:	b29a      	uxth	r2, r3
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006bee:	e0b2      	b.n	8006d56 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	330c      	adds	r3, #12
 8006bfa:	7812      	ldrb	r2, [r2, #0]
 8006bfc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c02:	1c5a      	adds	r2, r3, #1
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c0c:	b29b      	uxth	r3, r3
 8006c0e:	3b01      	subs	r3, #1
 8006c10:	b29a      	uxth	r2, r3
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006c16:	e09e      	b.n	8006d56 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	689b      	ldr	r3, [r3, #8]
 8006c1e:	f003 0302 	and.w	r3, r3, #2
 8006c22:	2b02      	cmp	r3, #2
 8006c24:	d134      	bne.n	8006c90 <HAL_SPI_TransmitReceive+0x30a>
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c2a:	b29b      	uxth	r3, r3
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d02f      	beq.n	8006c90 <HAL_SPI_TransmitReceive+0x30a>
 8006c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c32:	2b01      	cmp	r3, #1
 8006c34:	d12c      	bne.n	8006c90 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c3a:	b29b      	uxth	r3, r3
 8006c3c:	2b01      	cmp	r3, #1
 8006c3e:	d912      	bls.n	8006c66 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c44:	881a      	ldrh	r2, [r3, #0]
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c50:	1c9a      	adds	r2, r3, #2
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c5a:	b29b      	uxth	r3, r3
 8006c5c:	3b02      	subs	r3, #2
 8006c5e:	b29a      	uxth	r2, r3
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006c64:	e012      	b.n	8006c8c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	330c      	adds	r3, #12
 8006c70:	7812      	ldrb	r2, [r2, #0]
 8006c72:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c78:	1c5a      	adds	r2, r3, #1
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c82:	b29b      	uxth	r3, r3
 8006c84:	3b01      	subs	r3, #1
 8006c86:	b29a      	uxth	r2, r3
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	689b      	ldr	r3, [r3, #8]
 8006c96:	f003 0301 	and.w	r3, r3, #1
 8006c9a:	2b01      	cmp	r3, #1
 8006c9c:	d148      	bne.n	8006d30 <HAL_SPI_TransmitReceive+0x3aa>
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006ca4:	b29b      	uxth	r3, r3
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d042      	beq.n	8006d30 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006cb0:	b29b      	uxth	r3, r3
 8006cb2:	2b01      	cmp	r3, #1
 8006cb4:	d923      	bls.n	8006cfe <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	68da      	ldr	r2, [r3, #12]
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cc0:	b292      	uxth	r2, r2
 8006cc2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cc8:	1c9a      	adds	r2, r3, #2
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006cd4:	b29b      	uxth	r3, r3
 8006cd6:	3b02      	subs	r3, #2
 8006cd8:	b29a      	uxth	r2, r3
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006ce6:	b29b      	uxth	r3, r3
 8006ce8:	2b01      	cmp	r3, #1
 8006cea:	d81f      	bhi.n	8006d2c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	685a      	ldr	r2, [r3, #4]
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006cfa:	605a      	str	r2, [r3, #4]
 8006cfc:	e016      	b.n	8006d2c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f103 020c 	add.w	r2, r3, #12
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d0a:	7812      	ldrb	r2, [r2, #0]
 8006d0c:	b2d2      	uxtb	r2, r2
 8006d0e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d14:	1c5a      	adds	r2, r3, #1
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006d20:	b29b      	uxth	r3, r3
 8006d22:	3b01      	subs	r3, #1
 8006d24:	b29a      	uxth	r2, r3
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006d30:	f7fc fe06 	bl	8003940 <HAL_GetTick>
 8006d34:	4602      	mov	r2, r0
 8006d36:	69fb      	ldr	r3, [r7, #28]
 8006d38:	1ad3      	subs	r3, r2, r3
 8006d3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d3c:	429a      	cmp	r2, r3
 8006d3e:	d803      	bhi.n	8006d48 <HAL_SPI_TransmitReceive+0x3c2>
 8006d40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d46:	d102      	bne.n	8006d4e <HAL_SPI_TransmitReceive+0x3c8>
 8006d48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d103      	bne.n	8006d56 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8006d4e:	2303      	movs	r3, #3
 8006d50:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8006d54:	e01c      	b.n	8006d90 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d5a:	b29b      	uxth	r3, r3
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	f47f af5b 	bne.w	8006c18 <HAL_SPI_TransmitReceive+0x292>
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006d68:	b29b      	uxth	r3, r3
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	f47f af54 	bne.w	8006c18 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006d70:	69fa      	ldr	r2, [r7, #28]
 8006d72:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006d74:	68f8      	ldr	r0, [r7, #12]
 8006d76:	f000 fa57 	bl	8007228 <SPI_EndRxTxTransaction>
 8006d7a:	4603      	mov	r3, r0
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d006      	beq.n	8006d8e <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8006d80:	2301      	movs	r3, #1
 8006d82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	2220      	movs	r2, #32
 8006d8a:	661a      	str	r2, [r3, #96]	; 0x60
 8006d8c:	e000      	b.n	8006d90 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8006d8e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	2201      	movs	r2, #1
 8006d94:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006da0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8006da4:	4618      	mov	r0, r3
 8006da6:	3728      	adds	r7, #40	; 0x28
 8006da8:	46bd      	mov	sp, r7
 8006daa:	bd80      	pop	{r7, pc}

08006dac <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b088      	sub	sp, #32
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	685b      	ldr	r3, [r3, #4]
 8006dba:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	689b      	ldr	r3, [r3, #8]
 8006dc2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006dc4:	69bb      	ldr	r3, [r7, #24]
 8006dc6:	099b      	lsrs	r3, r3, #6
 8006dc8:	f003 0301 	and.w	r3, r3, #1
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d10f      	bne.n	8006df0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006dd0:	69bb      	ldr	r3, [r7, #24]
 8006dd2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d00a      	beq.n	8006df0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006dda:	69fb      	ldr	r3, [r7, #28]
 8006ddc:	099b      	lsrs	r3, r3, #6
 8006dde:	f003 0301 	and.w	r3, r3, #1
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d004      	beq.n	8006df0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	4798      	blx	r3
    return;
 8006dee:	e0d7      	b.n	8006fa0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006df0:	69bb      	ldr	r3, [r7, #24]
 8006df2:	085b      	lsrs	r3, r3, #1
 8006df4:	f003 0301 	and.w	r3, r3, #1
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d00a      	beq.n	8006e12 <HAL_SPI_IRQHandler+0x66>
 8006dfc:	69fb      	ldr	r3, [r7, #28]
 8006dfe:	09db      	lsrs	r3, r3, #7
 8006e00:	f003 0301 	and.w	r3, r3, #1
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d004      	beq.n	8006e12 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e0c:	6878      	ldr	r0, [r7, #4]
 8006e0e:	4798      	blx	r3
    return;
 8006e10:	e0c6      	b.n	8006fa0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006e12:	69bb      	ldr	r3, [r7, #24]
 8006e14:	095b      	lsrs	r3, r3, #5
 8006e16:	f003 0301 	and.w	r3, r3, #1
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d10c      	bne.n	8006e38 <HAL_SPI_IRQHandler+0x8c>
 8006e1e:	69bb      	ldr	r3, [r7, #24]
 8006e20:	099b      	lsrs	r3, r3, #6
 8006e22:	f003 0301 	and.w	r3, r3, #1
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d106      	bne.n	8006e38 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006e2a:	69bb      	ldr	r3, [r7, #24]
 8006e2c:	0a1b      	lsrs	r3, r3, #8
 8006e2e:	f003 0301 	and.w	r3, r3, #1
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	f000 80b4 	beq.w	8006fa0 <HAL_SPI_IRQHandler+0x1f4>
 8006e38:	69fb      	ldr	r3, [r7, #28]
 8006e3a:	095b      	lsrs	r3, r3, #5
 8006e3c:	f003 0301 	and.w	r3, r3, #1
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	f000 80ad 	beq.w	8006fa0 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006e46:	69bb      	ldr	r3, [r7, #24]
 8006e48:	099b      	lsrs	r3, r3, #6
 8006e4a:	f003 0301 	and.w	r3, r3, #1
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d023      	beq.n	8006e9a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006e58:	b2db      	uxtb	r3, r3
 8006e5a:	2b03      	cmp	r3, #3
 8006e5c:	d011      	beq.n	8006e82 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e62:	f043 0204 	orr.w	r2, r3, #4
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	617b      	str	r3, [r7, #20]
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	68db      	ldr	r3, [r3, #12]
 8006e74:	617b      	str	r3, [r7, #20]
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	689b      	ldr	r3, [r3, #8]
 8006e7c:	617b      	str	r3, [r7, #20]
 8006e7e:	697b      	ldr	r3, [r7, #20]
 8006e80:	e00b      	b.n	8006e9a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006e82:	2300      	movs	r3, #0
 8006e84:	613b      	str	r3, [r7, #16]
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	68db      	ldr	r3, [r3, #12]
 8006e8c:	613b      	str	r3, [r7, #16]
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	689b      	ldr	r3, [r3, #8]
 8006e94:	613b      	str	r3, [r7, #16]
 8006e96:	693b      	ldr	r3, [r7, #16]
        return;
 8006e98:	e082      	b.n	8006fa0 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006e9a:	69bb      	ldr	r3, [r7, #24]
 8006e9c:	095b      	lsrs	r3, r3, #5
 8006e9e:	f003 0301 	and.w	r3, r3, #1
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d014      	beq.n	8006ed0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006eaa:	f043 0201 	orr.w	r2, r3, #1
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	60fb      	str	r3, [r7, #12]
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	689b      	ldr	r3, [r3, #8]
 8006ebc:	60fb      	str	r3, [r7, #12]
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	681a      	ldr	r2, [r3, #0]
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ecc:	601a      	str	r2, [r3, #0]
 8006ece:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006ed0:	69bb      	ldr	r3, [r7, #24]
 8006ed2:	0a1b      	lsrs	r3, r3, #8
 8006ed4:	f003 0301 	and.w	r3, r3, #1
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d00c      	beq.n	8006ef6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ee0:	f043 0208 	orr.w	r2, r3, #8
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006ee8:	2300      	movs	r3, #0
 8006eea:	60bb      	str	r3, [r7, #8]
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	689b      	ldr	r3, [r3, #8]
 8006ef2:	60bb      	str	r3, [r7, #8]
 8006ef4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d04f      	beq.n	8006f9e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	685a      	ldr	r2, [r3, #4]
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006f0c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2201      	movs	r2, #1
 8006f12:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006f16:	69fb      	ldr	r3, [r7, #28]
 8006f18:	f003 0302 	and.w	r3, r3, #2
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d104      	bne.n	8006f2a <HAL_SPI_IRQHandler+0x17e>
 8006f20:	69fb      	ldr	r3, [r7, #28]
 8006f22:	f003 0301 	and.w	r3, r3, #1
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d034      	beq.n	8006f94 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	685a      	ldr	r2, [r3, #4]
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f022 0203 	bic.w	r2, r2, #3
 8006f38:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d011      	beq.n	8006f66 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f46:	4a18      	ldr	r2, [pc, #96]	; (8006fa8 <HAL_SPI_IRQHandler+0x1fc>)
 8006f48:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f4e:	4618      	mov	r0, r3
 8006f50:	f7fc fe46 	bl	8003be0 <HAL_DMA_Abort_IT>
 8006f54:	4603      	mov	r3, r0
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d005      	beq.n	8006f66 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f5e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d016      	beq.n	8006f9c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f72:	4a0d      	ldr	r2, [pc, #52]	; (8006fa8 <HAL_SPI_IRQHandler+0x1fc>)
 8006f74:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	f7fc fe30 	bl	8003be0 <HAL_DMA_Abort_IT>
 8006f80:	4603      	mov	r3, r0
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d00a      	beq.n	8006f9c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f8a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8006f92:	e003      	b.n	8006f9c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	f000 f809 	bl	8006fac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006f9a:	e000      	b.n	8006f9e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8006f9c:	bf00      	nop
    return;
 8006f9e:	bf00      	nop
  }
}
 8006fa0:	3720      	adds	r7, #32
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bd80      	pop	{r7, pc}
 8006fa6:	bf00      	nop
 8006fa8:	08006fc1 	.word	0x08006fc1

08006fac <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006fac:	b480      	push	{r7}
 8006fae:	b083      	sub	sp, #12
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006fb4:	bf00      	nop
 8006fb6:	370c      	adds	r7, #12
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbe:	4770      	bx	lr

08006fc0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	b084      	sub	sp, #16
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fcc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	2200      	movs	r2, #0
 8006fda:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006fdc:	68f8      	ldr	r0, [r7, #12]
 8006fde:	f7ff ffe5 	bl	8006fac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006fe2:	bf00      	nop
 8006fe4:	3710      	adds	r7, #16
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	bd80      	pop	{r7, pc}
	...

08006fec <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b088      	sub	sp, #32
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	60f8      	str	r0, [r7, #12]
 8006ff4:	60b9      	str	r1, [r7, #8]
 8006ff6:	603b      	str	r3, [r7, #0]
 8006ff8:	4613      	mov	r3, r2
 8006ffa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006ffc:	f7fc fca0 	bl	8003940 <HAL_GetTick>
 8007000:	4602      	mov	r2, r0
 8007002:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007004:	1a9b      	subs	r3, r3, r2
 8007006:	683a      	ldr	r2, [r7, #0]
 8007008:	4413      	add	r3, r2
 800700a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800700c:	f7fc fc98 	bl	8003940 <HAL_GetTick>
 8007010:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007012:	4b39      	ldr	r3, [pc, #228]	; (80070f8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	015b      	lsls	r3, r3, #5
 8007018:	0d1b      	lsrs	r3, r3, #20
 800701a:	69fa      	ldr	r2, [r7, #28]
 800701c:	fb02 f303 	mul.w	r3, r2, r3
 8007020:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007022:	e054      	b.n	80070ce <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	f1b3 3fff 	cmp.w	r3, #4294967295
 800702a:	d050      	beq.n	80070ce <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800702c:	f7fc fc88 	bl	8003940 <HAL_GetTick>
 8007030:	4602      	mov	r2, r0
 8007032:	69bb      	ldr	r3, [r7, #24]
 8007034:	1ad3      	subs	r3, r2, r3
 8007036:	69fa      	ldr	r2, [r7, #28]
 8007038:	429a      	cmp	r2, r3
 800703a:	d902      	bls.n	8007042 <SPI_WaitFlagStateUntilTimeout+0x56>
 800703c:	69fb      	ldr	r3, [r7, #28]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d13d      	bne.n	80070be <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	685a      	ldr	r2, [r3, #4]
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007050:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	685b      	ldr	r3, [r3, #4]
 8007056:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800705a:	d111      	bne.n	8007080 <SPI_WaitFlagStateUntilTimeout+0x94>
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	689b      	ldr	r3, [r3, #8]
 8007060:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007064:	d004      	beq.n	8007070 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	689b      	ldr	r3, [r3, #8]
 800706a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800706e:	d107      	bne.n	8007080 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	681a      	ldr	r2, [r3, #0]
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800707e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007084:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007088:	d10f      	bne.n	80070aa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	681a      	ldr	r2, [r3, #0]
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007098:	601a      	str	r2, [r3, #0]
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	681a      	ldr	r2, [r3, #0]
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80070a8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2201      	movs	r2, #1
 80070ae:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	2200      	movs	r2, #0
 80070b6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80070ba:	2303      	movs	r3, #3
 80070bc:	e017      	b.n	80070ee <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80070be:	697b      	ldr	r3, [r7, #20]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d101      	bne.n	80070c8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80070c4:	2300      	movs	r3, #0
 80070c6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80070c8:	697b      	ldr	r3, [r7, #20]
 80070ca:	3b01      	subs	r3, #1
 80070cc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	689a      	ldr	r2, [r3, #8]
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	4013      	ands	r3, r2
 80070d8:	68ba      	ldr	r2, [r7, #8]
 80070da:	429a      	cmp	r2, r3
 80070dc:	bf0c      	ite	eq
 80070de:	2301      	moveq	r3, #1
 80070e0:	2300      	movne	r3, #0
 80070e2:	b2db      	uxtb	r3, r3
 80070e4:	461a      	mov	r2, r3
 80070e6:	79fb      	ldrb	r3, [r7, #7]
 80070e8:	429a      	cmp	r2, r3
 80070ea:	d19b      	bne.n	8007024 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80070ec:	2300      	movs	r3, #0
}
 80070ee:	4618      	mov	r0, r3
 80070f0:	3720      	adds	r7, #32
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd80      	pop	{r7, pc}
 80070f6:	bf00      	nop
 80070f8:	20000000 	.word	0x20000000

080070fc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b08a      	sub	sp, #40	; 0x28
 8007100:	af00      	add	r7, sp, #0
 8007102:	60f8      	str	r0, [r7, #12]
 8007104:	60b9      	str	r1, [r7, #8]
 8007106:	607a      	str	r2, [r7, #4]
 8007108:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800710a:	2300      	movs	r3, #0
 800710c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800710e:	f7fc fc17 	bl	8003940 <HAL_GetTick>
 8007112:	4602      	mov	r2, r0
 8007114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007116:	1a9b      	subs	r3, r3, r2
 8007118:	683a      	ldr	r2, [r7, #0]
 800711a:	4413      	add	r3, r2
 800711c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800711e:	f7fc fc0f 	bl	8003940 <HAL_GetTick>
 8007122:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	330c      	adds	r3, #12
 800712a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800712c:	4b3d      	ldr	r3, [pc, #244]	; (8007224 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800712e:	681a      	ldr	r2, [r3, #0]
 8007130:	4613      	mov	r3, r2
 8007132:	009b      	lsls	r3, r3, #2
 8007134:	4413      	add	r3, r2
 8007136:	00da      	lsls	r2, r3, #3
 8007138:	1ad3      	subs	r3, r2, r3
 800713a:	0d1b      	lsrs	r3, r3, #20
 800713c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800713e:	fb02 f303 	mul.w	r3, r2, r3
 8007142:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007144:	e060      	b.n	8007208 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007146:	68bb      	ldr	r3, [r7, #8]
 8007148:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800714c:	d107      	bne.n	800715e <SPI_WaitFifoStateUntilTimeout+0x62>
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d104      	bne.n	800715e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007154:	69fb      	ldr	r3, [r7, #28]
 8007156:	781b      	ldrb	r3, [r3, #0]
 8007158:	b2db      	uxtb	r3, r3
 800715a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800715c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007164:	d050      	beq.n	8007208 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007166:	f7fc fbeb 	bl	8003940 <HAL_GetTick>
 800716a:	4602      	mov	r2, r0
 800716c:	6a3b      	ldr	r3, [r7, #32]
 800716e:	1ad3      	subs	r3, r2, r3
 8007170:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007172:	429a      	cmp	r2, r3
 8007174:	d902      	bls.n	800717c <SPI_WaitFifoStateUntilTimeout+0x80>
 8007176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007178:	2b00      	cmp	r3, #0
 800717a:	d13d      	bne.n	80071f8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	685a      	ldr	r2, [r3, #4]
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800718a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	685b      	ldr	r3, [r3, #4]
 8007190:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007194:	d111      	bne.n	80071ba <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	689b      	ldr	r3, [r3, #8]
 800719a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800719e:	d004      	beq.n	80071aa <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	689b      	ldr	r3, [r3, #8]
 80071a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80071a8:	d107      	bne.n	80071ba <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	681a      	ldr	r2, [r3, #0]
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80071b8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80071c2:	d10f      	bne.n	80071e4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	681a      	ldr	r2, [r3, #0]
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80071d2:	601a      	str	r2, [r3, #0]
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	681a      	ldr	r2, [r3, #0]
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80071e2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	2201      	movs	r2, #1
 80071e8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	2200      	movs	r2, #0
 80071f0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80071f4:	2303      	movs	r3, #3
 80071f6:	e010      	b.n	800721a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80071f8:	69bb      	ldr	r3, [r7, #24]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d101      	bne.n	8007202 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80071fe:	2300      	movs	r3, #0
 8007200:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8007202:	69bb      	ldr	r3, [r7, #24]
 8007204:	3b01      	subs	r3, #1
 8007206:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	689a      	ldr	r2, [r3, #8]
 800720e:	68bb      	ldr	r3, [r7, #8]
 8007210:	4013      	ands	r3, r2
 8007212:	687a      	ldr	r2, [r7, #4]
 8007214:	429a      	cmp	r2, r3
 8007216:	d196      	bne.n	8007146 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007218:	2300      	movs	r3, #0
}
 800721a:	4618      	mov	r0, r3
 800721c:	3728      	adds	r7, #40	; 0x28
 800721e:	46bd      	mov	sp, r7
 8007220:	bd80      	pop	{r7, pc}
 8007222:	bf00      	nop
 8007224:	20000000 	.word	0x20000000

08007228 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b086      	sub	sp, #24
 800722c:	af02      	add	r7, sp, #8
 800722e:	60f8      	str	r0, [r7, #12]
 8007230:	60b9      	str	r1, [r7, #8]
 8007232:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	9300      	str	r3, [sp, #0]
 8007238:	68bb      	ldr	r3, [r7, #8]
 800723a:	2200      	movs	r2, #0
 800723c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8007240:	68f8      	ldr	r0, [r7, #12]
 8007242:	f7ff ff5b 	bl	80070fc <SPI_WaitFifoStateUntilTimeout>
 8007246:	4603      	mov	r3, r0
 8007248:	2b00      	cmp	r3, #0
 800724a:	d007      	beq.n	800725c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007250:	f043 0220 	orr.w	r2, r3, #32
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007258:	2303      	movs	r3, #3
 800725a:	e027      	b.n	80072ac <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	9300      	str	r3, [sp, #0]
 8007260:	68bb      	ldr	r3, [r7, #8]
 8007262:	2200      	movs	r2, #0
 8007264:	2180      	movs	r1, #128	; 0x80
 8007266:	68f8      	ldr	r0, [r7, #12]
 8007268:	f7ff fec0 	bl	8006fec <SPI_WaitFlagStateUntilTimeout>
 800726c:	4603      	mov	r3, r0
 800726e:	2b00      	cmp	r3, #0
 8007270:	d007      	beq.n	8007282 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007276:	f043 0220 	orr.w	r2, r3, #32
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800727e:	2303      	movs	r3, #3
 8007280:	e014      	b.n	80072ac <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	9300      	str	r3, [sp, #0]
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	2200      	movs	r2, #0
 800728a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800728e:	68f8      	ldr	r0, [r7, #12]
 8007290:	f7ff ff34 	bl	80070fc <SPI_WaitFifoStateUntilTimeout>
 8007294:	4603      	mov	r3, r0
 8007296:	2b00      	cmp	r3, #0
 8007298:	d007      	beq.n	80072aa <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800729e:	f043 0220 	orr.w	r2, r3, #32
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80072a6:	2303      	movs	r3, #3
 80072a8:	e000      	b.n	80072ac <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80072aa:	2300      	movs	r3, #0
}
 80072ac:	4618      	mov	r0, r3
 80072ae:	3710      	adds	r7, #16
 80072b0:	46bd      	mov	sp, r7
 80072b2:	bd80      	pop	{r7, pc}

080072b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b082      	sub	sp, #8
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d101      	bne.n	80072c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80072c2:	2301      	movs	r3, #1
 80072c4:	e049      	b.n	800735a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072cc:	b2db      	uxtb	r3, r3
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d106      	bne.n	80072e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2200      	movs	r2, #0
 80072d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80072da:	6878      	ldr	r0, [r7, #4]
 80072dc:	f7fc f86a 	bl	80033b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2202      	movs	r2, #2
 80072e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681a      	ldr	r2, [r3, #0]
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	3304      	adds	r3, #4
 80072f0:	4619      	mov	r1, r3
 80072f2:	4610      	mov	r0, r2
 80072f4:	f000 fe5a 	bl	8007fac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2201      	movs	r2, #1
 80072fc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2201      	movs	r2, #1
 8007304:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2201      	movs	r2, #1
 800730c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2201      	movs	r2, #1
 8007314:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2201      	movs	r2, #1
 800731c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2201      	movs	r2, #1
 8007324:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2201      	movs	r2, #1
 800732c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2201      	movs	r2, #1
 8007334:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2201      	movs	r2, #1
 800733c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2201      	movs	r2, #1
 8007344:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2201      	movs	r2, #1
 800734c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2201      	movs	r2, #1
 8007354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007358:	2300      	movs	r3, #0
}
 800735a:	4618      	mov	r0, r3
 800735c:	3708      	adds	r7, #8
 800735e:	46bd      	mov	sp, r7
 8007360:	bd80      	pop	{r7, pc}
	...

08007364 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007364:	b480      	push	{r7}
 8007366:	b085      	sub	sp, #20
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007372:	b2db      	uxtb	r3, r3
 8007374:	2b01      	cmp	r3, #1
 8007376:	d001      	beq.n	800737c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007378:	2301      	movs	r3, #1
 800737a:	e047      	b.n	800740c <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2202      	movs	r2, #2
 8007380:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	4a23      	ldr	r2, [pc, #140]	; (8007418 <HAL_TIM_Base_Start+0xb4>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d01d      	beq.n	80073ca <HAL_TIM_Base_Start+0x66>
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007396:	d018      	beq.n	80073ca <HAL_TIM_Base_Start+0x66>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	4a1f      	ldr	r2, [pc, #124]	; (800741c <HAL_TIM_Base_Start+0xb8>)
 800739e:	4293      	cmp	r3, r2
 80073a0:	d013      	beq.n	80073ca <HAL_TIM_Base_Start+0x66>
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	4a1e      	ldr	r2, [pc, #120]	; (8007420 <HAL_TIM_Base_Start+0xbc>)
 80073a8:	4293      	cmp	r3, r2
 80073aa:	d00e      	beq.n	80073ca <HAL_TIM_Base_Start+0x66>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	4a1c      	ldr	r2, [pc, #112]	; (8007424 <HAL_TIM_Base_Start+0xc0>)
 80073b2:	4293      	cmp	r3, r2
 80073b4:	d009      	beq.n	80073ca <HAL_TIM_Base_Start+0x66>
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	4a1b      	ldr	r2, [pc, #108]	; (8007428 <HAL_TIM_Base_Start+0xc4>)
 80073bc:	4293      	cmp	r3, r2
 80073be:	d004      	beq.n	80073ca <HAL_TIM_Base_Start+0x66>
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	4a19      	ldr	r2, [pc, #100]	; (800742c <HAL_TIM_Base_Start+0xc8>)
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d115      	bne.n	80073f6 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	689a      	ldr	r2, [r3, #8]
 80073d0:	4b17      	ldr	r3, [pc, #92]	; (8007430 <HAL_TIM_Base_Start+0xcc>)
 80073d2:	4013      	ands	r3, r2
 80073d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	2b06      	cmp	r3, #6
 80073da:	d015      	beq.n	8007408 <HAL_TIM_Base_Start+0xa4>
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80073e2:	d011      	beq.n	8007408 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	681a      	ldr	r2, [r3, #0]
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f042 0201 	orr.w	r2, r2, #1
 80073f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073f4:	e008      	b.n	8007408 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	681a      	ldr	r2, [r3, #0]
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f042 0201 	orr.w	r2, r2, #1
 8007404:	601a      	str	r2, [r3, #0]
 8007406:	e000      	b.n	800740a <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007408:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800740a:	2300      	movs	r3, #0
}
 800740c:	4618      	mov	r0, r3
 800740e:	3714      	adds	r7, #20
 8007410:	46bd      	mov	sp, r7
 8007412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007416:	4770      	bx	lr
 8007418:	40012c00 	.word	0x40012c00
 800741c:	40000400 	.word	0x40000400
 8007420:	40000800 	.word	0x40000800
 8007424:	40000c00 	.word	0x40000c00
 8007428:	40013400 	.word	0x40013400
 800742c:	40014000 	.word	0x40014000
 8007430:	00010007 	.word	0x00010007

08007434 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8007434:	b480      	push	{r7}
 8007436:	b083      	sub	sp, #12
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	6a1a      	ldr	r2, [r3, #32]
 8007442:	f241 1311 	movw	r3, #4369	; 0x1111
 8007446:	4013      	ands	r3, r2
 8007448:	2b00      	cmp	r3, #0
 800744a:	d10f      	bne.n	800746c <HAL_TIM_Base_Stop+0x38>
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	6a1a      	ldr	r2, [r3, #32]
 8007452:	f240 4344 	movw	r3, #1092	; 0x444
 8007456:	4013      	ands	r3, r2
 8007458:	2b00      	cmp	r3, #0
 800745a:	d107      	bne.n	800746c <HAL_TIM_Base_Stop+0x38>
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	681a      	ldr	r2, [r3, #0]
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f022 0201 	bic.w	r2, r2, #1
 800746a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2201      	movs	r2, #1
 8007470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007474:	2300      	movs	r3, #0
}
 8007476:	4618      	mov	r0, r3
 8007478:	370c      	adds	r7, #12
 800747a:	46bd      	mov	sp, r7
 800747c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007480:	4770      	bx	lr
	...

08007484 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007484:	b480      	push	{r7}
 8007486:	b085      	sub	sp, #20
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007492:	b2db      	uxtb	r3, r3
 8007494:	2b01      	cmp	r3, #1
 8007496:	d001      	beq.n	800749c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007498:	2301      	movs	r3, #1
 800749a:	e04f      	b.n	800753c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2202      	movs	r2, #2
 80074a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	68da      	ldr	r2, [r3, #12]
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f042 0201 	orr.w	r2, r2, #1
 80074b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	4a23      	ldr	r2, [pc, #140]	; (8007548 <HAL_TIM_Base_Start_IT+0xc4>)
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d01d      	beq.n	80074fa <HAL_TIM_Base_Start_IT+0x76>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074c6:	d018      	beq.n	80074fa <HAL_TIM_Base_Start_IT+0x76>
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	4a1f      	ldr	r2, [pc, #124]	; (800754c <HAL_TIM_Base_Start_IT+0xc8>)
 80074ce:	4293      	cmp	r3, r2
 80074d0:	d013      	beq.n	80074fa <HAL_TIM_Base_Start_IT+0x76>
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	4a1e      	ldr	r2, [pc, #120]	; (8007550 <HAL_TIM_Base_Start_IT+0xcc>)
 80074d8:	4293      	cmp	r3, r2
 80074da:	d00e      	beq.n	80074fa <HAL_TIM_Base_Start_IT+0x76>
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	4a1c      	ldr	r2, [pc, #112]	; (8007554 <HAL_TIM_Base_Start_IT+0xd0>)
 80074e2:	4293      	cmp	r3, r2
 80074e4:	d009      	beq.n	80074fa <HAL_TIM_Base_Start_IT+0x76>
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	4a1b      	ldr	r2, [pc, #108]	; (8007558 <HAL_TIM_Base_Start_IT+0xd4>)
 80074ec:	4293      	cmp	r3, r2
 80074ee:	d004      	beq.n	80074fa <HAL_TIM_Base_Start_IT+0x76>
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	4a19      	ldr	r2, [pc, #100]	; (800755c <HAL_TIM_Base_Start_IT+0xd8>)
 80074f6:	4293      	cmp	r3, r2
 80074f8:	d115      	bne.n	8007526 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	689a      	ldr	r2, [r3, #8]
 8007500:	4b17      	ldr	r3, [pc, #92]	; (8007560 <HAL_TIM_Base_Start_IT+0xdc>)
 8007502:	4013      	ands	r3, r2
 8007504:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	2b06      	cmp	r3, #6
 800750a:	d015      	beq.n	8007538 <HAL_TIM_Base_Start_IT+0xb4>
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007512:	d011      	beq.n	8007538 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	681a      	ldr	r2, [r3, #0]
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	f042 0201 	orr.w	r2, r2, #1
 8007522:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007524:	e008      	b.n	8007538 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	681a      	ldr	r2, [r3, #0]
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f042 0201 	orr.w	r2, r2, #1
 8007534:	601a      	str	r2, [r3, #0]
 8007536:	e000      	b.n	800753a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007538:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800753a:	2300      	movs	r3, #0
}
 800753c:	4618      	mov	r0, r3
 800753e:	3714      	adds	r7, #20
 8007540:	46bd      	mov	sp, r7
 8007542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007546:	4770      	bx	lr
 8007548:	40012c00 	.word	0x40012c00
 800754c:	40000400 	.word	0x40000400
 8007550:	40000800 	.word	0x40000800
 8007554:	40000c00 	.word	0x40000c00
 8007558:	40013400 	.word	0x40013400
 800755c:	40014000 	.word	0x40014000
 8007560:	00010007 	.word	0x00010007

08007564 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b082      	sub	sp, #8
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d101      	bne.n	8007576 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007572:	2301      	movs	r3, #1
 8007574:	e049      	b.n	800760a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800757c:	b2db      	uxtb	r3, r3
 800757e:	2b00      	cmp	r3, #0
 8007580:	d106      	bne.n	8007590 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2200      	movs	r2, #0
 8007586:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800758a:	6878      	ldr	r0, [r7, #4]
 800758c:	f000 f841 	bl	8007612 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2202      	movs	r2, #2
 8007594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681a      	ldr	r2, [r3, #0]
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	3304      	adds	r3, #4
 80075a0:	4619      	mov	r1, r3
 80075a2:	4610      	mov	r0, r2
 80075a4:	f000 fd02 	bl	8007fac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2201      	movs	r2, #1
 80075ac:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2201      	movs	r2, #1
 80075b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2201      	movs	r2, #1
 80075bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2201      	movs	r2, #1
 80075c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2201      	movs	r2, #1
 80075cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2201      	movs	r2, #1
 80075d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2201      	movs	r2, #1
 80075dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2201      	movs	r2, #1
 80075e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2201      	movs	r2, #1
 80075ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2201      	movs	r2, #1
 80075f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2201      	movs	r2, #1
 80075fc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2201      	movs	r2, #1
 8007604:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007608:	2300      	movs	r3, #0
}
 800760a:	4618      	mov	r0, r3
 800760c:	3708      	adds	r7, #8
 800760e:	46bd      	mov	sp, r7
 8007610:	bd80      	pop	{r7, pc}

08007612 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007612:	b480      	push	{r7}
 8007614:	b083      	sub	sp, #12
 8007616:	af00      	add	r7, sp, #0
 8007618:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800761a:	bf00      	nop
 800761c:	370c      	adds	r7, #12
 800761e:	46bd      	mov	sp, r7
 8007620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007624:	4770      	bx	lr
	...

08007628 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b084      	sub	sp, #16
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
 8007630:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d109      	bne.n	800764c <HAL_TIM_PWM_Start+0x24>
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800763e:	b2db      	uxtb	r3, r3
 8007640:	2b01      	cmp	r3, #1
 8007642:	bf14      	ite	ne
 8007644:	2301      	movne	r3, #1
 8007646:	2300      	moveq	r3, #0
 8007648:	b2db      	uxtb	r3, r3
 800764a:	e03c      	b.n	80076c6 <HAL_TIM_PWM_Start+0x9e>
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	2b04      	cmp	r3, #4
 8007650:	d109      	bne.n	8007666 <HAL_TIM_PWM_Start+0x3e>
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007658:	b2db      	uxtb	r3, r3
 800765a:	2b01      	cmp	r3, #1
 800765c:	bf14      	ite	ne
 800765e:	2301      	movne	r3, #1
 8007660:	2300      	moveq	r3, #0
 8007662:	b2db      	uxtb	r3, r3
 8007664:	e02f      	b.n	80076c6 <HAL_TIM_PWM_Start+0x9e>
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	2b08      	cmp	r3, #8
 800766a:	d109      	bne.n	8007680 <HAL_TIM_PWM_Start+0x58>
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007672:	b2db      	uxtb	r3, r3
 8007674:	2b01      	cmp	r3, #1
 8007676:	bf14      	ite	ne
 8007678:	2301      	movne	r3, #1
 800767a:	2300      	moveq	r3, #0
 800767c:	b2db      	uxtb	r3, r3
 800767e:	e022      	b.n	80076c6 <HAL_TIM_PWM_Start+0x9e>
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	2b0c      	cmp	r3, #12
 8007684:	d109      	bne.n	800769a <HAL_TIM_PWM_Start+0x72>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800768c:	b2db      	uxtb	r3, r3
 800768e:	2b01      	cmp	r3, #1
 8007690:	bf14      	ite	ne
 8007692:	2301      	movne	r3, #1
 8007694:	2300      	moveq	r3, #0
 8007696:	b2db      	uxtb	r3, r3
 8007698:	e015      	b.n	80076c6 <HAL_TIM_PWM_Start+0x9e>
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	2b10      	cmp	r3, #16
 800769e:	d109      	bne.n	80076b4 <HAL_TIM_PWM_Start+0x8c>
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80076a6:	b2db      	uxtb	r3, r3
 80076a8:	2b01      	cmp	r3, #1
 80076aa:	bf14      	ite	ne
 80076ac:	2301      	movne	r3, #1
 80076ae:	2300      	moveq	r3, #0
 80076b0:	b2db      	uxtb	r3, r3
 80076b2:	e008      	b.n	80076c6 <HAL_TIM_PWM_Start+0x9e>
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80076ba:	b2db      	uxtb	r3, r3
 80076bc:	2b01      	cmp	r3, #1
 80076be:	bf14      	ite	ne
 80076c0:	2301      	movne	r3, #1
 80076c2:	2300      	moveq	r3, #0
 80076c4:	b2db      	uxtb	r3, r3
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d001      	beq.n	80076ce <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80076ca:	2301      	movs	r3, #1
 80076cc:	e09c      	b.n	8007808 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80076ce:	683b      	ldr	r3, [r7, #0]
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d104      	bne.n	80076de <HAL_TIM_PWM_Start+0xb6>
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2202      	movs	r2, #2
 80076d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80076dc:	e023      	b.n	8007726 <HAL_TIM_PWM_Start+0xfe>
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	2b04      	cmp	r3, #4
 80076e2:	d104      	bne.n	80076ee <HAL_TIM_PWM_Start+0xc6>
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2202      	movs	r2, #2
 80076e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80076ec:	e01b      	b.n	8007726 <HAL_TIM_PWM_Start+0xfe>
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	2b08      	cmp	r3, #8
 80076f2:	d104      	bne.n	80076fe <HAL_TIM_PWM_Start+0xd6>
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2202      	movs	r2, #2
 80076f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80076fc:	e013      	b.n	8007726 <HAL_TIM_PWM_Start+0xfe>
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	2b0c      	cmp	r3, #12
 8007702:	d104      	bne.n	800770e <HAL_TIM_PWM_Start+0xe6>
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2202      	movs	r2, #2
 8007708:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800770c:	e00b      	b.n	8007726 <HAL_TIM_PWM_Start+0xfe>
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	2b10      	cmp	r3, #16
 8007712:	d104      	bne.n	800771e <HAL_TIM_PWM_Start+0xf6>
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2202      	movs	r2, #2
 8007718:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800771c:	e003      	b.n	8007726 <HAL_TIM_PWM_Start+0xfe>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2202      	movs	r2, #2
 8007722:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	2201      	movs	r2, #1
 800772c:	6839      	ldr	r1, [r7, #0]
 800772e:	4618      	mov	r0, r3
 8007730:	f001 f846 	bl	80087c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	4a35      	ldr	r2, [pc, #212]	; (8007810 <HAL_TIM_PWM_Start+0x1e8>)
 800773a:	4293      	cmp	r3, r2
 800773c:	d013      	beq.n	8007766 <HAL_TIM_PWM_Start+0x13e>
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	4a34      	ldr	r2, [pc, #208]	; (8007814 <HAL_TIM_PWM_Start+0x1ec>)
 8007744:	4293      	cmp	r3, r2
 8007746:	d00e      	beq.n	8007766 <HAL_TIM_PWM_Start+0x13e>
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	4a32      	ldr	r2, [pc, #200]	; (8007818 <HAL_TIM_PWM_Start+0x1f0>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d009      	beq.n	8007766 <HAL_TIM_PWM_Start+0x13e>
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	4a31      	ldr	r2, [pc, #196]	; (800781c <HAL_TIM_PWM_Start+0x1f4>)
 8007758:	4293      	cmp	r3, r2
 800775a:	d004      	beq.n	8007766 <HAL_TIM_PWM_Start+0x13e>
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	4a2f      	ldr	r2, [pc, #188]	; (8007820 <HAL_TIM_PWM_Start+0x1f8>)
 8007762:	4293      	cmp	r3, r2
 8007764:	d101      	bne.n	800776a <HAL_TIM_PWM_Start+0x142>
 8007766:	2301      	movs	r3, #1
 8007768:	e000      	b.n	800776c <HAL_TIM_PWM_Start+0x144>
 800776a:	2300      	movs	r3, #0
 800776c:	2b00      	cmp	r3, #0
 800776e:	d007      	beq.n	8007780 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800777e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	4a22      	ldr	r2, [pc, #136]	; (8007810 <HAL_TIM_PWM_Start+0x1e8>)
 8007786:	4293      	cmp	r3, r2
 8007788:	d01d      	beq.n	80077c6 <HAL_TIM_PWM_Start+0x19e>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007792:	d018      	beq.n	80077c6 <HAL_TIM_PWM_Start+0x19e>
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	4a22      	ldr	r2, [pc, #136]	; (8007824 <HAL_TIM_PWM_Start+0x1fc>)
 800779a:	4293      	cmp	r3, r2
 800779c:	d013      	beq.n	80077c6 <HAL_TIM_PWM_Start+0x19e>
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	4a21      	ldr	r2, [pc, #132]	; (8007828 <HAL_TIM_PWM_Start+0x200>)
 80077a4:	4293      	cmp	r3, r2
 80077a6:	d00e      	beq.n	80077c6 <HAL_TIM_PWM_Start+0x19e>
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	4a1f      	ldr	r2, [pc, #124]	; (800782c <HAL_TIM_PWM_Start+0x204>)
 80077ae:	4293      	cmp	r3, r2
 80077b0:	d009      	beq.n	80077c6 <HAL_TIM_PWM_Start+0x19e>
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	4a17      	ldr	r2, [pc, #92]	; (8007814 <HAL_TIM_PWM_Start+0x1ec>)
 80077b8:	4293      	cmp	r3, r2
 80077ba:	d004      	beq.n	80077c6 <HAL_TIM_PWM_Start+0x19e>
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	4a15      	ldr	r2, [pc, #84]	; (8007818 <HAL_TIM_PWM_Start+0x1f0>)
 80077c2:	4293      	cmp	r3, r2
 80077c4:	d115      	bne.n	80077f2 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	689a      	ldr	r2, [r3, #8]
 80077cc:	4b18      	ldr	r3, [pc, #96]	; (8007830 <HAL_TIM_PWM_Start+0x208>)
 80077ce:	4013      	ands	r3, r2
 80077d0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	2b06      	cmp	r3, #6
 80077d6:	d015      	beq.n	8007804 <HAL_TIM_PWM_Start+0x1dc>
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80077de:	d011      	beq.n	8007804 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	681a      	ldr	r2, [r3, #0]
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f042 0201 	orr.w	r2, r2, #1
 80077ee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077f0:	e008      	b.n	8007804 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	681a      	ldr	r2, [r3, #0]
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f042 0201 	orr.w	r2, r2, #1
 8007800:	601a      	str	r2, [r3, #0]
 8007802:	e000      	b.n	8007806 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007804:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007806:	2300      	movs	r3, #0
}
 8007808:	4618      	mov	r0, r3
 800780a:	3710      	adds	r7, #16
 800780c:	46bd      	mov	sp, r7
 800780e:	bd80      	pop	{r7, pc}
 8007810:	40012c00 	.word	0x40012c00
 8007814:	40013400 	.word	0x40013400
 8007818:	40014000 	.word	0x40014000
 800781c:	40014400 	.word	0x40014400
 8007820:	40014800 	.word	0x40014800
 8007824:	40000400 	.word	0x40000400
 8007828:	40000800 	.word	0x40000800
 800782c:	40000c00 	.word	0x40000c00
 8007830:	00010007 	.word	0x00010007

08007834 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b082      	sub	sp, #8
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
 800783c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	2200      	movs	r2, #0
 8007844:	6839      	ldr	r1, [r7, #0]
 8007846:	4618      	mov	r0, r3
 8007848:	f000 ffba 	bl	80087c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	4a3e      	ldr	r2, [pc, #248]	; (800794c <HAL_TIM_PWM_Stop+0x118>)
 8007852:	4293      	cmp	r3, r2
 8007854:	d013      	beq.n	800787e <HAL_TIM_PWM_Stop+0x4a>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	4a3d      	ldr	r2, [pc, #244]	; (8007950 <HAL_TIM_PWM_Stop+0x11c>)
 800785c:	4293      	cmp	r3, r2
 800785e:	d00e      	beq.n	800787e <HAL_TIM_PWM_Stop+0x4a>
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	4a3b      	ldr	r2, [pc, #236]	; (8007954 <HAL_TIM_PWM_Stop+0x120>)
 8007866:	4293      	cmp	r3, r2
 8007868:	d009      	beq.n	800787e <HAL_TIM_PWM_Stop+0x4a>
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	4a3a      	ldr	r2, [pc, #232]	; (8007958 <HAL_TIM_PWM_Stop+0x124>)
 8007870:	4293      	cmp	r3, r2
 8007872:	d004      	beq.n	800787e <HAL_TIM_PWM_Stop+0x4a>
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	4a38      	ldr	r2, [pc, #224]	; (800795c <HAL_TIM_PWM_Stop+0x128>)
 800787a:	4293      	cmp	r3, r2
 800787c:	d101      	bne.n	8007882 <HAL_TIM_PWM_Stop+0x4e>
 800787e:	2301      	movs	r3, #1
 8007880:	e000      	b.n	8007884 <HAL_TIM_PWM_Stop+0x50>
 8007882:	2300      	movs	r3, #0
 8007884:	2b00      	cmp	r3, #0
 8007886:	d017      	beq.n	80078b8 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	6a1a      	ldr	r2, [r3, #32]
 800788e:	f241 1311 	movw	r3, #4369	; 0x1111
 8007892:	4013      	ands	r3, r2
 8007894:	2b00      	cmp	r3, #0
 8007896:	d10f      	bne.n	80078b8 <HAL_TIM_PWM_Stop+0x84>
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	6a1a      	ldr	r2, [r3, #32]
 800789e:	f240 4344 	movw	r3, #1092	; 0x444
 80078a2:	4013      	ands	r3, r2
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d107      	bne.n	80078b8 <HAL_TIM_PWM_Stop+0x84>
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80078b6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	6a1a      	ldr	r2, [r3, #32]
 80078be:	f241 1311 	movw	r3, #4369	; 0x1111
 80078c2:	4013      	ands	r3, r2
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d10f      	bne.n	80078e8 <HAL_TIM_PWM_Stop+0xb4>
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	6a1a      	ldr	r2, [r3, #32]
 80078ce:	f240 4344 	movw	r3, #1092	; 0x444
 80078d2:	4013      	ands	r3, r2
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d107      	bne.n	80078e8 <HAL_TIM_PWM_Stop+0xb4>
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	681a      	ldr	r2, [r3, #0]
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f022 0201 	bic.w	r2, r2, #1
 80078e6:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80078e8:	683b      	ldr	r3, [r7, #0]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d104      	bne.n	80078f8 <HAL_TIM_PWM_Stop+0xc4>
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2201      	movs	r2, #1
 80078f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80078f6:	e023      	b.n	8007940 <HAL_TIM_PWM_Stop+0x10c>
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	2b04      	cmp	r3, #4
 80078fc:	d104      	bne.n	8007908 <HAL_TIM_PWM_Stop+0xd4>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2201      	movs	r2, #1
 8007902:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007906:	e01b      	b.n	8007940 <HAL_TIM_PWM_Stop+0x10c>
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	2b08      	cmp	r3, #8
 800790c:	d104      	bne.n	8007918 <HAL_TIM_PWM_Stop+0xe4>
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2201      	movs	r2, #1
 8007912:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007916:	e013      	b.n	8007940 <HAL_TIM_PWM_Stop+0x10c>
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	2b0c      	cmp	r3, #12
 800791c:	d104      	bne.n	8007928 <HAL_TIM_PWM_Stop+0xf4>
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2201      	movs	r2, #1
 8007922:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007926:	e00b      	b.n	8007940 <HAL_TIM_PWM_Stop+0x10c>
 8007928:	683b      	ldr	r3, [r7, #0]
 800792a:	2b10      	cmp	r3, #16
 800792c:	d104      	bne.n	8007938 <HAL_TIM_PWM_Stop+0x104>
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2201      	movs	r2, #1
 8007932:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007936:	e003      	b.n	8007940 <HAL_TIM_PWM_Stop+0x10c>
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2201      	movs	r2, #1
 800793c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8007940:	2300      	movs	r3, #0
}
 8007942:	4618      	mov	r0, r3
 8007944:	3708      	adds	r7, #8
 8007946:	46bd      	mov	sp, r7
 8007948:	bd80      	pop	{r7, pc}
 800794a:	bf00      	nop
 800794c:	40012c00 	.word	0x40012c00
 8007950:	40013400 	.word	0x40013400
 8007954:	40014000 	.word	0x40014000
 8007958:	40014400 	.word	0x40014400
 800795c:	40014800 	.word	0x40014800

08007960 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b082      	sub	sp, #8
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	691b      	ldr	r3, [r3, #16]
 800796e:	f003 0302 	and.w	r3, r3, #2
 8007972:	2b02      	cmp	r3, #2
 8007974:	d122      	bne.n	80079bc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	68db      	ldr	r3, [r3, #12]
 800797c:	f003 0302 	and.w	r3, r3, #2
 8007980:	2b02      	cmp	r3, #2
 8007982:	d11b      	bne.n	80079bc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f06f 0202 	mvn.w	r2, #2
 800798c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2201      	movs	r2, #1
 8007992:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	699b      	ldr	r3, [r3, #24]
 800799a:	f003 0303 	and.w	r3, r3, #3
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d003      	beq.n	80079aa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80079a2:	6878      	ldr	r0, [r7, #4]
 80079a4:	f000 fae3 	bl	8007f6e <HAL_TIM_IC_CaptureCallback>
 80079a8:	e005      	b.n	80079b6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80079aa:	6878      	ldr	r0, [r7, #4]
 80079ac:	f000 fad5 	bl	8007f5a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80079b0:	6878      	ldr	r0, [r7, #4]
 80079b2:	f000 fae6 	bl	8007f82 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2200      	movs	r2, #0
 80079ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	691b      	ldr	r3, [r3, #16]
 80079c2:	f003 0304 	and.w	r3, r3, #4
 80079c6:	2b04      	cmp	r3, #4
 80079c8:	d122      	bne.n	8007a10 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	68db      	ldr	r3, [r3, #12]
 80079d0:	f003 0304 	and.w	r3, r3, #4
 80079d4:	2b04      	cmp	r3, #4
 80079d6:	d11b      	bne.n	8007a10 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f06f 0204 	mvn.w	r2, #4
 80079e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2202      	movs	r2, #2
 80079e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	699b      	ldr	r3, [r3, #24]
 80079ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d003      	beq.n	80079fe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80079f6:	6878      	ldr	r0, [r7, #4]
 80079f8:	f000 fab9 	bl	8007f6e <HAL_TIM_IC_CaptureCallback>
 80079fc:	e005      	b.n	8007a0a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80079fe:	6878      	ldr	r0, [r7, #4]
 8007a00:	f000 faab 	bl	8007f5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a04:	6878      	ldr	r0, [r7, #4]
 8007a06:	f000 fabc 	bl	8007f82 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	691b      	ldr	r3, [r3, #16]
 8007a16:	f003 0308 	and.w	r3, r3, #8
 8007a1a:	2b08      	cmp	r3, #8
 8007a1c:	d122      	bne.n	8007a64 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	68db      	ldr	r3, [r3, #12]
 8007a24:	f003 0308 	and.w	r3, r3, #8
 8007a28:	2b08      	cmp	r3, #8
 8007a2a:	d11b      	bne.n	8007a64 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f06f 0208 	mvn.w	r2, #8
 8007a34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2204      	movs	r2, #4
 8007a3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	69db      	ldr	r3, [r3, #28]
 8007a42:	f003 0303 	and.w	r3, r3, #3
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d003      	beq.n	8007a52 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a4a:	6878      	ldr	r0, [r7, #4]
 8007a4c:	f000 fa8f 	bl	8007f6e <HAL_TIM_IC_CaptureCallback>
 8007a50:	e005      	b.n	8007a5e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a52:	6878      	ldr	r0, [r7, #4]
 8007a54:	f000 fa81 	bl	8007f5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a58:	6878      	ldr	r0, [r7, #4]
 8007a5a:	f000 fa92 	bl	8007f82 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2200      	movs	r2, #0
 8007a62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	691b      	ldr	r3, [r3, #16]
 8007a6a:	f003 0310 	and.w	r3, r3, #16
 8007a6e:	2b10      	cmp	r3, #16
 8007a70:	d122      	bne.n	8007ab8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	68db      	ldr	r3, [r3, #12]
 8007a78:	f003 0310 	and.w	r3, r3, #16
 8007a7c:	2b10      	cmp	r3, #16
 8007a7e:	d11b      	bne.n	8007ab8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f06f 0210 	mvn.w	r2, #16
 8007a88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2208      	movs	r2, #8
 8007a8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	69db      	ldr	r3, [r3, #28]
 8007a96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d003      	beq.n	8007aa6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a9e:	6878      	ldr	r0, [r7, #4]
 8007aa0:	f000 fa65 	bl	8007f6e <HAL_TIM_IC_CaptureCallback>
 8007aa4:	e005      	b.n	8007ab2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007aa6:	6878      	ldr	r0, [r7, #4]
 8007aa8:	f000 fa57 	bl	8007f5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007aac:	6878      	ldr	r0, [r7, #4]
 8007aae:	f000 fa68 	bl	8007f82 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	691b      	ldr	r3, [r3, #16]
 8007abe:	f003 0301 	and.w	r3, r3, #1
 8007ac2:	2b01      	cmp	r3, #1
 8007ac4:	d10e      	bne.n	8007ae4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	68db      	ldr	r3, [r3, #12]
 8007acc:	f003 0301 	and.w	r3, r3, #1
 8007ad0:	2b01      	cmp	r3, #1
 8007ad2:	d107      	bne.n	8007ae4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f06f 0201 	mvn.w	r2, #1
 8007adc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007ade:	6878      	ldr	r0, [r7, #4]
 8007ae0:	f7fa fe3a 	bl	8002758 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	691b      	ldr	r3, [r3, #16]
 8007aea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007aee:	2b80      	cmp	r3, #128	; 0x80
 8007af0:	d10e      	bne.n	8007b10 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	68db      	ldr	r3, [r3, #12]
 8007af8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007afc:	2b80      	cmp	r3, #128	; 0x80
 8007afe:	d107      	bne.n	8007b10 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007b08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007b0a:	6878      	ldr	r0, [r7, #4]
 8007b0c:	f000 ff10 	bl	8008930 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	691b      	ldr	r3, [r3, #16]
 8007b16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b1a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007b1e:	d10e      	bne.n	8007b3e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	68db      	ldr	r3, [r3, #12]
 8007b26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b2a:	2b80      	cmp	r3, #128	; 0x80
 8007b2c:	d107      	bne.n	8007b3e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007b36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007b38:	6878      	ldr	r0, [r7, #4]
 8007b3a:	f000 ff03 	bl	8008944 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	691b      	ldr	r3, [r3, #16]
 8007b44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b48:	2b40      	cmp	r3, #64	; 0x40
 8007b4a:	d10e      	bne.n	8007b6a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	68db      	ldr	r3, [r3, #12]
 8007b52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b56:	2b40      	cmp	r3, #64	; 0x40
 8007b58:	d107      	bne.n	8007b6a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007b62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007b64:	6878      	ldr	r0, [r7, #4]
 8007b66:	f000 fa16 	bl	8007f96 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	691b      	ldr	r3, [r3, #16]
 8007b70:	f003 0320 	and.w	r3, r3, #32
 8007b74:	2b20      	cmp	r3, #32
 8007b76:	d10e      	bne.n	8007b96 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	68db      	ldr	r3, [r3, #12]
 8007b7e:	f003 0320 	and.w	r3, r3, #32
 8007b82:	2b20      	cmp	r3, #32
 8007b84:	d107      	bne.n	8007b96 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	f06f 0220 	mvn.w	r2, #32
 8007b8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007b90:	6878      	ldr	r0, [r7, #4]
 8007b92:	f000 fec3 	bl	800891c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007b96:	bf00      	nop
 8007b98:	3708      	adds	r7, #8
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	bd80      	pop	{r7, pc}
	...

08007ba0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007ba0:	b580      	push	{r7, lr}
 8007ba2:	b086      	sub	sp, #24
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	60f8      	str	r0, [r7, #12]
 8007ba8:	60b9      	str	r1, [r7, #8]
 8007baa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007bac:	2300      	movs	r3, #0
 8007bae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007bb6:	2b01      	cmp	r3, #1
 8007bb8:	d101      	bne.n	8007bbe <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007bba:	2302      	movs	r3, #2
 8007bbc:	e0ff      	b.n	8007dbe <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	2201      	movs	r2, #1
 8007bc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	2b14      	cmp	r3, #20
 8007bca:	f200 80f0 	bhi.w	8007dae <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007bce:	a201      	add	r2, pc, #4	; (adr r2, 8007bd4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007bd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bd4:	08007c29 	.word	0x08007c29
 8007bd8:	08007daf 	.word	0x08007daf
 8007bdc:	08007daf 	.word	0x08007daf
 8007be0:	08007daf 	.word	0x08007daf
 8007be4:	08007c69 	.word	0x08007c69
 8007be8:	08007daf 	.word	0x08007daf
 8007bec:	08007daf 	.word	0x08007daf
 8007bf0:	08007daf 	.word	0x08007daf
 8007bf4:	08007cab 	.word	0x08007cab
 8007bf8:	08007daf 	.word	0x08007daf
 8007bfc:	08007daf 	.word	0x08007daf
 8007c00:	08007daf 	.word	0x08007daf
 8007c04:	08007ceb 	.word	0x08007ceb
 8007c08:	08007daf 	.word	0x08007daf
 8007c0c:	08007daf 	.word	0x08007daf
 8007c10:	08007daf 	.word	0x08007daf
 8007c14:	08007d2d 	.word	0x08007d2d
 8007c18:	08007daf 	.word	0x08007daf
 8007c1c:	08007daf 	.word	0x08007daf
 8007c20:	08007daf 	.word	0x08007daf
 8007c24:	08007d6d 	.word	0x08007d6d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	68b9      	ldr	r1, [r7, #8]
 8007c2e:	4618      	mov	r0, r3
 8007c30:	f000 fa56 	bl	80080e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	699a      	ldr	r2, [r3, #24]
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f042 0208 	orr.w	r2, r2, #8
 8007c42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	699a      	ldr	r2, [r3, #24]
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	f022 0204 	bic.w	r2, r2, #4
 8007c52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	6999      	ldr	r1, [r3, #24]
 8007c5a:	68bb      	ldr	r3, [r7, #8]
 8007c5c:	691a      	ldr	r2, [r3, #16]
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	430a      	orrs	r2, r1
 8007c64:	619a      	str	r2, [r3, #24]
      break;
 8007c66:	e0a5      	b.n	8007db4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	68b9      	ldr	r1, [r7, #8]
 8007c6e:	4618      	mov	r0, r3
 8007c70:	f000 fac6 	bl	8008200 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	699a      	ldr	r2, [r3, #24]
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007c82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	699a      	ldr	r2, [r3, #24]
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	6999      	ldr	r1, [r3, #24]
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	691b      	ldr	r3, [r3, #16]
 8007c9e:	021a      	lsls	r2, r3, #8
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	430a      	orrs	r2, r1
 8007ca6:	619a      	str	r2, [r3, #24]
      break;
 8007ca8:	e084      	b.n	8007db4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	68b9      	ldr	r1, [r7, #8]
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	f000 fb2f 	bl	8008314 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	69da      	ldr	r2, [r3, #28]
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f042 0208 	orr.w	r2, r2, #8
 8007cc4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	69da      	ldr	r2, [r3, #28]
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f022 0204 	bic.w	r2, r2, #4
 8007cd4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	69d9      	ldr	r1, [r3, #28]
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	691a      	ldr	r2, [r3, #16]
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	430a      	orrs	r2, r1
 8007ce6:	61da      	str	r2, [r3, #28]
      break;
 8007ce8:	e064      	b.n	8007db4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	68b9      	ldr	r1, [r7, #8]
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	f000 fb97 	bl	8008424 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	69da      	ldr	r2, [r3, #28]
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007d04:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	69da      	ldr	r2, [r3, #28]
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	69d9      	ldr	r1, [r3, #28]
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	691b      	ldr	r3, [r3, #16]
 8007d20:	021a      	lsls	r2, r3, #8
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	430a      	orrs	r2, r1
 8007d28:	61da      	str	r2, [r3, #28]
      break;
 8007d2a:	e043      	b.n	8007db4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	68b9      	ldr	r1, [r7, #8]
 8007d32:	4618      	mov	r0, r3
 8007d34:	f000 fbe0 	bl	80084f8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f042 0208 	orr.w	r2, r2, #8
 8007d46:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f022 0204 	bic.w	r2, r2, #4
 8007d56:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007d5e:	68bb      	ldr	r3, [r7, #8]
 8007d60:	691a      	ldr	r2, [r3, #16]
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	430a      	orrs	r2, r1
 8007d68:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007d6a:	e023      	b.n	8007db4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	68b9      	ldr	r1, [r7, #8]
 8007d72:	4618      	mov	r0, r3
 8007d74:	f000 fc24 	bl	80085c0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007d86:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d96:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007d9e:	68bb      	ldr	r3, [r7, #8]
 8007da0:	691b      	ldr	r3, [r3, #16]
 8007da2:	021a      	lsls	r2, r3, #8
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	430a      	orrs	r2, r1
 8007daa:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007dac:	e002      	b.n	8007db4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007dae:	2301      	movs	r3, #1
 8007db0:	75fb      	strb	r3, [r7, #23]
      break;
 8007db2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	2200      	movs	r2, #0
 8007db8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007dbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	3718      	adds	r7, #24
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	bd80      	pop	{r7, pc}
 8007dc6:	bf00      	nop

08007dc8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b084      	sub	sp, #16
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
 8007dd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ddc:	2b01      	cmp	r3, #1
 8007dde:	d101      	bne.n	8007de4 <HAL_TIM_ConfigClockSource+0x1c>
 8007de0:	2302      	movs	r3, #2
 8007de2:	e0b6      	b.n	8007f52 <HAL_TIM_ConfigClockSource+0x18a>
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2201      	movs	r2, #1
 8007de8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2202      	movs	r2, #2
 8007df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	689b      	ldr	r3, [r3, #8]
 8007dfa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007dfc:	68bb      	ldr	r3, [r7, #8]
 8007dfe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007e02:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007e06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007e08:	68bb      	ldr	r3, [r7, #8]
 8007e0a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007e0e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	68ba      	ldr	r2, [r7, #8]
 8007e16:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007e18:	683b      	ldr	r3, [r7, #0]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e20:	d03e      	beq.n	8007ea0 <HAL_TIM_ConfigClockSource+0xd8>
 8007e22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e26:	f200 8087 	bhi.w	8007f38 <HAL_TIM_ConfigClockSource+0x170>
 8007e2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e2e:	f000 8086 	beq.w	8007f3e <HAL_TIM_ConfigClockSource+0x176>
 8007e32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e36:	d87f      	bhi.n	8007f38 <HAL_TIM_ConfigClockSource+0x170>
 8007e38:	2b70      	cmp	r3, #112	; 0x70
 8007e3a:	d01a      	beq.n	8007e72 <HAL_TIM_ConfigClockSource+0xaa>
 8007e3c:	2b70      	cmp	r3, #112	; 0x70
 8007e3e:	d87b      	bhi.n	8007f38 <HAL_TIM_ConfigClockSource+0x170>
 8007e40:	2b60      	cmp	r3, #96	; 0x60
 8007e42:	d050      	beq.n	8007ee6 <HAL_TIM_ConfigClockSource+0x11e>
 8007e44:	2b60      	cmp	r3, #96	; 0x60
 8007e46:	d877      	bhi.n	8007f38 <HAL_TIM_ConfigClockSource+0x170>
 8007e48:	2b50      	cmp	r3, #80	; 0x50
 8007e4a:	d03c      	beq.n	8007ec6 <HAL_TIM_ConfigClockSource+0xfe>
 8007e4c:	2b50      	cmp	r3, #80	; 0x50
 8007e4e:	d873      	bhi.n	8007f38 <HAL_TIM_ConfigClockSource+0x170>
 8007e50:	2b40      	cmp	r3, #64	; 0x40
 8007e52:	d058      	beq.n	8007f06 <HAL_TIM_ConfigClockSource+0x13e>
 8007e54:	2b40      	cmp	r3, #64	; 0x40
 8007e56:	d86f      	bhi.n	8007f38 <HAL_TIM_ConfigClockSource+0x170>
 8007e58:	2b30      	cmp	r3, #48	; 0x30
 8007e5a:	d064      	beq.n	8007f26 <HAL_TIM_ConfigClockSource+0x15e>
 8007e5c:	2b30      	cmp	r3, #48	; 0x30
 8007e5e:	d86b      	bhi.n	8007f38 <HAL_TIM_ConfigClockSource+0x170>
 8007e60:	2b20      	cmp	r3, #32
 8007e62:	d060      	beq.n	8007f26 <HAL_TIM_ConfigClockSource+0x15e>
 8007e64:	2b20      	cmp	r3, #32
 8007e66:	d867      	bhi.n	8007f38 <HAL_TIM_ConfigClockSource+0x170>
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d05c      	beq.n	8007f26 <HAL_TIM_ConfigClockSource+0x15e>
 8007e6c:	2b10      	cmp	r3, #16
 8007e6e:	d05a      	beq.n	8007f26 <HAL_TIM_ConfigClockSource+0x15e>
 8007e70:	e062      	b.n	8007f38 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6818      	ldr	r0, [r3, #0]
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	6899      	ldr	r1, [r3, #8]
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	685a      	ldr	r2, [r3, #4]
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	68db      	ldr	r3, [r3, #12]
 8007e82:	f000 fc7d 	bl	8008780 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	689b      	ldr	r3, [r3, #8]
 8007e8c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007e8e:	68bb      	ldr	r3, [r7, #8]
 8007e90:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007e94:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	68ba      	ldr	r2, [r7, #8]
 8007e9c:	609a      	str	r2, [r3, #8]
      break;
 8007e9e:	e04f      	b.n	8007f40 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	6818      	ldr	r0, [r3, #0]
 8007ea4:	683b      	ldr	r3, [r7, #0]
 8007ea6:	6899      	ldr	r1, [r3, #8]
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	685a      	ldr	r2, [r3, #4]
 8007eac:	683b      	ldr	r3, [r7, #0]
 8007eae:	68db      	ldr	r3, [r3, #12]
 8007eb0:	f000 fc66 	bl	8008780 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	689a      	ldr	r2, [r3, #8]
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007ec2:	609a      	str	r2, [r3, #8]
      break;
 8007ec4:	e03c      	b.n	8007f40 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6818      	ldr	r0, [r3, #0]
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	6859      	ldr	r1, [r3, #4]
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	68db      	ldr	r3, [r3, #12]
 8007ed2:	461a      	mov	r2, r3
 8007ed4:	f000 fbda 	bl	800868c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	2150      	movs	r1, #80	; 0x50
 8007ede:	4618      	mov	r0, r3
 8007ee0:	f000 fc33 	bl	800874a <TIM_ITRx_SetConfig>
      break;
 8007ee4:	e02c      	b.n	8007f40 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	6818      	ldr	r0, [r3, #0]
 8007eea:	683b      	ldr	r3, [r7, #0]
 8007eec:	6859      	ldr	r1, [r3, #4]
 8007eee:	683b      	ldr	r3, [r7, #0]
 8007ef0:	68db      	ldr	r3, [r3, #12]
 8007ef2:	461a      	mov	r2, r3
 8007ef4:	f000 fbf9 	bl	80086ea <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	2160      	movs	r1, #96	; 0x60
 8007efe:	4618      	mov	r0, r3
 8007f00:	f000 fc23 	bl	800874a <TIM_ITRx_SetConfig>
      break;
 8007f04:	e01c      	b.n	8007f40 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	6818      	ldr	r0, [r3, #0]
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	6859      	ldr	r1, [r3, #4]
 8007f0e:	683b      	ldr	r3, [r7, #0]
 8007f10:	68db      	ldr	r3, [r3, #12]
 8007f12:	461a      	mov	r2, r3
 8007f14:	f000 fbba 	bl	800868c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	2140      	movs	r1, #64	; 0x40
 8007f1e:	4618      	mov	r0, r3
 8007f20:	f000 fc13 	bl	800874a <TIM_ITRx_SetConfig>
      break;
 8007f24:	e00c      	b.n	8007f40 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681a      	ldr	r2, [r3, #0]
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	4619      	mov	r1, r3
 8007f30:	4610      	mov	r0, r2
 8007f32:	f000 fc0a 	bl	800874a <TIM_ITRx_SetConfig>
      break;
 8007f36:	e003      	b.n	8007f40 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8007f38:	2301      	movs	r3, #1
 8007f3a:	73fb      	strb	r3, [r7, #15]
      break;
 8007f3c:	e000      	b.n	8007f40 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8007f3e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2201      	movs	r2, #1
 8007f44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007f50:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f52:	4618      	mov	r0, r3
 8007f54:	3710      	adds	r7, #16
 8007f56:	46bd      	mov	sp, r7
 8007f58:	bd80      	pop	{r7, pc}

08007f5a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007f5a:	b480      	push	{r7}
 8007f5c:	b083      	sub	sp, #12
 8007f5e:	af00      	add	r7, sp, #0
 8007f60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007f62:	bf00      	nop
 8007f64:	370c      	adds	r7, #12
 8007f66:	46bd      	mov	sp, r7
 8007f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6c:	4770      	bx	lr

08007f6e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007f6e:	b480      	push	{r7}
 8007f70:	b083      	sub	sp, #12
 8007f72:	af00      	add	r7, sp, #0
 8007f74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007f76:	bf00      	nop
 8007f78:	370c      	adds	r7, #12
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f80:	4770      	bx	lr

08007f82 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007f82:	b480      	push	{r7}
 8007f84:	b083      	sub	sp, #12
 8007f86:	af00      	add	r7, sp, #0
 8007f88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007f8a:	bf00      	nop
 8007f8c:	370c      	adds	r7, #12
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f94:	4770      	bx	lr

08007f96 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007f96:	b480      	push	{r7}
 8007f98:	b083      	sub	sp, #12
 8007f9a:	af00      	add	r7, sp, #0
 8007f9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007f9e:	bf00      	nop
 8007fa0:	370c      	adds	r7, #12
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa8:	4770      	bx	lr
	...

08007fac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007fac:	b480      	push	{r7}
 8007fae:	b085      	sub	sp, #20
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
 8007fb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	4a40      	ldr	r2, [pc, #256]	; (80080c0 <TIM_Base_SetConfig+0x114>)
 8007fc0:	4293      	cmp	r3, r2
 8007fc2:	d013      	beq.n	8007fec <TIM_Base_SetConfig+0x40>
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007fca:	d00f      	beq.n	8007fec <TIM_Base_SetConfig+0x40>
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	4a3d      	ldr	r2, [pc, #244]	; (80080c4 <TIM_Base_SetConfig+0x118>)
 8007fd0:	4293      	cmp	r3, r2
 8007fd2:	d00b      	beq.n	8007fec <TIM_Base_SetConfig+0x40>
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	4a3c      	ldr	r2, [pc, #240]	; (80080c8 <TIM_Base_SetConfig+0x11c>)
 8007fd8:	4293      	cmp	r3, r2
 8007fda:	d007      	beq.n	8007fec <TIM_Base_SetConfig+0x40>
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	4a3b      	ldr	r2, [pc, #236]	; (80080cc <TIM_Base_SetConfig+0x120>)
 8007fe0:	4293      	cmp	r3, r2
 8007fe2:	d003      	beq.n	8007fec <TIM_Base_SetConfig+0x40>
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	4a3a      	ldr	r2, [pc, #232]	; (80080d0 <TIM_Base_SetConfig+0x124>)
 8007fe8:	4293      	cmp	r3, r2
 8007fea:	d108      	bne.n	8007ffe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ff2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007ff4:	683b      	ldr	r3, [r7, #0]
 8007ff6:	685b      	ldr	r3, [r3, #4]
 8007ff8:	68fa      	ldr	r2, [r7, #12]
 8007ffa:	4313      	orrs	r3, r2
 8007ffc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	4a2f      	ldr	r2, [pc, #188]	; (80080c0 <TIM_Base_SetConfig+0x114>)
 8008002:	4293      	cmp	r3, r2
 8008004:	d01f      	beq.n	8008046 <TIM_Base_SetConfig+0x9a>
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800800c:	d01b      	beq.n	8008046 <TIM_Base_SetConfig+0x9a>
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	4a2c      	ldr	r2, [pc, #176]	; (80080c4 <TIM_Base_SetConfig+0x118>)
 8008012:	4293      	cmp	r3, r2
 8008014:	d017      	beq.n	8008046 <TIM_Base_SetConfig+0x9a>
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	4a2b      	ldr	r2, [pc, #172]	; (80080c8 <TIM_Base_SetConfig+0x11c>)
 800801a:	4293      	cmp	r3, r2
 800801c:	d013      	beq.n	8008046 <TIM_Base_SetConfig+0x9a>
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	4a2a      	ldr	r2, [pc, #168]	; (80080cc <TIM_Base_SetConfig+0x120>)
 8008022:	4293      	cmp	r3, r2
 8008024:	d00f      	beq.n	8008046 <TIM_Base_SetConfig+0x9a>
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	4a29      	ldr	r2, [pc, #164]	; (80080d0 <TIM_Base_SetConfig+0x124>)
 800802a:	4293      	cmp	r3, r2
 800802c:	d00b      	beq.n	8008046 <TIM_Base_SetConfig+0x9a>
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	4a28      	ldr	r2, [pc, #160]	; (80080d4 <TIM_Base_SetConfig+0x128>)
 8008032:	4293      	cmp	r3, r2
 8008034:	d007      	beq.n	8008046 <TIM_Base_SetConfig+0x9a>
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	4a27      	ldr	r2, [pc, #156]	; (80080d8 <TIM_Base_SetConfig+0x12c>)
 800803a:	4293      	cmp	r3, r2
 800803c:	d003      	beq.n	8008046 <TIM_Base_SetConfig+0x9a>
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	4a26      	ldr	r2, [pc, #152]	; (80080dc <TIM_Base_SetConfig+0x130>)
 8008042:	4293      	cmp	r3, r2
 8008044:	d108      	bne.n	8008058 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800804c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	68db      	ldr	r3, [r3, #12]
 8008052:	68fa      	ldr	r2, [r7, #12]
 8008054:	4313      	orrs	r3, r2
 8008056:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800805e:	683b      	ldr	r3, [r7, #0]
 8008060:	695b      	ldr	r3, [r3, #20]
 8008062:	4313      	orrs	r3, r2
 8008064:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	68fa      	ldr	r2, [r7, #12]
 800806a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	689a      	ldr	r2, [r3, #8]
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008074:	683b      	ldr	r3, [r7, #0]
 8008076:	681a      	ldr	r2, [r3, #0]
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	4a10      	ldr	r2, [pc, #64]	; (80080c0 <TIM_Base_SetConfig+0x114>)
 8008080:	4293      	cmp	r3, r2
 8008082:	d00f      	beq.n	80080a4 <TIM_Base_SetConfig+0xf8>
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	4a12      	ldr	r2, [pc, #72]	; (80080d0 <TIM_Base_SetConfig+0x124>)
 8008088:	4293      	cmp	r3, r2
 800808a:	d00b      	beq.n	80080a4 <TIM_Base_SetConfig+0xf8>
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	4a11      	ldr	r2, [pc, #68]	; (80080d4 <TIM_Base_SetConfig+0x128>)
 8008090:	4293      	cmp	r3, r2
 8008092:	d007      	beq.n	80080a4 <TIM_Base_SetConfig+0xf8>
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	4a10      	ldr	r2, [pc, #64]	; (80080d8 <TIM_Base_SetConfig+0x12c>)
 8008098:	4293      	cmp	r3, r2
 800809a:	d003      	beq.n	80080a4 <TIM_Base_SetConfig+0xf8>
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	4a0f      	ldr	r2, [pc, #60]	; (80080dc <TIM_Base_SetConfig+0x130>)
 80080a0:	4293      	cmp	r3, r2
 80080a2:	d103      	bne.n	80080ac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	691a      	ldr	r2, [r3, #16]
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2201      	movs	r2, #1
 80080b0:	615a      	str	r2, [r3, #20]
}
 80080b2:	bf00      	nop
 80080b4:	3714      	adds	r7, #20
 80080b6:	46bd      	mov	sp, r7
 80080b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080bc:	4770      	bx	lr
 80080be:	bf00      	nop
 80080c0:	40012c00 	.word	0x40012c00
 80080c4:	40000400 	.word	0x40000400
 80080c8:	40000800 	.word	0x40000800
 80080cc:	40000c00 	.word	0x40000c00
 80080d0:	40013400 	.word	0x40013400
 80080d4:	40014000 	.word	0x40014000
 80080d8:	40014400 	.word	0x40014400
 80080dc:	40014800 	.word	0x40014800

080080e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80080e0:	b480      	push	{r7}
 80080e2:	b087      	sub	sp, #28
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]
 80080e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	6a1b      	ldr	r3, [r3, #32]
 80080ee:	f023 0201 	bic.w	r2, r3, #1
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	6a1b      	ldr	r3, [r3, #32]
 80080fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	685b      	ldr	r3, [r3, #4]
 8008100:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	699b      	ldr	r3, [r3, #24]
 8008106:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800810e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008112:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	f023 0303 	bic.w	r3, r3, #3
 800811a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	68fa      	ldr	r2, [r7, #12]
 8008122:	4313      	orrs	r3, r2
 8008124:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008126:	697b      	ldr	r3, [r7, #20]
 8008128:	f023 0302 	bic.w	r3, r3, #2
 800812c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	689b      	ldr	r3, [r3, #8]
 8008132:	697a      	ldr	r2, [r7, #20]
 8008134:	4313      	orrs	r3, r2
 8008136:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	4a2c      	ldr	r2, [pc, #176]	; (80081ec <TIM_OC1_SetConfig+0x10c>)
 800813c:	4293      	cmp	r3, r2
 800813e:	d00f      	beq.n	8008160 <TIM_OC1_SetConfig+0x80>
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	4a2b      	ldr	r2, [pc, #172]	; (80081f0 <TIM_OC1_SetConfig+0x110>)
 8008144:	4293      	cmp	r3, r2
 8008146:	d00b      	beq.n	8008160 <TIM_OC1_SetConfig+0x80>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	4a2a      	ldr	r2, [pc, #168]	; (80081f4 <TIM_OC1_SetConfig+0x114>)
 800814c:	4293      	cmp	r3, r2
 800814e:	d007      	beq.n	8008160 <TIM_OC1_SetConfig+0x80>
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	4a29      	ldr	r2, [pc, #164]	; (80081f8 <TIM_OC1_SetConfig+0x118>)
 8008154:	4293      	cmp	r3, r2
 8008156:	d003      	beq.n	8008160 <TIM_OC1_SetConfig+0x80>
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	4a28      	ldr	r2, [pc, #160]	; (80081fc <TIM_OC1_SetConfig+0x11c>)
 800815c:	4293      	cmp	r3, r2
 800815e:	d10c      	bne.n	800817a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008160:	697b      	ldr	r3, [r7, #20]
 8008162:	f023 0308 	bic.w	r3, r3, #8
 8008166:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008168:	683b      	ldr	r3, [r7, #0]
 800816a:	68db      	ldr	r3, [r3, #12]
 800816c:	697a      	ldr	r2, [r7, #20]
 800816e:	4313      	orrs	r3, r2
 8008170:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008172:	697b      	ldr	r3, [r7, #20]
 8008174:	f023 0304 	bic.w	r3, r3, #4
 8008178:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	4a1b      	ldr	r2, [pc, #108]	; (80081ec <TIM_OC1_SetConfig+0x10c>)
 800817e:	4293      	cmp	r3, r2
 8008180:	d00f      	beq.n	80081a2 <TIM_OC1_SetConfig+0xc2>
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	4a1a      	ldr	r2, [pc, #104]	; (80081f0 <TIM_OC1_SetConfig+0x110>)
 8008186:	4293      	cmp	r3, r2
 8008188:	d00b      	beq.n	80081a2 <TIM_OC1_SetConfig+0xc2>
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	4a19      	ldr	r2, [pc, #100]	; (80081f4 <TIM_OC1_SetConfig+0x114>)
 800818e:	4293      	cmp	r3, r2
 8008190:	d007      	beq.n	80081a2 <TIM_OC1_SetConfig+0xc2>
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	4a18      	ldr	r2, [pc, #96]	; (80081f8 <TIM_OC1_SetConfig+0x118>)
 8008196:	4293      	cmp	r3, r2
 8008198:	d003      	beq.n	80081a2 <TIM_OC1_SetConfig+0xc2>
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	4a17      	ldr	r2, [pc, #92]	; (80081fc <TIM_OC1_SetConfig+0x11c>)
 800819e:	4293      	cmp	r3, r2
 80081a0:	d111      	bne.n	80081c6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80081a2:	693b      	ldr	r3, [r7, #16]
 80081a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80081a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80081aa:	693b      	ldr	r3, [r7, #16]
 80081ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80081b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80081b2:	683b      	ldr	r3, [r7, #0]
 80081b4:	695b      	ldr	r3, [r3, #20]
 80081b6:	693a      	ldr	r2, [r7, #16]
 80081b8:	4313      	orrs	r3, r2
 80081ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80081bc:	683b      	ldr	r3, [r7, #0]
 80081be:	699b      	ldr	r3, [r3, #24]
 80081c0:	693a      	ldr	r2, [r7, #16]
 80081c2:	4313      	orrs	r3, r2
 80081c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	693a      	ldr	r2, [r7, #16]
 80081ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	68fa      	ldr	r2, [r7, #12]
 80081d0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	685a      	ldr	r2, [r3, #4]
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	697a      	ldr	r2, [r7, #20]
 80081de:	621a      	str	r2, [r3, #32]
}
 80081e0:	bf00      	nop
 80081e2:	371c      	adds	r7, #28
 80081e4:	46bd      	mov	sp, r7
 80081e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ea:	4770      	bx	lr
 80081ec:	40012c00 	.word	0x40012c00
 80081f0:	40013400 	.word	0x40013400
 80081f4:	40014000 	.word	0x40014000
 80081f8:	40014400 	.word	0x40014400
 80081fc:	40014800 	.word	0x40014800

08008200 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008200:	b480      	push	{r7}
 8008202:	b087      	sub	sp, #28
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
 8008208:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6a1b      	ldr	r3, [r3, #32]
 800820e:	f023 0210 	bic.w	r2, r3, #16
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	6a1b      	ldr	r3, [r3, #32]
 800821a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	685b      	ldr	r3, [r3, #4]
 8008220:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	699b      	ldr	r3, [r3, #24]
 8008226:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800822e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008232:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800823a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800823c:	683b      	ldr	r3, [r7, #0]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	021b      	lsls	r3, r3, #8
 8008242:	68fa      	ldr	r2, [r7, #12]
 8008244:	4313      	orrs	r3, r2
 8008246:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008248:	697b      	ldr	r3, [r7, #20]
 800824a:	f023 0320 	bic.w	r3, r3, #32
 800824e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008250:	683b      	ldr	r3, [r7, #0]
 8008252:	689b      	ldr	r3, [r3, #8]
 8008254:	011b      	lsls	r3, r3, #4
 8008256:	697a      	ldr	r2, [r7, #20]
 8008258:	4313      	orrs	r3, r2
 800825a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	4a28      	ldr	r2, [pc, #160]	; (8008300 <TIM_OC2_SetConfig+0x100>)
 8008260:	4293      	cmp	r3, r2
 8008262:	d003      	beq.n	800826c <TIM_OC2_SetConfig+0x6c>
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	4a27      	ldr	r2, [pc, #156]	; (8008304 <TIM_OC2_SetConfig+0x104>)
 8008268:	4293      	cmp	r3, r2
 800826a:	d10d      	bne.n	8008288 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800826c:	697b      	ldr	r3, [r7, #20]
 800826e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008272:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008274:	683b      	ldr	r3, [r7, #0]
 8008276:	68db      	ldr	r3, [r3, #12]
 8008278:	011b      	lsls	r3, r3, #4
 800827a:	697a      	ldr	r2, [r7, #20]
 800827c:	4313      	orrs	r3, r2
 800827e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008280:	697b      	ldr	r3, [r7, #20]
 8008282:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008286:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	4a1d      	ldr	r2, [pc, #116]	; (8008300 <TIM_OC2_SetConfig+0x100>)
 800828c:	4293      	cmp	r3, r2
 800828e:	d00f      	beq.n	80082b0 <TIM_OC2_SetConfig+0xb0>
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	4a1c      	ldr	r2, [pc, #112]	; (8008304 <TIM_OC2_SetConfig+0x104>)
 8008294:	4293      	cmp	r3, r2
 8008296:	d00b      	beq.n	80082b0 <TIM_OC2_SetConfig+0xb0>
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	4a1b      	ldr	r2, [pc, #108]	; (8008308 <TIM_OC2_SetConfig+0x108>)
 800829c:	4293      	cmp	r3, r2
 800829e:	d007      	beq.n	80082b0 <TIM_OC2_SetConfig+0xb0>
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	4a1a      	ldr	r2, [pc, #104]	; (800830c <TIM_OC2_SetConfig+0x10c>)
 80082a4:	4293      	cmp	r3, r2
 80082a6:	d003      	beq.n	80082b0 <TIM_OC2_SetConfig+0xb0>
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	4a19      	ldr	r2, [pc, #100]	; (8008310 <TIM_OC2_SetConfig+0x110>)
 80082ac:	4293      	cmp	r3, r2
 80082ae:	d113      	bne.n	80082d8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80082b0:	693b      	ldr	r3, [r7, #16]
 80082b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80082b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80082b8:	693b      	ldr	r3, [r7, #16]
 80082ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80082be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80082c0:	683b      	ldr	r3, [r7, #0]
 80082c2:	695b      	ldr	r3, [r3, #20]
 80082c4:	009b      	lsls	r3, r3, #2
 80082c6:	693a      	ldr	r2, [r7, #16]
 80082c8:	4313      	orrs	r3, r2
 80082ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	699b      	ldr	r3, [r3, #24]
 80082d0:	009b      	lsls	r3, r3, #2
 80082d2:	693a      	ldr	r2, [r7, #16]
 80082d4:	4313      	orrs	r3, r2
 80082d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	693a      	ldr	r2, [r7, #16]
 80082dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	68fa      	ldr	r2, [r7, #12]
 80082e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80082e4:	683b      	ldr	r3, [r7, #0]
 80082e6:	685a      	ldr	r2, [r3, #4]
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	697a      	ldr	r2, [r7, #20]
 80082f0:	621a      	str	r2, [r3, #32]
}
 80082f2:	bf00      	nop
 80082f4:	371c      	adds	r7, #28
 80082f6:	46bd      	mov	sp, r7
 80082f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fc:	4770      	bx	lr
 80082fe:	bf00      	nop
 8008300:	40012c00 	.word	0x40012c00
 8008304:	40013400 	.word	0x40013400
 8008308:	40014000 	.word	0x40014000
 800830c:	40014400 	.word	0x40014400
 8008310:	40014800 	.word	0x40014800

08008314 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008314:	b480      	push	{r7}
 8008316:	b087      	sub	sp, #28
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
 800831c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6a1b      	ldr	r3, [r3, #32]
 8008322:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6a1b      	ldr	r3, [r3, #32]
 800832e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	685b      	ldr	r3, [r3, #4]
 8008334:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	69db      	ldr	r3, [r3, #28]
 800833a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008342:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008346:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	f023 0303 	bic.w	r3, r3, #3
 800834e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008350:	683b      	ldr	r3, [r7, #0]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	68fa      	ldr	r2, [r7, #12]
 8008356:	4313      	orrs	r3, r2
 8008358:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800835a:	697b      	ldr	r3, [r7, #20]
 800835c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008360:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008362:	683b      	ldr	r3, [r7, #0]
 8008364:	689b      	ldr	r3, [r3, #8]
 8008366:	021b      	lsls	r3, r3, #8
 8008368:	697a      	ldr	r2, [r7, #20]
 800836a:	4313      	orrs	r3, r2
 800836c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	4a27      	ldr	r2, [pc, #156]	; (8008410 <TIM_OC3_SetConfig+0xfc>)
 8008372:	4293      	cmp	r3, r2
 8008374:	d003      	beq.n	800837e <TIM_OC3_SetConfig+0x6a>
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	4a26      	ldr	r2, [pc, #152]	; (8008414 <TIM_OC3_SetConfig+0x100>)
 800837a:	4293      	cmp	r3, r2
 800837c:	d10d      	bne.n	800839a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800837e:	697b      	ldr	r3, [r7, #20]
 8008380:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008384:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008386:	683b      	ldr	r3, [r7, #0]
 8008388:	68db      	ldr	r3, [r3, #12]
 800838a:	021b      	lsls	r3, r3, #8
 800838c:	697a      	ldr	r2, [r7, #20]
 800838e:	4313      	orrs	r3, r2
 8008390:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008392:	697b      	ldr	r3, [r7, #20]
 8008394:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008398:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	4a1c      	ldr	r2, [pc, #112]	; (8008410 <TIM_OC3_SetConfig+0xfc>)
 800839e:	4293      	cmp	r3, r2
 80083a0:	d00f      	beq.n	80083c2 <TIM_OC3_SetConfig+0xae>
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	4a1b      	ldr	r2, [pc, #108]	; (8008414 <TIM_OC3_SetConfig+0x100>)
 80083a6:	4293      	cmp	r3, r2
 80083a8:	d00b      	beq.n	80083c2 <TIM_OC3_SetConfig+0xae>
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	4a1a      	ldr	r2, [pc, #104]	; (8008418 <TIM_OC3_SetConfig+0x104>)
 80083ae:	4293      	cmp	r3, r2
 80083b0:	d007      	beq.n	80083c2 <TIM_OC3_SetConfig+0xae>
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	4a19      	ldr	r2, [pc, #100]	; (800841c <TIM_OC3_SetConfig+0x108>)
 80083b6:	4293      	cmp	r3, r2
 80083b8:	d003      	beq.n	80083c2 <TIM_OC3_SetConfig+0xae>
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	4a18      	ldr	r2, [pc, #96]	; (8008420 <TIM_OC3_SetConfig+0x10c>)
 80083be:	4293      	cmp	r3, r2
 80083c0:	d113      	bne.n	80083ea <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80083c2:	693b      	ldr	r3, [r7, #16]
 80083c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80083c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80083ca:	693b      	ldr	r3, [r7, #16]
 80083cc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80083d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80083d2:	683b      	ldr	r3, [r7, #0]
 80083d4:	695b      	ldr	r3, [r3, #20]
 80083d6:	011b      	lsls	r3, r3, #4
 80083d8:	693a      	ldr	r2, [r7, #16]
 80083da:	4313      	orrs	r3, r2
 80083dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80083de:	683b      	ldr	r3, [r7, #0]
 80083e0:	699b      	ldr	r3, [r3, #24]
 80083e2:	011b      	lsls	r3, r3, #4
 80083e4:	693a      	ldr	r2, [r7, #16]
 80083e6:	4313      	orrs	r3, r2
 80083e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	693a      	ldr	r2, [r7, #16]
 80083ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	68fa      	ldr	r2, [r7, #12]
 80083f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	685a      	ldr	r2, [r3, #4]
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	697a      	ldr	r2, [r7, #20]
 8008402:	621a      	str	r2, [r3, #32]
}
 8008404:	bf00      	nop
 8008406:	371c      	adds	r7, #28
 8008408:	46bd      	mov	sp, r7
 800840a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840e:	4770      	bx	lr
 8008410:	40012c00 	.word	0x40012c00
 8008414:	40013400 	.word	0x40013400
 8008418:	40014000 	.word	0x40014000
 800841c:	40014400 	.word	0x40014400
 8008420:	40014800 	.word	0x40014800

08008424 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008424:	b480      	push	{r7}
 8008426:	b087      	sub	sp, #28
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
 800842c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	6a1b      	ldr	r3, [r3, #32]
 8008432:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	6a1b      	ldr	r3, [r3, #32]
 800843e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	685b      	ldr	r3, [r3, #4]
 8008444:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	69db      	ldr	r3, [r3, #28]
 800844a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008452:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008456:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800845e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008460:	683b      	ldr	r3, [r7, #0]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	021b      	lsls	r3, r3, #8
 8008466:	68fa      	ldr	r2, [r7, #12]
 8008468:	4313      	orrs	r3, r2
 800846a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800846c:	693b      	ldr	r3, [r7, #16]
 800846e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008472:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008474:	683b      	ldr	r3, [r7, #0]
 8008476:	689b      	ldr	r3, [r3, #8]
 8008478:	031b      	lsls	r3, r3, #12
 800847a:	693a      	ldr	r2, [r7, #16]
 800847c:	4313      	orrs	r3, r2
 800847e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	4a18      	ldr	r2, [pc, #96]	; (80084e4 <TIM_OC4_SetConfig+0xc0>)
 8008484:	4293      	cmp	r3, r2
 8008486:	d00f      	beq.n	80084a8 <TIM_OC4_SetConfig+0x84>
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	4a17      	ldr	r2, [pc, #92]	; (80084e8 <TIM_OC4_SetConfig+0xc4>)
 800848c:	4293      	cmp	r3, r2
 800848e:	d00b      	beq.n	80084a8 <TIM_OC4_SetConfig+0x84>
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	4a16      	ldr	r2, [pc, #88]	; (80084ec <TIM_OC4_SetConfig+0xc8>)
 8008494:	4293      	cmp	r3, r2
 8008496:	d007      	beq.n	80084a8 <TIM_OC4_SetConfig+0x84>
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	4a15      	ldr	r2, [pc, #84]	; (80084f0 <TIM_OC4_SetConfig+0xcc>)
 800849c:	4293      	cmp	r3, r2
 800849e:	d003      	beq.n	80084a8 <TIM_OC4_SetConfig+0x84>
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	4a14      	ldr	r2, [pc, #80]	; (80084f4 <TIM_OC4_SetConfig+0xd0>)
 80084a4:	4293      	cmp	r3, r2
 80084a6:	d109      	bne.n	80084bc <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80084a8:	697b      	ldr	r3, [r7, #20]
 80084aa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80084ae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80084b0:	683b      	ldr	r3, [r7, #0]
 80084b2:	695b      	ldr	r3, [r3, #20]
 80084b4:	019b      	lsls	r3, r3, #6
 80084b6:	697a      	ldr	r2, [r7, #20]
 80084b8:	4313      	orrs	r3, r2
 80084ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	697a      	ldr	r2, [r7, #20]
 80084c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	68fa      	ldr	r2, [r7, #12]
 80084c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	685a      	ldr	r2, [r3, #4]
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	693a      	ldr	r2, [r7, #16]
 80084d4:	621a      	str	r2, [r3, #32]
}
 80084d6:	bf00      	nop
 80084d8:	371c      	adds	r7, #28
 80084da:	46bd      	mov	sp, r7
 80084dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e0:	4770      	bx	lr
 80084e2:	bf00      	nop
 80084e4:	40012c00 	.word	0x40012c00
 80084e8:	40013400 	.word	0x40013400
 80084ec:	40014000 	.word	0x40014000
 80084f0:	40014400 	.word	0x40014400
 80084f4:	40014800 	.word	0x40014800

080084f8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80084f8:	b480      	push	{r7}
 80084fa:	b087      	sub	sp, #28
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	6078      	str	r0, [r7, #4]
 8008500:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	6a1b      	ldr	r3, [r3, #32]
 8008506:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	6a1b      	ldr	r3, [r3, #32]
 8008512:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	685b      	ldr	r3, [r3, #4]
 8008518:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800851e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008526:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800852a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800852c:	683b      	ldr	r3, [r7, #0]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	68fa      	ldr	r2, [r7, #12]
 8008532:	4313      	orrs	r3, r2
 8008534:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008536:	693b      	ldr	r3, [r7, #16]
 8008538:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800853c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800853e:	683b      	ldr	r3, [r7, #0]
 8008540:	689b      	ldr	r3, [r3, #8]
 8008542:	041b      	lsls	r3, r3, #16
 8008544:	693a      	ldr	r2, [r7, #16]
 8008546:	4313      	orrs	r3, r2
 8008548:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	4a17      	ldr	r2, [pc, #92]	; (80085ac <TIM_OC5_SetConfig+0xb4>)
 800854e:	4293      	cmp	r3, r2
 8008550:	d00f      	beq.n	8008572 <TIM_OC5_SetConfig+0x7a>
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	4a16      	ldr	r2, [pc, #88]	; (80085b0 <TIM_OC5_SetConfig+0xb8>)
 8008556:	4293      	cmp	r3, r2
 8008558:	d00b      	beq.n	8008572 <TIM_OC5_SetConfig+0x7a>
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	4a15      	ldr	r2, [pc, #84]	; (80085b4 <TIM_OC5_SetConfig+0xbc>)
 800855e:	4293      	cmp	r3, r2
 8008560:	d007      	beq.n	8008572 <TIM_OC5_SetConfig+0x7a>
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	4a14      	ldr	r2, [pc, #80]	; (80085b8 <TIM_OC5_SetConfig+0xc0>)
 8008566:	4293      	cmp	r3, r2
 8008568:	d003      	beq.n	8008572 <TIM_OC5_SetConfig+0x7a>
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	4a13      	ldr	r2, [pc, #76]	; (80085bc <TIM_OC5_SetConfig+0xc4>)
 800856e:	4293      	cmp	r3, r2
 8008570:	d109      	bne.n	8008586 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008572:	697b      	ldr	r3, [r7, #20]
 8008574:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008578:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800857a:	683b      	ldr	r3, [r7, #0]
 800857c:	695b      	ldr	r3, [r3, #20]
 800857e:	021b      	lsls	r3, r3, #8
 8008580:	697a      	ldr	r2, [r7, #20]
 8008582:	4313      	orrs	r3, r2
 8008584:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	697a      	ldr	r2, [r7, #20]
 800858a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	68fa      	ldr	r2, [r7, #12]
 8008590:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	685a      	ldr	r2, [r3, #4]
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	693a      	ldr	r2, [r7, #16]
 800859e:	621a      	str	r2, [r3, #32]
}
 80085a0:	bf00      	nop
 80085a2:	371c      	adds	r7, #28
 80085a4:	46bd      	mov	sp, r7
 80085a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085aa:	4770      	bx	lr
 80085ac:	40012c00 	.word	0x40012c00
 80085b0:	40013400 	.word	0x40013400
 80085b4:	40014000 	.word	0x40014000
 80085b8:	40014400 	.word	0x40014400
 80085bc:	40014800 	.word	0x40014800

080085c0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80085c0:	b480      	push	{r7}
 80085c2:	b087      	sub	sp, #28
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	6078      	str	r0, [r7, #4]
 80085c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	6a1b      	ldr	r3, [r3, #32]
 80085ce:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	6a1b      	ldr	r3, [r3, #32]
 80085da:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	685b      	ldr	r3, [r3, #4]
 80085e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80085ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80085f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80085f4:	683b      	ldr	r3, [r7, #0]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	021b      	lsls	r3, r3, #8
 80085fa:	68fa      	ldr	r2, [r7, #12]
 80085fc:	4313      	orrs	r3, r2
 80085fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008600:	693b      	ldr	r3, [r7, #16]
 8008602:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008606:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	689b      	ldr	r3, [r3, #8]
 800860c:	051b      	lsls	r3, r3, #20
 800860e:	693a      	ldr	r2, [r7, #16]
 8008610:	4313      	orrs	r3, r2
 8008612:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	4a18      	ldr	r2, [pc, #96]	; (8008678 <TIM_OC6_SetConfig+0xb8>)
 8008618:	4293      	cmp	r3, r2
 800861a:	d00f      	beq.n	800863c <TIM_OC6_SetConfig+0x7c>
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	4a17      	ldr	r2, [pc, #92]	; (800867c <TIM_OC6_SetConfig+0xbc>)
 8008620:	4293      	cmp	r3, r2
 8008622:	d00b      	beq.n	800863c <TIM_OC6_SetConfig+0x7c>
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	4a16      	ldr	r2, [pc, #88]	; (8008680 <TIM_OC6_SetConfig+0xc0>)
 8008628:	4293      	cmp	r3, r2
 800862a:	d007      	beq.n	800863c <TIM_OC6_SetConfig+0x7c>
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	4a15      	ldr	r2, [pc, #84]	; (8008684 <TIM_OC6_SetConfig+0xc4>)
 8008630:	4293      	cmp	r3, r2
 8008632:	d003      	beq.n	800863c <TIM_OC6_SetConfig+0x7c>
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	4a14      	ldr	r2, [pc, #80]	; (8008688 <TIM_OC6_SetConfig+0xc8>)
 8008638:	4293      	cmp	r3, r2
 800863a:	d109      	bne.n	8008650 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800863c:	697b      	ldr	r3, [r7, #20]
 800863e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008642:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	695b      	ldr	r3, [r3, #20]
 8008648:	029b      	lsls	r3, r3, #10
 800864a:	697a      	ldr	r2, [r7, #20]
 800864c:	4313      	orrs	r3, r2
 800864e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	697a      	ldr	r2, [r7, #20]
 8008654:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	68fa      	ldr	r2, [r7, #12]
 800865a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800865c:	683b      	ldr	r3, [r7, #0]
 800865e:	685a      	ldr	r2, [r3, #4]
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	693a      	ldr	r2, [r7, #16]
 8008668:	621a      	str	r2, [r3, #32]
}
 800866a:	bf00      	nop
 800866c:	371c      	adds	r7, #28
 800866e:	46bd      	mov	sp, r7
 8008670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008674:	4770      	bx	lr
 8008676:	bf00      	nop
 8008678:	40012c00 	.word	0x40012c00
 800867c:	40013400 	.word	0x40013400
 8008680:	40014000 	.word	0x40014000
 8008684:	40014400 	.word	0x40014400
 8008688:	40014800 	.word	0x40014800

0800868c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800868c:	b480      	push	{r7}
 800868e:	b087      	sub	sp, #28
 8008690:	af00      	add	r7, sp, #0
 8008692:	60f8      	str	r0, [r7, #12]
 8008694:	60b9      	str	r1, [r7, #8]
 8008696:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	6a1b      	ldr	r3, [r3, #32]
 800869c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	6a1b      	ldr	r3, [r3, #32]
 80086a2:	f023 0201 	bic.w	r2, r3, #1
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	699b      	ldr	r3, [r3, #24]
 80086ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80086b0:	693b      	ldr	r3, [r7, #16]
 80086b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80086b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	011b      	lsls	r3, r3, #4
 80086bc:	693a      	ldr	r2, [r7, #16]
 80086be:	4313      	orrs	r3, r2
 80086c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80086c2:	697b      	ldr	r3, [r7, #20]
 80086c4:	f023 030a 	bic.w	r3, r3, #10
 80086c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80086ca:	697a      	ldr	r2, [r7, #20]
 80086cc:	68bb      	ldr	r3, [r7, #8]
 80086ce:	4313      	orrs	r3, r2
 80086d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	693a      	ldr	r2, [r7, #16]
 80086d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	697a      	ldr	r2, [r7, #20]
 80086dc:	621a      	str	r2, [r3, #32]
}
 80086de:	bf00      	nop
 80086e0:	371c      	adds	r7, #28
 80086e2:	46bd      	mov	sp, r7
 80086e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e8:	4770      	bx	lr

080086ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80086ea:	b480      	push	{r7}
 80086ec:	b087      	sub	sp, #28
 80086ee:	af00      	add	r7, sp, #0
 80086f0:	60f8      	str	r0, [r7, #12]
 80086f2:	60b9      	str	r1, [r7, #8]
 80086f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	6a1b      	ldr	r3, [r3, #32]
 80086fa:	f023 0210 	bic.w	r2, r3, #16
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	699b      	ldr	r3, [r3, #24]
 8008706:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	6a1b      	ldr	r3, [r3, #32]
 800870c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800870e:	697b      	ldr	r3, [r7, #20]
 8008710:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008714:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	031b      	lsls	r3, r3, #12
 800871a:	697a      	ldr	r2, [r7, #20]
 800871c:	4313      	orrs	r3, r2
 800871e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008720:	693b      	ldr	r3, [r7, #16]
 8008722:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008726:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008728:	68bb      	ldr	r3, [r7, #8]
 800872a:	011b      	lsls	r3, r3, #4
 800872c:	693a      	ldr	r2, [r7, #16]
 800872e:	4313      	orrs	r3, r2
 8008730:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	697a      	ldr	r2, [r7, #20]
 8008736:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	693a      	ldr	r2, [r7, #16]
 800873c:	621a      	str	r2, [r3, #32]
}
 800873e:	bf00      	nop
 8008740:	371c      	adds	r7, #28
 8008742:	46bd      	mov	sp, r7
 8008744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008748:	4770      	bx	lr

0800874a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800874a:	b480      	push	{r7}
 800874c:	b085      	sub	sp, #20
 800874e:	af00      	add	r7, sp, #0
 8008750:	6078      	str	r0, [r7, #4]
 8008752:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	689b      	ldr	r3, [r3, #8]
 8008758:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008760:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008762:	683a      	ldr	r2, [r7, #0]
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	4313      	orrs	r3, r2
 8008768:	f043 0307 	orr.w	r3, r3, #7
 800876c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	68fa      	ldr	r2, [r7, #12]
 8008772:	609a      	str	r2, [r3, #8]
}
 8008774:	bf00      	nop
 8008776:	3714      	adds	r7, #20
 8008778:	46bd      	mov	sp, r7
 800877a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877e:	4770      	bx	lr

08008780 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008780:	b480      	push	{r7}
 8008782:	b087      	sub	sp, #28
 8008784:	af00      	add	r7, sp, #0
 8008786:	60f8      	str	r0, [r7, #12]
 8008788:	60b9      	str	r1, [r7, #8]
 800878a:	607a      	str	r2, [r7, #4]
 800878c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	689b      	ldr	r3, [r3, #8]
 8008792:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008794:	697b      	ldr	r3, [r7, #20]
 8008796:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800879a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	021a      	lsls	r2, r3, #8
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	431a      	orrs	r2, r3
 80087a4:	68bb      	ldr	r3, [r7, #8]
 80087a6:	4313      	orrs	r3, r2
 80087a8:	697a      	ldr	r2, [r7, #20]
 80087aa:	4313      	orrs	r3, r2
 80087ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	697a      	ldr	r2, [r7, #20]
 80087b2:	609a      	str	r2, [r3, #8]
}
 80087b4:	bf00      	nop
 80087b6:	371c      	adds	r7, #28
 80087b8:	46bd      	mov	sp, r7
 80087ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087be:	4770      	bx	lr

080087c0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80087c0:	b480      	push	{r7}
 80087c2:	b087      	sub	sp, #28
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	60f8      	str	r0, [r7, #12]
 80087c8:	60b9      	str	r1, [r7, #8]
 80087ca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80087cc:	68bb      	ldr	r3, [r7, #8]
 80087ce:	f003 031f 	and.w	r3, r3, #31
 80087d2:	2201      	movs	r2, #1
 80087d4:	fa02 f303 	lsl.w	r3, r2, r3
 80087d8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	6a1a      	ldr	r2, [r3, #32]
 80087de:	697b      	ldr	r3, [r7, #20]
 80087e0:	43db      	mvns	r3, r3
 80087e2:	401a      	ands	r2, r3
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	6a1a      	ldr	r2, [r3, #32]
 80087ec:	68bb      	ldr	r3, [r7, #8]
 80087ee:	f003 031f 	and.w	r3, r3, #31
 80087f2:	6879      	ldr	r1, [r7, #4]
 80087f4:	fa01 f303 	lsl.w	r3, r1, r3
 80087f8:	431a      	orrs	r2, r3
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	621a      	str	r2, [r3, #32]
}
 80087fe:	bf00      	nop
 8008800:	371c      	adds	r7, #28
 8008802:	46bd      	mov	sp, r7
 8008804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008808:	4770      	bx	lr
	...

0800880c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800880c:	b480      	push	{r7}
 800880e:	b085      	sub	sp, #20
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
 8008814:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800881c:	2b01      	cmp	r3, #1
 800881e:	d101      	bne.n	8008824 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008820:	2302      	movs	r3, #2
 8008822:	e068      	b.n	80088f6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2201      	movs	r2, #1
 8008828:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2202      	movs	r2, #2
 8008830:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	685b      	ldr	r3, [r3, #4]
 800883a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	689b      	ldr	r3, [r3, #8]
 8008842:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	4a2e      	ldr	r2, [pc, #184]	; (8008904 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800884a:	4293      	cmp	r3, r2
 800884c:	d004      	beq.n	8008858 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	4a2d      	ldr	r2, [pc, #180]	; (8008908 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008854:	4293      	cmp	r3, r2
 8008856:	d108      	bne.n	800886a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800885e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008860:	683b      	ldr	r3, [r7, #0]
 8008862:	685b      	ldr	r3, [r3, #4]
 8008864:	68fa      	ldr	r2, [r7, #12]
 8008866:	4313      	orrs	r3, r2
 8008868:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008870:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008872:	683b      	ldr	r3, [r7, #0]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	68fa      	ldr	r2, [r7, #12]
 8008878:	4313      	orrs	r3, r2
 800887a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	68fa      	ldr	r2, [r7, #12]
 8008882:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	4a1e      	ldr	r2, [pc, #120]	; (8008904 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800888a:	4293      	cmp	r3, r2
 800888c:	d01d      	beq.n	80088ca <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008896:	d018      	beq.n	80088ca <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	4a1b      	ldr	r2, [pc, #108]	; (800890c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800889e:	4293      	cmp	r3, r2
 80088a0:	d013      	beq.n	80088ca <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	4a1a      	ldr	r2, [pc, #104]	; (8008910 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80088a8:	4293      	cmp	r3, r2
 80088aa:	d00e      	beq.n	80088ca <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	4a18      	ldr	r2, [pc, #96]	; (8008914 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80088b2:	4293      	cmp	r3, r2
 80088b4:	d009      	beq.n	80088ca <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	4a13      	ldr	r2, [pc, #76]	; (8008908 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80088bc:	4293      	cmp	r3, r2
 80088be:	d004      	beq.n	80088ca <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	4a14      	ldr	r2, [pc, #80]	; (8008918 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80088c6:	4293      	cmp	r3, r2
 80088c8:	d10c      	bne.n	80088e4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80088ca:	68bb      	ldr	r3, [r7, #8]
 80088cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80088d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	689b      	ldr	r3, [r3, #8]
 80088d6:	68ba      	ldr	r2, [r7, #8]
 80088d8:	4313      	orrs	r3, r2
 80088da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	68ba      	ldr	r2, [r7, #8]
 80088e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2201      	movs	r2, #1
 80088e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	2200      	movs	r2, #0
 80088f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80088f4:	2300      	movs	r3, #0
}
 80088f6:	4618      	mov	r0, r3
 80088f8:	3714      	adds	r7, #20
 80088fa:	46bd      	mov	sp, r7
 80088fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008900:	4770      	bx	lr
 8008902:	bf00      	nop
 8008904:	40012c00 	.word	0x40012c00
 8008908:	40013400 	.word	0x40013400
 800890c:	40000400 	.word	0x40000400
 8008910:	40000800 	.word	0x40000800
 8008914:	40000c00 	.word	0x40000c00
 8008918:	40014000 	.word	0x40014000

0800891c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800891c:	b480      	push	{r7}
 800891e:	b083      	sub	sp, #12
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008924:	bf00      	nop
 8008926:	370c      	adds	r7, #12
 8008928:	46bd      	mov	sp, r7
 800892a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892e:	4770      	bx	lr

08008930 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008930:	b480      	push	{r7}
 8008932:	b083      	sub	sp, #12
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008938:	bf00      	nop
 800893a:	370c      	adds	r7, #12
 800893c:	46bd      	mov	sp, r7
 800893e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008942:	4770      	bx	lr

08008944 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008944:	b480      	push	{r7}
 8008946:	b083      	sub	sp, #12
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800894c:	bf00      	nop
 800894e:	370c      	adds	r7, #12
 8008950:	46bd      	mov	sp, r7
 8008952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008956:	4770      	bx	lr

08008958 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008958:	b580      	push	{r7, lr}
 800895a:	b082      	sub	sp, #8
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d101      	bne.n	800896a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008966:	2301      	movs	r3, #1
 8008968:	e040      	b.n	80089ec <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800896e:	2b00      	cmp	r3, #0
 8008970:	d106      	bne.n	8008980 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	2200      	movs	r2, #0
 8008976:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800897a:	6878      	ldr	r0, [r7, #4]
 800897c:	f7fa fdb0 	bl	80034e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	2224      	movs	r2, #36	; 0x24
 8008984:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	681a      	ldr	r2, [r3, #0]
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f022 0201 	bic.w	r2, r2, #1
 8008994:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008996:	6878      	ldr	r0, [r7, #4]
 8008998:	f000 fc94 	bl	80092c4 <UART_SetConfig>
 800899c:	4603      	mov	r3, r0
 800899e:	2b01      	cmp	r3, #1
 80089a0:	d101      	bne.n	80089a6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80089a2:	2301      	movs	r3, #1
 80089a4:	e022      	b.n	80089ec <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d002      	beq.n	80089b4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80089ae:	6878      	ldr	r0, [r7, #4]
 80089b0:	f000 ff40 	bl	8009834 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	685a      	ldr	r2, [r3, #4]
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80089c2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	689a      	ldr	r2, [r3, #8]
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80089d2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	681a      	ldr	r2, [r3, #0]
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	f042 0201 	orr.w	r2, r2, #1
 80089e2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80089e4:	6878      	ldr	r0, [r7, #4]
 80089e6:	f000 ffc7 	bl	8009978 <UART_CheckIdleState>
 80089ea:	4603      	mov	r3, r0
}
 80089ec:	4618      	mov	r0, r3
 80089ee:	3708      	adds	r7, #8
 80089f0:	46bd      	mov	sp, r7
 80089f2:	bd80      	pop	{r7, pc}

080089f4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80089f4:	b580      	push	{r7, lr}
 80089f6:	b08a      	sub	sp, #40	; 0x28
 80089f8:	af02      	add	r7, sp, #8
 80089fa:	60f8      	str	r0, [r7, #12]
 80089fc:	60b9      	str	r1, [r7, #8]
 80089fe:	603b      	str	r3, [r7, #0]
 8008a00:	4613      	mov	r3, r2
 8008a02:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008a08:	2b20      	cmp	r3, #32
 8008a0a:	f040 8082 	bne.w	8008b12 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008a0e:	68bb      	ldr	r3, [r7, #8]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d002      	beq.n	8008a1a <HAL_UART_Transmit+0x26>
 8008a14:	88fb      	ldrh	r3, [r7, #6]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d101      	bne.n	8008a1e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	e07a      	b.n	8008b14 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8008a24:	2b01      	cmp	r3, #1
 8008a26:	d101      	bne.n	8008a2c <HAL_UART_Transmit+0x38>
 8008a28:	2302      	movs	r3, #2
 8008a2a:	e073      	b.n	8008b14 <HAL_UART_Transmit+0x120>
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	2201      	movs	r2, #1
 8008a30:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	2200      	movs	r2, #0
 8008a38:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	2221      	movs	r2, #33	; 0x21
 8008a40:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008a42:	f7fa ff7d 	bl	8003940 <HAL_GetTick>
 8008a46:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	88fa      	ldrh	r2, [r7, #6]
 8008a4c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	88fa      	ldrh	r2, [r7, #6]
 8008a54:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	689b      	ldr	r3, [r3, #8]
 8008a5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a60:	d108      	bne.n	8008a74 <HAL_UART_Transmit+0x80>
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	691b      	ldr	r3, [r3, #16]
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d104      	bne.n	8008a74 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008a6e:	68bb      	ldr	r3, [r7, #8]
 8008a70:	61bb      	str	r3, [r7, #24]
 8008a72:	e003      	b.n	8008a7c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8008a74:	68bb      	ldr	r3, [r7, #8]
 8008a76:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008a78:	2300      	movs	r3, #0
 8008a7a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	2200      	movs	r2, #0
 8008a80:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8008a84:	e02d      	b.n	8008ae2 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	9300      	str	r3, [sp, #0]
 8008a8a:	697b      	ldr	r3, [r7, #20]
 8008a8c:	2200      	movs	r2, #0
 8008a8e:	2180      	movs	r1, #128	; 0x80
 8008a90:	68f8      	ldr	r0, [r7, #12]
 8008a92:	f000 ffba 	bl	8009a0a <UART_WaitOnFlagUntilTimeout>
 8008a96:	4603      	mov	r3, r0
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d001      	beq.n	8008aa0 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8008a9c:	2303      	movs	r3, #3
 8008a9e:	e039      	b.n	8008b14 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8008aa0:	69fb      	ldr	r3, [r7, #28]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d10b      	bne.n	8008abe <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008aa6:	69bb      	ldr	r3, [r7, #24]
 8008aa8:	881a      	ldrh	r2, [r3, #0]
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008ab2:	b292      	uxth	r2, r2
 8008ab4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8008ab6:	69bb      	ldr	r3, [r7, #24]
 8008ab8:	3302      	adds	r3, #2
 8008aba:	61bb      	str	r3, [r7, #24]
 8008abc:	e008      	b.n	8008ad0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008abe:	69fb      	ldr	r3, [r7, #28]
 8008ac0:	781a      	ldrb	r2, [r3, #0]
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	b292      	uxth	r2, r2
 8008ac8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8008aca:	69fb      	ldr	r3, [r7, #28]
 8008acc:	3301      	adds	r3, #1
 8008ace:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008ad6:	b29b      	uxth	r3, r3
 8008ad8:	3b01      	subs	r3, #1
 8008ada:	b29a      	uxth	r2, r3
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008ae8:	b29b      	uxth	r3, r3
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d1cb      	bne.n	8008a86 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	9300      	str	r3, [sp, #0]
 8008af2:	697b      	ldr	r3, [r7, #20]
 8008af4:	2200      	movs	r2, #0
 8008af6:	2140      	movs	r1, #64	; 0x40
 8008af8:	68f8      	ldr	r0, [r7, #12]
 8008afa:	f000 ff86 	bl	8009a0a <UART_WaitOnFlagUntilTimeout>
 8008afe:	4603      	mov	r3, r0
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d001      	beq.n	8008b08 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8008b04:	2303      	movs	r3, #3
 8008b06:	e005      	b.n	8008b14 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	2220      	movs	r2, #32
 8008b0c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8008b0e:	2300      	movs	r3, #0
 8008b10:	e000      	b.n	8008b14 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8008b12:	2302      	movs	r3, #2
  }
}
 8008b14:	4618      	mov	r0, r3
 8008b16:	3720      	adds	r7, #32
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	bd80      	pop	{r7, pc}

08008b1c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008b1c:	b580      	push	{r7, lr}
 8008b1e:	b08a      	sub	sp, #40	; 0x28
 8008b20:	af02      	add	r7, sp, #8
 8008b22:	60f8      	str	r0, [r7, #12]
 8008b24:	60b9      	str	r1, [r7, #8]
 8008b26:	603b      	str	r3, [r7, #0]
 8008b28:	4613      	mov	r3, r2
 8008b2a:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008b30:	2b20      	cmp	r3, #32
 8008b32:	f040 80bf 	bne.w	8008cb4 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 8008b36:	68bb      	ldr	r3, [r7, #8]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d002      	beq.n	8008b42 <HAL_UART_Receive+0x26>
 8008b3c:	88fb      	ldrh	r3, [r7, #6]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d101      	bne.n	8008b46 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8008b42:	2301      	movs	r3, #1
 8008b44:	e0b7      	b.n	8008cb6 <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8008b4c:	2b01      	cmp	r3, #1
 8008b4e:	d101      	bne.n	8008b54 <HAL_UART_Receive+0x38>
 8008b50:	2302      	movs	r3, #2
 8008b52:	e0b0      	b.n	8008cb6 <HAL_UART_Receive+0x19a>
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	2201      	movs	r2, #1
 8008b58:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	2200      	movs	r2, #0
 8008b60:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	2222      	movs	r2, #34	; 0x22
 8008b68:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008b70:	f7fa fee6 	bl	8003940 <HAL_GetTick>
 8008b74:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	88fa      	ldrh	r2, [r7, #6]
 8008b7a:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	88fa      	ldrh	r2, [r7, #6]
 8008b82:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	689b      	ldr	r3, [r3, #8]
 8008b8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008b8e:	d10e      	bne.n	8008bae <HAL_UART_Receive+0x92>
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	691b      	ldr	r3, [r3, #16]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d105      	bne.n	8008ba4 <HAL_UART_Receive+0x88>
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	f240 12ff 	movw	r2, #511	; 0x1ff
 8008b9e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008ba2:	e02d      	b.n	8008c00 <HAL_UART_Receive+0xe4>
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	22ff      	movs	r2, #255	; 0xff
 8008ba8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008bac:	e028      	b.n	8008c00 <HAL_UART_Receive+0xe4>
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	689b      	ldr	r3, [r3, #8]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d10d      	bne.n	8008bd2 <HAL_UART_Receive+0xb6>
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	691b      	ldr	r3, [r3, #16]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d104      	bne.n	8008bc8 <HAL_UART_Receive+0xac>
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	22ff      	movs	r2, #255	; 0xff
 8008bc2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008bc6:	e01b      	b.n	8008c00 <HAL_UART_Receive+0xe4>
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	227f      	movs	r2, #127	; 0x7f
 8008bcc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008bd0:	e016      	b.n	8008c00 <HAL_UART_Receive+0xe4>
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	689b      	ldr	r3, [r3, #8]
 8008bd6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008bda:	d10d      	bne.n	8008bf8 <HAL_UART_Receive+0xdc>
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	691b      	ldr	r3, [r3, #16]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d104      	bne.n	8008bee <HAL_UART_Receive+0xd2>
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	227f      	movs	r2, #127	; 0x7f
 8008be8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008bec:	e008      	b.n	8008c00 <HAL_UART_Receive+0xe4>
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	223f      	movs	r2, #63	; 0x3f
 8008bf2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008bf6:	e003      	b.n	8008c00 <HAL_UART_Receive+0xe4>
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008c06:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	689b      	ldr	r3, [r3, #8]
 8008c0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c10:	d108      	bne.n	8008c24 <HAL_UART_Receive+0x108>
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	691b      	ldr	r3, [r3, #16]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d104      	bne.n	8008c24 <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008c1e:	68bb      	ldr	r3, [r7, #8]
 8008c20:	61bb      	str	r3, [r7, #24]
 8008c22:	e003      	b.n	8008c2c <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 8008c24:	68bb      	ldr	r3, [r7, #8]
 8008c26:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008c28:	2300      	movs	r3, #0
 8008c2a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	2200      	movs	r2, #0
 8008c30:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8008c34:	e033      	b.n	8008c9e <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	9300      	str	r3, [sp, #0]
 8008c3a:	697b      	ldr	r3, [r7, #20]
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	2120      	movs	r1, #32
 8008c40:	68f8      	ldr	r0, [r7, #12]
 8008c42:	f000 fee2 	bl	8009a0a <UART_WaitOnFlagUntilTimeout>
 8008c46:	4603      	mov	r3, r0
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d001      	beq.n	8008c50 <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 8008c4c:	2303      	movs	r3, #3
 8008c4e:	e032      	b.n	8008cb6 <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 8008c50:	69fb      	ldr	r3, [r7, #28]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d10c      	bne.n	8008c70 <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8008c5c:	b29a      	uxth	r2, r3
 8008c5e:	8a7b      	ldrh	r3, [r7, #18]
 8008c60:	4013      	ands	r3, r2
 8008c62:	b29a      	uxth	r2, r3
 8008c64:	69bb      	ldr	r3, [r7, #24]
 8008c66:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8008c68:	69bb      	ldr	r3, [r7, #24]
 8008c6a:	3302      	adds	r3, #2
 8008c6c:	61bb      	str	r3, [r7, #24]
 8008c6e:	e00d      	b.n	8008c8c <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8008c76:	b29b      	uxth	r3, r3
 8008c78:	b2da      	uxtb	r2, r3
 8008c7a:	8a7b      	ldrh	r3, [r7, #18]
 8008c7c:	b2db      	uxtb	r3, r3
 8008c7e:	4013      	ands	r3, r2
 8008c80:	b2da      	uxtb	r2, r3
 8008c82:	69fb      	ldr	r3, [r7, #28]
 8008c84:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8008c86:	69fb      	ldr	r3, [r7, #28]
 8008c88:	3301      	adds	r3, #1
 8008c8a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008c92:	b29b      	uxth	r3, r3
 8008c94:	3b01      	subs	r3, #1
 8008c96:	b29a      	uxth	r2, r3
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008ca4:	b29b      	uxth	r3, r3
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d1c5      	bne.n	8008c36 <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	2220      	movs	r2, #32
 8008cae:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	e000      	b.n	8008cb6 <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8008cb4:	2302      	movs	r3, #2
  }
}
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	3720      	adds	r7, #32
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	bd80      	pop	{r7, pc}
	...

08008cc0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008cc0:	b580      	push	{r7, lr}
 8008cc2:	b0ba      	sub	sp, #232	; 0xe8
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	69db      	ldr	r3, [r3, #28]
 8008cce:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	689b      	ldr	r3, [r3, #8]
 8008ce2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008ce6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8008cea:	f640 030f 	movw	r3, #2063	; 0x80f
 8008cee:	4013      	ands	r3, r2
 8008cf0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8008cf4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d115      	bne.n	8008d28 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008cfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008d00:	f003 0320 	and.w	r3, r3, #32
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d00f      	beq.n	8008d28 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008d08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008d0c:	f003 0320 	and.w	r3, r3, #32
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d009      	beq.n	8008d28 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	f000 82a6 	beq.w	800926a <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d22:	6878      	ldr	r0, [r7, #4]
 8008d24:	4798      	blx	r3
      }
      return;
 8008d26:	e2a0      	b.n	800926a <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8008d28:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	f000 8117 	beq.w	8008f60 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008d32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008d36:	f003 0301 	and.w	r3, r3, #1
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d106      	bne.n	8008d4c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8008d3e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8008d42:	4b85      	ldr	r3, [pc, #532]	; (8008f58 <HAL_UART_IRQHandler+0x298>)
 8008d44:	4013      	ands	r3, r2
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	f000 810a 	beq.w	8008f60 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008d4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008d50:	f003 0301 	and.w	r3, r3, #1
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d011      	beq.n	8008d7c <HAL_UART_IRQHandler+0xbc>
 8008d58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008d5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d00b      	beq.n	8008d7c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	2201      	movs	r2, #1
 8008d6a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008d72:	f043 0201 	orr.w	r2, r3, #1
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008d7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008d80:	f003 0302 	and.w	r3, r3, #2
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d011      	beq.n	8008dac <HAL_UART_IRQHandler+0xec>
 8008d88:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008d8c:	f003 0301 	and.w	r3, r3, #1
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d00b      	beq.n	8008dac <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	2202      	movs	r2, #2
 8008d9a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008da2:	f043 0204 	orr.w	r2, r3, #4
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008dac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008db0:	f003 0304 	and.w	r3, r3, #4
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d011      	beq.n	8008ddc <HAL_UART_IRQHandler+0x11c>
 8008db8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008dbc:	f003 0301 	and.w	r3, r3, #1
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d00b      	beq.n	8008ddc <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	2204      	movs	r2, #4
 8008dca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008dd2:	f043 0202 	orr.w	r2, r3, #2
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008ddc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008de0:	f003 0308 	and.w	r3, r3, #8
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d017      	beq.n	8008e18 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008de8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008dec:	f003 0320 	and.w	r3, r3, #32
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d105      	bne.n	8008e00 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008df4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008df8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d00b      	beq.n	8008e18 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	2208      	movs	r2, #8
 8008e06:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008e0e:	f043 0208 	orr.w	r2, r3, #8
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008e18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d012      	beq.n	8008e4a <HAL_UART_IRQHandler+0x18a>
 8008e24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008e28:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d00c      	beq.n	8008e4a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008e38:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008e40:	f043 0220 	orr.w	r2, r3, #32
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	f000 820c 	beq.w	800926e <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008e56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e5a:	f003 0320 	and.w	r3, r3, #32
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d00d      	beq.n	8008e7e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008e62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008e66:	f003 0320 	and.w	r3, r3, #32
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d007      	beq.n	8008e7e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d003      	beq.n	8008e7e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008e7a:	6878      	ldr	r0, [r7, #4]
 8008e7c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008e84:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	689b      	ldr	r3, [r3, #8]
 8008e8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e92:	2b40      	cmp	r3, #64	; 0x40
 8008e94:	d005      	beq.n	8008ea2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008e96:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008e9a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d04f      	beq.n	8008f42 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008ea2:	6878      	ldr	r0, [r7, #4]
 8008ea4:	f000 fe75 	bl	8009b92 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	689b      	ldr	r3, [r3, #8]
 8008eae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008eb2:	2b40      	cmp	r3, #64	; 0x40
 8008eb4:	d141      	bne.n	8008f3a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	3308      	adds	r3, #8
 8008ebc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ec0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008ec4:	e853 3f00 	ldrex	r3, [r3]
 8008ec8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008ecc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008ed0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008ed4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	3308      	adds	r3, #8
 8008ede:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008ee2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008ee6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008eee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008ef2:	e841 2300 	strex	r3, r2, [r1]
 8008ef6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008efa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d1d9      	bne.n	8008eb6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d013      	beq.n	8008f32 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f0e:	4a13      	ldr	r2, [pc, #76]	; (8008f5c <HAL_UART_IRQHandler+0x29c>)
 8008f10:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f16:	4618      	mov	r0, r3
 8008f18:	f7fa fe62 	bl	8003be0 <HAL_DMA_Abort_IT>
 8008f1c:	4603      	mov	r3, r0
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d017      	beq.n	8008f52 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f28:	687a      	ldr	r2, [r7, #4]
 8008f2a:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8008f2c:	4610      	mov	r0, r2
 8008f2e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f30:	e00f      	b.n	8008f52 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008f32:	6878      	ldr	r0, [r7, #4]
 8008f34:	f000 f9b0 	bl	8009298 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f38:	e00b      	b.n	8008f52 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008f3a:	6878      	ldr	r0, [r7, #4]
 8008f3c:	f000 f9ac 	bl	8009298 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f40:	e007      	b.n	8008f52 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008f42:	6878      	ldr	r0, [r7, #4]
 8008f44:	f000 f9a8 	bl	8009298 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	2200      	movs	r2, #0
 8008f4c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8008f50:	e18d      	b.n	800926e <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f52:	bf00      	nop
    return;
 8008f54:	e18b      	b.n	800926e <HAL_UART_IRQHandler+0x5ae>
 8008f56:	bf00      	nop
 8008f58:	04000120 	.word	0x04000120
 8008f5c:	08009c59 	.word	0x08009c59

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008f64:	2b01      	cmp	r3, #1
 8008f66:	f040 8146 	bne.w	80091f6 <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008f6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008f6e:	f003 0310 	and.w	r3, r3, #16
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	f000 813f 	beq.w	80091f6 <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008f78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008f7c:	f003 0310 	and.w	r3, r3, #16
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	f000 8138 	beq.w	80091f6 <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	2210      	movs	r2, #16
 8008f8c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	689b      	ldr	r3, [r3, #8]
 8008f94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f98:	2b40      	cmp	r3, #64	; 0x40
 8008f9a:	f040 80b4 	bne.w	8009106 <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	685b      	ldr	r3, [r3, #4]
 8008fa6:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008faa:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	f000 815f 	beq.w	8009272 <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008fba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008fbe:	429a      	cmp	r2, r3
 8008fc0:	f080 8157 	bcs.w	8009272 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008fca:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	f003 0320 	and.w	r3, r3, #32
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	f040 8085 	bne.w	80090ea <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fe8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008fec:	e853 3f00 	ldrex	r3, [r3]
 8008ff0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008ff4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008ff8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008ffc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	461a      	mov	r2, r3
 8009006:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800900a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800900e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009012:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009016:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800901a:	e841 2300 	strex	r3, r2, [r1]
 800901e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009022:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009026:	2b00      	cmp	r3, #0
 8009028:	d1da      	bne.n	8008fe0 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	3308      	adds	r3, #8
 8009030:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009032:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009034:	e853 3f00 	ldrex	r3, [r3]
 8009038:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800903a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800903c:	f023 0301 	bic.w	r3, r3, #1
 8009040:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	3308      	adds	r3, #8
 800904a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800904e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009052:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009054:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009056:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800905a:	e841 2300 	strex	r3, r2, [r1]
 800905e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009060:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009062:	2b00      	cmp	r3, #0
 8009064:	d1e1      	bne.n	800902a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	3308      	adds	r3, #8
 800906c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800906e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009070:	e853 3f00 	ldrex	r3, [r3]
 8009074:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009076:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009078:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800907c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	3308      	adds	r3, #8
 8009086:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800908a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800908c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800908e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009090:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009092:	e841 2300 	strex	r3, r2, [r1]
 8009096:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009098:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800909a:	2b00      	cmp	r3, #0
 800909c:	d1e3      	bne.n	8009066 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	2220      	movs	r2, #32
 80090a2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	2200      	movs	r2, #0
 80090a8:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80090b2:	e853 3f00 	ldrex	r3, [r3]
 80090b6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80090b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80090ba:	f023 0310 	bic.w	r3, r3, #16
 80090be:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	461a      	mov	r2, r3
 80090c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80090cc:	65bb      	str	r3, [r7, #88]	; 0x58
 80090ce:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090d0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80090d2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80090d4:	e841 2300 	strex	r3, r2, [r1]
 80090d8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80090da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d1e4      	bne.n	80090aa <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80090e4:	4618      	mov	r0, r3
 80090e6:	f7fa fd3d 	bl	8003b64 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80090f6:	b29b      	uxth	r3, r3
 80090f8:	1ad3      	subs	r3, r2, r3
 80090fa:	b29b      	uxth	r3, r3
 80090fc:	4619      	mov	r1, r3
 80090fe:	6878      	ldr	r0, [r7, #4]
 8009100:	f000 f8d4 	bl	80092ac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009104:	e0b5      	b.n	8009272 <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009112:	b29b      	uxth	r3, r3
 8009114:	1ad3      	subs	r3, r2, r3
 8009116:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009120:	b29b      	uxth	r3, r3
 8009122:	2b00      	cmp	r3, #0
 8009124:	f000 80a7 	beq.w	8009276 <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 8009128:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800912c:	2b00      	cmp	r3, #0
 800912e:	f000 80a2 	beq.w	8009276 <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009138:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800913a:	e853 3f00 	ldrex	r3, [r3]
 800913e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009140:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009142:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009146:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	461a      	mov	r2, r3
 8009150:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009154:	647b      	str	r3, [r7, #68]	; 0x44
 8009156:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009158:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800915a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800915c:	e841 2300 	strex	r3, r2, [r1]
 8009160:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009162:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009164:	2b00      	cmp	r3, #0
 8009166:	d1e4      	bne.n	8009132 <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	3308      	adds	r3, #8
 800916e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009172:	e853 3f00 	ldrex	r3, [r3]
 8009176:	623b      	str	r3, [r7, #32]
   return(result);
 8009178:	6a3b      	ldr	r3, [r7, #32]
 800917a:	f023 0301 	bic.w	r3, r3, #1
 800917e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	3308      	adds	r3, #8
 8009188:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800918c:	633a      	str	r2, [r7, #48]	; 0x30
 800918e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009190:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009192:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009194:	e841 2300 	strex	r3, r2, [r1]
 8009198:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800919a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800919c:	2b00      	cmp	r3, #0
 800919e:	d1e3      	bne.n	8009168 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	2220      	movs	r2, #32
 80091a4:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	2200      	movs	r2, #0
 80091aa:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2200      	movs	r2, #0
 80091b0:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091b8:	693b      	ldr	r3, [r7, #16]
 80091ba:	e853 3f00 	ldrex	r3, [r3]
 80091be:	60fb      	str	r3, [r7, #12]
   return(result);
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	f023 0310 	bic.w	r3, r3, #16
 80091c6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	461a      	mov	r2, r3
 80091d0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80091d4:	61fb      	str	r3, [r7, #28]
 80091d6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091d8:	69b9      	ldr	r1, [r7, #24]
 80091da:	69fa      	ldr	r2, [r7, #28]
 80091dc:	e841 2300 	strex	r3, r2, [r1]
 80091e0:	617b      	str	r3, [r7, #20]
   return(result);
 80091e2:	697b      	ldr	r3, [r7, #20]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d1e4      	bne.n	80091b2 <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80091e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80091ec:	4619      	mov	r1, r3
 80091ee:	6878      	ldr	r0, [r7, #4]
 80091f0:	f000 f85c 	bl	80092ac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80091f4:	e03f      	b.n	8009276 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80091f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80091fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d00e      	beq.n	8009220 <HAL_UART_IRQHandler+0x560>
 8009202:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009206:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800920a:	2b00      	cmp	r3, #0
 800920c:	d008      	beq.n	8009220 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8009216:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009218:	6878      	ldr	r0, [r7, #4]
 800921a:	f000 fd5d 	bl	8009cd8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800921e:	e02d      	b.n	800927c <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8009220:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009224:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009228:	2b00      	cmp	r3, #0
 800922a:	d00e      	beq.n	800924a <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800922c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009230:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009234:	2b00      	cmp	r3, #0
 8009236:	d008      	beq.n	800924a <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800923c:	2b00      	cmp	r3, #0
 800923e:	d01c      	beq.n	800927a <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009244:	6878      	ldr	r0, [r7, #4]
 8009246:	4798      	blx	r3
    }
    return;
 8009248:	e017      	b.n	800927a <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800924a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800924e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009252:	2b00      	cmp	r3, #0
 8009254:	d012      	beq.n	800927c <HAL_UART_IRQHandler+0x5bc>
 8009256:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800925a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800925e:	2b00      	cmp	r3, #0
 8009260:	d00c      	beq.n	800927c <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 8009262:	6878      	ldr	r0, [r7, #4]
 8009264:	f000 fd0e 	bl	8009c84 <UART_EndTransmit_IT>
    return;
 8009268:	e008      	b.n	800927c <HAL_UART_IRQHandler+0x5bc>
      return;
 800926a:	bf00      	nop
 800926c:	e006      	b.n	800927c <HAL_UART_IRQHandler+0x5bc>
    return;
 800926e:	bf00      	nop
 8009270:	e004      	b.n	800927c <HAL_UART_IRQHandler+0x5bc>
      return;
 8009272:	bf00      	nop
 8009274:	e002      	b.n	800927c <HAL_UART_IRQHandler+0x5bc>
      return;
 8009276:	bf00      	nop
 8009278:	e000      	b.n	800927c <HAL_UART_IRQHandler+0x5bc>
    return;
 800927a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800927c:	37e8      	adds	r7, #232	; 0xe8
 800927e:	46bd      	mov	sp, r7
 8009280:	bd80      	pop	{r7, pc}
 8009282:	bf00      	nop

08009284 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009284:	b480      	push	{r7}
 8009286:	b083      	sub	sp, #12
 8009288:	af00      	add	r7, sp, #0
 800928a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800928c:	bf00      	nop
 800928e:	370c      	adds	r7, #12
 8009290:	46bd      	mov	sp, r7
 8009292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009296:	4770      	bx	lr

08009298 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009298:	b480      	push	{r7}
 800929a:	b083      	sub	sp, #12
 800929c:	af00      	add	r7, sp, #0
 800929e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80092a0:	bf00      	nop
 80092a2:	370c      	adds	r7, #12
 80092a4:	46bd      	mov	sp, r7
 80092a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092aa:	4770      	bx	lr

080092ac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80092ac:	b480      	push	{r7}
 80092ae:	b083      	sub	sp, #12
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	6078      	str	r0, [r7, #4]
 80092b4:	460b      	mov	r3, r1
 80092b6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80092b8:	bf00      	nop
 80092ba:	370c      	adds	r7, #12
 80092bc:	46bd      	mov	sp, r7
 80092be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c2:	4770      	bx	lr

080092c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80092c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80092c8:	b08a      	sub	sp, #40	; 0x28
 80092ca:	af00      	add	r7, sp, #0
 80092cc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80092ce:	2300      	movs	r3, #0
 80092d0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	689a      	ldr	r2, [r3, #8]
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	691b      	ldr	r3, [r3, #16]
 80092dc:	431a      	orrs	r2, r3
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	695b      	ldr	r3, [r3, #20]
 80092e2:	431a      	orrs	r2, r3
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	69db      	ldr	r3, [r3, #28]
 80092e8:	4313      	orrs	r3, r2
 80092ea:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	681a      	ldr	r2, [r3, #0]
 80092f2:	4ba4      	ldr	r3, [pc, #656]	; (8009584 <UART_SetConfig+0x2c0>)
 80092f4:	4013      	ands	r3, r2
 80092f6:	68fa      	ldr	r2, [r7, #12]
 80092f8:	6812      	ldr	r2, [r2, #0]
 80092fa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80092fc:	430b      	orrs	r3, r1
 80092fe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	685b      	ldr	r3, [r3, #4]
 8009306:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	68da      	ldr	r2, [r3, #12]
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	430a      	orrs	r2, r1
 8009314:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	699b      	ldr	r3, [r3, #24]
 800931a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	4a99      	ldr	r2, [pc, #612]	; (8009588 <UART_SetConfig+0x2c4>)
 8009322:	4293      	cmp	r3, r2
 8009324:	d004      	beq.n	8009330 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	6a1b      	ldr	r3, [r3, #32]
 800932a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800932c:	4313      	orrs	r3, r2
 800932e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	689b      	ldr	r3, [r3, #8]
 8009336:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009340:	430a      	orrs	r2, r1
 8009342:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	4a90      	ldr	r2, [pc, #576]	; (800958c <UART_SetConfig+0x2c8>)
 800934a:	4293      	cmp	r3, r2
 800934c:	d126      	bne.n	800939c <UART_SetConfig+0xd8>
 800934e:	4b90      	ldr	r3, [pc, #576]	; (8009590 <UART_SetConfig+0x2cc>)
 8009350:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009354:	f003 0303 	and.w	r3, r3, #3
 8009358:	2b03      	cmp	r3, #3
 800935a:	d81b      	bhi.n	8009394 <UART_SetConfig+0xd0>
 800935c:	a201      	add	r2, pc, #4	; (adr r2, 8009364 <UART_SetConfig+0xa0>)
 800935e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009362:	bf00      	nop
 8009364:	08009375 	.word	0x08009375
 8009368:	08009385 	.word	0x08009385
 800936c:	0800937d 	.word	0x0800937d
 8009370:	0800938d 	.word	0x0800938d
 8009374:	2301      	movs	r3, #1
 8009376:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800937a:	e116      	b.n	80095aa <UART_SetConfig+0x2e6>
 800937c:	2302      	movs	r3, #2
 800937e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009382:	e112      	b.n	80095aa <UART_SetConfig+0x2e6>
 8009384:	2304      	movs	r3, #4
 8009386:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800938a:	e10e      	b.n	80095aa <UART_SetConfig+0x2e6>
 800938c:	2308      	movs	r3, #8
 800938e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009392:	e10a      	b.n	80095aa <UART_SetConfig+0x2e6>
 8009394:	2310      	movs	r3, #16
 8009396:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800939a:	e106      	b.n	80095aa <UART_SetConfig+0x2e6>
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	4a7c      	ldr	r2, [pc, #496]	; (8009594 <UART_SetConfig+0x2d0>)
 80093a2:	4293      	cmp	r3, r2
 80093a4:	d138      	bne.n	8009418 <UART_SetConfig+0x154>
 80093a6:	4b7a      	ldr	r3, [pc, #488]	; (8009590 <UART_SetConfig+0x2cc>)
 80093a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80093ac:	f003 030c 	and.w	r3, r3, #12
 80093b0:	2b0c      	cmp	r3, #12
 80093b2:	d82d      	bhi.n	8009410 <UART_SetConfig+0x14c>
 80093b4:	a201      	add	r2, pc, #4	; (adr r2, 80093bc <UART_SetConfig+0xf8>)
 80093b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093ba:	bf00      	nop
 80093bc:	080093f1 	.word	0x080093f1
 80093c0:	08009411 	.word	0x08009411
 80093c4:	08009411 	.word	0x08009411
 80093c8:	08009411 	.word	0x08009411
 80093cc:	08009401 	.word	0x08009401
 80093d0:	08009411 	.word	0x08009411
 80093d4:	08009411 	.word	0x08009411
 80093d8:	08009411 	.word	0x08009411
 80093dc:	080093f9 	.word	0x080093f9
 80093e0:	08009411 	.word	0x08009411
 80093e4:	08009411 	.word	0x08009411
 80093e8:	08009411 	.word	0x08009411
 80093ec:	08009409 	.word	0x08009409
 80093f0:	2300      	movs	r3, #0
 80093f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80093f6:	e0d8      	b.n	80095aa <UART_SetConfig+0x2e6>
 80093f8:	2302      	movs	r3, #2
 80093fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80093fe:	e0d4      	b.n	80095aa <UART_SetConfig+0x2e6>
 8009400:	2304      	movs	r3, #4
 8009402:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009406:	e0d0      	b.n	80095aa <UART_SetConfig+0x2e6>
 8009408:	2308      	movs	r3, #8
 800940a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800940e:	e0cc      	b.n	80095aa <UART_SetConfig+0x2e6>
 8009410:	2310      	movs	r3, #16
 8009412:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009416:	e0c8      	b.n	80095aa <UART_SetConfig+0x2e6>
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	4a5e      	ldr	r2, [pc, #376]	; (8009598 <UART_SetConfig+0x2d4>)
 800941e:	4293      	cmp	r3, r2
 8009420:	d125      	bne.n	800946e <UART_SetConfig+0x1aa>
 8009422:	4b5b      	ldr	r3, [pc, #364]	; (8009590 <UART_SetConfig+0x2cc>)
 8009424:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009428:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800942c:	2b30      	cmp	r3, #48	; 0x30
 800942e:	d016      	beq.n	800945e <UART_SetConfig+0x19a>
 8009430:	2b30      	cmp	r3, #48	; 0x30
 8009432:	d818      	bhi.n	8009466 <UART_SetConfig+0x1a2>
 8009434:	2b20      	cmp	r3, #32
 8009436:	d00a      	beq.n	800944e <UART_SetConfig+0x18a>
 8009438:	2b20      	cmp	r3, #32
 800943a:	d814      	bhi.n	8009466 <UART_SetConfig+0x1a2>
 800943c:	2b00      	cmp	r3, #0
 800943e:	d002      	beq.n	8009446 <UART_SetConfig+0x182>
 8009440:	2b10      	cmp	r3, #16
 8009442:	d008      	beq.n	8009456 <UART_SetConfig+0x192>
 8009444:	e00f      	b.n	8009466 <UART_SetConfig+0x1a2>
 8009446:	2300      	movs	r3, #0
 8009448:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800944c:	e0ad      	b.n	80095aa <UART_SetConfig+0x2e6>
 800944e:	2302      	movs	r3, #2
 8009450:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009454:	e0a9      	b.n	80095aa <UART_SetConfig+0x2e6>
 8009456:	2304      	movs	r3, #4
 8009458:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800945c:	e0a5      	b.n	80095aa <UART_SetConfig+0x2e6>
 800945e:	2308      	movs	r3, #8
 8009460:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009464:	e0a1      	b.n	80095aa <UART_SetConfig+0x2e6>
 8009466:	2310      	movs	r3, #16
 8009468:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800946c:	e09d      	b.n	80095aa <UART_SetConfig+0x2e6>
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	4a4a      	ldr	r2, [pc, #296]	; (800959c <UART_SetConfig+0x2d8>)
 8009474:	4293      	cmp	r3, r2
 8009476:	d125      	bne.n	80094c4 <UART_SetConfig+0x200>
 8009478:	4b45      	ldr	r3, [pc, #276]	; (8009590 <UART_SetConfig+0x2cc>)
 800947a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800947e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8009482:	2bc0      	cmp	r3, #192	; 0xc0
 8009484:	d016      	beq.n	80094b4 <UART_SetConfig+0x1f0>
 8009486:	2bc0      	cmp	r3, #192	; 0xc0
 8009488:	d818      	bhi.n	80094bc <UART_SetConfig+0x1f8>
 800948a:	2b80      	cmp	r3, #128	; 0x80
 800948c:	d00a      	beq.n	80094a4 <UART_SetConfig+0x1e0>
 800948e:	2b80      	cmp	r3, #128	; 0x80
 8009490:	d814      	bhi.n	80094bc <UART_SetConfig+0x1f8>
 8009492:	2b00      	cmp	r3, #0
 8009494:	d002      	beq.n	800949c <UART_SetConfig+0x1d8>
 8009496:	2b40      	cmp	r3, #64	; 0x40
 8009498:	d008      	beq.n	80094ac <UART_SetConfig+0x1e8>
 800949a:	e00f      	b.n	80094bc <UART_SetConfig+0x1f8>
 800949c:	2300      	movs	r3, #0
 800949e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80094a2:	e082      	b.n	80095aa <UART_SetConfig+0x2e6>
 80094a4:	2302      	movs	r3, #2
 80094a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80094aa:	e07e      	b.n	80095aa <UART_SetConfig+0x2e6>
 80094ac:	2304      	movs	r3, #4
 80094ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80094b2:	e07a      	b.n	80095aa <UART_SetConfig+0x2e6>
 80094b4:	2308      	movs	r3, #8
 80094b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80094ba:	e076      	b.n	80095aa <UART_SetConfig+0x2e6>
 80094bc:	2310      	movs	r3, #16
 80094be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80094c2:	e072      	b.n	80095aa <UART_SetConfig+0x2e6>
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	4a35      	ldr	r2, [pc, #212]	; (80095a0 <UART_SetConfig+0x2dc>)
 80094ca:	4293      	cmp	r3, r2
 80094cc:	d12a      	bne.n	8009524 <UART_SetConfig+0x260>
 80094ce:	4b30      	ldr	r3, [pc, #192]	; (8009590 <UART_SetConfig+0x2cc>)
 80094d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80094d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80094d8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80094dc:	d01a      	beq.n	8009514 <UART_SetConfig+0x250>
 80094de:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80094e2:	d81b      	bhi.n	800951c <UART_SetConfig+0x258>
 80094e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80094e8:	d00c      	beq.n	8009504 <UART_SetConfig+0x240>
 80094ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80094ee:	d815      	bhi.n	800951c <UART_SetConfig+0x258>
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d003      	beq.n	80094fc <UART_SetConfig+0x238>
 80094f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80094f8:	d008      	beq.n	800950c <UART_SetConfig+0x248>
 80094fa:	e00f      	b.n	800951c <UART_SetConfig+0x258>
 80094fc:	2300      	movs	r3, #0
 80094fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009502:	e052      	b.n	80095aa <UART_SetConfig+0x2e6>
 8009504:	2302      	movs	r3, #2
 8009506:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800950a:	e04e      	b.n	80095aa <UART_SetConfig+0x2e6>
 800950c:	2304      	movs	r3, #4
 800950e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009512:	e04a      	b.n	80095aa <UART_SetConfig+0x2e6>
 8009514:	2308      	movs	r3, #8
 8009516:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800951a:	e046      	b.n	80095aa <UART_SetConfig+0x2e6>
 800951c:	2310      	movs	r3, #16
 800951e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009522:	e042      	b.n	80095aa <UART_SetConfig+0x2e6>
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	4a17      	ldr	r2, [pc, #92]	; (8009588 <UART_SetConfig+0x2c4>)
 800952a:	4293      	cmp	r3, r2
 800952c:	d13a      	bne.n	80095a4 <UART_SetConfig+0x2e0>
 800952e:	4b18      	ldr	r3, [pc, #96]	; (8009590 <UART_SetConfig+0x2cc>)
 8009530:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009534:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009538:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800953c:	d01a      	beq.n	8009574 <UART_SetConfig+0x2b0>
 800953e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009542:	d81b      	bhi.n	800957c <UART_SetConfig+0x2b8>
 8009544:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009548:	d00c      	beq.n	8009564 <UART_SetConfig+0x2a0>
 800954a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800954e:	d815      	bhi.n	800957c <UART_SetConfig+0x2b8>
 8009550:	2b00      	cmp	r3, #0
 8009552:	d003      	beq.n	800955c <UART_SetConfig+0x298>
 8009554:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009558:	d008      	beq.n	800956c <UART_SetConfig+0x2a8>
 800955a:	e00f      	b.n	800957c <UART_SetConfig+0x2b8>
 800955c:	2300      	movs	r3, #0
 800955e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009562:	e022      	b.n	80095aa <UART_SetConfig+0x2e6>
 8009564:	2302      	movs	r3, #2
 8009566:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800956a:	e01e      	b.n	80095aa <UART_SetConfig+0x2e6>
 800956c:	2304      	movs	r3, #4
 800956e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009572:	e01a      	b.n	80095aa <UART_SetConfig+0x2e6>
 8009574:	2308      	movs	r3, #8
 8009576:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800957a:	e016      	b.n	80095aa <UART_SetConfig+0x2e6>
 800957c:	2310      	movs	r3, #16
 800957e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009582:	e012      	b.n	80095aa <UART_SetConfig+0x2e6>
 8009584:	efff69f3 	.word	0xefff69f3
 8009588:	40008000 	.word	0x40008000
 800958c:	40013800 	.word	0x40013800
 8009590:	40021000 	.word	0x40021000
 8009594:	40004400 	.word	0x40004400
 8009598:	40004800 	.word	0x40004800
 800959c:	40004c00 	.word	0x40004c00
 80095a0:	40005000 	.word	0x40005000
 80095a4:	2310      	movs	r3, #16
 80095a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	4a9f      	ldr	r2, [pc, #636]	; (800982c <UART_SetConfig+0x568>)
 80095b0:	4293      	cmp	r3, r2
 80095b2:	d17a      	bne.n	80096aa <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80095b4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80095b8:	2b08      	cmp	r3, #8
 80095ba:	d824      	bhi.n	8009606 <UART_SetConfig+0x342>
 80095bc:	a201      	add	r2, pc, #4	; (adr r2, 80095c4 <UART_SetConfig+0x300>)
 80095be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095c2:	bf00      	nop
 80095c4:	080095e9 	.word	0x080095e9
 80095c8:	08009607 	.word	0x08009607
 80095cc:	080095f1 	.word	0x080095f1
 80095d0:	08009607 	.word	0x08009607
 80095d4:	080095f7 	.word	0x080095f7
 80095d8:	08009607 	.word	0x08009607
 80095dc:	08009607 	.word	0x08009607
 80095e0:	08009607 	.word	0x08009607
 80095e4:	080095ff 	.word	0x080095ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80095e8:	f7fc fbb0 	bl	8005d4c <HAL_RCC_GetPCLK1Freq>
 80095ec:	61f8      	str	r0, [r7, #28]
        break;
 80095ee:	e010      	b.n	8009612 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80095f0:	4b8f      	ldr	r3, [pc, #572]	; (8009830 <UART_SetConfig+0x56c>)
 80095f2:	61fb      	str	r3, [r7, #28]
        break;
 80095f4:	e00d      	b.n	8009612 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80095f6:	f7fc fb11 	bl	8005c1c <HAL_RCC_GetSysClockFreq>
 80095fa:	61f8      	str	r0, [r7, #28]
        break;
 80095fc:	e009      	b.n	8009612 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80095fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009602:	61fb      	str	r3, [r7, #28]
        break;
 8009604:	e005      	b.n	8009612 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8009606:	2300      	movs	r3, #0
 8009608:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800960a:	2301      	movs	r3, #1
 800960c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8009610:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009612:	69fb      	ldr	r3, [r7, #28]
 8009614:	2b00      	cmp	r3, #0
 8009616:	f000 80fb 	beq.w	8009810 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	685a      	ldr	r2, [r3, #4]
 800961e:	4613      	mov	r3, r2
 8009620:	005b      	lsls	r3, r3, #1
 8009622:	4413      	add	r3, r2
 8009624:	69fa      	ldr	r2, [r7, #28]
 8009626:	429a      	cmp	r2, r3
 8009628:	d305      	bcc.n	8009636 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	685b      	ldr	r3, [r3, #4]
 800962e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009630:	69fa      	ldr	r2, [r7, #28]
 8009632:	429a      	cmp	r2, r3
 8009634:	d903      	bls.n	800963e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8009636:	2301      	movs	r3, #1
 8009638:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800963c:	e0e8      	b.n	8009810 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800963e:	69fb      	ldr	r3, [r7, #28]
 8009640:	2200      	movs	r2, #0
 8009642:	461c      	mov	r4, r3
 8009644:	4615      	mov	r5, r2
 8009646:	f04f 0200 	mov.w	r2, #0
 800964a:	f04f 0300 	mov.w	r3, #0
 800964e:	022b      	lsls	r3, r5, #8
 8009650:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8009654:	0222      	lsls	r2, r4, #8
 8009656:	68f9      	ldr	r1, [r7, #12]
 8009658:	6849      	ldr	r1, [r1, #4]
 800965a:	0849      	lsrs	r1, r1, #1
 800965c:	2000      	movs	r0, #0
 800965e:	4688      	mov	r8, r1
 8009660:	4681      	mov	r9, r0
 8009662:	eb12 0a08 	adds.w	sl, r2, r8
 8009666:	eb43 0b09 	adc.w	fp, r3, r9
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	685b      	ldr	r3, [r3, #4]
 800966e:	2200      	movs	r2, #0
 8009670:	603b      	str	r3, [r7, #0]
 8009672:	607a      	str	r2, [r7, #4]
 8009674:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009678:	4650      	mov	r0, sl
 800967a:	4659      	mov	r1, fp
 800967c:	f7f7 faa4 	bl	8000bc8 <__aeabi_uldivmod>
 8009680:	4602      	mov	r2, r0
 8009682:	460b      	mov	r3, r1
 8009684:	4613      	mov	r3, r2
 8009686:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009688:	69bb      	ldr	r3, [r7, #24]
 800968a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800968e:	d308      	bcc.n	80096a2 <UART_SetConfig+0x3de>
 8009690:	69bb      	ldr	r3, [r7, #24]
 8009692:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009696:	d204      	bcs.n	80096a2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	69ba      	ldr	r2, [r7, #24]
 800969e:	60da      	str	r2, [r3, #12]
 80096a0:	e0b6      	b.n	8009810 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80096a2:	2301      	movs	r3, #1
 80096a4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80096a8:	e0b2      	b.n	8009810 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	69db      	ldr	r3, [r3, #28]
 80096ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80096b2:	d15e      	bne.n	8009772 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80096b4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80096b8:	2b08      	cmp	r3, #8
 80096ba:	d828      	bhi.n	800970e <UART_SetConfig+0x44a>
 80096bc:	a201      	add	r2, pc, #4	; (adr r2, 80096c4 <UART_SetConfig+0x400>)
 80096be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096c2:	bf00      	nop
 80096c4:	080096e9 	.word	0x080096e9
 80096c8:	080096f1 	.word	0x080096f1
 80096cc:	080096f9 	.word	0x080096f9
 80096d0:	0800970f 	.word	0x0800970f
 80096d4:	080096ff 	.word	0x080096ff
 80096d8:	0800970f 	.word	0x0800970f
 80096dc:	0800970f 	.word	0x0800970f
 80096e0:	0800970f 	.word	0x0800970f
 80096e4:	08009707 	.word	0x08009707
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80096e8:	f7fc fb30 	bl	8005d4c <HAL_RCC_GetPCLK1Freq>
 80096ec:	61f8      	str	r0, [r7, #28]
        break;
 80096ee:	e014      	b.n	800971a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80096f0:	f7fc fb42 	bl	8005d78 <HAL_RCC_GetPCLK2Freq>
 80096f4:	61f8      	str	r0, [r7, #28]
        break;
 80096f6:	e010      	b.n	800971a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80096f8:	4b4d      	ldr	r3, [pc, #308]	; (8009830 <UART_SetConfig+0x56c>)
 80096fa:	61fb      	str	r3, [r7, #28]
        break;
 80096fc:	e00d      	b.n	800971a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80096fe:	f7fc fa8d 	bl	8005c1c <HAL_RCC_GetSysClockFreq>
 8009702:	61f8      	str	r0, [r7, #28]
        break;
 8009704:	e009      	b.n	800971a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009706:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800970a:	61fb      	str	r3, [r7, #28]
        break;
 800970c:	e005      	b.n	800971a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800970e:	2300      	movs	r3, #0
 8009710:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009712:	2301      	movs	r3, #1
 8009714:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8009718:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800971a:	69fb      	ldr	r3, [r7, #28]
 800971c:	2b00      	cmp	r3, #0
 800971e:	d077      	beq.n	8009810 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009720:	69fb      	ldr	r3, [r7, #28]
 8009722:	005a      	lsls	r2, r3, #1
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	685b      	ldr	r3, [r3, #4]
 8009728:	085b      	lsrs	r3, r3, #1
 800972a:	441a      	add	r2, r3
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	685b      	ldr	r3, [r3, #4]
 8009730:	fbb2 f3f3 	udiv	r3, r2, r3
 8009734:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009736:	69bb      	ldr	r3, [r7, #24]
 8009738:	2b0f      	cmp	r3, #15
 800973a:	d916      	bls.n	800976a <UART_SetConfig+0x4a6>
 800973c:	69bb      	ldr	r3, [r7, #24]
 800973e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009742:	d212      	bcs.n	800976a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009744:	69bb      	ldr	r3, [r7, #24]
 8009746:	b29b      	uxth	r3, r3
 8009748:	f023 030f 	bic.w	r3, r3, #15
 800974c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800974e:	69bb      	ldr	r3, [r7, #24]
 8009750:	085b      	lsrs	r3, r3, #1
 8009752:	b29b      	uxth	r3, r3
 8009754:	f003 0307 	and.w	r3, r3, #7
 8009758:	b29a      	uxth	r2, r3
 800975a:	8afb      	ldrh	r3, [r7, #22]
 800975c:	4313      	orrs	r3, r2
 800975e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	8afa      	ldrh	r2, [r7, #22]
 8009766:	60da      	str	r2, [r3, #12]
 8009768:	e052      	b.n	8009810 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800976a:	2301      	movs	r3, #1
 800976c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009770:	e04e      	b.n	8009810 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009772:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009776:	2b08      	cmp	r3, #8
 8009778:	d827      	bhi.n	80097ca <UART_SetConfig+0x506>
 800977a:	a201      	add	r2, pc, #4	; (adr r2, 8009780 <UART_SetConfig+0x4bc>)
 800977c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009780:	080097a5 	.word	0x080097a5
 8009784:	080097ad 	.word	0x080097ad
 8009788:	080097b5 	.word	0x080097b5
 800978c:	080097cb 	.word	0x080097cb
 8009790:	080097bb 	.word	0x080097bb
 8009794:	080097cb 	.word	0x080097cb
 8009798:	080097cb 	.word	0x080097cb
 800979c:	080097cb 	.word	0x080097cb
 80097a0:	080097c3 	.word	0x080097c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80097a4:	f7fc fad2 	bl	8005d4c <HAL_RCC_GetPCLK1Freq>
 80097a8:	61f8      	str	r0, [r7, #28]
        break;
 80097aa:	e014      	b.n	80097d6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80097ac:	f7fc fae4 	bl	8005d78 <HAL_RCC_GetPCLK2Freq>
 80097b0:	61f8      	str	r0, [r7, #28]
        break;
 80097b2:	e010      	b.n	80097d6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80097b4:	4b1e      	ldr	r3, [pc, #120]	; (8009830 <UART_SetConfig+0x56c>)
 80097b6:	61fb      	str	r3, [r7, #28]
        break;
 80097b8:	e00d      	b.n	80097d6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80097ba:	f7fc fa2f 	bl	8005c1c <HAL_RCC_GetSysClockFreq>
 80097be:	61f8      	str	r0, [r7, #28]
        break;
 80097c0:	e009      	b.n	80097d6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80097c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80097c6:	61fb      	str	r3, [r7, #28]
        break;
 80097c8:	e005      	b.n	80097d6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80097ca:	2300      	movs	r3, #0
 80097cc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80097ce:	2301      	movs	r3, #1
 80097d0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80097d4:	bf00      	nop
    }

    if (pclk != 0U)
 80097d6:	69fb      	ldr	r3, [r7, #28]
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d019      	beq.n	8009810 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	685b      	ldr	r3, [r3, #4]
 80097e0:	085a      	lsrs	r2, r3, #1
 80097e2:	69fb      	ldr	r3, [r7, #28]
 80097e4:	441a      	add	r2, r3
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	685b      	ldr	r3, [r3, #4]
 80097ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80097ee:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80097f0:	69bb      	ldr	r3, [r7, #24]
 80097f2:	2b0f      	cmp	r3, #15
 80097f4:	d909      	bls.n	800980a <UART_SetConfig+0x546>
 80097f6:	69bb      	ldr	r3, [r7, #24]
 80097f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80097fc:	d205      	bcs.n	800980a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80097fe:	69bb      	ldr	r3, [r7, #24]
 8009800:	b29a      	uxth	r2, r3
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	60da      	str	r2, [r3, #12]
 8009808:	e002      	b.n	8009810 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800980a:	2301      	movs	r3, #1
 800980c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	2200      	movs	r2, #0
 8009814:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	2200      	movs	r2, #0
 800981a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800981c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8009820:	4618      	mov	r0, r3
 8009822:	3728      	adds	r7, #40	; 0x28
 8009824:	46bd      	mov	sp, r7
 8009826:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800982a:	bf00      	nop
 800982c:	40008000 	.word	0x40008000
 8009830:	00f42400 	.word	0x00f42400

08009834 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009834:	b480      	push	{r7}
 8009836:	b083      	sub	sp, #12
 8009838:	af00      	add	r7, sp, #0
 800983a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009840:	f003 0301 	and.w	r3, r3, #1
 8009844:	2b00      	cmp	r3, #0
 8009846:	d00a      	beq.n	800985e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	685b      	ldr	r3, [r3, #4]
 800984e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	430a      	orrs	r2, r1
 800985c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009862:	f003 0302 	and.w	r3, r3, #2
 8009866:	2b00      	cmp	r3, #0
 8009868:	d00a      	beq.n	8009880 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	685b      	ldr	r3, [r3, #4]
 8009870:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	430a      	orrs	r2, r1
 800987e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009884:	f003 0304 	and.w	r3, r3, #4
 8009888:	2b00      	cmp	r3, #0
 800988a:	d00a      	beq.n	80098a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	685b      	ldr	r3, [r3, #4]
 8009892:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	430a      	orrs	r2, r1
 80098a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098a6:	f003 0308 	and.w	r3, r3, #8
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d00a      	beq.n	80098c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	685b      	ldr	r3, [r3, #4]
 80098b4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	430a      	orrs	r2, r1
 80098c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098c8:	f003 0310 	and.w	r3, r3, #16
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d00a      	beq.n	80098e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	689b      	ldr	r3, [r3, #8]
 80098d6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	430a      	orrs	r2, r1
 80098e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098ea:	f003 0320 	and.w	r3, r3, #32
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d00a      	beq.n	8009908 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	689b      	ldr	r3, [r3, #8]
 80098f8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	430a      	orrs	r2, r1
 8009906:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800990c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009910:	2b00      	cmp	r3, #0
 8009912:	d01a      	beq.n	800994a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	685b      	ldr	r3, [r3, #4]
 800991a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	430a      	orrs	r2, r1
 8009928:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800992e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009932:	d10a      	bne.n	800994a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	685b      	ldr	r3, [r3, #4]
 800993a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	430a      	orrs	r2, r1
 8009948:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800994e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009952:	2b00      	cmp	r3, #0
 8009954:	d00a      	beq.n	800996c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	685b      	ldr	r3, [r3, #4]
 800995c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	430a      	orrs	r2, r1
 800996a:	605a      	str	r2, [r3, #4]
  }
}
 800996c:	bf00      	nop
 800996e:	370c      	adds	r7, #12
 8009970:	46bd      	mov	sp, r7
 8009972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009976:	4770      	bx	lr

08009978 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009978:	b580      	push	{r7, lr}
 800997a:	b086      	sub	sp, #24
 800997c:	af02      	add	r7, sp, #8
 800997e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	2200      	movs	r2, #0
 8009984:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009988:	f7f9 ffda 	bl	8003940 <HAL_GetTick>
 800998c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	f003 0308 	and.w	r3, r3, #8
 8009998:	2b08      	cmp	r3, #8
 800999a:	d10e      	bne.n	80099ba <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800999c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80099a0:	9300      	str	r3, [sp, #0]
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	2200      	movs	r2, #0
 80099a6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80099aa:	6878      	ldr	r0, [r7, #4]
 80099ac:	f000 f82d 	bl	8009a0a <UART_WaitOnFlagUntilTimeout>
 80099b0:	4603      	mov	r3, r0
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d001      	beq.n	80099ba <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80099b6:	2303      	movs	r3, #3
 80099b8:	e023      	b.n	8009a02 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	f003 0304 	and.w	r3, r3, #4
 80099c4:	2b04      	cmp	r3, #4
 80099c6:	d10e      	bne.n	80099e6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80099c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80099cc:	9300      	str	r3, [sp, #0]
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	2200      	movs	r2, #0
 80099d2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80099d6:	6878      	ldr	r0, [r7, #4]
 80099d8:	f000 f817 	bl	8009a0a <UART_WaitOnFlagUntilTimeout>
 80099dc:	4603      	mov	r3, r0
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d001      	beq.n	80099e6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80099e2:	2303      	movs	r3, #3
 80099e4:	e00d      	b.n	8009a02 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	2220      	movs	r2, #32
 80099ea:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	2220      	movs	r2, #32
 80099f0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	2200      	movs	r2, #0
 80099f6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	2200      	movs	r2, #0
 80099fc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8009a00:	2300      	movs	r3, #0
}
 8009a02:	4618      	mov	r0, r3
 8009a04:	3710      	adds	r7, #16
 8009a06:	46bd      	mov	sp, r7
 8009a08:	bd80      	pop	{r7, pc}

08009a0a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009a0a:	b580      	push	{r7, lr}
 8009a0c:	b09c      	sub	sp, #112	; 0x70
 8009a0e:	af00      	add	r7, sp, #0
 8009a10:	60f8      	str	r0, [r7, #12]
 8009a12:	60b9      	str	r1, [r7, #8]
 8009a14:	603b      	str	r3, [r7, #0]
 8009a16:	4613      	mov	r3, r2
 8009a18:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a1a:	e0a5      	b.n	8009b68 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009a1c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009a1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a22:	f000 80a1 	beq.w	8009b68 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009a26:	f7f9 ff8b 	bl	8003940 <HAL_GetTick>
 8009a2a:	4602      	mov	r2, r0
 8009a2c:	683b      	ldr	r3, [r7, #0]
 8009a2e:	1ad3      	subs	r3, r2, r3
 8009a30:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8009a32:	429a      	cmp	r2, r3
 8009a34:	d302      	bcc.n	8009a3c <UART_WaitOnFlagUntilTimeout+0x32>
 8009a36:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d13e      	bne.n	8009aba <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009a44:	e853 3f00 	ldrex	r3, [r3]
 8009a48:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8009a4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009a4c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009a50:	667b      	str	r3, [r7, #100]	; 0x64
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	461a      	mov	r2, r3
 8009a58:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009a5a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009a5c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a5e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009a60:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009a62:	e841 2300 	strex	r3, r2, [r1]
 8009a66:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8009a68:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d1e6      	bne.n	8009a3c <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	3308      	adds	r3, #8
 8009a74:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a78:	e853 3f00 	ldrex	r3, [r3]
 8009a7c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009a7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a80:	f023 0301 	bic.w	r3, r3, #1
 8009a84:	663b      	str	r3, [r7, #96]	; 0x60
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	3308      	adds	r3, #8
 8009a8c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009a8e:	64ba      	str	r2, [r7, #72]	; 0x48
 8009a90:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a92:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009a94:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009a96:	e841 2300 	strex	r3, r2, [r1]
 8009a9a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8009a9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d1e5      	bne.n	8009a6e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	2220      	movs	r2, #32
 8009aa6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	2220      	movs	r2, #32
 8009aac:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8009ab6:	2303      	movs	r3, #3
 8009ab8:	e067      	b.n	8009b8a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	f003 0304 	and.w	r3, r3, #4
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d04f      	beq.n	8009b68 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	69db      	ldr	r3, [r3, #28]
 8009ace:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009ad2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009ad6:	d147      	bne.n	8009b68 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009ae0:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009aea:	e853 3f00 	ldrex	r3, [r3]
 8009aee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009af2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009af6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	461a      	mov	r2, r3
 8009afe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b00:	637b      	str	r3, [r7, #52]	; 0x34
 8009b02:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b04:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009b06:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009b08:	e841 2300 	strex	r3, r2, [r1]
 8009b0c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009b0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d1e6      	bne.n	8009ae2 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	3308      	adds	r3, #8
 8009b1a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b1c:	697b      	ldr	r3, [r7, #20]
 8009b1e:	e853 3f00 	ldrex	r3, [r3]
 8009b22:	613b      	str	r3, [r7, #16]
   return(result);
 8009b24:	693b      	ldr	r3, [r7, #16]
 8009b26:	f023 0301 	bic.w	r3, r3, #1
 8009b2a:	66bb      	str	r3, [r7, #104]	; 0x68
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	3308      	adds	r3, #8
 8009b32:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009b34:	623a      	str	r2, [r7, #32]
 8009b36:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b38:	69f9      	ldr	r1, [r7, #28]
 8009b3a:	6a3a      	ldr	r2, [r7, #32]
 8009b3c:	e841 2300 	strex	r3, r2, [r1]
 8009b40:	61bb      	str	r3, [r7, #24]
   return(result);
 8009b42:	69bb      	ldr	r3, [r7, #24]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d1e5      	bne.n	8009b14 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	2220      	movs	r2, #32
 8009b4c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	2220      	movs	r2, #32
 8009b52:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	2220      	movs	r2, #32
 8009b58:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	2200      	movs	r2, #0
 8009b60:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8009b64:	2303      	movs	r3, #3
 8009b66:	e010      	b.n	8009b8a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	69da      	ldr	r2, [r3, #28]
 8009b6e:	68bb      	ldr	r3, [r7, #8]
 8009b70:	4013      	ands	r3, r2
 8009b72:	68ba      	ldr	r2, [r7, #8]
 8009b74:	429a      	cmp	r2, r3
 8009b76:	bf0c      	ite	eq
 8009b78:	2301      	moveq	r3, #1
 8009b7a:	2300      	movne	r3, #0
 8009b7c:	b2db      	uxtb	r3, r3
 8009b7e:	461a      	mov	r2, r3
 8009b80:	79fb      	ldrb	r3, [r7, #7]
 8009b82:	429a      	cmp	r2, r3
 8009b84:	f43f af4a 	beq.w	8009a1c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009b88:	2300      	movs	r3, #0
}
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	3770      	adds	r7, #112	; 0x70
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	bd80      	pop	{r7, pc}

08009b92 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009b92:	b480      	push	{r7}
 8009b94:	b095      	sub	sp, #84	; 0x54
 8009b96:	af00      	add	r7, sp, #0
 8009b98:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ba0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ba2:	e853 3f00 	ldrex	r3, [r3]
 8009ba6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009ba8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009baa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009bae:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	461a      	mov	r2, r3
 8009bb6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009bb8:	643b      	str	r3, [r7, #64]	; 0x40
 8009bba:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bbc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009bbe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009bc0:	e841 2300 	strex	r3, r2, [r1]
 8009bc4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009bc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d1e6      	bne.n	8009b9a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	3308      	adds	r3, #8
 8009bd2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bd4:	6a3b      	ldr	r3, [r7, #32]
 8009bd6:	e853 3f00 	ldrex	r3, [r3]
 8009bda:	61fb      	str	r3, [r7, #28]
   return(result);
 8009bdc:	69fb      	ldr	r3, [r7, #28]
 8009bde:	f023 0301 	bic.w	r3, r3, #1
 8009be2:	64bb      	str	r3, [r7, #72]	; 0x48
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	3308      	adds	r3, #8
 8009bea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009bec:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009bee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bf0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009bf2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009bf4:	e841 2300 	strex	r3, r2, [r1]
 8009bf8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d1e5      	bne.n	8009bcc <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009c04:	2b01      	cmp	r3, #1
 8009c06:	d118      	bne.n	8009c3a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	e853 3f00 	ldrex	r3, [r3]
 8009c14:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c16:	68bb      	ldr	r3, [r7, #8]
 8009c18:	f023 0310 	bic.w	r3, r3, #16
 8009c1c:	647b      	str	r3, [r7, #68]	; 0x44
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	461a      	mov	r2, r3
 8009c24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009c26:	61bb      	str	r3, [r7, #24]
 8009c28:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c2a:	6979      	ldr	r1, [r7, #20]
 8009c2c:	69ba      	ldr	r2, [r7, #24]
 8009c2e:	e841 2300 	strex	r3, r2, [r1]
 8009c32:	613b      	str	r3, [r7, #16]
   return(result);
 8009c34:	693b      	ldr	r3, [r7, #16]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d1e6      	bne.n	8009c08 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	2220      	movs	r2, #32
 8009c3e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	2200      	movs	r2, #0
 8009c44:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	2200      	movs	r2, #0
 8009c4a:	665a      	str	r2, [r3, #100]	; 0x64
}
 8009c4c:	bf00      	nop
 8009c4e:	3754      	adds	r7, #84	; 0x54
 8009c50:	46bd      	mov	sp, r7
 8009c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c56:	4770      	bx	lr

08009c58 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009c58:	b580      	push	{r7, lr}
 8009c5a:	b084      	sub	sp, #16
 8009c5c:	af00      	add	r7, sp, #0
 8009c5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c64:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	2200      	movs	r2, #0
 8009c6a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	2200      	movs	r2, #0
 8009c72:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009c76:	68f8      	ldr	r0, [r7, #12]
 8009c78:	f7ff fb0e 	bl	8009298 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009c7c:	bf00      	nop
 8009c7e:	3710      	adds	r7, #16
 8009c80:	46bd      	mov	sp, r7
 8009c82:	bd80      	pop	{r7, pc}

08009c84 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009c84:	b580      	push	{r7, lr}
 8009c86:	b088      	sub	sp, #32
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	e853 3f00 	ldrex	r3, [r3]
 8009c98:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c9a:	68bb      	ldr	r3, [r7, #8]
 8009c9c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009ca0:	61fb      	str	r3, [r7, #28]
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	461a      	mov	r2, r3
 8009ca8:	69fb      	ldr	r3, [r7, #28]
 8009caa:	61bb      	str	r3, [r7, #24]
 8009cac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cae:	6979      	ldr	r1, [r7, #20]
 8009cb0:	69ba      	ldr	r2, [r7, #24]
 8009cb2:	e841 2300 	strex	r3, r2, [r1]
 8009cb6:	613b      	str	r3, [r7, #16]
   return(result);
 8009cb8:	693b      	ldr	r3, [r7, #16]
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d1e6      	bne.n	8009c8c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	2220      	movs	r2, #32
 8009cc2:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	2200      	movs	r2, #0
 8009cc8:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009cca:	6878      	ldr	r0, [r7, #4]
 8009ccc:	f7ff fada 	bl	8009284 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009cd0:	bf00      	nop
 8009cd2:	3720      	adds	r7, #32
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	bd80      	pop	{r7, pc}

08009cd8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009cd8:	b480      	push	{r7}
 8009cda:	b083      	sub	sp, #12
 8009cdc:	af00      	add	r7, sp, #0
 8009cde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009ce0:	bf00      	nop
 8009ce2:	370c      	adds	r7, #12
 8009ce4:	46bd      	mov	sp, r7
 8009ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cea:	4770      	bx	lr

08009cec <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8009cec:	b580      	push	{r7, lr}
 8009cee:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8009cf0:	4904      	ldr	r1, [pc, #16]	; (8009d04 <MX_FATFS_Init+0x18>)
 8009cf2:	4805      	ldr	r0, [pc, #20]	; (8009d08 <MX_FATFS_Init+0x1c>)
 8009cf4:	f003 fa86 	bl	800d204 <FATFS_LinkDriver>
 8009cf8:	4603      	mov	r3, r0
 8009cfa:	461a      	mov	r2, r3
 8009cfc:	4b03      	ldr	r3, [pc, #12]	; (8009d0c <MX_FATFS_Init+0x20>)
 8009cfe:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8009d00:	bf00      	nop
 8009d02:	bd80      	pop	{r7, pc}
 8009d04:	200015f8 	.word	0x200015f8
 8009d08:	20000030 	.word	0x20000030
 8009d0c:	200015f4 	.word	0x200015f4

08009d10 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8009d10:	b480      	push	{r7}
 8009d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8009d14:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8009d16:	4618      	mov	r0, r3
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1e:	4770      	bx	lr

08009d20 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8009d20:	b580      	push	{r7, lr}
 8009d22:	b082      	sub	sp, #8
 8009d24:	af00      	add	r7, sp, #0
 8009d26:	4603      	mov	r3, r0
 8009d28:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */

    Stat = STA_NOINIT;
 8009d2a:	4b06      	ldr	r3, [pc, #24]	; (8009d44 <USER_initialize+0x24>)
 8009d2c:	2201      	movs	r2, #1
 8009d2e:	701a      	strb	r2, [r3, #0]
    return USER_SPI_initialize(pdrv);
 8009d30:	79fb      	ldrb	r3, [r7, #7]
 8009d32:	4618      	mov	r0, r3
 8009d34:	f000 f9e2 	bl	800a0fc <USER_SPI_initialize>
 8009d38:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	3708      	adds	r7, #8
 8009d3e:	46bd      	mov	sp, r7
 8009d40:	bd80      	pop	{r7, pc}
 8009d42:	bf00      	nop
 8009d44:	2000002c 	.word	0x2000002c

08009d48 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8009d48:	b580      	push	{r7, lr}
 8009d4a:	b082      	sub	sp, #8
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	4603      	mov	r3, r0
 8009d50:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */

    Stat = STA_NOINIT;
 8009d52:	4b06      	ldr	r3, [pc, #24]	; (8009d6c <USER_status+0x24>)
 8009d54:	2201      	movs	r2, #1
 8009d56:	701a      	strb	r2, [r3, #0]
    return USER_SPI_status(pdrv);
 8009d58:	79fb      	ldrb	r3, [r7, #7]
 8009d5a:	4618      	mov	r0, r3
 8009d5c:	f000 fab8 	bl	800a2d0 <USER_SPI_status>
 8009d60:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8009d62:	4618      	mov	r0, r3
 8009d64:	3708      	adds	r7, #8
 8009d66:	46bd      	mov	sp, r7
 8009d68:	bd80      	pop	{r7, pc}
 8009d6a:	bf00      	nop
 8009d6c:	2000002c 	.word	0x2000002c

08009d70 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8009d70:	b580      	push	{r7, lr}
 8009d72:	b084      	sub	sp, #16
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	60b9      	str	r1, [r7, #8]
 8009d78:	607a      	str	r2, [r7, #4]
 8009d7a:	603b      	str	r3, [r7, #0]
 8009d7c:	4603      	mov	r3, r0
 8009d7e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */

    return USER_SPI_read(pdrv, buff, sector, count);
 8009d80:	7bf8      	ldrb	r0, [r7, #15]
 8009d82:	683b      	ldr	r3, [r7, #0]
 8009d84:	687a      	ldr	r2, [r7, #4]
 8009d86:	68b9      	ldr	r1, [r7, #8]
 8009d88:	f000 fab8 	bl	800a2fc <USER_SPI_read>
 8009d8c:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8009d8e:	4618      	mov	r0, r3
 8009d90:	3710      	adds	r7, #16
 8009d92:	46bd      	mov	sp, r7
 8009d94:	bd80      	pop	{r7, pc}

08009d96 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8009d96:	b580      	push	{r7, lr}
 8009d98:	b084      	sub	sp, #16
 8009d9a:	af00      	add	r7, sp, #0
 8009d9c:	60b9      	str	r1, [r7, #8]
 8009d9e:	607a      	str	r2, [r7, #4]
 8009da0:	603b      	str	r3, [r7, #0]
 8009da2:	4603      	mov	r3, r0
 8009da4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */

    return USER_SPI_write(pdrv, buff, sector, count);
 8009da6:	7bf8      	ldrb	r0, [r7, #15]
 8009da8:	683b      	ldr	r3, [r7, #0]
 8009daa:	687a      	ldr	r2, [r7, #4]
 8009dac:	68b9      	ldr	r1, [r7, #8]
 8009dae:	f000 fb0b 	bl	800a3c8 <USER_SPI_write>
 8009db2:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8009db4:	4618      	mov	r0, r3
 8009db6:	3710      	adds	r7, #16
 8009db8:	46bd      	mov	sp, r7
 8009dba:	bd80      	pop	{r7, pc}

08009dbc <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8009dbc:	b580      	push	{r7, lr}
 8009dbe:	b082      	sub	sp, #8
 8009dc0:	af00      	add	r7, sp, #0
 8009dc2:	4603      	mov	r3, r0
 8009dc4:	603a      	str	r2, [r7, #0]
 8009dc6:	71fb      	strb	r3, [r7, #7]
 8009dc8:	460b      	mov	r3, r1
 8009dca:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */

  //  DRESULT res = RES_ERROR;
    return USER_SPI_ioctl(pdrv, cmd, buff);
 8009dcc:	79b9      	ldrb	r1, [r7, #6]
 8009dce:	79fb      	ldrb	r3, [r7, #7]
 8009dd0:	683a      	ldr	r2, [r7, #0]
 8009dd2:	4618      	mov	r0, r3
 8009dd4:	f000 fb74 	bl	800a4c0 <USER_SPI_ioctl>
 8009dd8:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8009dda:	4618      	mov	r0, r3
 8009ddc:	3708      	adds	r7, #8
 8009dde:	46bd      	mov	sp, r7
 8009de0:	bd80      	pop	{r7, pc}
	...

08009de4 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8009de4:	b580      	push	{r7, lr}
 8009de6:	b082      	sub	sp, #8
 8009de8:	af00      	add	r7, sp, #0
 8009dea:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8009dec:	f7f9 fda8 	bl	8003940 <HAL_GetTick>
 8009df0:	4603      	mov	r3, r0
 8009df2:	4a04      	ldr	r2, [pc, #16]	; (8009e04 <SPI_Timer_On+0x20>)
 8009df4:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8009df6:	4a04      	ldr	r2, [pc, #16]	; (8009e08 <SPI_Timer_On+0x24>)
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	6013      	str	r3, [r2, #0]
}
 8009dfc:	bf00      	nop
 8009dfe:	3708      	adds	r7, #8
 8009e00:	46bd      	mov	sp, r7
 8009e02:	bd80      	pop	{r7, pc}
 8009e04:	20001600 	.word	0x20001600
 8009e08:	20001604 	.word	0x20001604

08009e0c <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8009e10:	f7f9 fd96 	bl	8003940 <HAL_GetTick>
 8009e14:	4602      	mov	r2, r0
 8009e16:	4b06      	ldr	r3, [pc, #24]	; (8009e30 <SPI_Timer_Status+0x24>)
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	1ad2      	subs	r2, r2, r3
 8009e1c:	4b05      	ldr	r3, [pc, #20]	; (8009e34 <SPI_Timer_Status+0x28>)
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	429a      	cmp	r2, r3
 8009e22:	bf34      	ite	cc
 8009e24:	2301      	movcc	r3, #1
 8009e26:	2300      	movcs	r3, #0
 8009e28:	b2db      	uxtb	r3, r3
}
 8009e2a:	4618      	mov	r0, r3
 8009e2c:	bd80      	pop	{r7, pc}
 8009e2e:	bf00      	nop
 8009e30:	20001600 	.word	0x20001600
 8009e34:	20001604 	.word	0x20001604

08009e38 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8009e38:	b580      	push	{r7, lr}
 8009e3a:	b086      	sub	sp, #24
 8009e3c:	af02      	add	r7, sp, #8
 8009e3e:	4603      	mov	r3, r0
 8009e40:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8009e42:	f107 020f 	add.w	r2, r7, #15
 8009e46:	1df9      	adds	r1, r7, #7
 8009e48:	2332      	movs	r3, #50	; 0x32
 8009e4a:	9300      	str	r3, [sp, #0]
 8009e4c:	2301      	movs	r3, #1
 8009e4e:	4804      	ldr	r0, [pc, #16]	; (8009e60 <xchg_spi+0x28>)
 8009e50:	f7fc fd99 	bl	8006986 <HAL_SPI_TransmitReceive>
    return rxDat;
 8009e54:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e56:	4618      	mov	r0, r3
 8009e58:	3710      	adds	r7, #16
 8009e5a:	46bd      	mov	sp, r7
 8009e5c:	bd80      	pop	{r7, pc}
 8009e5e:	bf00      	nop
 8009e60:	20000304 	.word	0x20000304

08009e64 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8009e64:	b590      	push	{r4, r7, lr}
 8009e66:	b085      	sub	sp, #20
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	6078      	str	r0, [r7, #4]
 8009e6c:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8009e6e:	2300      	movs	r3, #0
 8009e70:	60fb      	str	r3, [r7, #12]
 8009e72:	e00a      	b.n	8009e8a <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8009e74:	687a      	ldr	r2, [r7, #4]
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	18d4      	adds	r4, r2, r3
 8009e7a:	20ff      	movs	r0, #255	; 0xff
 8009e7c:	f7ff ffdc 	bl	8009e38 <xchg_spi>
 8009e80:	4603      	mov	r3, r0
 8009e82:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	3301      	adds	r3, #1
 8009e88:	60fb      	str	r3, [r7, #12]
 8009e8a:	68fa      	ldr	r2, [r7, #12]
 8009e8c:	683b      	ldr	r3, [r7, #0]
 8009e8e:	429a      	cmp	r2, r3
 8009e90:	d3f0      	bcc.n	8009e74 <rcvr_spi_multi+0x10>
	}
}
 8009e92:	bf00      	nop
 8009e94:	bf00      	nop
 8009e96:	3714      	adds	r7, #20
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	bd90      	pop	{r4, r7, pc}

08009e9c <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8009e9c:	b580      	push	{r7, lr}
 8009e9e:	b084      	sub	sp, #16
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	6078      	str	r0, [r7, #4]
 8009ea4:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 8009ea6:	2300      	movs	r3, #0
 8009ea8:	60fb      	str	r3, [r7, #12]
 8009eaa:	e009      	b.n	8009ec0 <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 8009eac:	687a      	ldr	r2, [r7, #4]
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	4413      	add	r3, r2
 8009eb2:	781b      	ldrb	r3, [r3, #0]
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	f7ff ffbf 	bl	8009e38 <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	3301      	adds	r3, #1
 8009ebe:	60fb      	str	r3, [r7, #12]
 8009ec0:	68fa      	ldr	r2, [r7, #12]
 8009ec2:	683b      	ldr	r3, [r7, #0]
 8009ec4:	429a      	cmp	r2, r3
 8009ec6:	d3f1      	bcc.n	8009eac <xmit_spi_multi+0x10>
	}
}
 8009ec8:	bf00      	nop
 8009eca:	bf00      	nop
 8009ecc:	3710      	adds	r7, #16
 8009ece:	46bd      	mov	sp, r7
 8009ed0:	bd80      	pop	{r7, pc}

08009ed2 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8009ed2:	b580      	push	{r7, lr}
 8009ed4:	b086      	sub	sp, #24
 8009ed6:	af00      	add	r7, sp, #0
 8009ed8:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8009eda:	f7f9 fd31 	bl	8003940 <HAL_GetTick>
 8009ede:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8009ee4:	20ff      	movs	r0, #255	; 0xff
 8009ee6:	f7ff ffa7 	bl	8009e38 <xchg_spi>
 8009eea:	4603      	mov	r3, r0
 8009eec:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8009eee:	7bfb      	ldrb	r3, [r7, #15]
 8009ef0:	2bff      	cmp	r3, #255	; 0xff
 8009ef2:	d007      	beq.n	8009f04 <wait_ready+0x32>
 8009ef4:	f7f9 fd24 	bl	8003940 <HAL_GetTick>
 8009ef8:	4602      	mov	r2, r0
 8009efa:	697b      	ldr	r3, [r7, #20]
 8009efc:	1ad3      	subs	r3, r2, r3
 8009efe:	693a      	ldr	r2, [r7, #16]
 8009f00:	429a      	cmp	r2, r3
 8009f02:	d8ef      	bhi.n	8009ee4 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8009f04:	7bfb      	ldrb	r3, [r7, #15]
 8009f06:	2bff      	cmp	r3, #255	; 0xff
 8009f08:	bf0c      	ite	eq
 8009f0a:	2301      	moveq	r3, #1
 8009f0c:	2300      	movne	r3, #0
 8009f0e:	b2db      	uxtb	r3, r3
}
 8009f10:	4618      	mov	r0, r3
 8009f12:	3718      	adds	r7, #24
 8009f14:	46bd      	mov	sp, r7
 8009f16:	bd80      	pop	{r7, pc}

08009f18 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8009f1c:	2201      	movs	r2, #1
 8009f1e:	2140      	movs	r1, #64	; 0x40
 8009f20:	4803      	ldr	r0, [pc, #12]	; (8009f30 <despiselect+0x18>)
 8009f22:	f7fa faf5 	bl	8004510 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8009f26:	20ff      	movs	r0, #255	; 0xff
 8009f28:	f7ff ff86 	bl	8009e38 <xchg_spi>

}
 8009f2c:	bf00      	nop
 8009f2e:	bd80      	pop	{r7, pc}
 8009f30:	48000400 	.word	0x48000400

08009f34 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8009f34:	b580      	push	{r7, lr}
 8009f36:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8009f38:	2200      	movs	r2, #0
 8009f3a:	2140      	movs	r1, #64	; 0x40
 8009f3c:	4809      	ldr	r0, [pc, #36]	; (8009f64 <spiselect+0x30>)
 8009f3e:	f7fa fae7 	bl	8004510 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8009f42:	20ff      	movs	r0, #255	; 0xff
 8009f44:	f7ff ff78 	bl	8009e38 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8009f48:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009f4c:	f7ff ffc1 	bl	8009ed2 <wait_ready>
 8009f50:	4603      	mov	r3, r0
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d001      	beq.n	8009f5a <spiselect+0x26>
 8009f56:	2301      	movs	r3, #1
 8009f58:	e002      	b.n	8009f60 <spiselect+0x2c>

	despiselect();
 8009f5a:	f7ff ffdd 	bl	8009f18 <despiselect>
	return 0;	/* Timeout */
 8009f5e:	2300      	movs	r3, #0
}
 8009f60:	4618      	mov	r0, r3
 8009f62:	bd80      	pop	{r7, pc}
 8009f64:	48000400 	.word	0x48000400

08009f68 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8009f68:	b580      	push	{r7, lr}
 8009f6a:	b084      	sub	sp, #16
 8009f6c:	af00      	add	r7, sp, #0
 8009f6e:	6078      	str	r0, [r7, #4]
 8009f70:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8009f72:	20c8      	movs	r0, #200	; 0xc8
 8009f74:	f7ff ff36 	bl	8009de4 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8009f78:	20ff      	movs	r0, #255	; 0xff
 8009f7a:	f7ff ff5d 	bl	8009e38 <xchg_spi>
 8009f7e:	4603      	mov	r3, r0
 8009f80:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8009f82:	7bfb      	ldrb	r3, [r7, #15]
 8009f84:	2bff      	cmp	r3, #255	; 0xff
 8009f86:	d104      	bne.n	8009f92 <rcvr_datablock+0x2a>
 8009f88:	f7ff ff40 	bl	8009e0c <SPI_Timer_Status>
 8009f8c:	4603      	mov	r3, r0
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d1f2      	bne.n	8009f78 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8009f92:	7bfb      	ldrb	r3, [r7, #15]
 8009f94:	2bfe      	cmp	r3, #254	; 0xfe
 8009f96:	d001      	beq.n	8009f9c <rcvr_datablock+0x34>
 8009f98:	2300      	movs	r3, #0
 8009f9a:	e00a      	b.n	8009fb2 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8009f9c:	6839      	ldr	r1, [r7, #0]
 8009f9e:	6878      	ldr	r0, [r7, #4]
 8009fa0:	f7ff ff60 	bl	8009e64 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8009fa4:	20ff      	movs	r0, #255	; 0xff
 8009fa6:	f7ff ff47 	bl	8009e38 <xchg_spi>
 8009faa:	20ff      	movs	r0, #255	; 0xff
 8009fac:	f7ff ff44 	bl	8009e38 <xchg_spi>

	return 1;						/* Function succeeded */
 8009fb0:	2301      	movs	r3, #1
}
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	3710      	adds	r7, #16
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	bd80      	pop	{r7, pc}

08009fba <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8009fba:	b580      	push	{r7, lr}
 8009fbc:	b084      	sub	sp, #16
 8009fbe:	af00      	add	r7, sp, #0
 8009fc0:	6078      	str	r0, [r7, #4]
 8009fc2:	460b      	mov	r3, r1
 8009fc4:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8009fc6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009fca:	f7ff ff82 	bl	8009ed2 <wait_ready>
 8009fce:	4603      	mov	r3, r0
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d101      	bne.n	8009fd8 <xmit_datablock+0x1e>
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	e01e      	b.n	800a016 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8009fd8:	78fb      	ldrb	r3, [r7, #3]
 8009fda:	4618      	mov	r0, r3
 8009fdc:	f7ff ff2c 	bl	8009e38 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8009fe0:	78fb      	ldrb	r3, [r7, #3]
 8009fe2:	2bfd      	cmp	r3, #253	; 0xfd
 8009fe4:	d016      	beq.n	800a014 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8009fe6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009fea:	6878      	ldr	r0, [r7, #4]
 8009fec:	f7ff ff56 	bl	8009e9c <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8009ff0:	20ff      	movs	r0, #255	; 0xff
 8009ff2:	f7ff ff21 	bl	8009e38 <xchg_spi>
 8009ff6:	20ff      	movs	r0, #255	; 0xff
 8009ff8:	f7ff ff1e 	bl	8009e38 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8009ffc:	20ff      	movs	r0, #255	; 0xff
 8009ffe:	f7ff ff1b 	bl	8009e38 <xchg_spi>
 800a002:	4603      	mov	r3, r0
 800a004:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 800a006:	7bfb      	ldrb	r3, [r7, #15]
 800a008:	f003 031f 	and.w	r3, r3, #31
 800a00c:	2b05      	cmp	r3, #5
 800a00e:	d001      	beq.n	800a014 <xmit_datablock+0x5a>
 800a010:	2300      	movs	r3, #0
 800a012:	e000      	b.n	800a016 <xmit_datablock+0x5c>
	}
	return 1;
 800a014:	2301      	movs	r3, #1
}
 800a016:	4618      	mov	r0, r3
 800a018:	3710      	adds	r7, #16
 800a01a:	46bd      	mov	sp, r7
 800a01c:	bd80      	pop	{r7, pc}

0800a01e <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 800a01e:	b580      	push	{r7, lr}
 800a020:	b084      	sub	sp, #16
 800a022:	af00      	add	r7, sp, #0
 800a024:	4603      	mov	r3, r0
 800a026:	6039      	str	r1, [r7, #0]
 800a028:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 800a02a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a02e:	2b00      	cmp	r3, #0
 800a030:	da0e      	bge.n	800a050 <send_cmd+0x32>
		cmd &= 0x7F;
 800a032:	79fb      	ldrb	r3, [r7, #7]
 800a034:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a038:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 800a03a:	2100      	movs	r1, #0
 800a03c:	2037      	movs	r0, #55	; 0x37
 800a03e:	f7ff ffee 	bl	800a01e <send_cmd>
 800a042:	4603      	mov	r3, r0
 800a044:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 800a046:	7bbb      	ldrb	r3, [r7, #14]
 800a048:	2b01      	cmp	r3, #1
 800a04a:	d901      	bls.n	800a050 <send_cmd+0x32>
 800a04c:	7bbb      	ldrb	r3, [r7, #14]
 800a04e:	e051      	b.n	800a0f4 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 800a050:	79fb      	ldrb	r3, [r7, #7]
 800a052:	2b0c      	cmp	r3, #12
 800a054:	d008      	beq.n	800a068 <send_cmd+0x4a>
		despiselect();
 800a056:	f7ff ff5f 	bl	8009f18 <despiselect>
		if (!spiselect()) return 0xFF;
 800a05a:	f7ff ff6b 	bl	8009f34 <spiselect>
 800a05e:	4603      	mov	r3, r0
 800a060:	2b00      	cmp	r3, #0
 800a062:	d101      	bne.n	800a068 <send_cmd+0x4a>
 800a064:	23ff      	movs	r3, #255	; 0xff
 800a066:	e045      	b.n	800a0f4 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 800a068:	79fb      	ldrb	r3, [r7, #7]
 800a06a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a06e:	b2db      	uxtb	r3, r3
 800a070:	4618      	mov	r0, r3
 800a072:	f7ff fee1 	bl	8009e38 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 800a076:	683b      	ldr	r3, [r7, #0]
 800a078:	0e1b      	lsrs	r3, r3, #24
 800a07a:	b2db      	uxtb	r3, r3
 800a07c:	4618      	mov	r0, r3
 800a07e:	f7ff fedb 	bl	8009e38 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 800a082:	683b      	ldr	r3, [r7, #0]
 800a084:	0c1b      	lsrs	r3, r3, #16
 800a086:	b2db      	uxtb	r3, r3
 800a088:	4618      	mov	r0, r3
 800a08a:	f7ff fed5 	bl	8009e38 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800a08e:	683b      	ldr	r3, [r7, #0]
 800a090:	0a1b      	lsrs	r3, r3, #8
 800a092:	b2db      	uxtb	r3, r3
 800a094:	4618      	mov	r0, r3
 800a096:	f7ff fecf 	bl	8009e38 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800a09a:	683b      	ldr	r3, [r7, #0]
 800a09c:	b2db      	uxtb	r3, r3
 800a09e:	4618      	mov	r0, r3
 800a0a0:	f7ff feca 	bl	8009e38 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 800a0a4:	2301      	movs	r3, #1
 800a0a6:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 800a0a8:	79fb      	ldrb	r3, [r7, #7]
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d101      	bne.n	800a0b2 <send_cmd+0x94>
 800a0ae:	2395      	movs	r3, #149	; 0x95
 800a0b0:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800a0b2:	79fb      	ldrb	r3, [r7, #7]
 800a0b4:	2b08      	cmp	r3, #8
 800a0b6:	d101      	bne.n	800a0bc <send_cmd+0x9e>
 800a0b8:	2387      	movs	r3, #135	; 0x87
 800a0ba:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 800a0bc:	7bfb      	ldrb	r3, [r7, #15]
 800a0be:	4618      	mov	r0, r3
 800a0c0:	f7ff feba 	bl	8009e38 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 800a0c4:	79fb      	ldrb	r3, [r7, #7]
 800a0c6:	2b0c      	cmp	r3, #12
 800a0c8:	d102      	bne.n	800a0d0 <send_cmd+0xb2>
 800a0ca:	20ff      	movs	r0, #255	; 0xff
 800a0cc:	f7ff feb4 	bl	8009e38 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 800a0d0:	230a      	movs	r3, #10
 800a0d2:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 800a0d4:	20ff      	movs	r0, #255	; 0xff
 800a0d6:	f7ff feaf 	bl	8009e38 <xchg_spi>
 800a0da:	4603      	mov	r3, r0
 800a0dc:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800a0de:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	da05      	bge.n	800a0f2 <send_cmd+0xd4>
 800a0e6:	7bfb      	ldrb	r3, [r7, #15]
 800a0e8:	3b01      	subs	r3, #1
 800a0ea:	73fb      	strb	r3, [r7, #15]
 800a0ec:	7bfb      	ldrb	r3, [r7, #15]
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d1f0      	bne.n	800a0d4 <send_cmd+0xb6>

	return res;							/* Return received response */
 800a0f2:	7bbb      	ldrb	r3, [r7, #14]
}
 800a0f4:	4618      	mov	r0, r3
 800a0f6:	3710      	adds	r7, #16
 800a0f8:	46bd      	mov	sp, r7
 800a0fa:	bd80      	pop	{r7, pc}

0800a0fc <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800a0fc:	b590      	push	{r4, r7, lr}
 800a0fe:	b085      	sub	sp, #20
 800a100:	af00      	add	r7, sp, #0
 800a102:	4603      	mov	r3, r0
 800a104:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 800a106:	79fb      	ldrb	r3, [r7, #7]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d001      	beq.n	800a110 <USER_SPI_initialize+0x14>
 800a10c:	2301      	movs	r3, #1
 800a10e:	e0d4      	b.n	800a2ba <USER_SPI_initialize+0x1be>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 800a110:	4b6c      	ldr	r3, [pc, #432]	; (800a2c4 <USER_SPI_initialize+0x1c8>)
 800a112:	781b      	ldrb	r3, [r3, #0]
 800a114:	b2db      	uxtb	r3, r3
 800a116:	f003 0302 	and.w	r3, r3, #2
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d003      	beq.n	800a126 <USER_SPI_initialize+0x2a>
 800a11e:	4b69      	ldr	r3, [pc, #420]	; (800a2c4 <USER_SPI_initialize+0x1c8>)
 800a120:	781b      	ldrb	r3, [r3, #0]
 800a122:	b2db      	uxtb	r3, r3
 800a124:	e0c9      	b.n	800a2ba <USER_SPI_initialize+0x1be>

	FCLK_SLOW();
 800a126:	4b68      	ldr	r3, [pc, #416]	; (800a2c8 <USER_SPI_initialize+0x1cc>)
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	681a      	ldr	r2, [r3, #0]
 800a12c:	4b66      	ldr	r3, [pc, #408]	; (800a2c8 <USER_SPI_initialize+0x1cc>)
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	f042 0238 	orr.w	r2, r2, #56	; 0x38
 800a134:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800a136:	230a      	movs	r3, #10
 800a138:	73fb      	strb	r3, [r7, #15]
 800a13a:	e005      	b.n	800a148 <USER_SPI_initialize+0x4c>
 800a13c:	20ff      	movs	r0, #255	; 0xff
 800a13e:	f7ff fe7b 	bl	8009e38 <xchg_spi>
 800a142:	7bfb      	ldrb	r3, [r7, #15]
 800a144:	3b01      	subs	r3, #1
 800a146:	73fb      	strb	r3, [r7, #15]
 800a148:	7bfb      	ldrb	r3, [r7, #15]
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d1f6      	bne.n	800a13c <USER_SPI_initialize+0x40>

	ty = 0;
 800a14e:	2300      	movs	r3, #0
 800a150:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800a152:	2100      	movs	r1, #0
 800a154:	2000      	movs	r0, #0
 800a156:	f7ff ff62 	bl	800a01e <send_cmd>
 800a15a:	4603      	mov	r3, r0
 800a15c:	2b01      	cmp	r3, #1
 800a15e:	f040 808b 	bne.w	800a278 <USER_SPI_initialize+0x17c>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800a162:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800a166:	f7ff fe3d 	bl	8009de4 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800a16a:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a16e:	2008      	movs	r0, #8
 800a170:	f7ff ff55 	bl	800a01e <send_cmd>
 800a174:	4603      	mov	r3, r0
 800a176:	2b01      	cmp	r3, #1
 800a178:	d151      	bne.n	800a21e <USER_SPI_initialize+0x122>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800a17a:	2300      	movs	r3, #0
 800a17c:	73fb      	strb	r3, [r7, #15]
 800a17e:	e00d      	b.n	800a19c <USER_SPI_initialize+0xa0>
 800a180:	7bfc      	ldrb	r4, [r7, #15]
 800a182:	20ff      	movs	r0, #255	; 0xff
 800a184:	f7ff fe58 	bl	8009e38 <xchg_spi>
 800a188:	4603      	mov	r3, r0
 800a18a:	461a      	mov	r2, r3
 800a18c:	f104 0310 	add.w	r3, r4, #16
 800a190:	443b      	add	r3, r7
 800a192:	f803 2c08 	strb.w	r2, [r3, #-8]
 800a196:	7bfb      	ldrb	r3, [r7, #15]
 800a198:	3301      	adds	r3, #1
 800a19a:	73fb      	strb	r3, [r7, #15]
 800a19c:	7bfb      	ldrb	r3, [r7, #15]
 800a19e:	2b03      	cmp	r3, #3
 800a1a0:	d9ee      	bls.n	800a180 <USER_SPI_initialize+0x84>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800a1a2:	7abb      	ldrb	r3, [r7, #10]
 800a1a4:	2b01      	cmp	r3, #1
 800a1a6:	d167      	bne.n	800a278 <USER_SPI_initialize+0x17c>
 800a1a8:	7afb      	ldrb	r3, [r7, #11]
 800a1aa:	2baa      	cmp	r3, #170	; 0xaa
 800a1ac:	d164      	bne.n	800a278 <USER_SPI_initialize+0x17c>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 800a1ae:	bf00      	nop
 800a1b0:	f7ff fe2c 	bl	8009e0c <SPI_Timer_Status>
 800a1b4:	4603      	mov	r3, r0
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d007      	beq.n	800a1ca <USER_SPI_initialize+0xce>
 800a1ba:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800a1be:	20a9      	movs	r0, #169	; 0xa9
 800a1c0:	f7ff ff2d 	bl	800a01e <send_cmd>
 800a1c4:	4603      	mov	r3, r0
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d1f2      	bne.n	800a1b0 <USER_SPI_initialize+0xb4>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800a1ca:	f7ff fe1f 	bl	8009e0c <SPI_Timer_Status>
 800a1ce:	4603      	mov	r3, r0
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d051      	beq.n	800a278 <USER_SPI_initialize+0x17c>
 800a1d4:	2100      	movs	r1, #0
 800a1d6:	203a      	movs	r0, #58	; 0x3a
 800a1d8:	f7ff ff21 	bl	800a01e <send_cmd>
 800a1dc:	4603      	mov	r3, r0
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d14a      	bne.n	800a278 <USER_SPI_initialize+0x17c>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800a1e2:	2300      	movs	r3, #0
 800a1e4:	73fb      	strb	r3, [r7, #15]
 800a1e6:	e00d      	b.n	800a204 <USER_SPI_initialize+0x108>
 800a1e8:	7bfc      	ldrb	r4, [r7, #15]
 800a1ea:	20ff      	movs	r0, #255	; 0xff
 800a1ec:	f7ff fe24 	bl	8009e38 <xchg_spi>
 800a1f0:	4603      	mov	r3, r0
 800a1f2:	461a      	mov	r2, r3
 800a1f4:	f104 0310 	add.w	r3, r4, #16
 800a1f8:	443b      	add	r3, r7
 800a1fa:	f803 2c08 	strb.w	r2, [r3, #-8]
 800a1fe:	7bfb      	ldrb	r3, [r7, #15]
 800a200:	3301      	adds	r3, #1
 800a202:	73fb      	strb	r3, [r7, #15]
 800a204:	7bfb      	ldrb	r3, [r7, #15]
 800a206:	2b03      	cmp	r3, #3
 800a208:	d9ee      	bls.n	800a1e8 <USER_SPI_initialize+0xec>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800a20a:	7a3b      	ldrb	r3, [r7, #8]
 800a20c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a210:	2b00      	cmp	r3, #0
 800a212:	d001      	beq.n	800a218 <USER_SPI_initialize+0x11c>
 800a214:	230c      	movs	r3, #12
 800a216:	e000      	b.n	800a21a <USER_SPI_initialize+0x11e>
 800a218:	2304      	movs	r3, #4
 800a21a:	737b      	strb	r3, [r7, #13]
 800a21c:	e02c      	b.n	800a278 <USER_SPI_initialize+0x17c>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 800a21e:	2100      	movs	r1, #0
 800a220:	20a9      	movs	r0, #169	; 0xa9
 800a222:	f7ff fefc 	bl	800a01e <send_cmd>
 800a226:	4603      	mov	r3, r0
 800a228:	2b01      	cmp	r3, #1
 800a22a:	d804      	bhi.n	800a236 <USER_SPI_initialize+0x13a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 800a22c:	2302      	movs	r3, #2
 800a22e:	737b      	strb	r3, [r7, #13]
 800a230:	23a9      	movs	r3, #169	; 0xa9
 800a232:	73bb      	strb	r3, [r7, #14]
 800a234:	e003      	b.n	800a23e <USER_SPI_initialize+0x142>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800a236:	2301      	movs	r3, #1
 800a238:	737b      	strb	r3, [r7, #13]
 800a23a:	2301      	movs	r3, #1
 800a23c:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 800a23e:	bf00      	nop
 800a240:	f7ff fde4 	bl	8009e0c <SPI_Timer_Status>
 800a244:	4603      	mov	r3, r0
 800a246:	2b00      	cmp	r3, #0
 800a248:	d007      	beq.n	800a25a <USER_SPI_initialize+0x15e>
 800a24a:	7bbb      	ldrb	r3, [r7, #14]
 800a24c:	2100      	movs	r1, #0
 800a24e:	4618      	mov	r0, r3
 800a250:	f7ff fee5 	bl	800a01e <send_cmd>
 800a254:	4603      	mov	r3, r0
 800a256:	2b00      	cmp	r3, #0
 800a258:	d1f2      	bne.n	800a240 <USER_SPI_initialize+0x144>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 800a25a:	f7ff fdd7 	bl	8009e0c <SPI_Timer_Status>
 800a25e:	4603      	mov	r3, r0
 800a260:	2b00      	cmp	r3, #0
 800a262:	d007      	beq.n	800a274 <USER_SPI_initialize+0x178>
 800a264:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a268:	2010      	movs	r0, #16
 800a26a:	f7ff fed8 	bl	800a01e <send_cmd>
 800a26e:	4603      	mov	r3, r0
 800a270:	2b00      	cmp	r3, #0
 800a272:	d001      	beq.n	800a278 <USER_SPI_initialize+0x17c>
				ty = 0;
 800a274:	2300      	movs	r3, #0
 800a276:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 800a278:	4a14      	ldr	r2, [pc, #80]	; (800a2cc <USER_SPI_initialize+0x1d0>)
 800a27a:	7b7b      	ldrb	r3, [r7, #13]
 800a27c:	7013      	strb	r3, [r2, #0]
	despiselect();
 800a27e:	f7ff fe4b 	bl	8009f18 <despiselect>

	if (ty) {			/* OK */
 800a282:	7b7b      	ldrb	r3, [r7, #13]
 800a284:	2b00      	cmp	r3, #0
 800a286:	d012      	beq.n	800a2ae <USER_SPI_initialize+0x1b2>
		FCLK_FAST();			/* Set fast clock */
 800a288:	4b0f      	ldr	r3, [pc, #60]	; (800a2c8 <USER_SPI_initialize+0x1cc>)
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800a292:	4b0d      	ldr	r3, [pc, #52]	; (800a2c8 <USER_SPI_initialize+0x1cc>)
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	f042 0218 	orr.w	r2, r2, #24
 800a29a:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 800a29c:	4b09      	ldr	r3, [pc, #36]	; (800a2c4 <USER_SPI_initialize+0x1c8>)
 800a29e:	781b      	ldrb	r3, [r3, #0]
 800a2a0:	b2db      	uxtb	r3, r3
 800a2a2:	f023 0301 	bic.w	r3, r3, #1
 800a2a6:	b2da      	uxtb	r2, r3
 800a2a8:	4b06      	ldr	r3, [pc, #24]	; (800a2c4 <USER_SPI_initialize+0x1c8>)
 800a2aa:	701a      	strb	r2, [r3, #0]
 800a2ac:	e002      	b.n	800a2b4 <USER_SPI_initialize+0x1b8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 800a2ae:	4b05      	ldr	r3, [pc, #20]	; (800a2c4 <USER_SPI_initialize+0x1c8>)
 800a2b0:	2201      	movs	r2, #1
 800a2b2:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 800a2b4:	4b03      	ldr	r3, [pc, #12]	; (800a2c4 <USER_SPI_initialize+0x1c8>)
 800a2b6:	781b      	ldrb	r3, [r3, #0]
 800a2b8:	b2db      	uxtb	r3, r3
}
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	3714      	adds	r7, #20
 800a2be:	46bd      	mov	sp, r7
 800a2c0:	bd90      	pop	{r4, r7, pc}
 800a2c2:	bf00      	nop
 800a2c4:	20000044 	.word	0x20000044
 800a2c8:	20000304 	.word	0x20000304
 800a2cc:	200015fc 	.word	0x200015fc

0800a2d0 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 800a2d0:	b480      	push	{r7}
 800a2d2:	b083      	sub	sp, #12
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	4603      	mov	r3, r0
 800a2d8:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800a2da:	79fb      	ldrb	r3, [r7, #7]
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d001      	beq.n	800a2e4 <USER_SPI_status+0x14>
 800a2e0:	2301      	movs	r3, #1
 800a2e2:	e002      	b.n	800a2ea <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 800a2e4:	4b04      	ldr	r3, [pc, #16]	; (800a2f8 <USER_SPI_status+0x28>)
 800a2e6:	781b      	ldrb	r3, [r3, #0]
 800a2e8:	b2db      	uxtb	r3, r3
}
 800a2ea:	4618      	mov	r0, r3
 800a2ec:	370c      	adds	r7, #12
 800a2ee:	46bd      	mov	sp, r7
 800a2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f4:	4770      	bx	lr
 800a2f6:	bf00      	nop
 800a2f8:	20000044 	.word	0x20000044

0800a2fc <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 800a2fc:	b580      	push	{r7, lr}
 800a2fe:	b084      	sub	sp, #16
 800a300:	af00      	add	r7, sp, #0
 800a302:	60b9      	str	r1, [r7, #8]
 800a304:	607a      	str	r2, [r7, #4]
 800a306:	603b      	str	r3, [r7, #0]
 800a308:	4603      	mov	r3, r0
 800a30a:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800a30c:	7bfb      	ldrb	r3, [r7, #15]
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d102      	bne.n	800a318 <USER_SPI_read+0x1c>
 800a312:	683b      	ldr	r3, [r7, #0]
 800a314:	2b00      	cmp	r3, #0
 800a316:	d101      	bne.n	800a31c <USER_SPI_read+0x20>
 800a318:	2304      	movs	r3, #4
 800a31a:	e04d      	b.n	800a3b8 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800a31c:	4b28      	ldr	r3, [pc, #160]	; (800a3c0 <USER_SPI_read+0xc4>)
 800a31e:	781b      	ldrb	r3, [r3, #0]
 800a320:	b2db      	uxtb	r3, r3
 800a322:	f003 0301 	and.w	r3, r3, #1
 800a326:	2b00      	cmp	r3, #0
 800a328:	d001      	beq.n	800a32e <USER_SPI_read+0x32>
 800a32a:	2303      	movs	r3, #3
 800a32c:	e044      	b.n	800a3b8 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 800a32e:	4b25      	ldr	r3, [pc, #148]	; (800a3c4 <USER_SPI_read+0xc8>)
 800a330:	781b      	ldrb	r3, [r3, #0]
 800a332:	f003 0308 	and.w	r3, r3, #8
 800a336:	2b00      	cmp	r3, #0
 800a338:	d102      	bne.n	800a340 <USER_SPI_read+0x44>
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	025b      	lsls	r3, r3, #9
 800a33e:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 800a340:	683b      	ldr	r3, [r7, #0]
 800a342:	2b01      	cmp	r3, #1
 800a344:	d111      	bne.n	800a36a <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800a346:	6879      	ldr	r1, [r7, #4]
 800a348:	2011      	movs	r0, #17
 800a34a:	f7ff fe68 	bl	800a01e <send_cmd>
 800a34e:	4603      	mov	r3, r0
 800a350:	2b00      	cmp	r3, #0
 800a352:	d129      	bne.n	800a3a8 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 800a354:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a358:	68b8      	ldr	r0, [r7, #8]
 800a35a:	f7ff fe05 	bl	8009f68 <rcvr_datablock>
 800a35e:	4603      	mov	r3, r0
 800a360:	2b00      	cmp	r3, #0
 800a362:	d021      	beq.n	800a3a8 <USER_SPI_read+0xac>
			count = 0;
 800a364:	2300      	movs	r3, #0
 800a366:	603b      	str	r3, [r7, #0]
 800a368:	e01e      	b.n	800a3a8 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 800a36a:	6879      	ldr	r1, [r7, #4]
 800a36c:	2012      	movs	r0, #18
 800a36e:	f7ff fe56 	bl	800a01e <send_cmd>
 800a372:	4603      	mov	r3, r0
 800a374:	2b00      	cmp	r3, #0
 800a376:	d117      	bne.n	800a3a8 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 800a378:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a37c:	68b8      	ldr	r0, [r7, #8]
 800a37e:	f7ff fdf3 	bl	8009f68 <rcvr_datablock>
 800a382:	4603      	mov	r3, r0
 800a384:	2b00      	cmp	r3, #0
 800a386:	d00a      	beq.n	800a39e <USER_SPI_read+0xa2>
				buff += 512;
 800a388:	68bb      	ldr	r3, [r7, #8]
 800a38a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800a38e:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800a390:	683b      	ldr	r3, [r7, #0]
 800a392:	3b01      	subs	r3, #1
 800a394:	603b      	str	r3, [r7, #0]
 800a396:	683b      	ldr	r3, [r7, #0]
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d1ed      	bne.n	800a378 <USER_SPI_read+0x7c>
 800a39c:	e000      	b.n	800a3a0 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 800a39e:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 800a3a0:	2100      	movs	r1, #0
 800a3a2:	200c      	movs	r0, #12
 800a3a4:	f7ff fe3b 	bl	800a01e <send_cmd>
		}
	}
	despiselect();
 800a3a8:	f7ff fdb6 	bl	8009f18 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800a3ac:	683b      	ldr	r3, [r7, #0]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	bf14      	ite	ne
 800a3b2:	2301      	movne	r3, #1
 800a3b4:	2300      	moveq	r3, #0
 800a3b6:	b2db      	uxtb	r3, r3
}
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	3710      	adds	r7, #16
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	bd80      	pop	{r7, pc}
 800a3c0:	20000044 	.word	0x20000044
 800a3c4:	200015fc 	.word	0x200015fc

0800a3c8 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	b084      	sub	sp, #16
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	60b9      	str	r1, [r7, #8]
 800a3d0:	607a      	str	r2, [r7, #4]
 800a3d2:	603b      	str	r3, [r7, #0]
 800a3d4:	4603      	mov	r3, r0
 800a3d6:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800a3d8:	7bfb      	ldrb	r3, [r7, #15]
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d102      	bne.n	800a3e4 <USER_SPI_write+0x1c>
 800a3de:	683b      	ldr	r3, [r7, #0]
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d101      	bne.n	800a3e8 <USER_SPI_write+0x20>
 800a3e4:	2304      	movs	r3, #4
 800a3e6:	e063      	b.n	800a4b0 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 800a3e8:	4b33      	ldr	r3, [pc, #204]	; (800a4b8 <USER_SPI_write+0xf0>)
 800a3ea:	781b      	ldrb	r3, [r3, #0]
 800a3ec:	b2db      	uxtb	r3, r3
 800a3ee:	f003 0301 	and.w	r3, r3, #1
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d001      	beq.n	800a3fa <USER_SPI_write+0x32>
 800a3f6:	2303      	movs	r3, #3
 800a3f8:	e05a      	b.n	800a4b0 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800a3fa:	4b2f      	ldr	r3, [pc, #188]	; (800a4b8 <USER_SPI_write+0xf0>)
 800a3fc:	781b      	ldrb	r3, [r3, #0]
 800a3fe:	b2db      	uxtb	r3, r3
 800a400:	f003 0304 	and.w	r3, r3, #4
 800a404:	2b00      	cmp	r3, #0
 800a406:	d001      	beq.n	800a40c <USER_SPI_write+0x44>
 800a408:	2302      	movs	r3, #2
 800a40a:	e051      	b.n	800a4b0 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 800a40c:	4b2b      	ldr	r3, [pc, #172]	; (800a4bc <USER_SPI_write+0xf4>)
 800a40e:	781b      	ldrb	r3, [r3, #0]
 800a410:	f003 0308 	and.w	r3, r3, #8
 800a414:	2b00      	cmp	r3, #0
 800a416:	d102      	bne.n	800a41e <USER_SPI_write+0x56>
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	025b      	lsls	r3, r3, #9
 800a41c:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 800a41e:	683b      	ldr	r3, [r7, #0]
 800a420:	2b01      	cmp	r3, #1
 800a422:	d110      	bne.n	800a446 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 800a424:	6879      	ldr	r1, [r7, #4]
 800a426:	2018      	movs	r0, #24
 800a428:	f7ff fdf9 	bl	800a01e <send_cmd>
 800a42c:	4603      	mov	r3, r0
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d136      	bne.n	800a4a0 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 800a432:	21fe      	movs	r1, #254	; 0xfe
 800a434:	68b8      	ldr	r0, [r7, #8]
 800a436:	f7ff fdc0 	bl	8009fba <xmit_datablock>
 800a43a:	4603      	mov	r3, r0
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d02f      	beq.n	800a4a0 <USER_SPI_write+0xd8>
			count = 0;
 800a440:	2300      	movs	r3, #0
 800a442:	603b      	str	r3, [r7, #0]
 800a444:	e02c      	b.n	800a4a0 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 800a446:	4b1d      	ldr	r3, [pc, #116]	; (800a4bc <USER_SPI_write+0xf4>)
 800a448:	781b      	ldrb	r3, [r3, #0]
 800a44a:	f003 0306 	and.w	r3, r3, #6
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d003      	beq.n	800a45a <USER_SPI_write+0x92>
 800a452:	6839      	ldr	r1, [r7, #0]
 800a454:	2097      	movs	r0, #151	; 0x97
 800a456:	f7ff fde2 	bl	800a01e <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800a45a:	6879      	ldr	r1, [r7, #4]
 800a45c:	2019      	movs	r0, #25
 800a45e:	f7ff fdde 	bl	800a01e <send_cmd>
 800a462:	4603      	mov	r3, r0
 800a464:	2b00      	cmp	r3, #0
 800a466:	d11b      	bne.n	800a4a0 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 800a468:	21fc      	movs	r1, #252	; 0xfc
 800a46a:	68b8      	ldr	r0, [r7, #8]
 800a46c:	f7ff fda5 	bl	8009fba <xmit_datablock>
 800a470:	4603      	mov	r3, r0
 800a472:	2b00      	cmp	r3, #0
 800a474:	d00a      	beq.n	800a48c <USER_SPI_write+0xc4>
				buff += 512;
 800a476:	68bb      	ldr	r3, [r7, #8]
 800a478:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800a47c:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800a47e:	683b      	ldr	r3, [r7, #0]
 800a480:	3b01      	subs	r3, #1
 800a482:	603b      	str	r3, [r7, #0]
 800a484:	683b      	ldr	r3, [r7, #0]
 800a486:	2b00      	cmp	r3, #0
 800a488:	d1ee      	bne.n	800a468 <USER_SPI_write+0xa0>
 800a48a:	e000      	b.n	800a48e <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 800a48c:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 800a48e:	21fd      	movs	r1, #253	; 0xfd
 800a490:	2000      	movs	r0, #0
 800a492:	f7ff fd92 	bl	8009fba <xmit_datablock>
 800a496:	4603      	mov	r3, r0
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d101      	bne.n	800a4a0 <USER_SPI_write+0xd8>
 800a49c:	2301      	movs	r3, #1
 800a49e:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 800a4a0:	f7ff fd3a 	bl	8009f18 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800a4a4:	683b      	ldr	r3, [r7, #0]
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	bf14      	ite	ne
 800a4aa:	2301      	movne	r3, #1
 800a4ac:	2300      	moveq	r3, #0
 800a4ae:	b2db      	uxtb	r3, r3
}
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	3710      	adds	r7, #16
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	bd80      	pop	{r7, pc}
 800a4b8:	20000044 	.word	0x20000044
 800a4bc:	200015fc 	.word	0x200015fc

0800a4c0 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 800a4c0:	b580      	push	{r7, lr}
 800a4c2:	b08c      	sub	sp, #48	; 0x30
 800a4c4:	af00      	add	r7, sp, #0
 800a4c6:	4603      	mov	r3, r0
 800a4c8:	603a      	str	r2, [r7, #0]
 800a4ca:	71fb      	strb	r3, [r7, #7]
 800a4cc:	460b      	mov	r3, r1
 800a4ce:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 800a4d0:	79fb      	ldrb	r3, [r7, #7]
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d001      	beq.n	800a4da <USER_SPI_ioctl+0x1a>
 800a4d6:	2304      	movs	r3, #4
 800a4d8:	e15a      	b.n	800a790 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800a4da:	4baf      	ldr	r3, [pc, #700]	; (800a798 <USER_SPI_ioctl+0x2d8>)
 800a4dc:	781b      	ldrb	r3, [r3, #0]
 800a4de:	b2db      	uxtb	r3, r3
 800a4e0:	f003 0301 	and.w	r3, r3, #1
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d001      	beq.n	800a4ec <USER_SPI_ioctl+0x2c>
 800a4e8:	2303      	movs	r3, #3
 800a4ea:	e151      	b.n	800a790 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 800a4ec:	2301      	movs	r3, #1
 800a4ee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 800a4f2:	79bb      	ldrb	r3, [r7, #6]
 800a4f4:	2b04      	cmp	r3, #4
 800a4f6:	f200 8136 	bhi.w	800a766 <USER_SPI_ioctl+0x2a6>
 800a4fa:	a201      	add	r2, pc, #4	; (adr r2, 800a500 <USER_SPI_ioctl+0x40>)
 800a4fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a500:	0800a515 	.word	0x0800a515
 800a504:	0800a529 	.word	0x0800a529
 800a508:	0800a767 	.word	0x0800a767
 800a50c:	0800a5d5 	.word	0x0800a5d5
 800a510:	0800a6cb 	.word	0x0800a6cb
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 800a514:	f7ff fd0e 	bl	8009f34 <spiselect>
 800a518:	4603      	mov	r3, r0
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	f000 8127 	beq.w	800a76e <USER_SPI_ioctl+0x2ae>
 800a520:	2300      	movs	r3, #0
 800a522:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800a526:	e122      	b.n	800a76e <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800a528:	2100      	movs	r1, #0
 800a52a:	2009      	movs	r0, #9
 800a52c:	f7ff fd77 	bl	800a01e <send_cmd>
 800a530:	4603      	mov	r3, r0
 800a532:	2b00      	cmp	r3, #0
 800a534:	f040 811d 	bne.w	800a772 <USER_SPI_ioctl+0x2b2>
 800a538:	f107 030c 	add.w	r3, r7, #12
 800a53c:	2110      	movs	r1, #16
 800a53e:	4618      	mov	r0, r3
 800a540:	f7ff fd12 	bl	8009f68 <rcvr_datablock>
 800a544:	4603      	mov	r3, r0
 800a546:	2b00      	cmp	r3, #0
 800a548:	f000 8113 	beq.w	800a772 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 800a54c:	7b3b      	ldrb	r3, [r7, #12]
 800a54e:	099b      	lsrs	r3, r3, #6
 800a550:	b2db      	uxtb	r3, r3
 800a552:	2b01      	cmp	r3, #1
 800a554:	d111      	bne.n	800a57a <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800a556:	7d7b      	ldrb	r3, [r7, #21]
 800a558:	461a      	mov	r2, r3
 800a55a:	7d3b      	ldrb	r3, [r7, #20]
 800a55c:	021b      	lsls	r3, r3, #8
 800a55e:	4413      	add	r3, r2
 800a560:	461a      	mov	r2, r3
 800a562:	7cfb      	ldrb	r3, [r7, #19]
 800a564:	041b      	lsls	r3, r3, #16
 800a566:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 800a56a:	4413      	add	r3, r2
 800a56c:	3301      	adds	r3, #1
 800a56e:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 800a570:	69fb      	ldr	r3, [r7, #28]
 800a572:	029a      	lsls	r2, r3, #10
 800a574:	683b      	ldr	r3, [r7, #0]
 800a576:	601a      	str	r2, [r3, #0]
 800a578:	e028      	b.n	800a5cc <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800a57a:	7c7b      	ldrb	r3, [r7, #17]
 800a57c:	f003 030f 	and.w	r3, r3, #15
 800a580:	b2da      	uxtb	r2, r3
 800a582:	7dbb      	ldrb	r3, [r7, #22]
 800a584:	09db      	lsrs	r3, r3, #7
 800a586:	b2db      	uxtb	r3, r3
 800a588:	4413      	add	r3, r2
 800a58a:	b2da      	uxtb	r2, r3
 800a58c:	7d7b      	ldrb	r3, [r7, #21]
 800a58e:	005b      	lsls	r3, r3, #1
 800a590:	b2db      	uxtb	r3, r3
 800a592:	f003 0306 	and.w	r3, r3, #6
 800a596:	b2db      	uxtb	r3, r3
 800a598:	4413      	add	r3, r2
 800a59a:	b2db      	uxtb	r3, r3
 800a59c:	3302      	adds	r3, #2
 800a59e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800a5a2:	7d3b      	ldrb	r3, [r7, #20]
 800a5a4:	099b      	lsrs	r3, r3, #6
 800a5a6:	b2db      	uxtb	r3, r3
 800a5a8:	461a      	mov	r2, r3
 800a5aa:	7cfb      	ldrb	r3, [r7, #19]
 800a5ac:	009b      	lsls	r3, r3, #2
 800a5ae:	441a      	add	r2, r3
 800a5b0:	7cbb      	ldrb	r3, [r7, #18]
 800a5b2:	029b      	lsls	r3, r3, #10
 800a5b4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a5b8:	4413      	add	r3, r2
 800a5ba:	3301      	adds	r3, #1
 800a5bc:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 800a5be:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800a5c2:	3b09      	subs	r3, #9
 800a5c4:	69fa      	ldr	r2, [r7, #28]
 800a5c6:	409a      	lsls	r2, r3
 800a5c8:	683b      	ldr	r3, [r7, #0]
 800a5ca:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 800a5d2:	e0ce      	b.n	800a772 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 800a5d4:	4b71      	ldr	r3, [pc, #452]	; (800a79c <USER_SPI_ioctl+0x2dc>)
 800a5d6:	781b      	ldrb	r3, [r3, #0]
 800a5d8:	f003 0304 	and.w	r3, r3, #4
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d031      	beq.n	800a644 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 800a5e0:	2100      	movs	r1, #0
 800a5e2:	208d      	movs	r0, #141	; 0x8d
 800a5e4:	f7ff fd1b 	bl	800a01e <send_cmd>
 800a5e8:	4603      	mov	r3, r0
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	f040 80c3 	bne.w	800a776 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 800a5f0:	20ff      	movs	r0, #255	; 0xff
 800a5f2:	f7ff fc21 	bl	8009e38 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800a5f6:	f107 030c 	add.w	r3, r7, #12
 800a5fa:	2110      	movs	r1, #16
 800a5fc:	4618      	mov	r0, r3
 800a5fe:	f7ff fcb3 	bl	8009f68 <rcvr_datablock>
 800a602:	4603      	mov	r3, r0
 800a604:	2b00      	cmp	r3, #0
 800a606:	f000 80b6 	beq.w	800a776 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800a60a:	2330      	movs	r3, #48	; 0x30
 800a60c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800a610:	e007      	b.n	800a622 <USER_SPI_ioctl+0x162>
 800a612:	20ff      	movs	r0, #255	; 0xff
 800a614:	f7ff fc10 	bl	8009e38 <xchg_spi>
 800a618:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800a61c:	3b01      	subs	r3, #1
 800a61e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800a622:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800a626:	2b00      	cmp	r3, #0
 800a628:	d1f3      	bne.n	800a612 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800a62a:	7dbb      	ldrb	r3, [r7, #22]
 800a62c:	091b      	lsrs	r3, r3, #4
 800a62e:	b2db      	uxtb	r3, r3
 800a630:	461a      	mov	r2, r3
 800a632:	2310      	movs	r3, #16
 800a634:	fa03 f202 	lsl.w	r2, r3, r2
 800a638:	683b      	ldr	r3, [r7, #0]
 800a63a:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 800a63c:	2300      	movs	r3, #0
 800a63e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800a642:	e098      	b.n	800a776 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 800a644:	2100      	movs	r1, #0
 800a646:	2009      	movs	r0, #9
 800a648:	f7ff fce9 	bl	800a01e <send_cmd>
 800a64c:	4603      	mov	r3, r0
 800a64e:	2b00      	cmp	r3, #0
 800a650:	f040 8091 	bne.w	800a776 <USER_SPI_ioctl+0x2b6>
 800a654:	f107 030c 	add.w	r3, r7, #12
 800a658:	2110      	movs	r1, #16
 800a65a:	4618      	mov	r0, r3
 800a65c:	f7ff fc84 	bl	8009f68 <rcvr_datablock>
 800a660:	4603      	mov	r3, r0
 800a662:	2b00      	cmp	r3, #0
 800a664:	f000 8087 	beq.w	800a776 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 800a668:	4b4c      	ldr	r3, [pc, #304]	; (800a79c <USER_SPI_ioctl+0x2dc>)
 800a66a:	781b      	ldrb	r3, [r3, #0]
 800a66c:	f003 0302 	and.w	r3, r3, #2
 800a670:	2b00      	cmp	r3, #0
 800a672:	d012      	beq.n	800a69a <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 800a674:	7dbb      	ldrb	r3, [r7, #22]
 800a676:	005b      	lsls	r3, r3, #1
 800a678:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 800a67c:	7dfa      	ldrb	r2, [r7, #23]
 800a67e:	09d2      	lsrs	r2, r2, #7
 800a680:	b2d2      	uxtb	r2, r2
 800a682:	4413      	add	r3, r2
 800a684:	1c5a      	adds	r2, r3, #1
 800a686:	7e7b      	ldrb	r3, [r7, #25]
 800a688:	099b      	lsrs	r3, r3, #6
 800a68a:	b2db      	uxtb	r3, r3
 800a68c:	3b01      	subs	r3, #1
 800a68e:	fa02 f303 	lsl.w	r3, r2, r3
 800a692:	461a      	mov	r2, r3
 800a694:	683b      	ldr	r3, [r7, #0]
 800a696:	601a      	str	r2, [r3, #0]
 800a698:	e013      	b.n	800a6c2 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800a69a:	7dbb      	ldrb	r3, [r7, #22]
 800a69c:	109b      	asrs	r3, r3, #2
 800a69e:	b29b      	uxth	r3, r3
 800a6a0:	f003 031f 	and.w	r3, r3, #31
 800a6a4:	3301      	adds	r3, #1
 800a6a6:	7dfa      	ldrb	r2, [r7, #23]
 800a6a8:	00d2      	lsls	r2, r2, #3
 800a6aa:	f002 0218 	and.w	r2, r2, #24
 800a6ae:	7df9      	ldrb	r1, [r7, #23]
 800a6b0:	0949      	lsrs	r1, r1, #5
 800a6b2:	b2c9      	uxtb	r1, r1
 800a6b4:	440a      	add	r2, r1
 800a6b6:	3201      	adds	r2, #1
 800a6b8:	fb02 f303 	mul.w	r3, r2, r3
 800a6bc:	461a      	mov	r2, r3
 800a6be:	683b      	ldr	r3, [r7, #0]
 800a6c0:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 800a6c2:	2300      	movs	r3, #0
 800a6c4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800a6c8:	e055      	b.n	800a776 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800a6ca:	4b34      	ldr	r3, [pc, #208]	; (800a79c <USER_SPI_ioctl+0x2dc>)
 800a6cc:	781b      	ldrb	r3, [r3, #0]
 800a6ce:	f003 0306 	and.w	r3, r3, #6
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d051      	beq.n	800a77a <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800a6d6:	f107 020c 	add.w	r2, r7, #12
 800a6da:	79fb      	ldrb	r3, [r7, #7]
 800a6dc:	210b      	movs	r1, #11
 800a6de:	4618      	mov	r0, r3
 800a6e0:	f7ff feee 	bl	800a4c0 <USER_SPI_ioctl>
 800a6e4:	4603      	mov	r3, r0
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d149      	bne.n	800a77e <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800a6ea:	7b3b      	ldrb	r3, [r7, #12]
 800a6ec:	099b      	lsrs	r3, r3, #6
 800a6ee:	b2db      	uxtb	r3, r3
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d104      	bne.n	800a6fe <USER_SPI_ioctl+0x23e>
 800a6f4:	7dbb      	ldrb	r3, [r7, #22]
 800a6f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d041      	beq.n	800a782 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800a6fe:	683b      	ldr	r3, [r7, #0]
 800a700:	623b      	str	r3, [r7, #32]
 800a702:	6a3b      	ldr	r3, [r7, #32]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	62bb      	str	r3, [r7, #40]	; 0x28
 800a708:	6a3b      	ldr	r3, [r7, #32]
 800a70a:	685b      	ldr	r3, [r3, #4]
 800a70c:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 800a70e:	4b23      	ldr	r3, [pc, #140]	; (800a79c <USER_SPI_ioctl+0x2dc>)
 800a710:	781b      	ldrb	r3, [r3, #0]
 800a712:	f003 0308 	and.w	r3, r3, #8
 800a716:	2b00      	cmp	r3, #0
 800a718:	d105      	bne.n	800a726 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800a71a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a71c:	025b      	lsls	r3, r3, #9
 800a71e:	62bb      	str	r3, [r7, #40]	; 0x28
 800a720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a722:	025b      	lsls	r3, r3, #9
 800a724:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800a726:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a728:	2020      	movs	r0, #32
 800a72a:	f7ff fc78 	bl	800a01e <send_cmd>
 800a72e:	4603      	mov	r3, r0
 800a730:	2b00      	cmp	r3, #0
 800a732:	d128      	bne.n	800a786 <USER_SPI_ioctl+0x2c6>
 800a734:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a736:	2021      	movs	r0, #33	; 0x21
 800a738:	f7ff fc71 	bl	800a01e <send_cmd>
 800a73c:	4603      	mov	r3, r0
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d121      	bne.n	800a786 <USER_SPI_ioctl+0x2c6>
 800a742:	2100      	movs	r1, #0
 800a744:	2026      	movs	r0, #38	; 0x26
 800a746:	f7ff fc6a 	bl	800a01e <send_cmd>
 800a74a:	4603      	mov	r3, r0
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d11a      	bne.n	800a786 <USER_SPI_ioctl+0x2c6>
 800a750:	f247 5030 	movw	r0, #30000	; 0x7530
 800a754:	f7ff fbbd 	bl	8009ed2 <wait_ready>
 800a758:	4603      	mov	r3, r0
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d013      	beq.n	800a786 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 800a75e:	2300      	movs	r3, #0
 800a760:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 800a764:	e00f      	b.n	800a786 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 800a766:	2304      	movs	r3, #4
 800a768:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800a76c:	e00c      	b.n	800a788 <USER_SPI_ioctl+0x2c8>
		break;
 800a76e:	bf00      	nop
 800a770:	e00a      	b.n	800a788 <USER_SPI_ioctl+0x2c8>
		break;
 800a772:	bf00      	nop
 800a774:	e008      	b.n	800a788 <USER_SPI_ioctl+0x2c8>
		break;
 800a776:	bf00      	nop
 800a778:	e006      	b.n	800a788 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800a77a:	bf00      	nop
 800a77c:	e004      	b.n	800a788 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800a77e:	bf00      	nop
 800a780:	e002      	b.n	800a788 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800a782:	bf00      	nop
 800a784:	e000      	b.n	800a788 <USER_SPI_ioctl+0x2c8>
		break;
 800a786:	bf00      	nop
	}

	despiselect();
 800a788:	f7ff fbc6 	bl	8009f18 <despiselect>

	return res;
 800a78c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800a790:	4618      	mov	r0, r3
 800a792:	3730      	adds	r7, #48	; 0x30
 800a794:	46bd      	mov	sp, r7
 800a796:	bd80      	pop	{r7, pc}
 800a798:	20000044 	.word	0x20000044
 800a79c:	200015fc 	.word	0x200015fc

0800a7a0 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800a7a0:	b580      	push	{r7, lr}
 800a7a2:	b084      	sub	sp, #16
 800a7a4:	af00      	add	r7, sp, #0
 800a7a6:	4603      	mov	r3, r0
 800a7a8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800a7aa:	79fb      	ldrb	r3, [r7, #7]
 800a7ac:	4a08      	ldr	r2, [pc, #32]	; (800a7d0 <disk_status+0x30>)
 800a7ae:	009b      	lsls	r3, r3, #2
 800a7b0:	4413      	add	r3, r2
 800a7b2:	685b      	ldr	r3, [r3, #4]
 800a7b4:	685b      	ldr	r3, [r3, #4]
 800a7b6:	79fa      	ldrb	r2, [r7, #7]
 800a7b8:	4905      	ldr	r1, [pc, #20]	; (800a7d0 <disk_status+0x30>)
 800a7ba:	440a      	add	r2, r1
 800a7bc:	7a12      	ldrb	r2, [r2, #8]
 800a7be:	4610      	mov	r0, r2
 800a7c0:	4798      	blx	r3
 800a7c2:	4603      	mov	r3, r0
 800a7c4:	73fb      	strb	r3, [r7, #15]
  return stat;
 800a7c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	3710      	adds	r7, #16
 800a7cc:	46bd      	mov	sp, r7
 800a7ce:	bd80      	pop	{r7, pc}
 800a7d0:	20001630 	.word	0x20001630

0800a7d4 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800a7d4:	b580      	push	{r7, lr}
 800a7d6:	b084      	sub	sp, #16
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	4603      	mov	r3, r0
 800a7dc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800a7de:	2300      	movs	r3, #0
 800a7e0:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800a7e2:	79fb      	ldrb	r3, [r7, #7]
 800a7e4:	4a0d      	ldr	r2, [pc, #52]	; (800a81c <disk_initialize+0x48>)
 800a7e6:	5cd3      	ldrb	r3, [r2, r3]
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d111      	bne.n	800a810 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800a7ec:	79fb      	ldrb	r3, [r7, #7]
 800a7ee:	4a0b      	ldr	r2, [pc, #44]	; (800a81c <disk_initialize+0x48>)
 800a7f0:	2101      	movs	r1, #1
 800a7f2:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800a7f4:	79fb      	ldrb	r3, [r7, #7]
 800a7f6:	4a09      	ldr	r2, [pc, #36]	; (800a81c <disk_initialize+0x48>)
 800a7f8:	009b      	lsls	r3, r3, #2
 800a7fa:	4413      	add	r3, r2
 800a7fc:	685b      	ldr	r3, [r3, #4]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	79fa      	ldrb	r2, [r7, #7]
 800a802:	4906      	ldr	r1, [pc, #24]	; (800a81c <disk_initialize+0x48>)
 800a804:	440a      	add	r2, r1
 800a806:	7a12      	ldrb	r2, [r2, #8]
 800a808:	4610      	mov	r0, r2
 800a80a:	4798      	blx	r3
 800a80c:	4603      	mov	r3, r0
 800a80e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800a810:	7bfb      	ldrb	r3, [r7, #15]
}
 800a812:	4618      	mov	r0, r3
 800a814:	3710      	adds	r7, #16
 800a816:	46bd      	mov	sp, r7
 800a818:	bd80      	pop	{r7, pc}
 800a81a:	bf00      	nop
 800a81c:	20001630 	.word	0x20001630

0800a820 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800a820:	b590      	push	{r4, r7, lr}
 800a822:	b087      	sub	sp, #28
 800a824:	af00      	add	r7, sp, #0
 800a826:	60b9      	str	r1, [r7, #8]
 800a828:	607a      	str	r2, [r7, #4]
 800a82a:	603b      	str	r3, [r7, #0]
 800a82c:	4603      	mov	r3, r0
 800a82e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800a830:	7bfb      	ldrb	r3, [r7, #15]
 800a832:	4a0a      	ldr	r2, [pc, #40]	; (800a85c <disk_read+0x3c>)
 800a834:	009b      	lsls	r3, r3, #2
 800a836:	4413      	add	r3, r2
 800a838:	685b      	ldr	r3, [r3, #4]
 800a83a:	689c      	ldr	r4, [r3, #8]
 800a83c:	7bfb      	ldrb	r3, [r7, #15]
 800a83e:	4a07      	ldr	r2, [pc, #28]	; (800a85c <disk_read+0x3c>)
 800a840:	4413      	add	r3, r2
 800a842:	7a18      	ldrb	r0, [r3, #8]
 800a844:	683b      	ldr	r3, [r7, #0]
 800a846:	687a      	ldr	r2, [r7, #4]
 800a848:	68b9      	ldr	r1, [r7, #8]
 800a84a:	47a0      	blx	r4
 800a84c:	4603      	mov	r3, r0
 800a84e:	75fb      	strb	r3, [r7, #23]
  return res;
 800a850:	7dfb      	ldrb	r3, [r7, #23]
}
 800a852:	4618      	mov	r0, r3
 800a854:	371c      	adds	r7, #28
 800a856:	46bd      	mov	sp, r7
 800a858:	bd90      	pop	{r4, r7, pc}
 800a85a:	bf00      	nop
 800a85c:	20001630 	.word	0x20001630

0800a860 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800a860:	b590      	push	{r4, r7, lr}
 800a862:	b087      	sub	sp, #28
 800a864:	af00      	add	r7, sp, #0
 800a866:	60b9      	str	r1, [r7, #8]
 800a868:	607a      	str	r2, [r7, #4]
 800a86a:	603b      	str	r3, [r7, #0]
 800a86c:	4603      	mov	r3, r0
 800a86e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800a870:	7bfb      	ldrb	r3, [r7, #15]
 800a872:	4a0a      	ldr	r2, [pc, #40]	; (800a89c <disk_write+0x3c>)
 800a874:	009b      	lsls	r3, r3, #2
 800a876:	4413      	add	r3, r2
 800a878:	685b      	ldr	r3, [r3, #4]
 800a87a:	68dc      	ldr	r4, [r3, #12]
 800a87c:	7bfb      	ldrb	r3, [r7, #15]
 800a87e:	4a07      	ldr	r2, [pc, #28]	; (800a89c <disk_write+0x3c>)
 800a880:	4413      	add	r3, r2
 800a882:	7a18      	ldrb	r0, [r3, #8]
 800a884:	683b      	ldr	r3, [r7, #0]
 800a886:	687a      	ldr	r2, [r7, #4]
 800a888:	68b9      	ldr	r1, [r7, #8]
 800a88a:	47a0      	blx	r4
 800a88c:	4603      	mov	r3, r0
 800a88e:	75fb      	strb	r3, [r7, #23]
  return res;
 800a890:	7dfb      	ldrb	r3, [r7, #23]
}
 800a892:	4618      	mov	r0, r3
 800a894:	371c      	adds	r7, #28
 800a896:	46bd      	mov	sp, r7
 800a898:	bd90      	pop	{r4, r7, pc}
 800a89a:	bf00      	nop
 800a89c:	20001630 	.word	0x20001630

0800a8a0 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	b084      	sub	sp, #16
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	4603      	mov	r3, r0
 800a8a8:	603a      	str	r2, [r7, #0]
 800a8aa:	71fb      	strb	r3, [r7, #7]
 800a8ac:	460b      	mov	r3, r1
 800a8ae:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800a8b0:	79fb      	ldrb	r3, [r7, #7]
 800a8b2:	4a09      	ldr	r2, [pc, #36]	; (800a8d8 <disk_ioctl+0x38>)
 800a8b4:	009b      	lsls	r3, r3, #2
 800a8b6:	4413      	add	r3, r2
 800a8b8:	685b      	ldr	r3, [r3, #4]
 800a8ba:	691b      	ldr	r3, [r3, #16]
 800a8bc:	79fa      	ldrb	r2, [r7, #7]
 800a8be:	4906      	ldr	r1, [pc, #24]	; (800a8d8 <disk_ioctl+0x38>)
 800a8c0:	440a      	add	r2, r1
 800a8c2:	7a10      	ldrb	r0, [r2, #8]
 800a8c4:	79b9      	ldrb	r1, [r7, #6]
 800a8c6:	683a      	ldr	r2, [r7, #0]
 800a8c8:	4798      	blx	r3
 800a8ca:	4603      	mov	r3, r0
 800a8cc:	73fb      	strb	r3, [r7, #15]
  return res;
 800a8ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	3710      	adds	r7, #16
 800a8d4:	46bd      	mov	sp, r7
 800a8d6:	bd80      	pop	{r7, pc}
 800a8d8:	20001630 	.word	0x20001630

0800a8dc <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800a8dc:	b480      	push	{r7}
 800a8de:	b085      	sub	sp, #20
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	3301      	adds	r3, #1
 800a8e8:	781b      	ldrb	r3, [r3, #0]
 800a8ea:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800a8ec:	89fb      	ldrh	r3, [r7, #14]
 800a8ee:	021b      	lsls	r3, r3, #8
 800a8f0:	b21a      	sxth	r2, r3
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	781b      	ldrb	r3, [r3, #0]
 800a8f6:	b21b      	sxth	r3, r3
 800a8f8:	4313      	orrs	r3, r2
 800a8fa:	b21b      	sxth	r3, r3
 800a8fc:	81fb      	strh	r3, [r7, #14]
	return rv;
 800a8fe:	89fb      	ldrh	r3, [r7, #14]
}
 800a900:	4618      	mov	r0, r3
 800a902:	3714      	adds	r7, #20
 800a904:	46bd      	mov	sp, r7
 800a906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a90a:	4770      	bx	lr

0800a90c <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800a90c:	b480      	push	{r7}
 800a90e:	b085      	sub	sp, #20
 800a910:	af00      	add	r7, sp, #0
 800a912:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	3303      	adds	r3, #3
 800a918:	781b      	ldrb	r3, [r3, #0]
 800a91a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	021b      	lsls	r3, r3, #8
 800a920:	687a      	ldr	r2, [r7, #4]
 800a922:	3202      	adds	r2, #2
 800a924:	7812      	ldrb	r2, [r2, #0]
 800a926:	4313      	orrs	r3, r2
 800a928:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	021b      	lsls	r3, r3, #8
 800a92e:	687a      	ldr	r2, [r7, #4]
 800a930:	3201      	adds	r2, #1
 800a932:	7812      	ldrb	r2, [r2, #0]
 800a934:	4313      	orrs	r3, r2
 800a936:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	021b      	lsls	r3, r3, #8
 800a93c:	687a      	ldr	r2, [r7, #4]
 800a93e:	7812      	ldrb	r2, [r2, #0]
 800a940:	4313      	orrs	r3, r2
 800a942:	60fb      	str	r3, [r7, #12]
	return rv;
 800a944:	68fb      	ldr	r3, [r7, #12]
}
 800a946:	4618      	mov	r0, r3
 800a948:	3714      	adds	r7, #20
 800a94a:	46bd      	mov	sp, r7
 800a94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a950:	4770      	bx	lr

0800a952 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800a952:	b480      	push	{r7}
 800a954:	b083      	sub	sp, #12
 800a956:	af00      	add	r7, sp, #0
 800a958:	6078      	str	r0, [r7, #4]
 800a95a:	460b      	mov	r3, r1
 800a95c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	1c5a      	adds	r2, r3, #1
 800a962:	607a      	str	r2, [r7, #4]
 800a964:	887a      	ldrh	r2, [r7, #2]
 800a966:	b2d2      	uxtb	r2, r2
 800a968:	701a      	strb	r2, [r3, #0]
 800a96a:	887b      	ldrh	r3, [r7, #2]
 800a96c:	0a1b      	lsrs	r3, r3, #8
 800a96e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	1c5a      	adds	r2, r3, #1
 800a974:	607a      	str	r2, [r7, #4]
 800a976:	887a      	ldrh	r2, [r7, #2]
 800a978:	b2d2      	uxtb	r2, r2
 800a97a:	701a      	strb	r2, [r3, #0]
}
 800a97c:	bf00      	nop
 800a97e:	370c      	adds	r7, #12
 800a980:	46bd      	mov	sp, r7
 800a982:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a986:	4770      	bx	lr

0800a988 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800a988:	b480      	push	{r7}
 800a98a:	b083      	sub	sp, #12
 800a98c:	af00      	add	r7, sp, #0
 800a98e:	6078      	str	r0, [r7, #4]
 800a990:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	1c5a      	adds	r2, r3, #1
 800a996:	607a      	str	r2, [r7, #4]
 800a998:	683a      	ldr	r2, [r7, #0]
 800a99a:	b2d2      	uxtb	r2, r2
 800a99c:	701a      	strb	r2, [r3, #0]
 800a99e:	683b      	ldr	r3, [r7, #0]
 800a9a0:	0a1b      	lsrs	r3, r3, #8
 800a9a2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	1c5a      	adds	r2, r3, #1
 800a9a8:	607a      	str	r2, [r7, #4]
 800a9aa:	683a      	ldr	r2, [r7, #0]
 800a9ac:	b2d2      	uxtb	r2, r2
 800a9ae:	701a      	strb	r2, [r3, #0]
 800a9b0:	683b      	ldr	r3, [r7, #0]
 800a9b2:	0a1b      	lsrs	r3, r3, #8
 800a9b4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	1c5a      	adds	r2, r3, #1
 800a9ba:	607a      	str	r2, [r7, #4]
 800a9bc:	683a      	ldr	r2, [r7, #0]
 800a9be:	b2d2      	uxtb	r2, r2
 800a9c0:	701a      	strb	r2, [r3, #0]
 800a9c2:	683b      	ldr	r3, [r7, #0]
 800a9c4:	0a1b      	lsrs	r3, r3, #8
 800a9c6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	1c5a      	adds	r2, r3, #1
 800a9cc:	607a      	str	r2, [r7, #4]
 800a9ce:	683a      	ldr	r2, [r7, #0]
 800a9d0:	b2d2      	uxtb	r2, r2
 800a9d2:	701a      	strb	r2, [r3, #0]
}
 800a9d4:	bf00      	nop
 800a9d6:	370c      	adds	r7, #12
 800a9d8:	46bd      	mov	sp, r7
 800a9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9de:	4770      	bx	lr

0800a9e0 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800a9e0:	b480      	push	{r7}
 800a9e2:	b087      	sub	sp, #28
 800a9e4:	af00      	add	r7, sp, #0
 800a9e6:	60f8      	str	r0, [r7, #12]
 800a9e8:	60b9      	str	r1, [r7, #8]
 800a9ea:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800a9f0:	68bb      	ldr	r3, [r7, #8]
 800a9f2:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d00d      	beq.n	800aa16 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800a9fa:	693a      	ldr	r2, [r7, #16]
 800a9fc:	1c53      	adds	r3, r2, #1
 800a9fe:	613b      	str	r3, [r7, #16]
 800aa00:	697b      	ldr	r3, [r7, #20]
 800aa02:	1c59      	adds	r1, r3, #1
 800aa04:	6179      	str	r1, [r7, #20]
 800aa06:	7812      	ldrb	r2, [r2, #0]
 800aa08:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	3b01      	subs	r3, #1
 800aa0e:	607b      	str	r3, [r7, #4]
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d1f1      	bne.n	800a9fa <mem_cpy+0x1a>
	}
}
 800aa16:	bf00      	nop
 800aa18:	371c      	adds	r7, #28
 800aa1a:	46bd      	mov	sp, r7
 800aa1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa20:	4770      	bx	lr

0800aa22 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800aa22:	b480      	push	{r7}
 800aa24:	b087      	sub	sp, #28
 800aa26:	af00      	add	r7, sp, #0
 800aa28:	60f8      	str	r0, [r7, #12]
 800aa2a:	60b9      	str	r1, [r7, #8]
 800aa2c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800aa32:	697b      	ldr	r3, [r7, #20]
 800aa34:	1c5a      	adds	r2, r3, #1
 800aa36:	617a      	str	r2, [r7, #20]
 800aa38:	68ba      	ldr	r2, [r7, #8]
 800aa3a:	b2d2      	uxtb	r2, r2
 800aa3c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	3b01      	subs	r3, #1
 800aa42:	607b      	str	r3, [r7, #4]
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d1f3      	bne.n	800aa32 <mem_set+0x10>
}
 800aa4a:	bf00      	nop
 800aa4c:	bf00      	nop
 800aa4e:	371c      	adds	r7, #28
 800aa50:	46bd      	mov	sp, r7
 800aa52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa56:	4770      	bx	lr

0800aa58 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800aa58:	b480      	push	{r7}
 800aa5a:	b089      	sub	sp, #36	; 0x24
 800aa5c:	af00      	add	r7, sp, #0
 800aa5e:	60f8      	str	r0, [r7, #12]
 800aa60:	60b9      	str	r1, [r7, #8]
 800aa62:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	61fb      	str	r3, [r7, #28]
 800aa68:	68bb      	ldr	r3, [r7, #8]
 800aa6a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800aa6c:	2300      	movs	r3, #0
 800aa6e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800aa70:	69fb      	ldr	r3, [r7, #28]
 800aa72:	1c5a      	adds	r2, r3, #1
 800aa74:	61fa      	str	r2, [r7, #28]
 800aa76:	781b      	ldrb	r3, [r3, #0]
 800aa78:	4619      	mov	r1, r3
 800aa7a:	69bb      	ldr	r3, [r7, #24]
 800aa7c:	1c5a      	adds	r2, r3, #1
 800aa7e:	61ba      	str	r2, [r7, #24]
 800aa80:	781b      	ldrb	r3, [r3, #0]
 800aa82:	1acb      	subs	r3, r1, r3
 800aa84:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	3b01      	subs	r3, #1
 800aa8a:	607b      	str	r3, [r7, #4]
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d002      	beq.n	800aa98 <mem_cmp+0x40>
 800aa92:	697b      	ldr	r3, [r7, #20]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d0eb      	beq.n	800aa70 <mem_cmp+0x18>

	return r;
 800aa98:	697b      	ldr	r3, [r7, #20]
}
 800aa9a:	4618      	mov	r0, r3
 800aa9c:	3724      	adds	r7, #36	; 0x24
 800aa9e:	46bd      	mov	sp, r7
 800aaa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa4:	4770      	bx	lr

0800aaa6 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800aaa6:	b480      	push	{r7}
 800aaa8:	b083      	sub	sp, #12
 800aaaa:	af00      	add	r7, sp, #0
 800aaac:	6078      	str	r0, [r7, #4]
 800aaae:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800aab0:	e002      	b.n	800aab8 <chk_chr+0x12>
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	3301      	adds	r3, #1
 800aab6:	607b      	str	r3, [r7, #4]
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	781b      	ldrb	r3, [r3, #0]
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d005      	beq.n	800aacc <chk_chr+0x26>
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	781b      	ldrb	r3, [r3, #0]
 800aac4:	461a      	mov	r2, r3
 800aac6:	683b      	ldr	r3, [r7, #0]
 800aac8:	4293      	cmp	r3, r2
 800aaca:	d1f2      	bne.n	800aab2 <chk_chr+0xc>
	return *str;
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	781b      	ldrb	r3, [r3, #0]
}
 800aad0:	4618      	mov	r0, r3
 800aad2:	370c      	adds	r7, #12
 800aad4:	46bd      	mov	sp, r7
 800aad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aada:	4770      	bx	lr

0800aadc <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800aadc:	b580      	push	{r7, lr}
 800aade:	b082      	sub	sp, #8
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d009      	beq.n	800aafe <lock_fs+0x22>
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	68db      	ldr	r3, [r3, #12]
 800aaee:	4618      	mov	r0, r3
 800aaf0:	f002 fbbe 	bl	800d270 <ff_req_grant>
 800aaf4:	4603      	mov	r3, r0
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d001      	beq.n	800aafe <lock_fs+0x22>
 800aafa:	2301      	movs	r3, #1
 800aafc:	e000      	b.n	800ab00 <lock_fs+0x24>
 800aafe:	2300      	movs	r3, #0
}
 800ab00:	4618      	mov	r0, r3
 800ab02:	3708      	adds	r7, #8
 800ab04:	46bd      	mov	sp, r7
 800ab06:	bd80      	pop	{r7, pc}

0800ab08 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800ab08:	b580      	push	{r7, lr}
 800ab0a:	b082      	sub	sp, #8
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	6078      	str	r0, [r7, #4]
 800ab10:	460b      	mov	r3, r1
 800ab12:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d00d      	beq.n	800ab36 <unlock_fs+0x2e>
 800ab1a:	78fb      	ldrb	r3, [r7, #3]
 800ab1c:	2b0c      	cmp	r3, #12
 800ab1e:	d00a      	beq.n	800ab36 <unlock_fs+0x2e>
 800ab20:	78fb      	ldrb	r3, [r7, #3]
 800ab22:	2b0b      	cmp	r3, #11
 800ab24:	d007      	beq.n	800ab36 <unlock_fs+0x2e>
 800ab26:	78fb      	ldrb	r3, [r7, #3]
 800ab28:	2b0f      	cmp	r3, #15
 800ab2a:	d004      	beq.n	800ab36 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	68db      	ldr	r3, [r3, #12]
 800ab30:	4618      	mov	r0, r3
 800ab32:	f002 fbb2 	bl	800d29a <ff_rel_grant>
	}
}
 800ab36:	bf00      	nop
 800ab38:	3708      	adds	r7, #8
 800ab3a:	46bd      	mov	sp, r7
 800ab3c:	bd80      	pop	{r7, pc}
	...

0800ab40 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ab40:	b480      	push	{r7}
 800ab42:	b085      	sub	sp, #20
 800ab44:	af00      	add	r7, sp, #0
 800ab46:	6078      	str	r0, [r7, #4]
 800ab48:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800ab4a:	2300      	movs	r3, #0
 800ab4c:	60bb      	str	r3, [r7, #8]
 800ab4e:	68bb      	ldr	r3, [r7, #8]
 800ab50:	60fb      	str	r3, [r7, #12]
 800ab52:	e029      	b.n	800aba8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800ab54:	4a27      	ldr	r2, [pc, #156]	; (800abf4 <chk_lock+0xb4>)
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	011b      	lsls	r3, r3, #4
 800ab5a:	4413      	add	r3, r2
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d01d      	beq.n	800ab9e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800ab62:	4a24      	ldr	r2, [pc, #144]	; (800abf4 <chk_lock+0xb4>)
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	011b      	lsls	r3, r3, #4
 800ab68:	4413      	add	r3, r2
 800ab6a:	681a      	ldr	r2, [r3, #0]
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	429a      	cmp	r2, r3
 800ab72:	d116      	bne.n	800aba2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800ab74:	4a1f      	ldr	r2, [pc, #124]	; (800abf4 <chk_lock+0xb4>)
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	011b      	lsls	r3, r3, #4
 800ab7a:	4413      	add	r3, r2
 800ab7c:	3304      	adds	r3, #4
 800ab7e:	681a      	ldr	r2, [r3, #0]
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800ab84:	429a      	cmp	r2, r3
 800ab86:	d10c      	bne.n	800aba2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ab88:	4a1a      	ldr	r2, [pc, #104]	; (800abf4 <chk_lock+0xb4>)
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	011b      	lsls	r3, r3, #4
 800ab8e:	4413      	add	r3, r2
 800ab90:	3308      	adds	r3, #8
 800ab92:	681a      	ldr	r2, [r3, #0]
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800ab98:	429a      	cmp	r2, r3
 800ab9a:	d102      	bne.n	800aba2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ab9c:	e007      	b.n	800abae <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800ab9e:	2301      	movs	r3, #1
 800aba0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	3301      	adds	r3, #1
 800aba6:	60fb      	str	r3, [r7, #12]
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	2b01      	cmp	r3, #1
 800abac:	d9d2      	bls.n	800ab54 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	2b02      	cmp	r3, #2
 800abb2:	d109      	bne.n	800abc8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800abb4:	68bb      	ldr	r3, [r7, #8]
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d102      	bne.n	800abc0 <chk_lock+0x80>
 800abba:	683b      	ldr	r3, [r7, #0]
 800abbc:	2b02      	cmp	r3, #2
 800abbe:	d101      	bne.n	800abc4 <chk_lock+0x84>
 800abc0:	2300      	movs	r3, #0
 800abc2:	e010      	b.n	800abe6 <chk_lock+0xa6>
 800abc4:	2312      	movs	r3, #18
 800abc6:	e00e      	b.n	800abe6 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800abc8:	683b      	ldr	r3, [r7, #0]
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d108      	bne.n	800abe0 <chk_lock+0xa0>
 800abce:	4a09      	ldr	r2, [pc, #36]	; (800abf4 <chk_lock+0xb4>)
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	011b      	lsls	r3, r3, #4
 800abd4:	4413      	add	r3, r2
 800abd6:	330c      	adds	r3, #12
 800abd8:	881b      	ldrh	r3, [r3, #0]
 800abda:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800abde:	d101      	bne.n	800abe4 <chk_lock+0xa4>
 800abe0:	2310      	movs	r3, #16
 800abe2:	e000      	b.n	800abe6 <chk_lock+0xa6>
 800abe4:	2300      	movs	r3, #0
}
 800abe6:	4618      	mov	r0, r3
 800abe8:	3714      	adds	r7, #20
 800abea:	46bd      	mov	sp, r7
 800abec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf0:	4770      	bx	lr
 800abf2:	bf00      	nop
 800abf4:	20001610 	.word	0x20001610

0800abf8 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800abf8:	b480      	push	{r7}
 800abfa:	b083      	sub	sp, #12
 800abfc:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800abfe:	2300      	movs	r3, #0
 800ac00:	607b      	str	r3, [r7, #4]
 800ac02:	e002      	b.n	800ac0a <enq_lock+0x12>
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	3301      	adds	r3, #1
 800ac08:	607b      	str	r3, [r7, #4]
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	2b01      	cmp	r3, #1
 800ac0e:	d806      	bhi.n	800ac1e <enq_lock+0x26>
 800ac10:	4a09      	ldr	r2, [pc, #36]	; (800ac38 <enq_lock+0x40>)
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	011b      	lsls	r3, r3, #4
 800ac16:	4413      	add	r3, r2
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d1f2      	bne.n	800ac04 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	2b02      	cmp	r3, #2
 800ac22:	bf14      	ite	ne
 800ac24:	2301      	movne	r3, #1
 800ac26:	2300      	moveq	r3, #0
 800ac28:	b2db      	uxtb	r3, r3
}
 800ac2a:	4618      	mov	r0, r3
 800ac2c:	370c      	adds	r7, #12
 800ac2e:	46bd      	mov	sp, r7
 800ac30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac34:	4770      	bx	lr
 800ac36:	bf00      	nop
 800ac38:	20001610 	.word	0x20001610

0800ac3c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ac3c:	b480      	push	{r7}
 800ac3e:	b085      	sub	sp, #20
 800ac40:	af00      	add	r7, sp, #0
 800ac42:	6078      	str	r0, [r7, #4]
 800ac44:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ac46:	2300      	movs	r3, #0
 800ac48:	60fb      	str	r3, [r7, #12]
 800ac4a:	e01f      	b.n	800ac8c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800ac4c:	4a41      	ldr	r2, [pc, #260]	; (800ad54 <inc_lock+0x118>)
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	011b      	lsls	r3, r3, #4
 800ac52:	4413      	add	r3, r2
 800ac54:	681a      	ldr	r2, [r3, #0]
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	429a      	cmp	r2, r3
 800ac5c:	d113      	bne.n	800ac86 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800ac5e:	4a3d      	ldr	r2, [pc, #244]	; (800ad54 <inc_lock+0x118>)
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	011b      	lsls	r3, r3, #4
 800ac64:	4413      	add	r3, r2
 800ac66:	3304      	adds	r3, #4
 800ac68:	681a      	ldr	r2, [r3, #0]
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800ac6e:	429a      	cmp	r2, r3
 800ac70:	d109      	bne.n	800ac86 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800ac72:	4a38      	ldr	r2, [pc, #224]	; (800ad54 <inc_lock+0x118>)
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	011b      	lsls	r3, r3, #4
 800ac78:	4413      	add	r3, r2
 800ac7a:	3308      	adds	r3, #8
 800ac7c:	681a      	ldr	r2, [r3, #0]
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800ac82:	429a      	cmp	r2, r3
 800ac84:	d006      	beq.n	800ac94 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	3301      	adds	r3, #1
 800ac8a:	60fb      	str	r3, [r7, #12]
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	2b01      	cmp	r3, #1
 800ac90:	d9dc      	bls.n	800ac4c <inc_lock+0x10>
 800ac92:	e000      	b.n	800ac96 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800ac94:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	2b02      	cmp	r3, #2
 800ac9a:	d132      	bne.n	800ad02 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ac9c:	2300      	movs	r3, #0
 800ac9e:	60fb      	str	r3, [r7, #12]
 800aca0:	e002      	b.n	800aca8 <inc_lock+0x6c>
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	3301      	adds	r3, #1
 800aca6:	60fb      	str	r3, [r7, #12]
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	2b01      	cmp	r3, #1
 800acac:	d806      	bhi.n	800acbc <inc_lock+0x80>
 800acae:	4a29      	ldr	r2, [pc, #164]	; (800ad54 <inc_lock+0x118>)
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	011b      	lsls	r3, r3, #4
 800acb4:	4413      	add	r3, r2
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d1f2      	bne.n	800aca2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	2b02      	cmp	r3, #2
 800acc0:	d101      	bne.n	800acc6 <inc_lock+0x8a>
 800acc2:	2300      	movs	r3, #0
 800acc4:	e040      	b.n	800ad48 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	681a      	ldr	r2, [r3, #0]
 800acca:	4922      	ldr	r1, [pc, #136]	; (800ad54 <inc_lock+0x118>)
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	011b      	lsls	r3, r3, #4
 800acd0:	440b      	add	r3, r1
 800acd2:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	689a      	ldr	r2, [r3, #8]
 800acd8:	491e      	ldr	r1, [pc, #120]	; (800ad54 <inc_lock+0x118>)
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	011b      	lsls	r3, r3, #4
 800acde:	440b      	add	r3, r1
 800ace0:	3304      	adds	r3, #4
 800ace2:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	695a      	ldr	r2, [r3, #20]
 800ace8:	491a      	ldr	r1, [pc, #104]	; (800ad54 <inc_lock+0x118>)
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	011b      	lsls	r3, r3, #4
 800acee:	440b      	add	r3, r1
 800acf0:	3308      	adds	r3, #8
 800acf2:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800acf4:	4a17      	ldr	r2, [pc, #92]	; (800ad54 <inc_lock+0x118>)
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	011b      	lsls	r3, r3, #4
 800acfa:	4413      	add	r3, r2
 800acfc:	330c      	adds	r3, #12
 800acfe:	2200      	movs	r2, #0
 800ad00:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800ad02:	683b      	ldr	r3, [r7, #0]
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d009      	beq.n	800ad1c <inc_lock+0xe0>
 800ad08:	4a12      	ldr	r2, [pc, #72]	; (800ad54 <inc_lock+0x118>)
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	011b      	lsls	r3, r3, #4
 800ad0e:	4413      	add	r3, r2
 800ad10:	330c      	adds	r3, #12
 800ad12:	881b      	ldrh	r3, [r3, #0]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d001      	beq.n	800ad1c <inc_lock+0xe0>
 800ad18:	2300      	movs	r3, #0
 800ad1a:	e015      	b.n	800ad48 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800ad1c:	683b      	ldr	r3, [r7, #0]
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d108      	bne.n	800ad34 <inc_lock+0xf8>
 800ad22:	4a0c      	ldr	r2, [pc, #48]	; (800ad54 <inc_lock+0x118>)
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	011b      	lsls	r3, r3, #4
 800ad28:	4413      	add	r3, r2
 800ad2a:	330c      	adds	r3, #12
 800ad2c:	881b      	ldrh	r3, [r3, #0]
 800ad2e:	3301      	adds	r3, #1
 800ad30:	b29a      	uxth	r2, r3
 800ad32:	e001      	b.n	800ad38 <inc_lock+0xfc>
 800ad34:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ad38:	4906      	ldr	r1, [pc, #24]	; (800ad54 <inc_lock+0x118>)
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	011b      	lsls	r3, r3, #4
 800ad3e:	440b      	add	r3, r1
 800ad40:	330c      	adds	r3, #12
 800ad42:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	3301      	adds	r3, #1
}
 800ad48:	4618      	mov	r0, r3
 800ad4a:	3714      	adds	r7, #20
 800ad4c:	46bd      	mov	sp, r7
 800ad4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad52:	4770      	bx	lr
 800ad54:	20001610 	.word	0x20001610

0800ad58 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800ad58:	b480      	push	{r7}
 800ad5a:	b085      	sub	sp, #20
 800ad5c:	af00      	add	r7, sp, #0
 800ad5e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	3b01      	subs	r3, #1
 800ad64:	607b      	str	r3, [r7, #4]
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	2b01      	cmp	r3, #1
 800ad6a:	d825      	bhi.n	800adb8 <dec_lock+0x60>
		n = Files[i].ctr;
 800ad6c:	4a17      	ldr	r2, [pc, #92]	; (800adcc <dec_lock+0x74>)
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	011b      	lsls	r3, r3, #4
 800ad72:	4413      	add	r3, r2
 800ad74:	330c      	adds	r3, #12
 800ad76:	881b      	ldrh	r3, [r3, #0]
 800ad78:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800ad7a:	89fb      	ldrh	r3, [r7, #14]
 800ad7c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ad80:	d101      	bne.n	800ad86 <dec_lock+0x2e>
 800ad82:	2300      	movs	r3, #0
 800ad84:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800ad86:	89fb      	ldrh	r3, [r7, #14]
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d002      	beq.n	800ad92 <dec_lock+0x3a>
 800ad8c:	89fb      	ldrh	r3, [r7, #14]
 800ad8e:	3b01      	subs	r3, #1
 800ad90:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800ad92:	4a0e      	ldr	r2, [pc, #56]	; (800adcc <dec_lock+0x74>)
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	011b      	lsls	r3, r3, #4
 800ad98:	4413      	add	r3, r2
 800ad9a:	330c      	adds	r3, #12
 800ad9c:	89fa      	ldrh	r2, [r7, #14]
 800ad9e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800ada0:	89fb      	ldrh	r3, [r7, #14]
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d105      	bne.n	800adb2 <dec_lock+0x5a>
 800ada6:	4a09      	ldr	r2, [pc, #36]	; (800adcc <dec_lock+0x74>)
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	011b      	lsls	r3, r3, #4
 800adac:	4413      	add	r3, r2
 800adae:	2200      	movs	r2, #0
 800adb0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800adb2:	2300      	movs	r3, #0
 800adb4:	737b      	strb	r3, [r7, #13]
 800adb6:	e001      	b.n	800adbc <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800adb8:	2302      	movs	r3, #2
 800adba:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800adbc:	7b7b      	ldrb	r3, [r7, #13]
}
 800adbe:	4618      	mov	r0, r3
 800adc0:	3714      	adds	r7, #20
 800adc2:	46bd      	mov	sp, r7
 800adc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adc8:	4770      	bx	lr
 800adca:	bf00      	nop
 800adcc:	20001610 	.word	0x20001610

0800add0 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800add0:	b480      	push	{r7}
 800add2:	b085      	sub	sp, #20
 800add4:	af00      	add	r7, sp, #0
 800add6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800add8:	2300      	movs	r3, #0
 800adda:	60fb      	str	r3, [r7, #12]
 800addc:	e010      	b.n	800ae00 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800adde:	4a0d      	ldr	r2, [pc, #52]	; (800ae14 <clear_lock+0x44>)
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	011b      	lsls	r3, r3, #4
 800ade4:	4413      	add	r3, r2
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	687a      	ldr	r2, [r7, #4]
 800adea:	429a      	cmp	r2, r3
 800adec:	d105      	bne.n	800adfa <clear_lock+0x2a>
 800adee:	4a09      	ldr	r2, [pc, #36]	; (800ae14 <clear_lock+0x44>)
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	011b      	lsls	r3, r3, #4
 800adf4:	4413      	add	r3, r2
 800adf6:	2200      	movs	r2, #0
 800adf8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	3301      	adds	r3, #1
 800adfe:	60fb      	str	r3, [r7, #12]
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	2b01      	cmp	r3, #1
 800ae04:	d9eb      	bls.n	800adde <clear_lock+0xe>
	}
}
 800ae06:	bf00      	nop
 800ae08:	bf00      	nop
 800ae0a:	3714      	adds	r7, #20
 800ae0c:	46bd      	mov	sp, r7
 800ae0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae12:	4770      	bx	lr
 800ae14:	20001610 	.word	0x20001610

0800ae18 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800ae18:	b580      	push	{r7, lr}
 800ae1a:	b086      	sub	sp, #24
 800ae1c:	af00      	add	r7, sp, #0
 800ae1e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800ae20:	2300      	movs	r3, #0
 800ae22:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	78db      	ldrb	r3, [r3, #3]
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d034      	beq.n	800ae96 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae30:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	7858      	ldrb	r0, [r3, #1]
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800ae3c:	2301      	movs	r3, #1
 800ae3e:	697a      	ldr	r2, [r7, #20]
 800ae40:	f7ff fd0e 	bl	800a860 <disk_write>
 800ae44:	4603      	mov	r3, r0
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d002      	beq.n	800ae50 <sync_window+0x38>
			res = FR_DISK_ERR;
 800ae4a:	2301      	movs	r3, #1
 800ae4c:	73fb      	strb	r3, [r7, #15]
 800ae4e:	e022      	b.n	800ae96 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	2200      	movs	r2, #0
 800ae54:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae5a:	697a      	ldr	r2, [r7, #20]
 800ae5c:	1ad2      	subs	r2, r2, r3
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	69db      	ldr	r3, [r3, #28]
 800ae62:	429a      	cmp	r2, r3
 800ae64:	d217      	bcs.n	800ae96 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	789b      	ldrb	r3, [r3, #2]
 800ae6a:	613b      	str	r3, [r7, #16]
 800ae6c:	e010      	b.n	800ae90 <sync_window+0x78>
					wsect += fs->fsize;
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	69db      	ldr	r3, [r3, #28]
 800ae72:	697a      	ldr	r2, [r7, #20]
 800ae74:	4413      	add	r3, r2
 800ae76:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	7858      	ldrb	r0, [r3, #1]
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800ae82:	2301      	movs	r3, #1
 800ae84:	697a      	ldr	r2, [r7, #20]
 800ae86:	f7ff fceb 	bl	800a860 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ae8a:	693b      	ldr	r3, [r7, #16]
 800ae8c:	3b01      	subs	r3, #1
 800ae8e:	613b      	str	r3, [r7, #16]
 800ae90:	693b      	ldr	r3, [r7, #16]
 800ae92:	2b01      	cmp	r3, #1
 800ae94:	d8eb      	bhi.n	800ae6e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800ae96:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae98:	4618      	mov	r0, r3
 800ae9a:	3718      	adds	r7, #24
 800ae9c:	46bd      	mov	sp, r7
 800ae9e:	bd80      	pop	{r7, pc}

0800aea0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800aea0:	b580      	push	{r7, lr}
 800aea2:	b084      	sub	sp, #16
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	6078      	str	r0, [r7, #4]
 800aea8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800aeaa:	2300      	movs	r3, #0
 800aeac:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aeb2:	683a      	ldr	r2, [r7, #0]
 800aeb4:	429a      	cmp	r2, r3
 800aeb6:	d01b      	beq.n	800aef0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800aeb8:	6878      	ldr	r0, [r7, #4]
 800aeba:	f7ff ffad 	bl	800ae18 <sync_window>
 800aebe:	4603      	mov	r3, r0
 800aec0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800aec2:	7bfb      	ldrb	r3, [r7, #15]
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d113      	bne.n	800aef0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	7858      	ldrb	r0, [r3, #1]
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800aed2:	2301      	movs	r3, #1
 800aed4:	683a      	ldr	r2, [r7, #0]
 800aed6:	f7ff fca3 	bl	800a820 <disk_read>
 800aeda:	4603      	mov	r3, r0
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d004      	beq.n	800aeea <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800aee0:	f04f 33ff 	mov.w	r3, #4294967295
 800aee4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800aee6:	2301      	movs	r3, #1
 800aee8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	683a      	ldr	r2, [r7, #0]
 800aeee:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800aef0:	7bfb      	ldrb	r3, [r7, #15]
}
 800aef2:	4618      	mov	r0, r3
 800aef4:	3710      	adds	r7, #16
 800aef6:	46bd      	mov	sp, r7
 800aef8:	bd80      	pop	{r7, pc}
	...

0800aefc <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800aefc:	b580      	push	{r7, lr}
 800aefe:	b084      	sub	sp, #16
 800af00:	af00      	add	r7, sp, #0
 800af02:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800af04:	6878      	ldr	r0, [r7, #4]
 800af06:	f7ff ff87 	bl	800ae18 <sync_window>
 800af0a:	4603      	mov	r3, r0
 800af0c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800af0e:	7bfb      	ldrb	r3, [r7, #15]
 800af10:	2b00      	cmp	r3, #0
 800af12:	d158      	bne.n	800afc6 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	781b      	ldrb	r3, [r3, #0]
 800af18:	2b03      	cmp	r3, #3
 800af1a:	d148      	bne.n	800afae <sync_fs+0xb2>
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	791b      	ldrb	r3, [r3, #4]
 800af20:	2b01      	cmp	r3, #1
 800af22:	d144      	bne.n	800afae <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	3334      	adds	r3, #52	; 0x34
 800af28:	f44f 7200 	mov.w	r2, #512	; 0x200
 800af2c:	2100      	movs	r1, #0
 800af2e:	4618      	mov	r0, r3
 800af30:	f7ff fd77 	bl	800aa22 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	3334      	adds	r3, #52	; 0x34
 800af38:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800af3c:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800af40:	4618      	mov	r0, r3
 800af42:	f7ff fd06 	bl	800a952 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	3334      	adds	r3, #52	; 0x34
 800af4a:	4921      	ldr	r1, [pc, #132]	; (800afd0 <sync_fs+0xd4>)
 800af4c:	4618      	mov	r0, r3
 800af4e:	f7ff fd1b 	bl	800a988 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	3334      	adds	r3, #52	; 0x34
 800af56:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800af5a:	491e      	ldr	r1, [pc, #120]	; (800afd4 <sync_fs+0xd8>)
 800af5c:	4618      	mov	r0, r3
 800af5e:	f7ff fd13 	bl	800a988 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	3334      	adds	r3, #52	; 0x34
 800af66:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	695b      	ldr	r3, [r3, #20]
 800af6e:	4619      	mov	r1, r3
 800af70:	4610      	mov	r0, r2
 800af72:	f7ff fd09 	bl	800a988 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	3334      	adds	r3, #52	; 0x34
 800af7a:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	691b      	ldr	r3, [r3, #16]
 800af82:	4619      	mov	r1, r3
 800af84:	4610      	mov	r0, r2
 800af86:	f7ff fcff 	bl	800a988 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	6a1b      	ldr	r3, [r3, #32]
 800af8e:	1c5a      	adds	r2, r3, #1
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	7858      	ldrb	r0, [r3, #1]
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800afa2:	2301      	movs	r3, #1
 800afa4:	f7ff fc5c 	bl	800a860 <disk_write>
			fs->fsi_flag = 0;
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	2200      	movs	r2, #0
 800afac:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	785b      	ldrb	r3, [r3, #1]
 800afb2:	2200      	movs	r2, #0
 800afb4:	2100      	movs	r1, #0
 800afb6:	4618      	mov	r0, r3
 800afb8:	f7ff fc72 	bl	800a8a0 <disk_ioctl>
 800afbc:	4603      	mov	r3, r0
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d001      	beq.n	800afc6 <sync_fs+0xca>
 800afc2:	2301      	movs	r3, #1
 800afc4:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800afc6:	7bfb      	ldrb	r3, [r7, #15]
}
 800afc8:	4618      	mov	r0, r3
 800afca:	3710      	adds	r7, #16
 800afcc:	46bd      	mov	sp, r7
 800afce:	bd80      	pop	{r7, pc}
 800afd0:	41615252 	.word	0x41615252
 800afd4:	61417272 	.word	0x61417272

0800afd8 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800afd8:	b480      	push	{r7}
 800afda:	b083      	sub	sp, #12
 800afdc:	af00      	add	r7, sp, #0
 800afde:	6078      	str	r0, [r7, #4]
 800afe0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800afe2:	683b      	ldr	r3, [r7, #0]
 800afe4:	3b02      	subs	r3, #2
 800afe6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	699b      	ldr	r3, [r3, #24]
 800afec:	3b02      	subs	r3, #2
 800afee:	683a      	ldr	r2, [r7, #0]
 800aff0:	429a      	cmp	r2, r3
 800aff2:	d301      	bcc.n	800aff8 <clust2sect+0x20>
 800aff4:	2300      	movs	r3, #0
 800aff6:	e008      	b.n	800b00a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	895b      	ldrh	r3, [r3, #10]
 800affc:	461a      	mov	r2, r3
 800affe:	683b      	ldr	r3, [r7, #0]
 800b000:	fb03 f202 	mul.w	r2, r3, r2
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b008:	4413      	add	r3, r2
}
 800b00a:	4618      	mov	r0, r3
 800b00c:	370c      	adds	r7, #12
 800b00e:	46bd      	mov	sp, r7
 800b010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b014:	4770      	bx	lr

0800b016 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800b016:	b580      	push	{r7, lr}
 800b018:	b086      	sub	sp, #24
 800b01a:	af00      	add	r7, sp, #0
 800b01c:	6078      	str	r0, [r7, #4]
 800b01e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800b026:	683b      	ldr	r3, [r7, #0]
 800b028:	2b01      	cmp	r3, #1
 800b02a:	d904      	bls.n	800b036 <get_fat+0x20>
 800b02c:	693b      	ldr	r3, [r7, #16]
 800b02e:	699b      	ldr	r3, [r3, #24]
 800b030:	683a      	ldr	r2, [r7, #0]
 800b032:	429a      	cmp	r2, r3
 800b034:	d302      	bcc.n	800b03c <get_fat+0x26>
		val = 1;	/* Internal error */
 800b036:	2301      	movs	r3, #1
 800b038:	617b      	str	r3, [r7, #20]
 800b03a:	e08f      	b.n	800b15c <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800b03c:	f04f 33ff 	mov.w	r3, #4294967295
 800b040:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800b042:	693b      	ldr	r3, [r7, #16]
 800b044:	781b      	ldrb	r3, [r3, #0]
 800b046:	2b03      	cmp	r3, #3
 800b048:	d062      	beq.n	800b110 <get_fat+0xfa>
 800b04a:	2b03      	cmp	r3, #3
 800b04c:	dc7c      	bgt.n	800b148 <get_fat+0x132>
 800b04e:	2b01      	cmp	r3, #1
 800b050:	d002      	beq.n	800b058 <get_fat+0x42>
 800b052:	2b02      	cmp	r3, #2
 800b054:	d042      	beq.n	800b0dc <get_fat+0xc6>
 800b056:	e077      	b.n	800b148 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800b058:	683b      	ldr	r3, [r7, #0]
 800b05a:	60fb      	str	r3, [r7, #12]
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	085b      	lsrs	r3, r3, #1
 800b060:	68fa      	ldr	r2, [r7, #12]
 800b062:	4413      	add	r3, r2
 800b064:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b066:	693b      	ldr	r3, [r7, #16]
 800b068:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	0a5b      	lsrs	r3, r3, #9
 800b06e:	4413      	add	r3, r2
 800b070:	4619      	mov	r1, r3
 800b072:	6938      	ldr	r0, [r7, #16]
 800b074:	f7ff ff14 	bl	800aea0 <move_window>
 800b078:	4603      	mov	r3, r0
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d167      	bne.n	800b14e <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	1c5a      	adds	r2, r3, #1
 800b082:	60fa      	str	r2, [r7, #12]
 800b084:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b088:	693a      	ldr	r2, [r7, #16]
 800b08a:	4413      	add	r3, r2
 800b08c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b090:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b092:	693b      	ldr	r3, [r7, #16]
 800b094:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	0a5b      	lsrs	r3, r3, #9
 800b09a:	4413      	add	r3, r2
 800b09c:	4619      	mov	r1, r3
 800b09e:	6938      	ldr	r0, [r7, #16]
 800b0a0:	f7ff fefe 	bl	800aea0 <move_window>
 800b0a4:	4603      	mov	r3, r0
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d153      	bne.n	800b152 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b0b0:	693a      	ldr	r2, [r7, #16]
 800b0b2:	4413      	add	r3, r2
 800b0b4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b0b8:	021b      	lsls	r3, r3, #8
 800b0ba:	461a      	mov	r2, r3
 800b0bc:	68bb      	ldr	r3, [r7, #8]
 800b0be:	4313      	orrs	r3, r2
 800b0c0:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800b0c2:	683b      	ldr	r3, [r7, #0]
 800b0c4:	f003 0301 	and.w	r3, r3, #1
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d002      	beq.n	800b0d2 <get_fat+0xbc>
 800b0cc:	68bb      	ldr	r3, [r7, #8]
 800b0ce:	091b      	lsrs	r3, r3, #4
 800b0d0:	e002      	b.n	800b0d8 <get_fat+0xc2>
 800b0d2:	68bb      	ldr	r3, [r7, #8]
 800b0d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b0d8:	617b      	str	r3, [r7, #20]
			break;
 800b0da:	e03f      	b.n	800b15c <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b0dc:	693b      	ldr	r3, [r7, #16]
 800b0de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b0e0:	683b      	ldr	r3, [r7, #0]
 800b0e2:	0a1b      	lsrs	r3, r3, #8
 800b0e4:	4413      	add	r3, r2
 800b0e6:	4619      	mov	r1, r3
 800b0e8:	6938      	ldr	r0, [r7, #16]
 800b0ea:	f7ff fed9 	bl	800aea0 <move_window>
 800b0ee:	4603      	mov	r3, r0
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d130      	bne.n	800b156 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800b0f4:	693b      	ldr	r3, [r7, #16]
 800b0f6:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800b0fa:	683b      	ldr	r3, [r7, #0]
 800b0fc:	005b      	lsls	r3, r3, #1
 800b0fe:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800b102:	4413      	add	r3, r2
 800b104:	4618      	mov	r0, r3
 800b106:	f7ff fbe9 	bl	800a8dc <ld_word>
 800b10a:	4603      	mov	r3, r0
 800b10c:	617b      	str	r3, [r7, #20]
			break;
 800b10e:	e025      	b.n	800b15c <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b110:	693b      	ldr	r3, [r7, #16]
 800b112:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b114:	683b      	ldr	r3, [r7, #0]
 800b116:	09db      	lsrs	r3, r3, #7
 800b118:	4413      	add	r3, r2
 800b11a:	4619      	mov	r1, r3
 800b11c:	6938      	ldr	r0, [r7, #16]
 800b11e:	f7ff febf 	bl	800aea0 <move_window>
 800b122:	4603      	mov	r3, r0
 800b124:	2b00      	cmp	r3, #0
 800b126:	d118      	bne.n	800b15a <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800b128:	693b      	ldr	r3, [r7, #16]
 800b12a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800b12e:	683b      	ldr	r3, [r7, #0]
 800b130:	009b      	lsls	r3, r3, #2
 800b132:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800b136:	4413      	add	r3, r2
 800b138:	4618      	mov	r0, r3
 800b13a:	f7ff fbe7 	bl	800a90c <ld_dword>
 800b13e:	4603      	mov	r3, r0
 800b140:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800b144:	617b      	str	r3, [r7, #20]
			break;
 800b146:	e009      	b.n	800b15c <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800b148:	2301      	movs	r3, #1
 800b14a:	617b      	str	r3, [r7, #20]
 800b14c:	e006      	b.n	800b15c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b14e:	bf00      	nop
 800b150:	e004      	b.n	800b15c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b152:	bf00      	nop
 800b154:	e002      	b.n	800b15c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b156:	bf00      	nop
 800b158:	e000      	b.n	800b15c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b15a:	bf00      	nop
		}
	}

	return val;
 800b15c:	697b      	ldr	r3, [r7, #20]
}
 800b15e:	4618      	mov	r0, r3
 800b160:	3718      	adds	r7, #24
 800b162:	46bd      	mov	sp, r7
 800b164:	bd80      	pop	{r7, pc}

0800b166 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800b166:	b590      	push	{r4, r7, lr}
 800b168:	b089      	sub	sp, #36	; 0x24
 800b16a:	af00      	add	r7, sp, #0
 800b16c:	60f8      	str	r0, [r7, #12]
 800b16e:	60b9      	str	r1, [r7, #8]
 800b170:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800b172:	2302      	movs	r3, #2
 800b174:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800b176:	68bb      	ldr	r3, [r7, #8]
 800b178:	2b01      	cmp	r3, #1
 800b17a:	f240 80d2 	bls.w	800b322 <put_fat+0x1bc>
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	699b      	ldr	r3, [r3, #24]
 800b182:	68ba      	ldr	r2, [r7, #8]
 800b184:	429a      	cmp	r2, r3
 800b186:	f080 80cc 	bcs.w	800b322 <put_fat+0x1bc>
		switch (fs->fs_type) {
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	781b      	ldrb	r3, [r3, #0]
 800b18e:	2b03      	cmp	r3, #3
 800b190:	f000 8096 	beq.w	800b2c0 <put_fat+0x15a>
 800b194:	2b03      	cmp	r3, #3
 800b196:	f300 80cd 	bgt.w	800b334 <put_fat+0x1ce>
 800b19a:	2b01      	cmp	r3, #1
 800b19c:	d002      	beq.n	800b1a4 <put_fat+0x3e>
 800b19e:	2b02      	cmp	r3, #2
 800b1a0:	d06e      	beq.n	800b280 <put_fat+0x11a>
 800b1a2:	e0c7      	b.n	800b334 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800b1a4:	68bb      	ldr	r3, [r7, #8]
 800b1a6:	61bb      	str	r3, [r7, #24]
 800b1a8:	69bb      	ldr	r3, [r7, #24]
 800b1aa:	085b      	lsrs	r3, r3, #1
 800b1ac:	69ba      	ldr	r2, [r7, #24]
 800b1ae:	4413      	add	r3, r2
 800b1b0:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b1b6:	69bb      	ldr	r3, [r7, #24]
 800b1b8:	0a5b      	lsrs	r3, r3, #9
 800b1ba:	4413      	add	r3, r2
 800b1bc:	4619      	mov	r1, r3
 800b1be:	68f8      	ldr	r0, [r7, #12]
 800b1c0:	f7ff fe6e 	bl	800aea0 <move_window>
 800b1c4:	4603      	mov	r3, r0
 800b1c6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b1c8:	7ffb      	ldrb	r3, [r7, #31]
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	f040 80ab 	bne.w	800b326 <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800b1d6:	69bb      	ldr	r3, [r7, #24]
 800b1d8:	1c59      	adds	r1, r3, #1
 800b1da:	61b9      	str	r1, [r7, #24]
 800b1dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b1e0:	4413      	add	r3, r2
 800b1e2:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800b1e4:	68bb      	ldr	r3, [r7, #8]
 800b1e6:	f003 0301 	and.w	r3, r3, #1
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d00d      	beq.n	800b20a <put_fat+0xa4>
 800b1ee:	697b      	ldr	r3, [r7, #20]
 800b1f0:	781b      	ldrb	r3, [r3, #0]
 800b1f2:	b25b      	sxtb	r3, r3
 800b1f4:	f003 030f 	and.w	r3, r3, #15
 800b1f8:	b25a      	sxtb	r2, r3
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	b2db      	uxtb	r3, r3
 800b1fe:	011b      	lsls	r3, r3, #4
 800b200:	b25b      	sxtb	r3, r3
 800b202:	4313      	orrs	r3, r2
 800b204:	b25b      	sxtb	r3, r3
 800b206:	b2db      	uxtb	r3, r3
 800b208:	e001      	b.n	800b20e <put_fat+0xa8>
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	b2db      	uxtb	r3, r3
 800b20e:	697a      	ldr	r2, [r7, #20]
 800b210:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	2201      	movs	r2, #1
 800b216:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b21c:	69bb      	ldr	r3, [r7, #24]
 800b21e:	0a5b      	lsrs	r3, r3, #9
 800b220:	4413      	add	r3, r2
 800b222:	4619      	mov	r1, r3
 800b224:	68f8      	ldr	r0, [r7, #12]
 800b226:	f7ff fe3b 	bl	800aea0 <move_window>
 800b22a:	4603      	mov	r3, r0
 800b22c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b22e:	7ffb      	ldrb	r3, [r7, #31]
 800b230:	2b00      	cmp	r3, #0
 800b232:	d17a      	bne.n	800b32a <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800b23a:	69bb      	ldr	r3, [r7, #24]
 800b23c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b240:	4413      	add	r3, r2
 800b242:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800b244:	68bb      	ldr	r3, [r7, #8]
 800b246:	f003 0301 	and.w	r3, r3, #1
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d003      	beq.n	800b256 <put_fat+0xf0>
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	091b      	lsrs	r3, r3, #4
 800b252:	b2db      	uxtb	r3, r3
 800b254:	e00e      	b.n	800b274 <put_fat+0x10e>
 800b256:	697b      	ldr	r3, [r7, #20]
 800b258:	781b      	ldrb	r3, [r3, #0]
 800b25a:	b25b      	sxtb	r3, r3
 800b25c:	f023 030f 	bic.w	r3, r3, #15
 800b260:	b25a      	sxtb	r2, r3
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	0a1b      	lsrs	r3, r3, #8
 800b266:	b25b      	sxtb	r3, r3
 800b268:	f003 030f 	and.w	r3, r3, #15
 800b26c:	b25b      	sxtb	r3, r3
 800b26e:	4313      	orrs	r3, r2
 800b270:	b25b      	sxtb	r3, r3
 800b272:	b2db      	uxtb	r3, r3
 800b274:	697a      	ldr	r2, [r7, #20]
 800b276:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	2201      	movs	r2, #1
 800b27c:	70da      	strb	r2, [r3, #3]
			break;
 800b27e:	e059      	b.n	800b334 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b284:	68bb      	ldr	r3, [r7, #8]
 800b286:	0a1b      	lsrs	r3, r3, #8
 800b288:	4413      	add	r3, r2
 800b28a:	4619      	mov	r1, r3
 800b28c:	68f8      	ldr	r0, [r7, #12]
 800b28e:	f7ff fe07 	bl	800aea0 <move_window>
 800b292:	4603      	mov	r3, r0
 800b294:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b296:	7ffb      	ldrb	r3, [r7, #31]
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d148      	bne.n	800b32e <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800b2a2:	68bb      	ldr	r3, [r7, #8]
 800b2a4:	005b      	lsls	r3, r3, #1
 800b2a6:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800b2aa:	4413      	add	r3, r2
 800b2ac:	687a      	ldr	r2, [r7, #4]
 800b2ae:	b292      	uxth	r2, r2
 800b2b0:	4611      	mov	r1, r2
 800b2b2:	4618      	mov	r0, r3
 800b2b4:	f7ff fb4d 	bl	800a952 <st_word>
			fs->wflag = 1;
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	2201      	movs	r2, #1
 800b2bc:	70da      	strb	r2, [r3, #3]
			break;
 800b2be:	e039      	b.n	800b334 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b2c4:	68bb      	ldr	r3, [r7, #8]
 800b2c6:	09db      	lsrs	r3, r3, #7
 800b2c8:	4413      	add	r3, r2
 800b2ca:	4619      	mov	r1, r3
 800b2cc:	68f8      	ldr	r0, [r7, #12]
 800b2ce:	f7ff fde7 	bl	800aea0 <move_window>
 800b2d2:	4603      	mov	r3, r0
 800b2d4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b2d6:	7ffb      	ldrb	r3, [r7, #31]
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d12a      	bne.n	800b332 <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800b2e8:	68bb      	ldr	r3, [r7, #8]
 800b2ea:	009b      	lsls	r3, r3, #2
 800b2ec:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800b2f0:	4413      	add	r3, r2
 800b2f2:	4618      	mov	r0, r3
 800b2f4:	f7ff fb0a 	bl	800a90c <ld_dword>
 800b2f8:	4603      	mov	r3, r0
 800b2fa:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800b2fe:	4323      	orrs	r3, r4
 800b300:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800b308:	68bb      	ldr	r3, [r7, #8]
 800b30a:	009b      	lsls	r3, r3, #2
 800b30c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800b310:	4413      	add	r3, r2
 800b312:	6879      	ldr	r1, [r7, #4]
 800b314:	4618      	mov	r0, r3
 800b316:	f7ff fb37 	bl	800a988 <st_dword>
			fs->wflag = 1;
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	2201      	movs	r2, #1
 800b31e:	70da      	strb	r2, [r3, #3]
			break;
 800b320:	e008      	b.n	800b334 <put_fat+0x1ce>
		}
	}
 800b322:	bf00      	nop
 800b324:	e006      	b.n	800b334 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800b326:	bf00      	nop
 800b328:	e004      	b.n	800b334 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800b32a:	bf00      	nop
 800b32c:	e002      	b.n	800b334 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800b32e:	bf00      	nop
 800b330:	e000      	b.n	800b334 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800b332:	bf00      	nop
	return res;
 800b334:	7ffb      	ldrb	r3, [r7, #31]
}
 800b336:	4618      	mov	r0, r3
 800b338:	3724      	adds	r7, #36	; 0x24
 800b33a:	46bd      	mov	sp, r7
 800b33c:	bd90      	pop	{r4, r7, pc}

0800b33e <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800b33e:	b580      	push	{r7, lr}
 800b340:	b088      	sub	sp, #32
 800b342:	af00      	add	r7, sp, #0
 800b344:	60f8      	str	r0, [r7, #12]
 800b346:	60b9      	str	r1, [r7, #8]
 800b348:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800b34a:	2300      	movs	r3, #0
 800b34c:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800b354:	68bb      	ldr	r3, [r7, #8]
 800b356:	2b01      	cmp	r3, #1
 800b358:	d904      	bls.n	800b364 <remove_chain+0x26>
 800b35a:	69bb      	ldr	r3, [r7, #24]
 800b35c:	699b      	ldr	r3, [r3, #24]
 800b35e:	68ba      	ldr	r2, [r7, #8]
 800b360:	429a      	cmp	r2, r3
 800b362:	d301      	bcc.n	800b368 <remove_chain+0x2a>
 800b364:	2302      	movs	r3, #2
 800b366:	e04b      	b.n	800b400 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d00c      	beq.n	800b388 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800b36e:	f04f 32ff 	mov.w	r2, #4294967295
 800b372:	6879      	ldr	r1, [r7, #4]
 800b374:	69b8      	ldr	r0, [r7, #24]
 800b376:	f7ff fef6 	bl	800b166 <put_fat>
 800b37a:	4603      	mov	r3, r0
 800b37c:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800b37e:	7ffb      	ldrb	r3, [r7, #31]
 800b380:	2b00      	cmp	r3, #0
 800b382:	d001      	beq.n	800b388 <remove_chain+0x4a>
 800b384:	7ffb      	ldrb	r3, [r7, #31]
 800b386:	e03b      	b.n	800b400 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800b388:	68b9      	ldr	r1, [r7, #8]
 800b38a:	68f8      	ldr	r0, [r7, #12]
 800b38c:	f7ff fe43 	bl	800b016 <get_fat>
 800b390:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800b392:	697b      	ldr	r3, [r7, #20]
 800b394:	2b00      	cmp	r3, #0
 800b396:	d031      	beq.n	800b3fc <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800b398:	697b      	ldr	r3, [r7, #20]
 800b39a:	2b01      	cmp	r3, #1
 800b39c:	d101      	bne.n	800b3a2 <remove_chain+0x64>
 800b39e:	2302      	movs	r3, #2
 800b3a0:	e02e      	b.n	800b400 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800b3a2:	697b      	ldr	r3, [r7, #20]
 800b3a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3a8:	d101      	bne.n	800b3ae <remove_chain+0x70>
 800b3aa:	2301      	movs	r3, #1
 800b3ac:	e028      	b.n	800b400 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800b3ae:	2200      	movs	r2, #0
 800b3b0:	68b9      	ldr	r1, [r7, #8]
 800b3b2:	69b8      	ldr	r0, [r7, #24]
 800b3b4:	f7ff fed7 	bl	800b166 <put_fat>
 800b3b8:	4603      	mov	r3, r0
 800b3ba:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800b3bc:	7ffb      	ldrb	r3, [r7, #31]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d001      	beq.n	800b3c6 <remove_chain+0x88>
 800b3c2:	7ffb      	ldrb	r3, [r7, #31]
 800b3c4:	e01c      	b.n	800b400 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800b3c6:	69bb      	ldr	r3, [r7, #24]
 800b3c8:	695a      	ldr	r2, [r3, #20]
 800b3ca:	69bb      	ldr	r3, [r7, #24]
 800b3cc:	699b      	ldr	r3, [r3, #24]
 800b3ce:	3b02      	subs	r3, #2
 800b3d0:	429a      	cmp	r2, r3
 800b3d2:	d20b      	bcs.n	800b3ec <remove_chain+0xae>
			fs->free_clst++;
 800b3d4:	69bb      	ldr	r3, [r7, #24]
 800b3d6:	695b      	ldr	r3, [r3, #20]
 800b3d8:	1c5a      	adds	r2, r3, #1
 800b3da:	69bb      	ldr	r3, [r7, #24]
 800b3dc:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800b3de:	69bb      	ldr	r3, [r7, #24]
 800b3e0:	791b      	ldrb	r3, [r3, #4]
 800b3e2:	f043 0301 	orr.w	r3, r3, #1
 800b3e6:	b2da      	uxtb	r2, r3
 800b3e8:	69bb      	ldr	r3, [r7, #24]
 800b3ea:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800b3ec:	697b      	ldr	r3, [r7, #20]
 800b3ee:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800b3f0:	69bb      	ldr	r3, [r7, #24]
 800b3f2:	699b      	ldr	r3, [r3, #24]
 800b3f4:	68ba      	ldr	r2, [r7, #8]
 800b3f6:	429a      	cmp	r2, r3
 800b3f8:	d3c6      	bcc.n	800b388 <remove_chain+0x4a>
 800b3fa:	e000      	b.n	800b3fe <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800b3fc:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800b3fe:	2300      	movs	r3, #0
}
 800b400:	4618      	mov	r0, r3
 800b402:	3720      	adds	r7, #32
 800b404:	46bd      	mov	sp, r7
 800b406:	bd80      	pop	{r7, pc}

0800b408 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800b408:	b580      	push	{r7, lr}
 800b40a:	b088      	sub	sp, #32
 800b40c:	af00      	add	r7, sp, #0
 800b40e:	6078      	str	r0, [r7, #4]
 800b410:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800b418:	683b      	ldr	r3, [r7, #0]
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d10d      	bne.n	800b43a <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800b41e:	693b      	ldr	r3, [r7, #16]
 800b420:	691b      	ldr	r3, [r3, #16]
 800b422:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800b424:	69bb      	ldr	r3, [r7, #24]
 800b426:	2b00      	cmp	r3, #0
 800b428:	d004      	beq.n	800b434 <create_chain+0x2c>
 800b42a:	693b      	ldr	r3, [r7, #16]
 800b42c:	699b      	ldr	r3, [r3, #24]
 800b42e:	69ba      	ldr	r2, [r7, #24]
 800b430:	429a      	cmp	r2, r3
 800b432:	d31b      	bcc.n	800b46c <create_chain+0x64>
 800b434:	2301      	movs	r3, #1
 800b436:	61bb      	str	r3, [r7, #24]
 800b438:	e018      	b.n	800b46c <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800b43a:	6839      	ldr	r1, [r7, #0]
 800b43c:	6878      	ldr	r0, [r7, #4]
 800b43e:	f7ff fdea 	bl	800b016 <get_fat>
 800b442:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	2b01      	cmp	r3, #1
 800b448:	d801      	bhi.n	800b44e <create_chain+0x46>
 800b44a:	2301      	movs	r3, #1
 800b44c:	e070      	b.n	800b530 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b454:	d101      	bne.n	800b45a <create_chain+0x52>
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	e06a      	b.n	800b530 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800b45a:	693b      	ldr	r3, [r7, #16]
 800b45c:	699b      	ldr	r3, [r3, #24]
 800b45e:	68fa      	ldr	r2, [r7, #12]
 800b460:	429a      	cmp	r2, r3
 800b462:	d201      	bcs.n	800b468 <create_chain+0x60>
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	e063      	b.n	800b530 <create_chain+0x128>
		scl = clst;
 800b468:	683b      	ldr	r3, [r7, #0]
 800b46a:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800b46c:	69bb      	ldr	r3, [r7, #24]
 800b46e:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800b470:	69fb      	ldr	r3, [r7, #28]
 800b472:	3301      	adds	r3, #1
 800b474:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800b476:	693b      	ldr	r3, [r7, #16]
 800b478:	699b      	ldr	r3, [r3, #24]
 800b47a:	69fa      	ldr	r2, [r7, #28]
 800b47c:	429a      	cmp	r2, r3
 800b47e:	d307      	bcc.n	800b490 <create_chain+0x88>
				ncl = 2;
 800b480:	2302      	movs	r3, #2
 800b482:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800b484:	69fa      	ldr	r2, [r7, #28]
 800b486:	69bb      	ldr	r3, [r7, #24]
 800b488:	429a      	cmp	r2, r3
 800b48a:	d901      	bls.n	800b490 <create_chain+0x88>
 800b48c:	2300      	movs	r3, #0
 800b48e:	e04f      	b.n	800b530 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800b490:	69f9      	ldr	r1, [r7, #28]
 800b492:	6878      	ldr	r0, [r7, #4]
 800b494:	f7ff fdbf 	bl	800b016 <get_fat>
 800b498:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d00e      	beq.n	800b4be <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	2b01      	cmp	r3, #1
 800b4a4:	d003      	beq.n	800b4ae <create_chain+0xa6>
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4ac:	d101      	bne.n	800b4b2 <create_chain+0xaa>
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	e03e      	b.n	800b530 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800b4b2:	69fa      	ldr	r2, [r7, #28]
 800b4b4:	69bb      	ldr	r3, [r7, #24]
 800b4b6:	429a      	cmp	r2, r3
 800b4b8:	d1da      	bne.n	800b470 <create_chain+0x68>
 800b4ba:	2300      	movs	r3, #0
 800b4bc:	e038      	b.n	800b530 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800b4be:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800b4c0:	f04f 32ff 	mov.w	r2, #4294967295
 800b4c4:	69f9      	ldr	r1, [r7, #28]
 800b4c6:	6938      	ldr	r0, [r7, #16]
 800b4c8:	f7ff fe4d 	bl	800b166 <put_fat>
 800b4cc:	4603      	mov	r3, r0
 800b4ce:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800b4d0:	7dfb      	ldrb	r3, [r7, #23]
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d109      	bne.n	800b4ea <create_chain+0xe2>
 800b4d6:	683b      	ldr	r3, [r7, #0]
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d006      	beq.n	800b4ea <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800b4dc:	69fa      	ldr	r2, [r7, #28]
 800b4de:	6839      	ldr	r1, [r7, #0]
 800b4e0:	6938      	ldr	r0, [r7, #16]
 800b4e2:	f7ff fe40 	bl	800b166 <put_fat>
 800b4e6:	4603      	mov	r3, r0
 800b4e8:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800b4ea:	7dfb      	ldrb	r3, [r7, #23]
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d116      	bne.n	800b51e <create_chain+0x116>
		fs->last_clst = ncl;
 800b4f0:	693b      	ldr	r3, [r7, #16]
 800b4f2:	69fa      	ldr	r2, [r7, #28]
 800b4f4:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800b4f6:	693b      	ldr	r3, [r7, #16]
 800b4f8:	695a      	ldr	r2, [r3, #20]
 800b4fa:	693b      	ldr	r3, [r7, #16]
 800b4fc:	699b      	ldr	r3, [r3, #24]
 800b4fe:	3b02      	subs	r3, #2
 800b500:	429a      	cmp	r2, r3
 800b502:	d804      	bhi.n	800b50e <create_chain+0x106>
 800b504:	693b      	ldr	r3, [r7, #16]
 800b506:	695b      	ldr	r3, [r3, #20]
 800b508:	1e5a      	subs	r2, r3, #1
 800b50a:	693b      	ldr	r3, [r7, #16]
 800b50c:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800b50e:	693b      	ldr	r3, [r7, #16]
 800b510:	791b      	ldrb	r3, [r3, #4]
 800b512:	f043 0301 	orr.w	r3, r3, #1
 800b516:	b2da      	uxtb	r2, r3
 800b518:	693b      	ldr	r3, [r7, #16]
 800b51a:	711a      	strb	r2, [r3, #4]
 800b51c:	e007      	b.n	800b52e <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800b51e:	7dfb      	ldrb	r3, [r7, #23]
 800b520:	2b01      	cmp	r3, #1
 800b522:	d102      	bne.n	800b52a <create_chain+0x122>
 800b524:	f04f 33ff 	mov.w	r3, #4294967295
 800b528:	e000      	b.n	800b52c <create_chain+0x124>
 800b52a:	2301      	movs	r3, #1
 800b52c:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800b52e:	69fb      	ldr	r3, [r7, #28]
}
 800b530:	4618      	mov	r0, r3
 800b532:	3720      	adds	r7, #32
 800b534:	46bd      	mov	sp, r7
 800b536:	bd80      	pop	{r7, pc}

0800b538 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800b538:	b480      	push	{r7}
 800b53a:	b087      	sub	sp, #28
 800b53c:	af00      	add	r7, sp, #0
 800b53e:	6078      	str	r0, [r7, #4]
 800b540:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b54c:	3304      	adds	r3, #4
 800b54e:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800b550:	683b      	ldr	r3, [r7, #0]
 800b552:	0a5b      	lsrs	r3, r3, #9
 800b554:	68fa      	ldr	r2, [r7, #12]
 800b556:	8952      	ldrh	r2, [r2, #10]
 800b558:	fbb3 f3f2 	udiv	r3, r3, r2
 800b55c:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b55e:	693b      	ldr	r3, [r7, #16]
 800b560:	1d1a      	adds	r2, r3, #4
 800b562:	613a      	str	r2, [r7, #16]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800b568:	68bb      	ldr	r3, [r7, #8]
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d101      	bne.n	800b572 <clmt_clust+0x3a>
 800b56e:	2300      	movs	r3, #0
 800b570:	e010      	b.n	800b594 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800b572:	697a      	ldr	r2, [r7, #20]
 800b574:	68bb      	ldr	r3, [r7, #8]
 800b576:	429a      	cmp	r2, r3
 800b578:	d307      	bcc.n	800b58a <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800b57a:	697a      	ldr	r2, [r7, #20]
 800b57c:	68bb      	ldr	r3, [r7, #8]
 800b57e:	1ad3      	subs	r3, r2, r3
 800b580:	617b      	str	r3, [r7, #20]
 800b582:	693b      	ldr	r3, [r7, #16]
 800b584:	3304      	adds	r3, #4
 800b586:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b588:	e7e9      	b.n	800b55e <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800b58a:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800b58c:	693b      	ldr	r3, [r7, #16]
 800b58e:	681a      	ldr	r2, [r3, #0]
 800b590:	697b      	ldr	r3, [r7, #20]
 800b592:	4413      	add	r3, r2
}
 800b594:	4618      	mov	r0, r3
 800b596:	371c      	adds	r7, #28
 800b598:	46bd      	mov	sp, r7
 800b59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b59e:	4770      	bx	lr

0800b5a0 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800b5a0:	b580      	push	{r7, lr}
 800b5a2:	b086      	sub	sp, #24
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	6078      	str	r0, [r7, #4]
 800b5a8:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800b5b0:	683b      	ldr	r3, [r7, #0]
 800b5b2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b5b6:	d204      	bcs.n	800b5c2 <dir_sdi+0x22>
 800b5b8:	683b      	ldr	r3, [r7, #0]
 800b5ba:	f003 031f 	and.w	r3, r3, #31
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d001      	beq.n	800b5c6 <dir_sdi+0x26>
		return FR_INT_ERR;
 800b5c2:	2302      	movs	r3, #2
 800b5c4:	e063      	b.n	800b68e <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	683a      	ldr	r2, [r7, #0]
 800b5ca:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	689b      	ldr	r3, [r3, #8]
 800b5d0:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800b5d2:	697b      	ldr	r3, [r7, #20]
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d106      	bne.n	800b5e6 <dir_sdi+0x46>
 800b5d8:	693b      	ldr	r3, [r7, #16]
 800b5da:	781b      	ldrb	r3, [r3, #0]
 800b5dc:	2b02      	cmp	r3, #2
 800b5de:	d902      	bls.n	800b5e6 <dir_sdi+0x46>
		clst = fs->dirbase;
 800b5e0:	693b      	ldr	r3, [r7, #16]
 800b5e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b5e4:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800b5e6:	697b      	ldr	r3, [r7, #20]
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d10c      	bne.n	800b606 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800b5ec:	683b      	ldr	r3, [r7, #0]
 800b5ee:	095b      	lsrs	r3, r3, #5
 800b5f0:	693a      	ldr	r2, [r7, #16]
 800b5f2:	8912      	ldrh	r2, [r2, #8]
 800b5f4:	4293      	cmp	r3, r2
 800b5f6:	d301      	bcc.n	800b5fc <dir_sdi+0x5c>
 800b5f8:	2302      	movs	r3, #2
 800b5fa:	e048      	b.n	800b68e <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800b5fc:	693b      	ldr	r3, [r7, #16]
 800b5fe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	61da      	str	r2, [r3, #28]
 800b604:	e029      	b.n	800b65a <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800b606:	693b      	ldr	r3, [r7, #16]
 800b608:	895b      	ldrh	r3, [r3, #10]
 800b60a:	025b      	lsls	r3, r3, #9
 800b60c:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b60e:	e019      	b.n	800b644 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	6979      	ldr	r1, [r7, #20]
 800b614:	4618      	mov	r0, r3
 800b616:	f7ff fcfe 	bl	800b016 <get_fat>
 800b61a:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b61c:	697b      	ldr	r3, [r7, #20]
 800b61e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b622:	d101      	bne.n	800b628 <dir_sdi+0x88>
 800b624:	2301      	movs	r3, #1
 800b626:	e032      	b.n	800b68e <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800b628:	697b      	ldr	r3, [r7, #20]
 800b62a:	2b01      	cmp	r3, #1
 800b62c:	d904      	bls.n	800b638 <dir_sdi+0x98>
 800b62e:	693b      	ldr	r3, [r7, #16]
 800b630:	699b      	ldr	r3, [r3, #24]
 800b632:	697a      	ldr	r2, [r7, #20]
 800b634:	429a      	cmp	r2, r3
 800b636:	d301      	bcc.n	800b63c <dir_sdi+0x9c>
 800b638:	2302      	movs	r3, #2
 800b63a:	e028      	b.n	800b68e <dir_sdi+0xee>
			ofs -= csz;
 800b63c:	683a      	ldr	r2, [r7, #0]
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	1ad3      	subs	r3, r2, r3
 800b642:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b644:	683a      	ldr	r2, [r7, #0]
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	429a      	cmp	r2, r3
 800b64a:	d2e1      	bcs.n	800b610 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800b64c:	6979      	ldr	r1, [r7, #20]
 800b64e:	6938      	ldr	r0, [r7, #16]
 800b650:	f7ff fcc2 	bl	800afd8 <clust2sect>
 800b654:	4602      	mov	r2, r0
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	697a      	ldr	r2, [r7, #20]
 800b65e:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	69db      	ldr	r3, [r3, #28]
 800b664:	2b00      	cmp	r3, #0
 800b666:	d101      	bne.n	800b66c <dir_sdi+0xcc>
 800b668:	2302      	movs	r3, #2
 800b66a:	e010      	b.n	800b68e <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	69da      	ldr	r2, [r3, #28]
 800b670:	683b      	ldr	r3, [r7, #0]
 800b672:	0a5b      	lsrs	r3, r3, #9
 800b674:	441a      	add	r2, r3
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800b67a:	693b      	ldr	r3, [r7, #16]
 800b67c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800b680:	683b      	ldr	r3, [r7, #0]
 800b682:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b686:	441a      	add	r2, r3
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800b68c:	2300      	movs	r3, #0
}
 800b68e:	4618      	mov	r0, r3
 800b690:	3718      	adds	r7, #24
 800b692:	46bd      	mov	sp, r7
 800b694:	bd80      	pop	{r7, pc}

0800b696 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800b696:	b580      	push	{r7, lr}
 800b698:	b086      	sub	sp, #24
 800b69a:	af00      	add	r7, sp, #0
 800b69c:	6078      	str	r0, [r7, #4]
 800b69e:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	695b      	ldr	r3, [r3, #20]
 800b6aa:	3320      	adds	r3, #32
 800b6ac:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	69db      	ldr	r3, [r3, #28]
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d003      	beq.n	800b6be <dir_next+0x28>
 800b6b6:	68bb      	ldr	r3, [r7, #8]
 800b6b8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b6bc:	d301      	bcc.n	800b6c2 <dir_next+0x2c>
 800b6be:	2304      	movs	r3, #4
 800b6c0:	e0aa      	b.n	800b818 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800b6c2:	68bb      	ldr	r3, [r7, #8]
 800b6c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	f040 8098 	bne.w	800b7fe <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	69db      	ldr	r3, [r3, #28]
 800b6d2:	1c5a      	adds	r2, r3, #1
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	699b      	ldr	r3, [r3, #24]
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d10b      	bne.n	800b6f8 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800b6e0:	68bb      	ldr	r3, [r7, #8]
 800b6e2:	095b      	lsrs	r3, r3, #5
 800b6e4:	68fa      	ldr	r2, [r7, #12]
 800b6e6:	8912      	ldrh	r2, [r2, #8]
 800b6e8:	4293      	cmp	r3, r2
 800b6ea:	f0c0 8088 	bcc.w	800b7fe <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	2200      	movs	r2, #0
 800b6f2:	61da      	str	r2, [r3, #28]
 800b6f4:	2304      	movs	r3, #4
 800b6f6:	e08f      	b.n	800b818 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800b6f8:	68bb      	ldr	r3, [r7, #8]
 800b6fa:	0a5b      	lsrs	r3, r3, #9
 800b6fc:	68fa      	ldr	r2, [r7, #12]
 800b6fe:	8952      	ldrh	r2, [r2, #10]
 800b700:	3a01      	subs	r2, #1
 800b702:	4013      	ands	r3, r2
 800b704:	2b00      	cmp	r3, #0
 800b706:	d17a      	bne.n	800b7fe <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800b708:	687a      	ldr	r2, [r7, #4]
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	699b      	ldr	r3, [r3, #24]
 800b70e:	4619      	mov	r1, r3
 800b710:	4610      	mov	r0, r2
 800b712:	f7ff fc80 	bl	800b016 <get_fat>
 800b716:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800b718:	697b      	ldr	r3, [r7, #20]
 800b71a:	2b01      	cmp	r3, #1
 800b71c:	d801      	bhi.n	800b722 <dir_next+0x8c>
 800b71e:	2302      	movs	r3, #2
 800b720:	e07a      	b.n	800b818 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800b722:	697b      	ldr	r3, [r7, #20]
 800b724:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b728:	d101      	bne.n	800b72e <dir_next+0x98>
 800b72a:	2301      	movs	r3, #1
 800b72c:	e074      	b.n	800b818 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	699b      	ldr	r3, [r3, #24]
 800b732:	697a      	ldr	r2, [r7, #20]
 800b734:	429a      	cmp	r2, r3
 800b736:	d358      	bcc.n	800b7ea <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800b738:	683b      	ldr	r3, [r7, #0]
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d104      	bne.n	800b748 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	2200      	movs	r2, #0
 800b742:	61da      	str	r2, [r3, #28]
 800b744:	2304      	movs	r3, #4
 800b746:	e067      	b.n	800b818 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800b748:	687a      	ldr	r2, [r7, #4]
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	699b      	ldr	r3, [r3, #24]
 800b74e:	4619      	mov	r1, r3
 800b750:	4610      	mov	r0, r2
 800b752:	f7ff fe59 	bl	800b408 <create_chain>
 800b756:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800b758:	697b      	ldr	r3, [r7, #20]
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d101      	bne.n	800b762 <dir_next+0xcc>
 800b75e:	2307      	movs	r3, #7
 800b760:	e05a      	b.n	800b818 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800b762:	697b      	ldr	r3, [r7, #20]
 800b764:	2b01      	cmp	r3, #1
 800b766:	d101      	bne.n	800b76c <dir_next+0xd6>
 800b768:	2302      	movs	r3, #2
 800b76a:	e055      	b.n	800b818 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b76c:	697b      	ldr	r3, [r7, #20]
 800b76e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b772:	d101      	bne.n	800b778 <dir_next+0xe2>
 800b774:	2301      	movs	r3, #1
 800b776:	e04f      	b.n	800b818 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800b778:	68f8      	ldr	r0, [r7, #12]
 800b77a:	f7ff fb4d 	bl	800ae18 <sync_window>
 800b77e:	4603      	mov	r3, r0
 800b780:	2b00      	cmp	r3, #0
 800b782:	d001      	beq.n	800b788 <dir_next+0xf2>
 800b784:	2301      	movs	r3, #1
 800b786:	e047      	b.n	800b818 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	3334      	adds	r3, #52	; 0x34
 800b78c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b790:	2100      	movs	r1, #0
 800b792:	4618      	mov	r0, r3
 800b794:	f7ff f945 	bl	800aa22 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800b798:	2300      	movs	r3, #0
 800b79a:	613b      	str	r3, [r7, #16]
 800b79c:	6979      	ldr	r1, [r7, #20]
 800b79e:	68f8      	ldr	r0, [r7, #12]
 800b7a0:	f7ff fc1a 	bl	800afd8 <clust2sect>
 800b7a4:	4602      	mov	r2, r0
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	631a      	str	r2, [r3, #48]	; 0x30
 800b7aa:	e012      	b.n	800b7d2 <dir_next+0x13c>
						fs->wflag = 1;
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	2201      	movs	r2, #1
 800b7b0:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800b7b2:	68f8      	ldr	r0, [r7, #12]
 800b7b4:	f7ff fb30 	bl	800ae18 <sync_window>
 800b7b8:	4603      	mov	r3, r0
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d001      	beq.n	800b7c2 <dir_next+0x12c>
 800b7be:	2301      	movs	r3, #1
 800b7c0:	e02a      	b.n	800b818 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800b7c2:	693b      	ldr	r3, [r7, #16]
 800b7c4:	3301      	adds	r3, #1
 800b7c6:	613b      	str	r3, [r7, #16]
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b7cc:	1c5a      	adds	r2, r3, #1
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	631a      	str	r2, [r3, #48]	; 0x30
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	895b      	ldrh	r3, [r3, #10]
 800b7d6:	461a      	mov	r2, r3
 800b7d8:	693b      	ldr	r3, [r7, #16]
 800b7da:	4293      	cmp	r3, r2
 800b7dc:	d3e6      	bcc.n	800b7ac <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b7e2:	693b      	ldr	r3, [r7, #16]
 800b7e4:	1ad2      	subs	r2, r2, r3
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	697a      	ldr	r2, [r7, #20]
 800b7ee:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800b7f0:	6979      	ldr	r1, [r7, #20]
 800b7f2:	68f8      	ldr	r0, [r7, #12]
 800b7f4:	f7ff fbf0 	bl	800afd8 <clust2sect>
 800b7f8:	4602      	mov	r2, r0
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	68ba      	ldr	r2, [r7, #8]
 800b802:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800b80a:	68bb      	ldr	r3, [r7, #8]
 800b80c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b810:	441a      	add	r2, r3
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800b816:	2300      	movs	r3, #0
}
 800b818:	4618      	mov	r0, r3
 800b81a:	3718      	adds	r7, #24
 800b81c:	46bd      	mov	sp, r7
 800b81e:	bd80      	pop	{r7, pc}

0800b820 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800b820:	b580      	push	{r7, lr}
 800b822:	b086      	sub	sp, #24
 800b824:	af00      	add	r7, sp, #0
 800b826:	6078      	str	r0, [r7, #4]
 800b828:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800b830:	2100      	movs	r1, #0
 800b832:	6878      	ldr	r0, [r7, #4]
 800b834:	f7ff feb4 	bl	800b5a0 <dir_sdi>
 800b838:	4603      	mov	r3, r0
 800b83a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800b83c:	7dfb      	ldrb	r3, [r7, #23]
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d12b      	bne.n	800b89a <dir_alloc+0x7a>
		n = 0;
 800b842:	2300      	movs	r3, #0
 800b844:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	69db      	ldr	r3, [r3, #28]
 800b84a:	4619      	mov	r1, r3
 800b84c:	68f8      	ldr	r0, [r7, #12]
 800b84e:	f7ff fb27 	bl	800aea0 <move_window>
 800b852:	4603      	mov	r3, r0
 800b854:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800b856:	7dfb      	ldrb	r3, [r7, #23]
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d11d      	bne.n	800b898 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	6a1b      	ldr	r3, [r3, #32]
 800b860:	781b      	ldrb	r3, [r3, #0]
 800b862:	2be5      	cmp	r3, #229	; 0xe5
 800b864:	d004      	beq.n	800b870 <dir_alloc+0x50>
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	6a1b      	ldr	r3, [r3, #32]
 800b86a:	781b      	ldrb	r3, [r3, #0]
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d107      	bne.n	800b880 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800b870:	693b      	ldr	r3, [r7, #16]
 800b872:	3301      	adds	r3, #1
 800b874:	613b      	str	r3, [r7, #16]
 800b876:	693a      	ldr	r2, [r7, #16]
 800b878:	683b      	ldr	r3, [r7, #0]
 800b87a:	429a      	cmp	r2, r3
 800b87c:	d102      	bne.n	800b884 <dir_alloc+0x64>
 800b87e:	e00c      	b.n	800b89a <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800b880:	2300      	movs	r3, #0
 800b882:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800b884:	2101      	movs	r1, #1
 800b886:	6878      	ldr	r0, [r7, #4]
 800b888:	f7ff ff05 	bl	800b696 <dir_next>
 800b88c:	4603      	mov	r3, r0
 800b88e:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800b890:	7dfb      	ldrb	r3, [r7, #23]
 800b892:	2b00      	cmp	r3, #0
 800b894:	d0d7      	beq.n	800b846 <dir_alloc+0x26>
 800b896:	e000      	b.n	800b89a <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800b898:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800b89a:	7dfb      	ldrb	r3, [r7, #23]
 800b89c:	2b04      	cmp	r3, #4
 800b89e:	d101      	bne.n	800b8a4 <dir_alloc+0x84>
 800b8a0:	2307      	movs	r3, #7
 800b8a2:	75fb      	strb	r3, [r7, #23]
	return res;
 800b8a4:	7dfb      	ldrb	r3, [r7, #23]
}
 800b8a6:	4618      	mov	r0, r3
 800b8a8:	3718      	adds	r7, #24
 800b8aa:	46bd      	mov	sp, r7
 800b8ac:	bd80      	pop	{r7, pc}

0800b8ae <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800b8ae:	b580      	push	{r7, lr}
 800b8b0:	b084      	sub	sp, #16
 800b8b2:	af00      	add	r7, sp, #0
 800b8b4:	6078      	str	r0, [r7, #4]
 800b8b6:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800b8b8:	683b      	ldr	r3, [r7, #0]
 800b8ba:	331a      	adds	r3, #26
 800b8bc:	4618      	mov	r0, r3
 800b8be:	f7ff f80d 	bl	800a8dc <ld_word>
 800b8c2:	4603      	mov	r3, r0
 800b8c4:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	781b      	ldrb	r3, [r3, #0]
 800b8ca:	2b03      	cmp	r3, #3
 800b8cc:	d109      	bne.n	800b8e2 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800b8ce:	683b      	ldr	r3, [r7, #0]
 800b8d0:	3314      	adds	r3, #20
 800b8d2:	4618      	mov	r0, r3
 800b8d4:	f7ff f802 	bl	800a8dc <ld_word>
 800b8d8:	4603      	mov	r3, r0
 800b8da:	041b      	lsls	r3, r3, #16
 800b8dc:	68fa      	ldr	r2, [r7, #12]
 800b8de:	4313      	orrs	r3, r2
 800b8e0:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800b8e2:	68fb      	ldr	r3, [r7, #12]
}
 800b8e4:	4618      	mov	r0, r3
 800b8e6:	3710      	adds	r7, #16
 800b8e8:	46bd      	mov	sp, r7
 800b8ea:	bd80      	pop	{r7, pc}

0800b8ec <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800b8ec:	b580      	push	{r7, lr}
 800b8ee:	b084      	sub	sp, #16
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	60f8      	str	r0, [r7, #12]
 800b8f4:	60b9      	str	r1, [r7, #8]
 800b8f6:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800b8f8:	68bb      	ldr	r3, [r7, #8]
 800b8fa:	331a      	adds	r3, #26
 800b8fc:	687a      	ldr	r2, [r7, #4]
 800b8fe:	b292      	uxth	r2, r2
 800b900:	4611      	mov	r1, r2
 800b902:	4618      	mov	r0, r3
 800b904:	f7ff f825 	bl	800a952 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	781b      	ldrb	r3, [r3, #0]
 800b90c:	2b03      	cmp	r3, #3
 800b90e:	d109      	bne.n	800b924 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800b910:	68bb      	ldr	r3, [r7, #8]
 800b912:	f103 0214 	add.w	r2, r3, #20
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	0c1b      	lsrs	r3, r3, #16
 800b91a:	b29b      	uxth	r3, r3
 800b91c:	4619      	mov	r1, r3
 800b91e:	4610      	mov	r0, r2
 800b920:	f7ff f817 	bl	800a952 <st_word>
	}
}
 800b924:	bf00      	nop
 800b926:	3710      	adds	r7, #16
 800b928:	46bd      	mov	sp, r7
 800b92a:	bd80      	pop	{r7, pc}

0800b92c <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800b92c:	b580      	push	{r7, lr}
 800b92e:	b086      	sub	sp, #24
 800b930:	af00      	add	r7, sp, #0
 800b932:	6078      	str	r0, [r7, #4]
 800b934:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800b936:	2304      	movs	r3, #4
 800b938:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 800b940:	e03c      	b.n	800b9bc <dir_read+0x90>
		res = move_window(fs, dp->sect);
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	69db      	ldr	r3, [r3, #28]
 800b946:	4619      	mov	r1, r3
 800b948:	6938      	ldr	r0, [r7, #16]
 800b94a:	f7ff faa9 	bl	800aea0 <move_window>
 800b94e:	4603      	mov	r3, r0
 800b950:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800b952:	7dfb      	ldrb	r3, [r7, #23]
 800b954:	2b00      	cmp	r3, #0
 800b956:	d136      	bne.n	800b9c6 <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	6a1b      	ldr	r3, [r3, #32]
 800b95c:	781b      	ldrb	r3, [r3, #0]
 800b95e:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 800b960:	7bfb      	ldrb	r3, [r7, #15]
 800b962:	2b00      	cmp	r3, #0
 800b964:	d102      	bne.n	800b96c <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800b966:	2304      	movs	r3, #4
 800b968:	75fb      	strb	r3, [r7, #23]
 800b96a:	e031      	b.n	800b9d0 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	6a1b      	ldr	r3, [r3, #32]
 800b970:	330b      	adds	r3, #11
 800b972:	781b      	ldrb	r3, [r3, #0]
 800b974:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b978:	73bb      	strb	r3, [r7, #14]
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	7bba      	ldrb	r2, [r7, #14]
 800b97e:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 800b980:	7bfb      	ldrb	r3, [r7, #15]
 800b982:	2be5      	cmp	r3, #229	; 0xe5
 800b984:	d011      	beq.n	800b9aa <dir_read+0x7e>
 800b986:	7bfb      	ldrb	r3, [r7, #15]
 800b988:	2b2e      	cmp	r3, #46	; 0x2e
 800b98a:	d00e      	beq.n	800b9aa <dir_read+0x7e>
 800b98c:	7bbb      	ldrb	r3, [r7, #14]
 800b98e:	2b0f      	cmp	r3, #15
 800b990:	d00b      	beq.n	800b9aa <dir_read+0x7e>
 800b992:	7bbb      	ldrb	r3, [r7, #14]
 800b994:	f023 0320 	bic.w	r3, r3, #32
 800b998:	2b08      	cmp	r3, #8
 800b99a:	bf0c      	ite	eq
 800b99c:	2301      	moveq	r3, #1
 800b99e:	2300      	movne	r3, #0
 800b9a0:	b2db      	uxtb	r3, r3
 800b9a2:	461a      	mov	r2, r3
 800b9a4:	683b      	ldr	r3, [r7, #0]
 800b9a6:	4293      	cmp	r3, r2
 800b9a8:	d00f      	beq.n	800b9ca <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800b9aa:	2100      	movs	r1, #0
 800b9ac:	6878      	ldr	r0, [r7, #4]
 800b9ae:	f7ff fe72 	bl	800b696 <dir_next>
 800b9b2:	4603      	mov	r3, r0
 800b9b4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800b9b6:	7dfb      	ldrb	r3, [r7, #23]
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d108      	bne.n	800b9ce <dir_read+0xa2>
	while (dp->sect) {
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	69db      	ldr	r3, [r3, #28]
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d1be      	bne.n	800b942 <dir_read+0x16>
 800b9c4:	e004      	b.n	800b9d0 <dir_read+0xa4>
		if (res != FR_OK) break;
 800b9c6:	bf00      	nop
 800b9c8:	e002      	b.n	800b9d0 <dir_read+0xa4>
				break;
 800b9ca:	bf00      	nop
 800b9cc:	e000      	b.n	800b9d0 <dir_read+0xa4>
		if (res != FR_OK) break;
 800b9ce:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800b9d0:	7dfb      	ldrb	r3, [r7, #23]
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d002      	beq.n	800b9dc <dir_read+0xb0>
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	2200      	movs	r2, #0
 800b9da:	61da      	str	r2, [r3, #28]
	return res;
 800b9dc:	7dfb      	ldrb	r3, [r7, #23]
}
 800b9de:	4618      	mov	r0, r3
 800b9e0:	3718      	adds	r7, #24
 800b9e2:	46bd      	mov	sp, r7
 800b9e4:	bd80      	pop	{r7, pc}

0800b9e6 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800b9e6:	b580      	push	{r7, lr}
 800b9e8:	b086      	sub	sp, #24
 800b9ea:	af00      	add	r7, sp, #0
 800b9ec:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800b9f4:	2100      	movs	r1, #0
 800b9f6:	6878      	ldr	r0, [r7, #4]
 800b9f8:	f7ff fdd2 	bl	800b5a0 <dir_sdi>
 800b9fc:	4603      	mov	r3, r0
 800b9fe:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800ba00:	7dfb      	ldrb	r3, [r7, #23]
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d001      	beq.n	800ba0a <dir_find+0x24>
 800ba06:	7dfb      	ldrb	r3, [r7, #23]
 800ba08:	e03e      	b.n	800ba88 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	69db      	ldr	r3, [r3, #28]
 800ba0e:	4619      	mov	r1, r3
 800ba10:	6938      	ldr	r0, [r7, #16]
 800ba12:	f7ff fa45 	bl	800aea0 <move_window>
 800ba16:	4603      	mov	r3, r0
 800ba18:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800ba1a:	7dfb      	ldrb	r3, [r7, #23]
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d12f      	bne.n	800ba80 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	6a1b      	ldr	r3, [r3, #32]
 800ba24:	781b      	ldrb	r3, [r3, #0]
 800ba26:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800ba28:	7bfb      	ldrb	r3, [r7, #15]
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d102      	bne.n	800ba34 <dir_find+0x4e>
 800ba2e:	2304      	movs	r3, #4
 800ba30:	75fb      	strb	r3, [r7, #23]
 800ba32:	e028      	b.n	800ba86 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	6a1b      	ldr	r3, [r3, #32]
 800ba38:	330b      	adds	r3, #11
 800ba3a:	781b      	ldrb	r3, [r3, #0]
 800ba3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ba40:	b2da      	uxtb	r2, r3
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	6a1b      	ldr	r3, [r3, #32]
 800ba4a:	330b      	adds	r3, #11
 800ba4c:	781b      	ldrb	r3, [r3, #0]
 800ba4e:	f003 0308 	and.w	r3, r3, #8
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d10a      	bne.n	800ba6c <dir_find+0x86>
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	6a18      	ldr	r0, [r3, #32]
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	3324      	adds	r3, #36	; 0x24
 800ba5e:	220b      	movs	r2, #11
 800ba60:	4619      	mov	r1, r3
 800ba62:	f7fe fff9 	bl	800aa58 <mem_cmp>
 800ba66:	4603      	mov	r3, r0
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d00b      	beq.n	800ba84 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800ba6c:	2100      	movs	r1, #0
 800ba6e:	6878      	ldr	r0, [r7, #4]
 800ba70:	f7ff fe11 	bl	800b696 <dir_next>
 800ba74:	4603      	mov	r3, r0
 800ba76:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800ba78:	7dfb      	ldrb	r3, [r7, #23]
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d0c5      	beq.n	800ba0a <dir_find+0x24>
 800ba7e:	e002      	b.n	800ba86 <dir_find+0xa0>
		if (res != FR_OK) break;
 800ba80:	bf00      	nop
 800ba82:	e000      	b.n	800ba86 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800ba84:	bf00      	nop

	return res;
 800ba86:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba88:	4618      	mov	r0, r3
 800ba8a:	3718      	adds	r7, #24
 800ba8c:	46bd      	mov	sp, r7
 800ba8e:	bd80      	pop	{r7, pc}

0800ba90 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800ba90:	b580      	push	{r7, lr}
 800ba92:	b084      	sub	sp, #16
 800ba94:	af00      	add	r7, sp, #0
 800ba96:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800ba9e:	2101      	movs	r1, #1
 800baa0:	6878      	ldr	r0, [r7, #4]
 800baa2:	f7ff febd 	bl	800b820 <dir_alloc>
 800baa6:	4603      	mov	r3, r0
 800baa8:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800baaa:	7bfb      	ldrb	r3, [r7, #15]
 800baac:	2b00      	cmp	r3, #0
 800baae:	d11c      	bne.n	800baea <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	69db      	ldr	r3, [r3, #28]
 800bab4:	4619      	mov	r1, r3
 800bab6:	68b8      	ldr	r0, [r7, #8]
 800bab8:	f7ff f9f2 	bl	800aea0 <move_window>
 800babc:	4603      	mov	r3, r0
 800babe:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800bac0:	7bfb      	ldrb	r3, [r7, #15]
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d111      	bne.n	800baea <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	6a1b      	ldr	r3, [r3, #32]
 800baca:	2220      	movs	r2, #32
 800bacc:	2100      	movs	r1, #0
 800bace:	4618      	mov	r0, r3
 800bad0:	f7fe ffa7 	bl	800aa22 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	6a18      	ldr	r0, [r3, #32]
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	3324      	adds	r3, #36	; 0x24
 800badc:	220b      	movs	r2, #11
 800bade:	4619      	mov	r1, r3
 800bae0:	f7fe ff7e 	bl	800a9e0 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800bae4:	68bb      	ldr	r3, [r7, #8]
 800bae6:	2201      	movs	r2, #1
 800bae8:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800baea:	7bfb      	ldrb	r3, [r7, #15]
}
 800baec:	4618      	mov	r0, r3
 800baee:	3710      	adds	r7, #16
 800baf0:	46bd      	mov	sp, r7
 800baf2:	bd80      	pop	{r7, pc}

0800baf4 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 800baf4:	b580      	push	{r7, lr}
 800baf6:	b084      	sub	sp, #16
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	69db      	ldr	r3, [r3, #28]
 800bb06:	4619      	mov	r1, r3
 800bb08:	68f8      	ldr	r0, [r7, #12]
 800bb0a:	f7ff f9c9 	bl	800aea0 <move_window>
 800bb0e:	4603      	mov	r3, r0
 800bb10:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 800bb12:	7afb      	ldrb	r3, [r7, #11]
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d106      	bne.n	800bb26 <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	6a1b      	ldr	r3, [r3, #32]
 800bb1c:	22e5      	movs	r2, #229	; 0xe5
 800bb1e:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	2201      	movs	r2, #1
 800bb24:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 800bb26:	7afb      	ldrb	r3, [r7, #11]
}
 800bb28:	4618      	mov	r0, r3
 800bb2a:	3710      	adds	r7, #16
 800bb2c:	46bd      	mov	sp, r7
 800bb2e:	bd80      	pop	{r7, pc}

0800bb30 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800bb30:	b580      	push	{r7, lr}
 800bb32:	b088      	sub	sp, #32
 800bb34:	af00      	add	r7, sp, #0
 800bb36:	6078      	str	r0, [r7, #4]
 800bb38:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800bb3a:	683b      	ldr	r3, [r7, #0]
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	60fb      	str	r3, [r7, #12]
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	3324      	adds	r3, #36	; 0x24
 800bb44:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800bb46:	220b      	movs	r2, #11
 800bb48:	2120      	movs	r1, #32
 800bb4a:	68b8      	ldr	r0, [r7, #8]
 800bb4c:	f7fe ff69 	bl	800aa22 <mem_set>
	si = i = 0; ni = 8;
 800bb50:	2300      	movs	r3, #0
 800bb52:	613b      	str	r3, [r7, #16]
 800bb54:	693b      	ldr	r3, [r7, #16]
 800bb56:	61fb      	str	r3, [r7, #28]
 800bb58:	2308      	movs	r3, #8
 800bb5a:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800bb5c:	69fb      	ldr	r3, [r7, #28]
 800bb5e:	1c5a      	adds	r2, r3, #1
 800bb60:	61fa      	str	r2, [r7, #28]
 800bb62:	68fa      	ldr	r2, [r7, #12]
 800bb64:	4413      	add	r3, r2
 800bb66:	781b      	ldrb	r3, [r3, #0]
 800bb68:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800bb6a:	7efb      	ldrb	r3, [r7, #27]
 800bb6c:	2b20      	cmp	r3, #32
 800bb6e:	d94e      	bls.n	800bc0e <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800bb70:	7efb      	ldrb	r3, [r7, #27]
 800bb72:	2b2f      	cmp	r3, #47	; 0x2f
 800bb74:	d006      	beq.n	800bb84 <create_name+0x54>
 800bb76:	7efb      	ldrb	r3, [r7, #27]
 800bb78:	2b5c      	cmp	r3, #92	; 0x5c
 800bb7a:	d110      	bne.n	800bb9e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800bb7c:	e002      	b.n	800bb84 <create_name+0x54>
 800bb7e:	69fb      	ldr	r3, [r7, #28]
 800bb80:	3301      	adds	r3, #1
 800bb82:	61fb      	str	r3, [r7, #28]
 800bb84:	68fa      	ldr	r2, [r7, #12]
 800bb86:	69fb      	ldr	r3, [r7, #28]
 800bb88:	4413      	add	r3, r2
 800bb8a:	781b      	ldrb	r3, [r3, #0]
 800bb8c:	2b2f      	cmp	r3, #47	; 0x2f
 800bb8e:	d0f6      	beq.n	800bb7e <create_name+0x4e>
 800bb90:	68fa      	ldr	r2, [r7, #12]
 800bb92:	69fb      	ldr	r3, [r7, #28]
 800bb94:	4413      	add	r3, r2
 800bb96:	781b      	ldrb	r3, [r3, #0]
 800bb98:	2b5c      	cmp	r3, #92	; 0x5c
 800bb9a:	d0f0      	beq.n	800bb7e <create_name+0x4e>
			break;
 800bb9c:	e038      	b.n	800bc10 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800bb9e:	7efb      	ldrb	r3, [r7, #27]
 800bba0:	2b2e      	cmp	r3, #46	; 0x2e
 800bba2:	d003      	beq.n	800bbac <create_name+0x7c>
 800bba4:	693a      	ldr	r2, [r7, #16]
 800bba6:	697b      	ldr	r3, [r7, #20]
 800bba8:	429a      	cmp	r2, r3
 800bbaa:	d30c      	bcc.n	800bbc6 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800bbac:	697b      	ldr	r3, [r7, #20]
 800bbae:	2b0b      	cmp	r3, #11
 800bbb0:	d002      	beq.n	800bbb8 <create_name+0x88>
 800bbb2:	7efb      	ldrb	r3, [r7, #27]
 800bbb4:	2b2e      	cmp	r3, #46	; 0x2e
 800bbb6:	d001      	beq.n	800bbbc <create_name+0x8c>
 800bbb8:	2306      	movs	r3, #6
 800bbba:	e044      	b.n	800bc46 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800bbbc:	2308      	movs	r3, #8
 800bbbe:	613b      	str	r3, [r7, #16]
 800bbc0:	230b      	movs	r3, #11
 800bbc2:	617b      	str	r3, [r7, #20]
			continue;
 800bbc4:	e022      	b.n	800bc0c <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800bbc6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	da04      	bge.n	800bbd8 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800bbce:	7efb      	ldrb	r3, [r7, #27]
 800bbd0:	3b80      	subs	r3, #128	; 0x80
 800bbd2:	4a1f      	ldr	r2, [pc, #124]	; (800bc50 <create_name+0x120>)
 800bbd4:	5cd3      	ldrb	r3, [r2, r3]
 800bbd6:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800bbd8:	7efb      	ldrb	r3, [r7, #27]
 800bbda:	4619      	mov	r1, r3
 800bbdc:	481d      	ldr	r0, [pc, #116]	; (800bc54 <create_name+0x124>)
 800bbde:	f7fe ff62 	bl	800aaa6 <chk_chr>
 800bbe2:	4603      	mov	r3, r0
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d001      	beq.n	800bbec <create_name+0xbc>
 800bbe8:	2306      	movs	r3, #6
 800bbea:	e02c      	b.n	800bc46 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800bbec:	7efb      	ldrb	r3, [r7, #27]
 800bbee:	2b60      	cmp	r3, #96	; 0x60
 800bbf0:	d905      	bls.n	800bbfe <create_name+0xce>
 800bbf2:	7efb      	ldrb	r3, [r7, #27]
 800bbf4:	2b7a      	cmp	r3, #122	; 0x7a
 800bbf6:	d802      	bhi.n	800bbfe <create_name+0xce>
 800bbf8:	7efb      	ldrb	r3, [r7, #27]
 800bbfa:	3b20      	subs	r3, #32
 800bbfc:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800bbfe:	693b      	ldr	r3, [r7, #16]
 800bc00:	1c5a      	adds	r2, r3, #1
 800bc02:	613a      	str	r2, [r7, #16]
 800bc04:	68ba      	ldr	r2, [r7, #8]
 800bc06:	4413      	add	r3, r2
 800bc08:	7efa      	ldrb	r2, [r7, #27]
 800bc0a:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800bc0c:	e7a6      	b.n	800bb5c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800bc0e:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800bc10:	68fa      	ldr	r2, [r7, #12]
 800bc12:	69fb      	ldr	r3, [r7, #28]
 800bc14:	441a      	add	r2, r3
 800bc16:	683b      	ldr	r3, [r7, #0]
 800bc18:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800bc1a:	693b      	ldr	r3, [r7, #16]
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d101      	bne.n	800bc24 <create_name+0xf4>
 800bc20:	2306      	movs	r3, #6
 800bc22:	e010      	b.n	800bc46 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800bc24:	68bb      	ldr	r3, [r7, #8]
 800bc26:	781b      	ldrb	r3, [r3, #0]
 800bc28:	2be5      	cmp	r3, #229	; 0xe5
 800bc2a:	d102      	bne.n	800bc32 <create_name+0x102>
 800bc2c:	68bb      	ldr	r3, [r7, #8]
 800bc2e:	2205      	movs	r2, #5
 800bc30:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800bc32:	7efb      	ldrb	r3, [r7, #27]
 800bc34:	2b20      	cmp	r3, #32
 800bc36:	d801      	bhi.n	800bc3c <create_name+0x10c>
 800bc38:	2204      	movs	r2, #4
 800bc3a:	e000      	b.n	800bc3e <create_name+0x10e>
 800bc3c:	2200      	movs	r2, #0
 800bc3e:	68bb      	ldr	r3, [r7, #8]
 800bc40:	330b      	adds	r3, #11
 800bc42:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800bc44:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800bc46:	4618      	mov	r0, r3
 800bc48:	3720      	adds	r7, #32
 800bc4a:	46bd      	mov	sp, r7
 800bc4c:	bd80      	pop	{r7, pc}
 800bc4e:	bf00      	nop
 800bc50:	080149a8 	.word	0x080149a8
 800bc54:	0801477c 	.word	0x0801477c

0800bc58 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800bc58:	b580      	push	{r7, lr}
 800bc5a:	b086      	sub	sp, #24
 800bc5c:	af00      	add	r7, sp, #0
 800bc5e:	6078      	str	r0, [r7, #4]
 800bc60:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800bc66:	693b      	ldr	r3, [r7, #16]
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800bc6c:	e002      	b.n	800bc74 <follow_path+0x1c>
 800bc6e:	683b      	ldr	r3, [r7, #0]
 800bc70:	3301      	adds	r3, #1
 800bc72:	603b      	str	r3, [r7, #0]
 800bc74:	683b      	ldr	r3, [r7, #0]
 800bc76:	781b      	ldrb	r3, [r3, #0]
 800bc78:	2b2f      	cmp	r3, #47	; 0x2f
 800bc7a:	d0f8      	beq.n	800bc6e <follow_path+0x16>
 800bc7c:	683b      	ldr	r3, [r7, #0]
 800bc7e:	781b      	ldrb	r3, [r3, #0]
 800bc80:	2b5c      	cmp	r3, #92	; 0x5c
 800bc82:	d0f4      	beq.n	800bc6e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800bc84:	693b      	ldr	r3, [r7, #16]
 800bc86:	2200      	movs	r2, #0
 800bc88:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800bc8a:	683b      	ldr	r3, [r7, #0]
 800bc8c:	781b      	ldrb	r3, [r3, #0]
 800bc8e:	2b1f      	cmp	r3, #31
 800bc90:	d80a      	bhi.n	800bca8 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	2280      	movs	r2, #128	; 0x80
 800bc96:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800bc9a:	2100      	movs	r1, #0
 800bc9c:	6878      	ldr	r0, [r7, #4]
 800bc9e:	f7ff fc7f 	bl	800b5a0 <dir_sdi>
 800bca2:	4603      	mov	r3, r0
 800bca4:	75fb      	strb	r3, [r7, #23]
 800bca6:	e043      	b.n	800bd30 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800bca8:	463b      	mov	r3, r7
 800bcaa:	4619      	mov	r1, r3
 800bcac:	6878      	ldr	r0, [r7, #4]
 800bcae:	f7ff ff3f 	bl	800bb30 <create_name>
 800bcb2:	4603      	mov	r3, r0
 800bcb4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800bcb6:	7dfb      	ldrb	r3, [r7, #23]
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d134      	bne.n	800bd26 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800bcbc:	6878      	ldr	r0, [r7, #4]
 800bcbe:	f7ff fe92 	bl	800b9e6 <dir_find>
 800bcc2:	4603      	mov	r3, r0
 800bcc4:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800bccc:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800bcce:	7dfb      	ldrb	r3, [r7, #23]
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d00a      	beq.n	800bcea <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800bcd4:	7dfb      	ldrb	r3, [r7, #23]
 800bcd6:	2b04      	cmp	r3, #4
 800bcd8:	d127      	bne.n	800bd2a <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800bcda:	7afb      	ldrb	r3, [r7, #11]
 800bcdc:	f003 0304 	and.w	r3, r3, #4
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d122      	bne.n	800bd2a <follow_path+0xd2>
 800bce4:	2305      	movs	r3, #5
 800bce6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800bce8:	e01f      	b.n	800bd2a <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800bcea:	7afb      	ldrb	r3, [r7, #11]
 800bcec:	f003 0304 	and.w	r3, r3, #4
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d11c      	bne.n	800bd2e <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800bcf4:	693b      	ldr	r3, [r7, #16]
 800bcf6:	799b      	ldrb	r3, [r3, #6]
 800bcf8:	f003 0310 	and.w	r3, r3, #16
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d102      	bne.n	800bd06 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800bd00:	2305      	movs	r3, #5
 800bd02:	75fb      	strb	r3, [r7, #23]
 800bd04:	e014      	b.n	800bd30 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	695b      	ldr	r3, [r3, #20]
 800bd10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bd14:	4413      	add	r3, r2
 800bd16:	4619      	mov	r1, r3
 800bd18:	68f8      	ldr	r0, [r7, #12]
 800bd1a:	f7ff fdc8 	bl	800b8ae <ld_clust>
 800bd1e:	4602      	mov	r2, r0
 800bd20:	693b      	ldr	r3, [r7, #16]
 800bd22:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800bd24:	e7c0      	b.n	800bca8 <follow_path+0x50>
			if (res != FR_OK) break;
 800bd26:	bf00      	nop
 800bd28:	e002      	b.n	800bd30 <follow_path+0xd8>
				break;
 800bd2a:	bf00      	nop
 800bd2c:	e000      	b.n	800bd30 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800bd2e:	bf00      	nop
			}
		}
	}

	return res;
 800bd30:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd32:	4618      	mov	r0, r3
 800bd34:	3718      	adds	r7, #24
 800bd36:	46bd      	mov	sp, r7
 800bd38:	bd80      	pop	{r7, pc}

0800bd3a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800bd3a:	b480      	push	{r7}
 800bd3c:	b087      	sub	sp, #28
 800bd3e:	af00      	add	r7, sp, #0
 800bd40:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800bd42:	f04f 33ff 	mov.w	r3, #4294967295
 800bd46:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d031      	beq.n	800bdb4 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	617b      	str	r3, [r7, #20]
 800bd56:	e002      	b.n	800bd5e <get_ldnumber+0x24>
 800bd58:	697b      	ldr	r3, [r7, #20]
 800bd5a:	3301      	adds	r3, #1
 800bd5c:	617b      	str	r3, [r7, #20]
 800bd5e:	697b      	ldr	r3, [r7, #20]
 800bd60:	781b      	ldrb	r3, [r3, #0]
 800bd62:	2b20      	cmp	r3, #32
 800bd64:	d903      	bls.n	800bd6e <get_ldnumber+0x34>
 800bd66:	697b      	ldr	r3, [r7, #20]
 800bd68:	781b      	ldrb	r3, [r3, #0]
 800bd6a:	2b3a      	cmp	r3, #58	; 0x3a
 800bd6c:	d1f4      	bne.n	800bd58 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800bd6e:	697b      	ldr	r3, [r7, #20]
 800bd70:	781b      	ldrb	r3, [r3, #0]
 800bd72:	2b3a      	cmp	r3, #58	; 0x3a
 800bd74:	d11c      	bne.n	800bdb0 <get_ldnumber+0x76>
			tp = *path;
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	1c5a      	adds	r2, r3, #1
 800bd80:	60fa      	str	r2, [r7, #12]
 800bd82:	781b      	ldrb	r3, [r3, #0]
 800bd84:	3b30      	subs	r3, #48	; 0x30
 800bd86:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800bd88:	68bb      	ldr	r3, [r7, #8]
 800bd8a:	2b09      	cmp	r3, #9
 800bd8c:	d80e      	bhi.n	800bdac <get_ldnumber+0x72>
 800bd8e:	68fa      	ldr	r2, [r7, #12]
 800bd90:	697b      	ldr	r3, [r7, #20]
 800bd92:	429a      	cmp	r2, r3
 800bd94:	d10a      	bne.n	800bdac <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800bd96:	68bb      	ldr	r3, [r7, #8]
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d107      	bne.n	800bdac <get_ldnumber+0x72>
					vol = (int)i;
 800bd9c:	68bb      	ldr	r3, [r7, #8]
 800bd9e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800bda0:	697b      	ldr	r3, [r7, #20]
 800bda2:	3301      	adds	r3, #1
 800bda4:	617b      	str	r3, [r7, #20]
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	697a      	ldr	r2, [r7, #20]
 800bdaa:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800bdac:	693b      	ldr	r3, [r7, #16]
 800bdae:	e002      	b.n	800bdb6 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800bdb0:	2300      	movs	r3, #0
 800bdb2:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800bdb4:	693b      	ldr	r3, [r7, #16]
}
 800bdb6:	4618      	mov	r0, r3
 800bdb8:	371c      	adds	r7, #28
 800bdba:	46bd      	mov	sp, r7
 800bdbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdc0:	4770      	bx	lr
	...

0800bdc4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800bdc4:	b580      	push	{r7, lr}
 800bdc6:	b082      	sub	sp, #8
 800bdc8:	af00      	add	r7, sp, #0
 800bdca:	6078      	str	r0, [r7, #4]
 800bdcc:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	2200      	movs	r2, #0
 800bdd2:	70da      	strb	r2, [r3, #3]
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	f04f 32ff 	mov.w	r2, #4294967295
 800bdda:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800bddc:	6839      	ldr	r1, [r7, #0]
 800bdde:	6878      	ldr	r0, [r7, #4]
 800bde0:	f7ff f85e 	bl	800aea0 <move_window>
 800bde4:	4603      	mov	r3, r0
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d001      	beq.n	800bdee <check_fs+0x2a>
 800bdea:	2304      	movs	r3, #4
 800bdec:	e038      	b.n	800be60 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	3334      	adds	r3, #52	; 0x34
 800bdf2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	f7fe fd70 	bl	800a8dc <ld_word>
 800bdfc:	4603      	mov	r3, r0
 800bdfe:	461a      	mov	r2, r3
 800be00:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800be04:	429a      	cmp	r2, r3
 800be06:	d001      	beq.n	800be0c <check_fs+0x48>
 800be08:	2303      	movs	r3, #3
 800be0a:	e029      	b.n	800be60 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800be12:	2be9      	cmp	r3, #233	; 0xe9
 800be14:	d009      	beq.n	800be2a <check_fs+0x66>
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800be1c:	2beb      	cmp	r3, #235	; 0xeb
 800be1e:	d11e      	bne.n	800be5e <check_fs+0x9a>
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800be26:	2b90      	cmp	r3, #144	; 0x90
 800be28:	d119      	bne.n	800be5e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	3334      	adds	r3, #52	; 0x34
 800be2e:	3336      	adds	r3, #54	; 0x36
 800be30:	4618      	mov	r0, r3
 800be32:	f7fe fd6b 	bl	800a90c <ld_dword>
 800be36:	4603      	mov	r3, r0
 800be38:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800be3c:	4a0a      	ldr	r2, [pc, #40]	; (800be68 <check_fs+0xa4>)
 800be3e:	4293      	cmp	r3, r2
 800be40:	d101      	bne.n	800be46 <check_fs+0x82>
 800be42:	2300      	movs	r3, #0
 800be44:	e00c      	b.n	800be60 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	3334      	adds	r3, #52	; 0x34
 800be4a:	3352      	adds	r3, #82	; 0x52
 800be4c:	4618      	mov	r0, r3
 800be4e:	f7fe fd5d 	bl	800a90c <ld_dword>
 800be52:	4603      	mov	r3, r0
 800be54:	4a05      	ldr	r2, [pc, #20]	; (800be6c <check_fs+0xa8>)
 800be56:	4293      	cmp	r3, r2
 800be58:	d101      	bne.n	800be5e <check_fs+0x9a>
 800be5a:	2300      	movs	r3, #0
 800be5c:	e000      	b.n	800be60 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800be5e:	2302      	movs	r3, #2
}
 800be60:	4618      	mov	r0, r3
 800be62:	3708      	adds	r7, #8
 800be64:	46bd      	mov	sp, r7
 800be66:	bd80      	pop	{r7, pc}
 800be68:	00544146 	.word	0x00544146
 800be6c:	33544146 	.word	0x33544146

0800be70 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800be70:	b580      	push	{r7, lr}
 800be72:	b096      	sub	sp, #88	; 0x58
 800be74:	af00      	add	r7, sp, #0
 800be76:	60f8      	str	r0, [r7, #12]
 800be78:	60b9      	str	r1, [r7, #8]
 800be7a:	4613      	mov	r3, r2
 800be7c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800be7e:	68bb      	ldr	r3, [r7, #8]
 800be80:	2200      	movs	r2, #0
 800be82:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800be84:	68f8      	ldr	r0, [r7, #12]
 800be86:	f7ff ff58 	bl	800bd3a <get_ldnumber>
 800be8a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800be8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be8e:	2b00      	cmp	r3, #0
 800be90:	da01      	bge.n	800be96 <find_volume+0x26>
 800be92:	230b      	movs	r3, #11
 800be94:	e235      	b.n	800c302 <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800be96:	4aa5      	ldr	r2, [pc, #660]	; (800c12c <find_volume+0x2bc>)
 800be98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800be9e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800bea0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d101      	bne.n	800beaa <find_volume+0x3a>
 800bea6:	230c      	movs	r3, #12
 800bea8:	e22b      	b.n	800c302 <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 800beaa:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800beac:	f7fe fe16 	bl	800aadc <lock_fs>
 800beb0:	4603      	mov	r3, r0
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d101      	bne.n	800beba <find_volume+0x4a>
 800beb6:	230f      	movs	r3, #15
 800beb8:	e223      	b.n	800c302 <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 800beba:	68bb      	ldr	r3, [r7, #8]
 800bebc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bebe:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800bec0:	79fb      	ldrb	r3, [r7, #7]
 800bec2:	f023 0301 	bic.w	r3, r3, #1
 800bec6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800bec8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800beca:	781b      	ldrb	r3, [r3, #0]
 800becc:	2b00      	cmp	r3, #0
 800bece:	d01a      	beq.n	800bf06 <find_volume+0x96>
		stat = disk_status(fs->drv);
 800bed0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bed2:	785b      	ldrb	r3, [r3, #1]
 800bed4:	4618      	mov	r0, r3
 800bed6:	f7fe fc63 	bl	800a7a0 <disk_status>
 800beda:	4603      	mov	r3, r0
 800bedc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800bee0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800bee4:	f003 0301 	and.w	r3, r3, #1
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d10c      	bne.n	800bf06 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800beec:	79fb      	ldrb	r3, [r7, #7]
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d007      	beq.n	800bf02 <find_volume+0x92>
 800bef2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800bef6:	f003 0304 	and.w	r3, r3, #4
 800befa:	2b00      	cmp	r3, #0
 800befc:	d001      	beq.n	800bf02 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800befe:	230a      	movs	r3, #10
 800bf00:	e1ff      	b.n	800c302 <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 800bf02:	2300      	movs	r3, #0
 800bf04:	e1fd      	b.n	800c302 <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800bf06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf08:	2200      	movs	r2, #0
 800bf0a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800bf0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf0e:	b2da      	uxtb	r2, r3
 800bf10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf12:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800bf14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf16:	785b      	ldrb	r3, [r3, #1]
 800bf18:	4618      	mov	r0, r3
 800bf1a:	f7fe fc5b 	bl	800a7d4 <disk_initialize>
 800bf1e:	4603      	mov	r3, r0
 800bf20:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800bf24:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800bf28:	f003 0301 	and.w	r3, r3, #1
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d001      	beq.n	800bf34 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800bf30:	2303      	movs	r3, #3
 800bf32:	e1e6      	b.n	800c302 <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800bf34:	79fb      	ldrb	r3, [r7, #7]
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d007      	beq.n	800bf4a <find_volume+0xda>
 800bf3a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800bf3e:	f003 0304 	and.w	r3, r3, #4
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d001      	beq.n	800bf4a <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800bf46:	230a      	movs	r3, #10
 800bf48:	e1db      	b.n	800c302 <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800bf4a:	2300      	movs	r3, #0
 800bf4c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800bf4e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800bf50:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800bf52:	f7ff ff37 	bl	800bdc4 <check_fs>
 800bf56:	4603      	mov	r3, r0
 800bf58:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800bf5c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800bf60:	2b02      	cmp	r3, #2
 800bf62:	d149      	bne.n	800bff8 <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800bf64:	2300      	movs	r3, #0
 800bf66:	643b      	str	r3, [r7, #64]	; 0x40
 800bf68:	e01e      	b.n	800bfa8 <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800bf6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf6c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800bf70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bf72:	011b      	lsls	r3, r3, #4
 800bf74:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800bf78:	4413      	add	r3, r2
 800bf7a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800bf7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf7e:	3304      	adds	r3, #4
 800bf80:	781b      	ldrb	r3, [r3, #0]
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d006      	beq.n	800bf94 <find_volume+0x124>
 800bf86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf88:	3308      	adds	r3, #8
 800bf8a:	4618      	mov	r0, r3
 800bf8c:	f7fe fcbe 	bl	800a90c <ld_dword>
 800bf90:	4602      	mov	r2, r0
 800bf92:	e000      	b.n	800bf96 <find_volume+0x126>
 800bf94:	2200      	movs	r2, #0
 800bf96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bf98:	009b      	lsls	r3, r3, #2
 800bf9a:	3358      	adds	r3, #88	; 0x58
 800bf9c:	443b      	add	r3, r7
 800bf9e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800bfa2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bfa4:	3301      	adds	r3, #1
 800bfa6:	643b      	str	r3, [r7, #64]	; 0x40
 800bfa8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bfaa:	2b03      	cmp	r3, #3
 800bfac:	d9dd      	bls.n	800bf6a <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800bfae:	2300      	movs	r3, #0
 800bfb0:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800bfb2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d002      	beq.n	800bfbe <find_volume+0x14e>
 800bfb8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bfba:	3b01      	subs	r3, #1
 800bfbc:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800bfbe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bfc0:	009b      	lsls	r3, r3, #2
 800bfc2:	3358      	adds	r3, #88	; 0x58
 800bfc4:	443b      	add	r3, r7
 800bfc6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800bfca:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800bfcc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d005      	beq.n	800bfde <find_volume+0x16e>
 800bfd2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800bfd4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800bfd6:	f7ff fef5 	bl	800bdc4 <check_fs>
 800bfda:	4603      	mov	r3, r0
 800bfdc:	e000      	b.n	800bfe0 <find_volume+0x170>
 800bfde:	2303      	movs	r3, #3
 800bfe0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800bfe4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800bfe8:	2b01      	cmp	r3, #1
 800bfea:	d905      	bls.n	800bff8 <find_volume+0x188>
 800bfec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bfee:	3301      	adds	r3, #1
 800bff0:	643b      	str	r3, [r7, #64]	; 0x40
 800bff2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bff4:	2b03      	cmp	r3, #3
 800bff6:	d9e2      	bls.n	800bfbe <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800bff8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800bffc:	2b04      	cmp	r3, #4
 800bffe:	d101      	bne.n	800c004 <find_volume+0x194>
 800c000:	2301      	movs	r3, #1
 800c002:	e17e      	b.n	800c302 <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800c004:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c008:	2b01      	cmp	r3, #1
 800c00a:	d901      	bls.n	800c010 <find_volume+0x1a0>
 800c00c:	230d      	movs	r3, #13
 800c00e:	e178      	b.n	800c302 <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800c010:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c012:	3334      	adds	r3, #52	; 0x34
 800c014:	330b      	adds	r3, #11
 800c016:	4618      	mov	r0, r3
 800c018:	f7fe fc60 	bl	800a8dc <ld_word>
 800c01c:	4603      	mov	r3, r0
 800c01e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c022:	d001      	beq.n	800c028 <find_volume+0x1b8>
 800c024:	230d      	movs	r3, #13
 800c026:	e16c      	b.n	800c302 <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800c028:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c02a:	3334      	adds	r3, #52	; 0x34
 800c02c:	3316      	adds	r3, #22
 800c02e:	4618      	mov	r0, r3
 800c030:	f7fe fc54 	bl	800a8dc <ld_word>
 800c034:	4603      	mov	r3, r0
 800c036:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800c038:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d106      	bne.n	800c04c <find_volume+0x1dc>
 800c03e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c040:	3334      	adds	r3, #52	; 0x34
 800c042:	3324      	adds	r3, #36	; 0x24
 800c044:	4618      	mov	r0, r3
 800c046:	f7fe fc61 	bl	800a90c <ld_dword>
 800c04a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800c04c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c04e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c050:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800c052:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c054:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800c058:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c05a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800c05c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c05e:	789b      	ldrb	r3, [r3, #2]
 800c060:	2b01      	cmp	r3, #1
 800c062:	d005      	beq.n	800c070 <find_volume+0x200>
 800c064:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c066:	789b      	ldrb	r3, [r3, #2]
 800c068:	2b02      	cmp	r3, #2
 800c06a:	d001      	beq.n	800c070 <find_volume+0x200>
 800c06c:	230d      	movs	r3, #13
 800c06e:	e148      	b.n	800c302 <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800c070:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c072:	789b      	ldrb	r3, [r3, #2]
 800c074:	461a      	mov	r2, r3
 800c076:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c078:	fb02 f303 	mul.w	r3, r2, r3
 800c07c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800c07e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c080:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c084:	b29a      	uxth	r2, r3
 800c086:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c088:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800c08a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c08c:	895b      	ldrh	r3, [r3, #10]
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d008      	beq.n	800c0a4 <find_volume+0x234>
 800c092:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c094:	895b      	ldrh	r3, [r3, #10]
 800c096:	461a      	mov	r2, r3
 800c098:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c09a:	895b      	ldrh	r3, [r3, #10]
 800c09c:	3b01      	subs	r3, #1
 800c09e:	4013      	ands	r3, r2
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d001      	beq.n	800c0a8 <find_volume+0x238>
 800c0a4:	230d      	movs	r3, #13
 800c0a6:	e12c      	b.n	800c302 <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800c0a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0aa:	3334      	adds	r3, #52	; 0x34
 800c0ac:	3311      	adds	r3, #17
 800c0ae:	4618      	mov	r0, r3
 800c0b0:	f7fe fc14 	bl	800a8dc <ld_word>
 800c0b4:	4603      	mov	r3, r0
 800c0b6:	461a      	mov	r2, r3
 800c0b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0ba:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800c0bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0be:	891b      	ldrh	r3, [r3, #8]
 800c0c0:	f003 030f 	and.w	r3, r3, #15
 800c0c4:	b29b      	uxth	r3, r3
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d001      	beq.n	800c0ce <find_volume+0x25e>
 800c0ca:	230d      	movs	r3, #13
 800c0cc:	e119      	b.n	800c302 <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800c0ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0d0:	3334      	adds	r3, #52	; 0x34
 800c0d2:	3313      	adds	r3, #19
 800c0d4:	4618      	mov	r0, r3
 800c0d6:	f7fe fc01 	bl	800a8dc <ld_word>
 800c0da:	4603      	mov	r3, r0
 800c0dc:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800c0de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	d106      	bne.n	800c0f2 <find_volume+0x282>
 800c0e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0e6:	3334      	adds	r3, #52	; 0x34
 800c0e8:	3320      	adds	r3, #32
 800c0ea:	4618      	mov	r0, r3
 800c0ec:	f7fe fc0e 	bl	800a90c <ld_dword>
 800c0f0:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800c0f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0f4:	3334      	adds	r3, #52	; 0x34
 800c0f6:	330e      	adds	r3, #14
 800c0f8:	4618      	mov	r0, r3
 800c0fa:	f7fe fbef 	bl	800a8dc <ld_word>
 800c0fe:	4603      	mov	r3, r0
 800c100:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800c102:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c104:	2b00      	cmp	r3, #0
 800c106:	d101      	bne.n	800c10c <find_volume+0x29c>
 800c108:	230d      	movs	r3, #13
 800c10a:	e0fa      	b.n	800c302 <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800c10c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800c10e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c110:	4413      	add	r3, r2
 800c112:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c114:	8912      	ldrh	r2, [r2, #8]
 800c116:	0912      	lsrs	r2, r2, #4
 800c118:	b292      	uxth	r2, r2
 800c11a:	4413      	add	r3, r2
 800c11c:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800c11e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c122:	429a      	cmp	r2, r3
 800c124:	d204      	bcs.n	800c130 <find_volume+0x2c0>
 800c126:	230d      	movs	r3, #13
 800c128:	e0eb      	b.n	800c302 <find_volume+0x492>
 800c12a:	bf00      	nop
 800c12c:	20001608 	.word	0x20001608
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800c130:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c132:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c134:	1ad3      	subs	r3, r2, r3
 800c136:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c138:	8952      	ldrh	r2, [r2, #10]
 800c13a:	fbb3 f3f2 	udiv	r3, r3, r2
 800c13e:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800c140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c142:	2b00      	cmp	r3, #0
 800c144:	d101      	bne.n	800c14a <find_volume+0x2da>
 800c146:	230d      	movs	r3, #13
 800c148:	e0db      	b.n	800c302 <find_volume+0x492>
		fmt = FS_FAT32;
 800c14a:	2303      	movs	r3, #3
 800c14c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800c150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c152:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800c156:	4293      	cmp	r3, r2
 800c158:	d802      	bhi.n	800c160 <find_volume+0x2f0>
 800c15a:	2302      	movs	r3, #2
 800c15c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800c160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c162:	f640 72f5 	movw	r2, #4085	; 0xff5
 800c166:	4293      	cmp	r3, r2
 800c168:	d802      	bhi.n	800c170 <find_volume+0x300>
 800c16a:	2301      	movs	r3, #1
 800c16c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800c170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c172:	1c9a      	adds	r2, r3, #2
 800c174:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c176:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800c178:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c17a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c17c:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800c17e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800c180:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c182:	441a      	add	r2, r3
 800c184:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c186:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800c188:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c18a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c18c:	441a      	add	r2, r3
 800c18e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c190:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800c192:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c196:	2b03      	cmp	r3, #3
 800c198:	d11e      	bne.n	800c1d8 <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800c19a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c19c:	3334      	adds	r3, #52	; 0x34
 800c19e:	332a      	adds	r3, #42	; 0x2a
 800c1a0:	4618      	mov	r0, r3
 800c1a2:	f7fe fb9b 	bl	800a8dc <ld_word>
 800c1a6:	4603      	mov	r3, r0
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d001      	beq.n	800c1b0 <find_volume+0x340>
 800c1ac:	230d      	movs	r3, #13
 800c1ae:	e0a8      	b.n	800c302 <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800c1b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1b2:	891b      	ldrh	r3, [r3, #8]
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d001      	beq.n	800c1bc <find_volume+0x34c>
 800c1b8:	230d      	movs	r3, #13
 800c1ba:	e0a2      	b.n	800c302 <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800c1bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1be:	3334      	adds	r3, #52	; 0x34
 800c1c0:	332c      	adds	r3, #44	; 0x2c
 800c1c2:	4618      	mov	r0, r3
 800c1c4:	f7fe fba2 	bl	800a90c <ld_dword>
 800c1c8:	4602      	mov	r2, r0
 800c1ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1cc:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800c1ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1d0:	699b      	ldr	r3, [r3, #24]
 800c1d2:	009b      	lsls	r3, r3, #2
 800c1d4:	647b      	str	r3, [r7, #68]	; 0x44
 800c1d6:	e01f      	b.n	800c218 <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800c1d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1da:	891b      	ldrh	r3, [r3, #8]
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d101      	bne.n	800c1e4 <find_volume+0x374>
 800c1e0:	230d      	movs	r3, #13
 800c1e2:	e08e      	b.n	800c302 <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800c1e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c1e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c1ea:	441a      	add	r2, r3
 800c1ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1ee:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800c1f0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c1f4:	2b02      	cmp	r3, #2
 800c1f6:	d103      	bne.n	800c200 <find_volume+0x390>
 800c1f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1fa:	699b      	ldr	r3, [r3, #24]
 800c1fc:	005b      	lsls	r3, r3, #1
 800c1fe:	e00a      	b.n	800c216 <find_volume+0x3a6>
 800c200:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c202:	699a      	ldr	r2, [r3, #24]
 800c204:	4613      	mov	r3, r2
 800c206:	005b      	lsls	r3, r3, #1
 800c208:	4413      	add	r3, r2
 800c20a:	085a      	lsrs	r2, r3, #1
 800c20c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c20e:	699b      	ldr	r3, [r3, #24]
 800c210:	f003 0301 	and.w	r3, r3, #1
 800c214:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800c216:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800c218:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c21a:	69da      	ldr	r2, [r3, #28]
 800c21c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c21e:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800c222:	0a5b      	lsrs	r3, r3, #9
 800c224:	429a      	cmp	r2, r3
 800c226:	d201      	bcs.n	800c22c <find_volume+0x3bc>
 800c228:	230d      	movs	r3, #13
 800c22a:	e06a      	b.n	800c302 <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800c22c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c22e:	f04f 32ff 	mov.w	r2, #4294967295
 800c232:	615a      	str	r2, [r3, #20]
 800c234:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c236:	695a      	ldr	r2, [r3, #20]
 800c238:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c23a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800c23c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c23e:	2280      	movs	r2, #128	; 0x80
 800c240:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800c242:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c246:	2b03      	cmp	r3, #3
 800c248:	d149      	bne.n	800c2de <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800c24a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c24c:	3334      	adds	r3, #52	; 0x34
 800c24e:	3330      	adds	r3, #48	; 0x30
 800c250:	4618      	mov	r0, r3
 800c252:	f7fe fb43 	bl	800a8dc <ld_word>
 800c256:	4603      	mov	r3, r0
 800c258:	2b01      	cmp	r3, #1
 800c25a:	d140      	bne.n	800c2de <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800c25c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c25e:	3301      	adds	r3, #1
 800c260:	4619      	mov	r1, r3
 800c262:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c264:	f7fe fe1c 	bl	800aea0 <move_window>
 800c268:	4603      	mov	r3, r0
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d137      	bne.n	800c2de <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 800c26e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c270:	2200      	movs	r2, #0
 800c272:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800c274:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c276:	3334      	adds	r3, #52	; 0x34
 800c278:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800c27c:	4618      	mov	r0, r3
 800c27e:	f7fe fb2d 	bl	800a8dc <ld_word>
 800c282:	4603      	mov	r3, r0
 800c284:	461a      	mov	r2, r3
 800c286:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800c28a:	429a      	cmp	r2, r3
 800c28c:	d127      	bne.n	800c2de <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800c28e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c290:	3334      	adds	r3, #52	; 0x34
 800c292:	4618      	mov	r0, r3
 800c294:	f7fe fb3a 	bl	800a90c <ld_dword>
 800c298:	4603      	mov	r3, r0
 800c29a:	4a1c      	ldr	r2, [pc, #112]	; (800c30c <find_volume+0x49c>)
 800c29c:	4293      	cmp	r3, r2
 800c29e:	d11e      	bne.n	800c2de <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800c2a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2a2:	3334      	adds	r3, #52	; 0x34
 800c2a4:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800c2a8:	4618      	mov	r0, r3
 800c2aa:	f7fe fb2f 	bl	800a90c <ld_dword>
 800c2ae:	4603      	mov	r3, r0
 800c2b0:	4a17      	ldr	r2, [pc, #92]	; (800c310 <find_volume+0x4a0>)
 800c2b2:	4293      	cmp	r3, r2
 800c2b4:	d113      	bne.n	800c2de <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800c2b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2b8:	3334      	adds	r3, #52	; 0x34
 800c2ba:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800c2be:	4618      	mov	r0, r3
 800c2c0:	f7fe fb24 	bl	800a90c <ld_dword>
 800c2c4:	4602      	mov	r2, r0
 800c2c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2c8:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800c2ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2cc:	3334      	adds	r3, #52	; 0x34
 800c2ce:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800c2d2:	4618      	mov	r0, r3
 800c2d4:	f7fe fb1a 	bl	800a90c <ld_dword>
 800c2d8:	4602      	mov	r2, r0
 800c2da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2dc:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800c2de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2e0:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800c2e4:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800c2e6:	4b0b      	ldr	r3, [pc, #44]	; (800c314 <find_volume+0x4a4>)
 800c2e8:	881b      	ldrh	r3, [r3, #0]
 800c2ea:	3301      	adds	r3, #1
 800c2ec:	b29a      	uxth	r2, r3
 800c2ee:	4b09      	ldr	r3, [pc, #36]	; (800c314 <find_volume+0x4a4>)
 800c2f0:	801a      	strh	r2, [r3, #0]
 800c2f2:	4b08      	ldr	r3, [pc, #32]	; (800c314 <find_volume+0x4a4>)
 800c2f4:	881a      	ldrh	r2, [r3, #0]
 800c2f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2f8:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800c2fa:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c2fc:	f7fe fd68 	bl	800add0 <clear_lock>
#endif
	return FR_OK;
 800c300:	2300      	movs	r3, #0
}
 800c302:	4618      	mov	r0, r3
 800c304:	3758      	adds	r7, #88	; 0x58
 800c306:	46bd      	mov	sp, r7
 800c308:	bd80      	pop	{r7, pc}
 800c30a:	bf00      	nop
 800c30c:	41615252 	.word	0x41615252
 800c310:	61417272 	.word	0x61417272
 800c314:	2000160c 	.word	0x2000160c

0800c318 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800c318:	b580      	push	{r7, lr}
 800c31a:	b084      	sub	sp, #16
 800c31c:	af00      	add	r7, sp, #0
 800c31e:	6078      	str	r0, [r7, #4]
 800c320:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800c322:	2309      	movs	r3, #9
 800c324:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d02e      	beq.n	800c38a <validate+0x72>
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	2b00      	cmp	r3, #0
 800c332:	d02a      	beq.n	800c38a <validate+0x72>
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	781b      	ldrb	r3, [r3, #0]
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d025      	beq.n	800c38a <validate+0x72>
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	889a      	ldrh	r2, [r3, #4]
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	681b      	ldr	r3, [r3, #0]
 800c346:	88db      	ldrh	r3, [r3, #6]
 800c348:	429a      	cmp	r2, r3
 800c34a:	d11e      	bne.n	800c38a <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	4618      	mov	r0, r3
 800c352:	f7fe fbc3 	bl	800aadc <lock_fs>
 800c356:	4603      	mov	r3, r0
 800c358:	2b00      	cmp	r3, #0
 800c35a:	d014      	beq.n	800c386 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	785b      	ldrb	r3, [r3, #1]
 800c362:	4618      	mov	r0, r3
 800c364:	f7fe fa1c 	bl	800a7a0 <disk_status>
 800c368:	4603      	mov	r3, r0
 800c36a:	f003 0301 	and.w	r3, r3, #1
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d102      	bne.n	800c378 <validate+0x60>
				res = FR_OK;
 800c372:	2300      	movs	r3, #0
 800c374:	73fb      	strb	r3, [r7, #15]
 800c376:	e008      	b.n	800c38a <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	2100      	movs	r1, #0
 800c37e:	4618      	mov	r0, r3
 800c380:	f7fe fbc2 	bl	800ab08 <unlock_fs>
 800c384:	e001      	b.n	800c38a <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800c386:	230f      	movs	r3, #15
 800c388:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800c38a:	7bfb      	ldrb	r3, [r7, #15]
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d102      	bne.n	800c396 <validate+0x7e>
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	e000      	b.n	800c398 <validate+0x80>
 800c396:	2300      	movs	r3, #0
 800c398:	683a      	ldr	r2, [r7, #0]
 800c39a:	6013      	str	r3, [r2, #0]
	return res;
 800c39c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c39e:	4618      	mov	r0, r3
 800c3a0:	3710      	adds	r7, #16
 800c3a2:	46bd      	mov	sp, r7
 800c3a4:	bd80      	pop	{r7, pc}
	...

0800c3a8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800c3a8:	b580      	push	{r7, lr}
 800c3aa:	b088      	sub	sp, #32
 800c3ac:	af00      	add	r7, sp, #0
 800c3ae:	60f8      	str	r0, [r7, #12]
 800c3b0:	60b9      	str	r1, [r7, #8]
 800c3b2:	4613      	mov	r3, r2
 800c3b4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800c3b6:	68bb      	ldr	r3, [r7, #8]
 800c3b8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800c3ba:	f107 0310 	add.w	r3, r7, #16
 800c3be:	4618      	mov	r0, r3
 800c3c0:	f7ff fcbb 	bl	800bd3a <get_ldnumber>
 800c3c4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800c3c6:	69fb      	ldr	r3, [r7, #28]
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	da01      	bge.n	800c3d0 <f_mount+0x28>
 800c3cc:	230b      	movs	r3, #11
 800c3ce:	e048      	b.n	800c462 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800c3d0:	4a26      	ldr	r2, [pc, #152]	; (800c46c <f_mount+0xc4>)
 800c3d2:	69fb      	ldr	r3, [r7, #28]
 800c3d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c3d8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800c3da:	69bb      	ldr	r3, [r7, #24]
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	d00f      	beq.n	800c400 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800c3e0:	69b8      	ldr	r0, [r7, #24]
 800c3e2:	f7fe fcf5 	bl	800add0 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800c3e6:	69bb      	ldr	r3, [r7, #24]
 800c3e8:	68db      	ldr	r3, [r3, #12]
 800c3ea:	4618      	mov	r0, r3
 800c3ec:	f000 ff34 	bl	800d258 <ff_del_syncobj>
 800c3f0:	4603      	mov	r3, r0
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d101      	bne.n	800c3fa <f_mount+0x52>
 800c3f6:	2302      	movs	r3, #2
 800c3f8:	e033      	b.n	800c462 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800c3fa:	69bb      	ldr	r3, [r7, #24]
 800c3fc:	2200      	movs	r2, #0
 800c3fe:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800c400:	68fb      	ldr	r3, [r7, #12]
 800c402:	2b00      	cmp	r3, #0
 800c404:	d00f      	beq.n	800c426 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	2200      	movs	r2, #0
 800c40a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800c40c:	69fb      	ldr	r3, [r7, #28]
 800c40e:	b2da      	uxtb	r2, r3
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	330c      	adds	r3, #12
 800c414:	4619      	mov	r1, r3
 800c416:	4610      	mov	r0, r2
 800c418:	f000 ff03 	bl	800d222 <ff_cre_syncobj>
 800c41c:	4603      	mov	r3, r0
 800c41e:	2b00      	cmp	r3, #0
 800c420:	d101      	bne.n	800c426 <f_mount+0x7e>
 800c422:	2302      	movs	r3, #2
 800c424:	e01d      	b.n	800c462 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800c426:	68fa      	ldr	r2, [r7, #12]
 800c428:	4910      	ldr	r1, [pc, #64]	; (800c46c <f_mount+0xc4>)
 800c42a:	69fb      	ldr	r3, [r7, #28]
 800c42c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	2b00      	cmp	r3, #0
 800c434:	d002      	beq.n	800c43c <f_mount+0x94>
 800c436:	79fb      	ldrb	r3, [r7, #7]
 800c438:	2b01      	cmp	r3, #1
 800c43a:	d001      	beq.n	800c440 <f_mount+0x98>
 800c43c:	2300      	movs	r3, #0
 800c43e:	e010      	b.n	800c462 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800c440:	f107 010c 	add.w	r1, r7, #12
 800c444:	f107 0308 	add.w	r3, r7, #8
 800c448:	2200      	movs	r2, #0
 800c44a:	4618      	mov	r0, r3
 800c44c:	f7ff fd10 	bl	800be70 <find_volume>
 800c450:	4603      	mov	r3, r0
 800c452:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	7dfa      	ldrb	r2, [r7, #23]
 800c458:	4611      	mov	r1, r2
 800c45a:	4618      	mov	r0, r3
 800c45c:	f7fe fb54 	bl	800ab08 <unlock_fs>
 800c460:	7dfb      	ldrb	r3, [r7, #23]
}
 800c462:	4618      	mov	r0, r3
 800c464:	3720      	adds	r7, #32
 800c466:	46bd      	mov	sp, r7
 800c468:	bd80      	pop	{r7, pc}
 800c46a:	bf00      	nop
 800c46c:	20001608 	.word	0x20001608

0800c470 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800c470:	b580      	push	{r7, lr}
 800c472:	b098      	sub	sp, #96	; 0x60
 800c474:	af00      	add	r7, sp, #0
 800c476:	60f8      	str	r0, [r7, #12]
 800c478:	60b9      	str	r1, [r7, #8]
 800c47a:	4613      	mov	r3, r2
 800c47c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	2b00      	cmp	r3, #0
 800c482:	d101      	bne.n	800c488 <f_open+0x18>
 800c484:	2309      	movs	r3, #9
 800c486:	e1b4      	b.n	800c7f2 <f_open+0x382>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800c488:	79fb      	ldrb	r3, [r7, #7]
 800c48a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c48e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800c490:	79fa      	ldrb	r2, [r7, #7]
 800c492:	f107 0110 	add.w	r1, r7, #16
 800c496:	f107 0308 	add.w	r3, r7, #8
 800c49a:	4618      	mov	r0, r3
 800c49c:	f7ff fce8 	bl	800be70 <find_volume>
 800c4a0:	4603      	mov	r3, r0
 800c4a2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800c4a6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	f040 8191 	bne.w	800c7d2 <f_open+0x362>
		dj.obj.fs = fs;
 800c4b0:	693b      	ldr	r3, [r7, #16]
 800c4b2:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800c4b4:	68ba      	ldr	r2, [r7, #8]
 800c4b6:	f107 0314 	add.w	r3, r7, #20
 800c4ba:	4611      	mov	r1, r2
 800c4bc:	4618      	mov	r0, r3
 800c4be:	f7ff fbcb 	bl	800bc58 <follow_path>
 800c4c2:	4603      	mov	r3, r0
 800c4c4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800c4c8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d11a      	bne.n	800c506 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800c4d0:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800c4d4:	b25b      	sxtb	r3, r3
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	da03      	bge.n	800c4e2 <f_open+0x72>
				res = FR_INVALID_NAME;
 800c4da:	2306      	movs	r3, #6
 800c4dc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800c4e0:	e011      	b.n	800c506 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c4e2:	79fb      	ldrb	r3, [r7, #7]
 800c4e4:	f023 0301 	bic.w	r3, r3, #1
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	bf14      	ite	ne
 800c4ec:	2301      	movne	r3, #1
 800c4ee:	2300      	moveq	r3, #0
 800c4f0:	b2db      	uxtb	r3, r3
 800c4f2:	461a      	mov	r2, r3
 800c4f4:	f107 0314 	add.w	r3, r7, #20
 800c4f8:	4611      	mov	r1, r2
 800c4fa:	4618      	mov	r0, r3
 800c4fc:	f7fe fb20 	bl	800ab40 <chk_lock>
 800c500:	4603      	mov	r3, r0
 800c502:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800c506:	79fb      	ldrb	r3, [r7, #7]
 800c508:	f003 031c 	and.w	r3, r3, #28
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d07f      	beq.n	800c610 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800c510:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c514:	2b00      	cmp	r3, #0
 800c516:	d017      	beq.n	800c548 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800c518:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c51c:	2b04      	cmp	r3, #4
 800c51e:	d10e      	bne.n	800c53e <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800c520:	f7fe fb6a 	bl	800abf8 <enq_lock>
 800c524:	4603      	mov	r3, r0
 800c526:	2b00      	cmp	r3, #0
 800c528:	d006      	beq.n	800c538 <f_open+0xc8>
 800c52a:	f107 0314 	add.w	r3, r7, #20
 800c52e:	4618      	mov	r0, r3
 800c530:	f7ff faae 	bl	800ba90 <dir_register>
 800c534:	4603      	mov	r3, r0
 800c536:	e000      	b.n	800c53a <f_open+0xca>
 800c538:	2312      	movs	r3, #18
 800c53a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800c53e:	79fb      	ldrb	r3, [r7, #7]
 800c540:	f043 0308 	orr.w	r3, r3, #8
 800c544:	71fb      	strb	r3, [r7, #7]
 800c546:	e010      	b.n	800c56a <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800c548:	7ebb      	ldrb	r3, [r7, #26]
 800c54a:	f003 0311 	and.w	r3, r3, #17
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d003      	beq.n	800c55a <f_open+0xea>
					res = FR_DENIED;
 800c552:	2307      	movs	r3, #7
 800c554:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800c558:	e007      	b.n	800c56a <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800c55a:	79fb      	ldrb	r3, [r7, #7]
 800c55c:	f003 0304 	and.w	r3, r3, #4
 800c560:	2b00      	cmp	r3, #0
 800c562:	d002      	beq.n	800c56a <f_open+0xfa>
 800c564:	2308      	movs	r3, #8
 800c566:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800c56a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d168      	bne.n	800c644 <f_open+0x1d4>
 800c572:	79fb      	ldrb	r3, [r7, #7]
 800c574:	f003 0308 	and.w	r3, r3, #8
 800c578:	2b00      	cmp	r3, #0
 800c57a:	d063      	beq.n	800c644 <f_open+0x1d4>
				dw = GET_FATTIME();
 800c57c:	f7fd fbc8 	bl	8009d10 <get_fattime>
 800c580:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800c582:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c584:	330e      	adds	r3, #14
 800c586:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c588:	4618      	mov	r0, r3
 800c58a:	f7fe f9fd 	bl	800a988 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800c58e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c590:	3316      	adds	r3, #22
 800c592:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c594:	4618      	mov	r0, r3
 800c596:	f7fe f9f7 	bl	800a988 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800c59a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c59c:	330b      	adds	r3, #11
 800c59e:	2220      	movs	r2, #32
 800c5a0:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800c5a2:	693b      	ldr	r3, [r7, #16]
 800c5a4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c5a6:	4611      	mov	r1, r2
 800c5a8:	4618      	mov	r0, r3
 800c5aa:	f7ff f980 	bl	800b8ae <ld_clust>
 800c5ae:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800c5b0:	693b      	ldr	r3, [r7, #16]
 800c5b2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800c5b4:	2200      	movs	r2, #0
 800c5b6:	4618      	mov	r0, r3
 800c5b8:	f7ff f998 	bl	800b8ec <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800c5bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c5be:	331c      	adds	r3, #28
 800c5c0:	2100      	movs	r1, #0
 800c5c2:	4618      	mov	r0, r3
 800c5c4:	f7fe f9e0 	bl	800a988 <st_dword>
					fs->wflag = 1;
 800c5c8:	693b      	ldr	r3, [r7, #16]
 800c5ca:	2201      	movs	r2, #1
 800c5cc:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800c5ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d037      	beq.n	800c644 <f_open+0x1d4>
						dw = fs->winsect;
 800c5d4:	693b      	ldr	r3, [r7, #16]
 800c5d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c5d8:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800c5da:	f107 0314 	add.w	r3, r7, #20
 800c5de:	2200      	movs	r2, #0
 800c5e0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800c5e2:	4618      	mov	r0, r3
 800c5e4:	f7fe feab 	bl	800b33e <remove_chain>
 800c5e8:	4603      	mov	r3, r0
 800c5ea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800c5ee:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d126      	bne.n	800c644 <f_open+0x1d4>
							res = move_window(fs, dw);
 800c5f6:	693b      	ldr	r3, [r7, #16]
 800c5f8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c5fa:	4618      	mov	r0, r3
 800c5fc:	f7fe fc50 	bl	800aea0 <move_window>
 800c600:	4603      	mov	r3, r0
 800c602:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800c606:	693b      	ldr	r3, [r7, #16]
 800c608:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c60a:	3a01      	subs	r2, #1
 800c60c:	611a      	str	r2, [r3, #16]
 800c60e:	e019      	b.n	800c644 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800c610:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c614:	2b00      	cmp	r3, #0
 800c616:	d115      	bne.n	800c644 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800c618:	7ebb      	ldrb	r3, [r7, #26]
 800c61a:	f003 0310 	and.w	r3, r3, #16
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d003      	beq.n	800c62a <f_open+0x1ba>
					res = FR_NO_FILE;
 800c622:	2304      	movs	r3, #4
 800c624:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800c628:	e00c      	b.n	800c644 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800c62a:	79fb      	ldrb	r3, [r7, #7]
 800c62c:	f003 0302 	and.w	r3, r3, #2
 800c630:	2b00      	cmp	r3, #0
 800c632:	d007      	beq.n	800c644 <f_open+0x1d4>
 800c634:	7ebb      	ldrb	r3, [r7, #26]
 800c636:	f003 0301 	and.w	r3, r3, #1
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d002      	beq.n	800c644 <f_open+0x1d4>
						res = FR_DENIED;
 800c63e:	2307      	movs	r3, #7
 800c640:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800c644:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c648:	2b00      	cmp	r3, #0
 800c64a:	d128      	bne.n	800c69e <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800c64c:	79fb      	ldrb	r3, [r7, #7]
 800c64e:	f003 0308 	and.w	r3, r3, #8
 800c652:	2b00      	cmp	r3, #0
 800c654:	d003      	beq.n	800c65e <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800c656:	79fb      	ldrb	r3, [r7, #7]
 800c658:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c65c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800c65e:	693b      	ldr	r3, [r7, #16]
 800c660:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800c666:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c668:	68fb      	ldr	r3, [r7, #12]
 800c66a:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c66c:	79fb      	ldrb	r3, [r7, #7]
 800c66e:	f023 0301 	bic.w	r3, r3, #1
 800c672:	2b00      	cmp	r3, #0
 800c674:	bf14      	ite	ne
 800c676:	2301      	movne	r3, #1
 800c678:	2300      	moveq	r3, #0
 800c67a:	b2db      	uxtb	r3, r3
 800c67c:	461a      	mov	r2, r3
 800c67e:	f107 0314 	add.w	r3, r7, #20
 800c682:	4611      	mov	r1, r2
 800c684:	4618      	mov	r0, r3
 800c686:	f7fe fad9 	bl	800ac3c <inc_lock>
 800c68a:	4602      	mov	r2, r0
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	691b      	ldr	r3, [r3, #16]
 800c694:	2b00      	cmp	r3, #0
 800c696:	d102      	bne.n	800c69e <f_open+0x22e>
 800c698:	2302      	movs	r3, #2
 800c69a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800c69e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	f040 8095 	bne.w	800c7d2 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800c6a8:	693b      	ldr	r3, [r7, #16]
 800c6aa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c6ac:	4611      	mov	r1, r2
 800c6ae:	4618      	mov	r0, r3
 800c6b0:	f7ff f8fd 	bl	800b8ae <ld_clust>
 800c6b4:	4602      	mov	r2, r0
 800c6b6:	68fb      	ldr	r3, [r7, #12]
 800c6b8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800c6ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c6bc:	331c      	adds	r3, #28
 800c6be:	4618      	mov	r0, r3
 800c6c0:	f7fe f924 	bl	800a90c <ld_dword>
 800c6c4:	4602      	mov	r2, r0
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	2200      	movs	r2, #0
 800c6ce:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800c6d0:	693a      	ldr	r2, [r7, #16]
 800c6d2:	68fb      	ldr	r3, [r7, #12]
 800c6d4:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800c6d6:	693b      	ldr	r3, [r7, #16]
 800c6d8:	88da      	ldrh	r2, [r3, #6]
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	79fa      	ldrb	r2, [r7, #7]
 800c6e2:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	2200      	movs	r2, #0
 800c6e8:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	2200      	movs	r2, #0
 800c6ee:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	2200      	movs	r2, #0
 800c6f4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800c6f6:	68fb      	ldr	r3, [r7, #12]
 800c6f8:	3330      	adds	r3, #48	; 0x30
 800c6fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c6fe:	2100      	movs	r1, #0
 800c700:	4618      	mov	r0, r3
 800c702:	f7fe f98e 	bl	800aa22 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800c706:	79fb      	ldrb	r3, [r7, #7]
 800c708:	f003 0320 	and.w	r3, r3, #32
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	d060      	beq.n	800c7d2 <f_open+0x362>
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	68db      	ldr	r3, [r3, #12]
 800c714:	2b00      	cmp	r3, #0
 800c716:	d05c      	beq.n	800c7d2 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	68da      	ldr	r2, [r3, #12]
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800c720:	693b      	ldr	r3, [r7, #16]
 800c722:	895b      	ldrh	r3, [r3, #10]
 800c724:	025b      	lsls	r3, r3, #9
 800c726:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800c728:	68fb      	ldr	r3, [r7, #12]
 800c72a:	689b      	ldr	r3, [r3, #8]
 800c72c:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	68db      	ldr	r3, [r3, #12]
 800c732:	657b      	str	r3, [r7, #84]	; 0x54
 800c734:	e016      	b.n	800c764 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800c736:	68fb      	ldr	r3, [r7, #12]
 800c738:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c73a:	4618      	mov	r0, r3
 800c73c:	f7fe fc6b 	bl	800b016 <get_fat>
 800c740:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800c742:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c744:	2b01      	cmp	r3, #1
 800c746:	d802      	bhi.n	800c74e <f_open+0x2de>
 800c748:	2302      	movs	r3, #2
 800c74a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800c74e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c750:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c754:	d102      	bne.n	800c75c <f_open+0x2ec>
 800c756:	2301      	movs	r3, #1
 800c758:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c75c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800c75e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c760:	1ad3      	subs	r3, r2, r3
 800c762:	657b      	str	r3, [r7, #84]	; 0x54
 800c764:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c768:	2b00      	cmp	r3, #0
 800c76a:	d103      	bne.n	800c774 <f_open+0x304>
 800c76c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800c76e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c770:	429a      	cmp	r2, r3
 800c772:	d8e0      	bhi.n	800c736 <f_open+0x2c6>
				}
				fp->clust = clst;
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800c778:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800c77a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d127      	bne.n	800c7d2 <f_open+0x362>
 800c782:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c784:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d022      	beq.n	800c7d2 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800c78c:	693b      	ldr	r3, [r7, #16]
 800c78e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c790:	4618      	mov	r0, r3
 800c792:	f7fe fc21 	bl	800afd8 <clust2sect>
 800c796:	6478      	str	r0, [r7, #68]	; 0x44
 800c798:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d103      	bne.n	800c7a6 <f_open+0x336>
						res = FR_INT_ERR;
 800c79e:	2302      	movs	r3, #2
 800c7a0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800c7a4:	e015      	b.n	800c7d2 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800c7a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c7a8:	0a5a      	lsrs	r2, r3, #9
 800c7aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c7ac:	441a      	add	r2, r3
 800c7ae:	68fb      	ldr	r3, [r7, #12]
 800c7b0:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800c7b2:	693b      	ldr	r3, [r7, #16]
 800c7b4:	7858      	ldrb	r0, [r3, #1]
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	6a1a      	ldr	r2, [r3, #32]
 800c7c0:	2301      	movs	r3, #1
 800c7c2:	f7fe f82d 	bl	800a820 <disk_read>
 800c7c6:	4603      	mov	r3, r0
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d002      	beq.n	800c7d2 <f_open+0x362>
 800c7cc:	2301      	movs	r3, #1
 800c7ce:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800c7d2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d002      	beq.n	800c7e0 <f_open+0x370>
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	2200      	movs	r2, #0
 800c7de:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800c7e0:	693b      	ldr	r3, [r7, #16]
 800c7e2:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 800c7e6:	4611      	mov	r1, r2
 800c7e8:	4618      	mov	r0, r3
 800c7ea:	f7fe f98d 	bl	800ab08 <unlock_fs>
 800c7ee:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800c7f2:	4618      	mov	r0, r3
 800c7f4:	3760      	adds	r7, #96	; 0x60
 800c7f6:	46bd      	mov	sp, r7
 800c7f8:	bd80      	pop	{r7, pc}

0800c7fa <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800c7fa:	b580      	push	{r7, lr}
 800c7fc:	b08e      	sub	sp, #56	; 0x38
 800c7fe:	af00      	add	r7, sp, #0
 800c800:	60f8      	str	r0, [r7, #12]
 800c802:	60b9      	str	r1, [r7, #8]
 800c804:	607a      	str	r2, [r7, #4]
 800c806:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800c808:	68bb      	ldr	r3, [r7, #8]
 800c80a:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800c80c:	683b      	ldr	r3, [r7, #0]
 800c80e:	2200      	movs	r2, #0
 800c810:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800c812:	68fb      	ldr	r3, [r7, #12]
 800c814:	f107 0214 	add.w	r2, r7, #20
 800c818:	4611      	mov	r1, r2
 800c81a:	4618      	mov	r0, r3
 800c81c:	f7ff fd7c 	bl	800c318 <validate>
 800c820:	4603      	mov	r3, r0
 800c822:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800c826:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d107      	bne.n	800c83e <f_read+0x44>
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	7d5b      	ldrb	r3, [r3, #21]
 800c832:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800c836:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	d009      	beq.n	800c852 <f_read+0x58>
 800c83e:	697b      	ldr	r3, [r7, #20]
 800c840:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 800c844:	4611      	mov	r1, r2
 800c846:	4618      	mov	r0, r3
 800c848:	f7fe f95e 	bl	800ab08 <unlock_fs>
 800c84c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c850:	e13d      	b.n	800cace <f_read+0x2d4>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	7d1b      	ldrb	r3, [r3, #20]
 800c856:	f003 0301 	and.w	r3, r3, #1
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d106      	bne.n	800c86c <f_read+0x72>
 800c85e:	697b      	ldr	r3, [r7, #20]
 800c860:	2107      	movs	r1, #7
 800c862:	4618      	mov	r0, r3
 800c864:	f7fe f950 	bl	800ab08 <unlock_fs>
 800c868:	2307      	movs	r3, #7
 800c86a:	e130      	b.n	800cace <f_read+0x2d4>
	remain = fp->obj.objsize - fp->fptr;
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	68da      	ldr	r2, [r3, #12]
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	699b      	ldr	r3, [r3, #24]
 800c874:	1ad3      	subs	r3, r2, r3
 800c876:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800c878:	687a      	ldr	r2, [r7, #4]
 800c87a:	6a3b      	ldr	r3, [r7, #32]
 800c87c:	429a      	cmp	r2, r3
 800c87e:	f240 811c 	bls.w	800caba <f_read+0x2c0>
 800c882:	6a3b      	ldr	r3, [r7, #32]
 800c884:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800c886:	e118      	b.n	800caba <f_read+0x2c0>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	699b      	ldr	r3, [r3, #24]
 800c88c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c890:	2b00      	cmp	r3, #0
 800c892:	f040 80e4 	bne.w	800ca5e <f_read+0x264>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	699b      	ldr	r3, [r3, #24]
 800c89a:	0a5b      	lsrs	r3, r3, #9
 800c89c:	697a      	ldr	r2, [r7, #20]
 800c89e:	8952      	ldrh	r2, [r2, #10]
 800c8a0:	3a01      	subs	r2, #1
 800c8a2:	4013      	ands	r3, r2
 800c8a4:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800c8a6:	69fb      	ldr	r3, [r7, #28]
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d139      	bne.n	800c920 <f_read+0x126>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	699b      	ldr	r3, [r3, #24]
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d103      	bne.n	800c8bc <f_read+0xc2>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	689b      	ldr	r3, [r3, #8]
 800c8b8:	633b      	str	r3, [r7, #48]	; 0x30
 800c8ba:	e013      	b.n	800c8e4 <f_read+0xea>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	d007      	beq.n	800c8d4 <f_read+0xda>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800c8c4:	68fb      	ldr	r3, [r7, #12]
 800c8c6:	699b      	ldr	r3, [r3, #24]
 800c8c8:	4619      	mov	r1, r3
 800c8ca:	68f8      	ldr	r0, [r7, #12]
 800c8cc:	f7fe fe34 	bl	800b538 <clmt_clust>
 800c8d0:	6338      	str	r0, [r7, #48]	; 0x30
 800c8d2:	e007      	b.n	800c8e4 <f_read+0xea>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800c8d4:	68fa      	ldr	r2, [r7, #12]
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	69db      	ldr	r3, [r3, #28]
 800c8da:	4619      	mov	r1, r3
 800c8dc:	4610      	mov	r0, r2
 800c8de:	f7fe fb9a 	bl	800b016 <get_fat>
 800c8e2:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800c8e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c8e6:	2b01      	cmp	r3, #1
 800c8e8:	d809      	bhi.n	800c8fe <f_read+0x104>
 800c8ea:	68fb      	ldr	r3, [r7, #12]
 800c8ec:	2202      	movs	r2, #2
 800c8ee:	755a      	strb	r2, [r3, #21]
 800c8f0:	697b      	ldr	r3, [r7, #20]
 800c8f2:	2102      	movs	r1, #2
 800c8f4:	4618      	mov	r0, r3
 800c8f6:	f7fe f907 	bl	800ab08 <unlock_fs>
 800c8fa:	2302      	movs	r3, #2
 800c8fc:	e0e7      	b.n	800cace <f_read+0x2d4>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c8fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c900:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c904:	d109      	bne.n	800c91a <f_read+0x120>
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	2201      	movs	r2, #1
 800c90a:	755a      	strb	r2, [r3, #21]
 800c90c:	697b      	ldr	r3, [r7, #20]
 800c90e:	2101      	movs	r1, #1
 800c910:	4618      	mov	r0, r3
 800c912:	f7fe f8f9 	bl	800ab08 <unlock_fs>
 800c916:	2301      	movs	r3, #1
 800c918:	e0d9      	b.n	800cace <f_read+0x2d4>
				fp->clust = clst;				/* Update current cluster */
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c91e:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800c920:	697a      	ldr	r2, [r7, #20]
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	69db      	ldr	r3, [r3, #28]
 800c926:	4619      	mov	r1, r3
 800c928:	4610      	mov	r0, r2
 800c92a:	f7fe fb55 	bl	800afd8 <clust2sect>
 800c92e:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800c930:	69bb      	ldr	r3, [r7, #24]
 800c932:	2b00      	cmp	r3, #0
 800c934:	d109      	bne.n	800c94a <f_read+0x150>
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	2202      	movs	r2, #2
 800c93a:	755a      	strb	r2, [r3, #21]
 800c93c:	697b      	ldr	r3, [r7, #20]
 800c93e:	2102      	movs	r1, #2
 800c940:	4618      	mov	r0, r3
 800c942:	f7fe f8e1 	bl	800ab08 <unlock_fs>
 800c946:	2302      	movs	r3, #2
 800c948:	e0c1      	b.n	800cace <f_read+0x2d4>
			sect += csect;
 800c94a:	69ba      	ldr	r2, [r7, #24]
 800c94c:	69fb      	ldr	r3, [r7, #28]
 800c94e:	4413      	add	r3, r2
 800c950:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	0a5b      	lsrs	r3, r3, #9
 800c956:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800c958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d03e      	beq.n	800c9dc <f_read+0x1e2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800c95e:	69fa      	ldr	r2, [r7, #28]
 800c960:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c962:	4413      	add	r3, r2
 800c964:	697a      	ldr	r2, [r7, #20]
 800c966:	8952      	ldrh	r2, [r2, #10]
 800c968:	4293      	cmp	r3, r2
 800c96a:	d905      	bls.n	800c978 <f_read+0x17e>
					cc = fs->csize - csect;
 800c96c:	697b      	ldr	r3, [r7, #20]
 800c96e:	895b      	ldrh	r3, [r3, #10]
 800c970:	461a      	mov	r2, r3
 800c972:	69fb      	ldr	r3, [r7, #28]
 800c974:	1ad3      	subs	r3, r2, r3
 800c976:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c978:	697b      	ldr	r3, [r7, #20]
 800c97a:	7858      	ldrb	r0, [r3, #1]
 800c97c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c97e:	69ba      	ldr	r2, [r7, #24]
 800c980:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c982:	f7fd ff4d 	bl	800a820 <disk_read>
 800c986:	4603      	mov	r3, r0
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d009      	beq.n	800c9a0 <f_read+0x1a6>
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	2201      	movs	r2, #1
 800c990:	755a      	strb	r2, [r3, #21]
 800c992:	697b      	ldr	r3, [r7, #20]
 800c994:	2101      	movs	r1, #1
 800c996:	4618      	mov	r0, r3
 800c998:	f7fe f8b6 	bl	800ab08 <unlock_fs>
 800c99c:	2301      	movs	r3, #1
 800c99e:	e096      	b.n	800cace <f_read+0x2d4>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	7d1b      	ldrb	r3, [r3, #20]
 800c9a4:	b25b      	sxtb	r3, r3
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	da14      	bge.n	800c9d4 <f_read+0x1da>
 800c9aa:	68fb      	ldr	r3, [r7, #12]
 800c9ac:	6a1a      	ldr	r2, [r3, #32]
 800c9ae:	69bb      	ldr	r3, [r7, #24]
 800c9b0:	1ad3      	subs	r3, r2, r3
 800c9b2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c9b4:	429a      	cmp	r2, r3
 800c9b6:	d90d      	bls.n	800c9d4 <f_read+0x1da>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	6a1a      	ldr	r2, [r3, #32]
 800c9bc:	69bb      	ldr	r3, [r7, #24]
 800c9be:	1ad3      	subs	r3, r2, r3
 800c9c0:	025b      	lsls	r3, r3, #9
 800c9c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c9c4:	18d0      	adds	r0, r2, r3
 800c9c6:	68fb      	ldr	r3, [r7, #12]
 800c9c8:	3330      	adds	r3, #48	; 0x30
 800c9ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c9ce:	4619      	mov	r1, r3
 800c9d0:	f7fe f806 	bl	800a9e0 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800c9d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9d6:	025b      	lsls	r3, r3, #9
 800c9d8:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800c9da:	e05a      	b.n	800ca92 <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800c9dc:	68fb      	ldr	r3, [r7, #12]
 800c9de:	6a1b      	ldr	r3, [r3, #32]
 800c9e0:	69ba      	ldr	r2, [r7, #24]
 800c9e2:	429a      	cmp	r2, r3
 800c9e4:	d038      	beq.n	800ca58 <f_read+0x25e>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800c9e6:	68fb      	ldr	r3, [r7, #12]
 800c9e8:	7d1b      	ldrb	r3, [r3, #20]
 800c9ea:	b25b      	sxtb	r3, r3
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	da1d      	bge.n	800ca2c <f_read+0x232>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c9f0:	697b      	ldr	r3, [r7, #20]
 800c9f2:	7858      	ldrb	r0, [r3, #1]
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c9fa:	68fb      	ldr	r3, [r7, #12]
 800c9fc:	6a1a      	ldr	r2, [r3, #32]
 800c9fe:	2301      	movs	r3, #1
 800ca00:	f7fd ff2e 	bl	800a860 <disk_write>
 800ca04:	4603      	mov	r3, r0
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	d009      	beq.n	800ca1e <f_read+0x224>
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	2201      	movs	r2, #1
 800ca0e:	755a      	strb	r2, [r3, #21]
 800ca10:	697b      	ldr	r3, [r7, #20]
 800ca12:	2101      	movs	r1, #1
 800ca14:	4618      	mov	r0, r3
 800ca16:	f7fe f877 	bl	800ab08 <unlock_fs>
 800ca1a:	2301      	movs	r3, #1
 800ca1c:	e057      	b.n	800cace <f_read+0x2d4>
					fp->flag &= (BYTE)~FA_DIRTY;
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	7d1b      	ldrb	r3, [r3, #20]
 800ca22:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ca26:	b2da      	uxtb	r2, r3
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800ca2c:	697b      	ldr	r3, [r7, #20]
 800ca2e:	7858      	ldrb	r0, [r3, #1]
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ca36:	2301      	movs	r3, #1
 800ca38:	69ba      	ldr	r2, [r7, #24]
 800ca3a:	f7fd fef1 	bl	800a820 <disk_read>
 800ca3e:	4603      	mov	r3, r0
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	d009      	beq.n	800ca58 <f_read+0x25e>
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	2201      	movs	r2, #1
 800ca48:	755a      	strb	r2, [r3, #21]
 800ca4a:	697b      	ldr	r3, [r7, #20]
 800ca4c:	2101      	movs	r1, #1
 800ca4e:	4618      	mov	r0, r3
 800ca50:	f7fe f85a 	bl	800ab08 <unlock_fs>
 800ca54:	2301      	movs	r3, #1
 800ca56:	e03a      	b.n	800cace <f_read+0x2d4>
			}
#endif
			fp->sect = sect;
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	69ba      	ldr	r2, [r7, #24]
 800ca5c:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	699b      	ldr	r3, [r3, #24]
 800ca62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca66:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800ca6a:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800ca6c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	429a      	cmp	r2, r3
 800ca72:	d901      	bls.n	800ca78 <f_read+0x27e>
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800ca78:	68fb      	ldr	r3, [r7, #12]
 800ca7a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	699b      	ldr	r3, [r3, #24]
 800ca82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca86:	4413      	add	r3, r2
 800ca88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ca8a:	4619      	mov	r1, r3
 800ca8c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ca8e:	f7fd ffa7 	bl	800a9e0 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800ca92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ca94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca96:	4413      	add	r3, r2
 800ca98:	627b      	str	r3, [r7, #36]	; 0x24
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	699a      	ldr	r2, [r3, #24]
 800ca9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800caa0:	441a      	add	r2, r3
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	619a      	str	r2, [r3, #24]
 800caa6:	683b      	ldr	r3, [r7, #0]
 800caa8:	681a      	ldr	r2, [r3, #0]
 800caaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800caac:	441a      	add	r2, r3
 800caae:	683b      	ldr	r3, [r7, #0]
 800cab0:	601a      	str	r2, [r3, #0]
 800cab2:	687a      	ldr	r2, [r7, #4]
 800cab4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cab6:	1ad3      	subs	r3, r2, r3
 800cab8:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	f47f aee3 	bne.w	800c888 <f_read+0x8e>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800cac2:	697b      	ldr	r3, [r7, #20]
 800cac4:	2100      	movs	r1, #0
 800cac6:	4618      	mov	r0, r3
 800cac8:	f7fe f81e 	bl	800ab08 <unlock_fs>
 800cacc:	2300      	movs	r3, #0
}
 800cace:	4618      	mov	r0, r3
 800cad0:	3738      	adds	r7, #56	; 0x38
 800cad2:	46bd      	mov	sp, r7
 800cad4:	bd80      	pop	{r7, pc}

0800cad6 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800cad6:	b580      	push	{r7, lr}
 800cad8:	b08c      	sub	sp, #48	; 0x30
 800cada:	af00      	add	r7, sp, #0
 800cadc:	60f8      	str	r0, [r7, #12]
 800cade:	60b9      	str	r1, [r7, #8]
 800cae0:	607a      	str	r2, [r7, #4]
 800cae2:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800cae4:	68bb      	ldr	r3, [r7, #8]
 800cae6:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800cae8:	683b      	ldr	r3, [r7, #0]
 800caea:	2200      	movs	r2, #0
 800caec:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	f107 0210 	add.w	r2, r7, #16
 800caf4:	4611      	mov	r1, r2
 800caf6:	4618      	mov	r0, r3
 800caf8:	f7ff fc0e 	bl	800c318 <validate>
 800cafc:	4603      	mov	r3, r0
 800cafe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800cb02:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d107      	bne.n	800cb1a <f_write+0x44>
 800cb0a:	68fb      	ldr	r3, [r7, #12]
 800cb0c:	7d5b      	ldrb	r3, [r3, #21]
 800cb0e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800cb12:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d009      	beq.n	800cb2e <f_write+0x58>
 800cb1a:	693b      	ldr	r3, [r7, #16]
 800cb1c:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800cb20:	4611      	mov	r1, r2
 800cb22:	4618      	mov	r0, r3
 800cb24:	f7fd fff0 	bl	800ab08 <unlock_fs>
 800cb28:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cb2c:	e173      	b.n	800ce16 <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	7d1b      	ldrb	r3, [r3, #20]
 800cb32:	f003 0302 	and.w	r3, r3, #2
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	d106      	bne.n	800cb48 <f_write+0x72>
 800cb3a:	693b      	ldr	r3, [r7, #16]
 800cb3c:	2107      	movs	r1, #7
 800cb3e:	4618      	mov	r0, r3
 800cb40:	f7fd ffe2 	bl	800ab08 <unlock_fs>
 800cb44:	2307      	movs	r3, #7
 800cb46:	e166      	b.n	800ce16 <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	699a      	ldr	r2, [r3, #24]
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	441a      	add	r2, r3
 800cb50:	68fb      	ldr	r3, [r7, #12]
 800cb52:	699b      	ldr	r3, [r3, #24]
 800cb54:	429a      	cmp	r2, r3
 800cb56:	f080 814b 	bcs.w	800cdf0 <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	699b      	ldr	r3, [r3, #24]
 800cb5e:	43db      	mvns	r3, r3
 800cb60:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800cb62:	e145      	b.n	800cdf0 <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800cb64:	68fb      	ldr	r3, [r7, #12]
 800cb66:	699b      	ldr	r3, [r3, #24]
 800cb68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb6c:	2b00      	cmp	r3, #0
 800cb6e:	f040 8101 	bne.w	800cd74 <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	699b      	ldr	r3, [r3, #24]
 800cb76:	0a5b      	lsrs	r3, r3, #9
 800cb78:	693a      	ldr	r2, [r7, #16]
 800cb7a:	8952      	ldrh	r2, [r2, #10]
 800cb7c:	3a01      	subs	r2, #1
 800cb7e:	4013      	ands	r3, r2
 800cb80:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800cb82:	69bb      	ldr	r3, [r7, #24]
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d14d      	bne.n	800cc24 <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	699b      	ldr	r3, [r3, #24]
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	d10c      	bne.n	800cbaa <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	689b      	ldr	r3, [r3, #8]
 800cb94:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800cb96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d11a      	bne.n	800cbd2 <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	2100      	movs	r1, #0
 800cba0:	4618      	mov	r0, r3
 800cba2:	f7fe fc31 	bl	800b408 <create_chain>
 800cba6:	62b8      	str	r0, [r7, #40]	; 0x28
 800cba8:	e013      	b.n	800cbd2 <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	d007      	beq.n	800cbc2 <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800cbb2:	68fb      	ldr	r3, [r7, #12]
 800cbb4:	699b      	ldr	r3, [r3, #24]
 800cbb6:	4619      	mov	r1, r3
 800cbb8:	68f8      	ldr	r0, [r7, #12]
 800cbba:	f7fe fcbd 	bl	800b538 <clmt_clust>
 800cbbe:	62b8      	str	r0, [r7, #40]	; 0x28
 800cbc0:	e007      	b.n	800cbd2 <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800cbc2:	68fa      	ldr	r2, [r7, #12]
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	69db      	ldr	r3, [r3, #28]
 800cbc8:	4619      	mov	r1, r3
 800cbca:	4610      	mov	r0, r2
 800cbcc:	f7fe fc1c 	bl	800b408 <create_chain>
 800cbd0:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800cbd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	f000 8110 	beq.w	800cdfa <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800cbda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbdc:	2b01      	cmp	r3, #1
 800cbde:	d109      	bne.n	800cbf4 <f_write+0x11e>
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	2202      	movs	r2, #2
 800cbe4:	755a      	strb	r2, [r3, #21]
 800cbe6:	693b      	ldr	r3, [r7, #16]
 800cbe8:	2102      	movs	r1, #2
 800cbea:	4618      	mov	r0, r3
 800cbec:	f7fd ff8c 	bl	800ab08 <unlock_fs>
 800cbf0:	2302      	movs	r3, #2
 800cbf2:	e110      	b.n	800ce16 <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800cbf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cbfa:	d109      	bne.n	800cc10 <f_write+0x13a>
 800cbfc:	68fb      	ldr	r3, [r7, #12]
 800cbfe:	2201      	movs	r2, #1
 800cc00:	755a      	strb	r2, [r3, #21]
 800cc02:	693b      	ldr	r3, [r7, #16]
 800cc04:	2101      	movs	r1, #1
 800cc06:	4618      	mov	r0, r3
 800cc08:	f7fd ff7e 	bl	800ab08 <unlock_fs>
 800cc0c:	2301      	movs	r3, #1
 800cc0e:	e102      	b.n	800ce16 <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cc14:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800cc16:	68fb      	ldr	r3, [r7, #12]
 800cc18:	689b      	ldr	r3, [r3, #8]
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d102      	bne.n	800cc24 <f_write+0x14e>
 800cc1e:	68fb      	ldr	r3, [r7, #12]
 800cc20:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cc22:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	7d1b      	ldrb	r3, [r3, #20]
 800cc28:	b25b      	sxtb	r3, r3
 800cc2a:	2b00      	cmp	r3, #0
 800cc2c:	da1d      	bge.n	800cc6a <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800cc2e:	693b      	ldr	r3, [r7, #16]
 800cc30:	7858      	ldrb	r0, [r3, #1]
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800cc38:	68fb      	ldr	r3, [r7, #12]
 800cc3a:	6a1a      	ldr	r2, [r3, #32]
 800cc3c:	2301      	movs	r3, #1
 800cc3e:	f7fd fe0f 	bl	800a860 <disk_write>
 800cc42:	4603      	mov	r3, r0
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d009      	beq.n	800cc5c <f_write+0x186>
 800cc48:	68fb      	ldr	r3, [r7, #12]
 800cc4a:	2201      	movs	r2, #1
 800cc4c:	755a      	strb	r2, [r3, #21]
 800cc4e:	693b      	ldr	r3, [r7, #16]
 800cc50:	2101      	movs	r1, #1
 800cc52:	4618      	mov	r0, r3
 800cc54:	f7fd ff58 	bl	800ab08 <unlock_fs>
 800cc58:	2301      	movs	r3, #1
 800cc5a:	e0dc      	b.n	800ce16 <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	7d1b      	ldrb	r3, [r3, #20]
 800cc60:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cc64:	b2da      	uxtb	r2, r3
 800cc66:	68fb      	ldr	r3, [r7, #12]
 800cc68:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800cc6a:	693a      	ldr	r2, [r7, #16]
 800cc6c:	68fb      	ldr	r3, [r7, #12]
 800cc6e:	69db      	ldr	r3, [r3, #28]
 800cc70:	4619      	mov	r1, r3
 800cc72:	4610      	mov	r0, r2
 800cc74:	f7fe f9b0 	bl	800afd8 <clust2sect>
 800cc78:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800cc7a:	697b      	ldr	r3, [r7, #20]
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d109      	bne.n	800cc94 <f_write+0x1be>
 800cc80:	68fb      	ldr	r3, [r7, #12]
 800cc82:	2202      	movs	r2, #2
 800cc84:	755a      	strb	r2, [r3, #21]
 800cc86:	693b      	ldr	r3, [r7, #16]
 800cc88:	2102      	movs	r1, #2
 800cc8a:	4618      	mov	r0, r3
 800cc8c:	f7fd ff3c 	bl	800ab08 <unlock_fs>
 800cc90:	2302      	movs	r3, #2
 800cc92:	e0c0      	b.n	800ce16 <f_write+0x340>
			sect += csect;
 800cc94:	697a      	ldr	r2, [r7, #20]
 800cc96:	69bb      	ldr	r3, [r7, #24]
 800cc98:	4413      	add	r3, r2
 800cc9a:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	0a5b      	lsrs	r3, r3, #9
 800cca0:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800cca2:	6a3b      	ldr	r3, [r7, #32]
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d041      	beq.n	800cd2c <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800cca8:	69ba      	ldr	r2, [r7, #24]
 800ccaa:	6a3b      	ldr	r3, [r7, #32]
 800ccac:	4413      	add	r3, r2
 800ccae:	693a      	ldr	r2, [r7, #16]
 800ccb0:	8952      	ldrh	r2, [r2, #10]
 800ccb2:	4293      	cmp	r3, r2
 800ccb4:	d905      	bls.n	800ccc2 <f_write+0x1ec>
					cc = fs->csize - csect;
 800ccb6:	693b      	ldr	r3, [r7, #16]
 800ccb8:	895b      	ldrh	r3, [r3, #10]
 800ccba:	461a      	mov	r2, r3
 800ccbc:	69bb      	ldr	r3, [r7, #24]
 800ccbe:	1ad3      	subs	r3, r2, r3
 800ccc0:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ccc2:	693b      	ldr	r3, [r7, #16]
 800ccc4:	7858      	ldrb	r0, [r3, #1]
 800ccc6:	6a3b      	ldr	r3, [r7, #32]
 800ccc8:	697a      	ldr	r2, [r7, #20]
 800ccca:	69f9      	ldr	r1, [r7, #28]
 800cccc:	f7fd fdc8 	bl	800a860 <disk_write>
 800ccd0:	4603      	mov	r3, r0
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d009      	beq.n	800ccea <f_write+0x214>
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	2201      	movs	r2, #1
 800ccda:	755a      	strb	r2, [r3, #21]
 800ccdc:	693b      	ldr	r3, [r7, #16]
 800ccde:	2101      	movs	r1, #1
 800cce0:	4618      	mov	r0, r3
 800cce2:	f7fd ff11 	bl	800ab08 <unlock_fs>
 800cce6:	2301      	movs	r3, #1
 800cce8:	e095      	b.n	800ce16 <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800ccea:	68fb      	ldr	r3, [r7, #12]
 800ccec:	6a1a      	ldr	r2, [r3, #32]
 800ccee:	697b      	ldr	r3, [r7, #20]
 800ccf0:	1ad3      	subs	r3, r2, r3
 800ccf2:	6a3a      	ldr	r2, [r7, #32]
 800ccf4:	429a      	cmp	r2, r3
 800ccf6:	d915      	bls.n	800cd24 <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	6a1a      	ldr	r2, [r3, #32]
 800cd02:	697b      	ldr	r3, [r7, #20]
 800cd04:	1ad3      	subs	r3, r2, r3
 800cd06:	025b      	lsls	r3, r3, #9
 800cd08:	69fa      	ldr	r2, [r7, #28]
 800cd0a:	4413      	add	r3, r2
 800cd0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800cd10:	4619      	mov	r1, r3
 800cd12:	f7fd fe65 	bl	800a9e0 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	7d1b      	ldrb	r3, [r3, #20]
 800cd1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cd1e:	b2da      	uxtb	r2, r3
 800cd20:	68fb      	ldr	r3, [r7, #12]
 800cd22:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800cd24:	6a3b      	ldr	r3, [r7, #32]
 800cd26:	025b      	lsls	r3, r3, #9
 800cd28:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800cd2a:	e044      	b.n	800cdb6 <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	6a1b      	ldr	r3, [r3, #32]
 800cd30:	697a      	ldr	r2, [r7, #20]
 800cd32:	429a      	cmp	r2, r3
 800cd34:	d01b      	beq.n	800cd6e <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 800cd36:	68fb      	ldr	r3, [r7, #12]
 800cd38:	699a      	ldr	r2, [r3, #24]
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800cd3e:	429a      	cmp	r2, r3
 800cd40:	d215      	bcs.n	800cd6e <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800cd42:	693b      	ldr	r3, [r7, #16]
 800cd44:	7858      	ldrb	r0, [r3, #1]
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800cd4c:	2301      	movs	r3, #1
 800cd4e:	697a      	ldr	r2, [r7, #20]
 800cd50:	f7fd fd66 	bl	800a820 <disk_read>
 800cd54:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d009      	beq.n	800cd6e <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 800cd5a:	68fb      	ldr	r3, [r7, #12]
 800cd5c:	2201      	movs	r2, #1
 800cd5e:	755a      	strb	r2, [r3, #21]
 800cd60:	693b      	ldr	r3, [r7, #16]
 800cd62:	2101      	movs	r1, #1
 800cd64:	4618      	mov	r0, r3
 800cd66:	f7fd fecf 	bl	800ab08 <unlock_fs>
 800cd6a:	2301      	movs	r3, #1
 800cd6c:	e053      	b.n	800ce16 <f_write+0x340>
			}
#endif
			fp->sect = sect;
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	697a      	ldr	r2, [r7, #20]
 800cd72:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800cd74:	68fb      	ldr	r3, [r7, #12]
 800cd76:	699b      	ldr	r3, [r3, #24]
 800cd78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cd7c:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800cd80:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800cd82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	429a      	cmp	r2, r3
 800cd88:	d901      	bls.n	800cd8e <f_write+0x2b8>
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	699b      	ldr	r3, [r3, #24]
 800cd98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cd9c:	4413      	add	r3, r2
 800cd9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cda0:	69f9      	ldr	r1, [r7, #28]
 800cda2:	4618      	mov	r0, r3
 800cda4:	f7fd fe1c 	bl	800a9e0 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	7d1b      	ldrb	r3, [r3, #20]
 800cdac:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800cdb0:	b2da      	uxtb	r2, r3
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800cdb6:	69fa      	ldr	r2, [r7, #28]
 800cdb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdba:	4413      	add	r3, r2
 800cdbc:	61fb      	str	r3, [r7, #28]
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	699a      	ldr	r2, [r3, #24]
 800cdc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdc4:	441a      	add	r2, r3
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	619a      	str	r2, [r3, #24]
 800cdca:	68fb      	ldr	r3, [r7, #12]
 800cdcc:	68da      	ldr	r2, [r3, #12]
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	699b      	ldr	r3, [r3, #24]
 800cdd2:	429a      	cmp	r2, r3
 800cdd4:	bf38      	it	cc
 800cdd6:	461a      	movcc	r2, r3
 800cdd8:	68fb      	ldr	r3, [r7, #12]
 800cdda:	60da      	str	r2, [r3, #12]
 800cddc:	683b      	ldr	r3, [r7, #0]
 800cdde:	681a      	ldr	r2, [r3, #0]
 800cde0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cde2:	441a      	add	r2, r3
 800cde4:	683b      	ldr	r3, [r7, #0]
 800cde6:	601a      	str	r2, [r3, #0]
 800cde8:	687a      	ldr	r2, [r7, #4]
 800cdea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdec:	1ad3      	subs	r3, r2, r3
 800cdee:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	f47f aeb6 	bne.w	800cb64 <f_write+0x8e>
 800cdf8:	e000      	b.n	800cdfc <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800cdfa:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	7d1b      	ldrb	r3, [r3, #20]
 800ce00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ce04:	b2da      	uxtb	r2, r3
 800ce06:	68fb      	ldr	r3, [r7, #12]
 800ce08:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800ce0a:	693b      	ldr	r3, [r7, #16]
 800ce0c:	2100      	movs	r1, #0
 800ce0e:	4618      	mov	r0, r3
 800ce10:	f7fd fe7a 	bl	800ab08 <unlock_fs>
 800ce14:	2300      	movs	r3, #0
}
 800ce16:	4618      	mov	r0, r3
 800ce18:	3730      	adds	r7, #48	; 0x30
 800ce1a:	46bd      	mov	sp, r7
 800ce1c:	bd80      	pop	{r7, pc}

0800ce1e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800ce1e:	b580      	push	{r7, lr}
 800ce20:	b086      	sub	sp, #24
 800ce22:	af00      	add	r7, sp, #0
 800ce24:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	f107 0208 	add.w	r2, r7, #8
 800ce2c:	4611      	mov	r1, r2
 800ce2e:	4618      	mov	r0, r3
 800ce30:	f7ff fa72 	bl	800c318 <validate>
 800ce34:	4603      	mov	r3, r0
 800ce36:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ce38:	7dfb      	ldrb	r3, [r7, #23]
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	d16d      	bne.n	800cf1a <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	7d1b      	ldrb	r3, [r3, #20]
 800ce42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d067      	beq.n	800cf1a <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	7d1b      	ldrb	r3, [r3, #20]
 800ce4e:	b25b      	sxtb	r3, r3
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	da1a      	bge.n	800ce8a <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800ce54:	68bb      	ldr	r3, [r7, #8]
 800ce56:	7858      	ldrb	r0, [r3, #1]
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	6a1a      	ldr	r2, [r3, #32]
 800ce62:	2301      	movs	r3, #1
 800ce64:	f7fd fcfc 	bl	800a860 <disk_write>
 800ce68:	4603      	mov	r3, r0
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d006      	beq.n	800ce7c <f_sync+0x5e>
 800ce6e:	68bb      	ldr	r3, [r7, #8]
 800ce70:	2101      	movs	r1, #1
 800ce72:	4618      	mov	r0, r3
 800ce74:	f7fd fe48 	bl	800ab08 <unlock_fs>
 800ce78:	2301      	movs	r3, #1
 800ce7a:	e055      	b.n	800cf28 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	7d1b      	ldrb	r3, [r3, #20]
 800ce80:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ce84:	b2da      	uxtb	r2, r3
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800ce8a:	f7fc ff41 	bl	8009d10 <get_fattime>
 800ce8e:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800ce90:	68ba      	ldr	r2, [r7, #8]
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ce96:	4619      	mov	r1, r3
 800ce98:	4610      	mov	r0, r2
 800ce9a:	f7fe f801 	bl	800aea0 <move_window>
 800ce9e:	4603      	mov	r3, r0
 800cea0:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800cea2:	7dfb      	ldrb	r3, [r7, #23]
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	d138      	bne.n	800cf1a <f_sync+0xfc>
					dir = fp->dir_ptr;
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ceac:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	330b      	adds	r3, #11
 800ceb2:	781a      	ldrb	r2, [r3, #0]
 800ceb4:	68fb      	ldr	r3, [r7, #12]
 800ceb6:	330b      	adds	r3, #11
 800ceb8:	f042 0220 	orr.w	r2, r2, #32
 800cebc:	b2d2      	uxtb	r2, r2
 800cebe:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	6818      	ldr	r0, [r3, #0]
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	689b      	ldr	r3, [r3, #8]
 800cec8:	461a      	mov	r2, r3
 800ceca:	68f9      	ldr	r1, [r7, #12]
 800cecc:	f7fe fd0e 	bl	800b8ec <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	f103 021c 	add.w	r2, r3, #28
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	68db      	ldr	r3, [r3, #12]
 800ceda:	4619      	mov	r1, r3
 800cedc:	4610      	mov	r0, r2
 800cede:	f7fd fd53 	bl	800a988 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	3316      	adds	r3, #22
 800cee6:	6939      	ldr	r1, [r7, #16]
 800cee8:	4618      	mov	r0, r3
 800ceea:	f7fd fd4d 	bl	800a988 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800ceee:	68fb      	ldr	r3, [r7, #12]
 800cef0:	3312      	adds	r3, #18
 800cef2:	2100      	movs	r1, #0
 800cef4:	4618      	mov	r0, r3
 800cef6:	f7fd fd2c 	bl	800a952 <st_word>
					fs->wflag = 1;
 800cefa:	68bb      	ldr	r3, [r7, #8]
 800cefc:	2201      	movs	r2, #1
 800cefe:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800cf00:	68bb      	ldr	r3, [r7, #8]
 800cf02:	4618      	mov	r0, r3
 800cf04:	f7fd fffa 	bl	800aefc <sync_fs>
 800cf08:	4603      	mov	r3, r0
 800cf0a:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	7d1b      	ldrb	r3, [r3, #20]
 800cf10:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cf14:	b2da      	uxtb	r2, r3
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800cf1a:	68bb      	ldr	r3, [r7, #8]
 800cf1c:	7dfa      	ldrb	r2, [r7, #23]
 800cf1e:	4611      	mov	r1, r2
 800cf20:	4618      	mov	r0, r3
 800cf22:	f7fd fdf1 	bl	800ab08 <unlock_fs>
 800cf26:	7dfb      	ldrb	r3, [r7, #23]
}
 800cf28:	4618      	mov	r0, r3
 800cf2a:	3718      	adds	r7, #24
 800cf2c:	46bd      	mov	sp, r7
 800cf2e:	bd80      	pop	{r7, pc}

0800cf30 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800cf30:	b580      	push	{r7, lr}
 800cf32:	b084      	sub	sp, #16
 800cf34:	af00      	add	r7, sp, #0
 800cf36:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800cf38:	6878      	ldr	r0, [r7, #4]
 800cf3a:	f7ff ff70 	bl	800ce1e <f_sync>
 800cf3e:	4603      	mov	r3, r0
 800cf40:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800cf42:	7bfb      	ldrb	r3, [r7, #15]
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d11d      	bne.n	800cf84 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	f107 0208 	add.w	r2, r7, #8
 800cf4e:	4611      	mov	r1, r2
 800cf50:	4618      	mov	r0, r3
 800cf52:	f7ff f9e1 	bl	800c318 <validate>
 800cf56:	4603      	mov	r3, r0
 800cf58:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800cf5a:	7bfb      	ldrb	r3, [r7, #15]
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	d111      	bne.n	800cf84 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	691b      	ldr	r3, [r3, #16]
 800cf64:	4618      	mov	r0, r3
 800cf66:	f7fd fef7 	bl	800ad58 <dec_lock>
 800cf6a:	4603      	mov	r3, r0
 800cf6c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800cf6e:	7bfb      	ldrb	r3, [r7, #15]
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d102      	bne.n	800cf7a <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	2200      	movs	r2, #0
 800cf78:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 800cf7a:	68bb      	ldr	r3, [r7, #8]
 800cf7c:	2100      	movs	r1, #0
 800cf7e:	4618      	mov	r0, r3
 800cf80:	f7fd fdc2 	bl	800ab08 <unlock_fs>
#endif
		}
	}
	return res;
 800cf84:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf86:	4618      	mov	r0, r3
 800cf88:	3710      	adds	r7, #16
 800cf8a:	46bd      	mov	sp, r7
 800cf8c:	bd80      	pop	{r7, pc}

0800cf8e <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 800cf8e:	b580      	push	{r7, lr}
 800cf90:	b09e      	sub	sp, #120	; 0x78
 800cf92:	af00      	add	r7, sp, #0
 800cf94:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 800cf96:	2300      	movs	r3, #0
 800cf98:	673b      	str	r3, [r7, #112]	; 0x70
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 800cf9a:	f107 010c 	add.w	r1, r7, #12
 800cf9e:	1d3b      	adds	r3, r7, #4
 800cfa0:	2202      	movs	r2, #2
 800cfa2:	4618      	mov	r0, r3
 800cfa4:	f7fe ff64 	bl	800be70 <find_volume>
 800cfa8:	4603      	mov	r3, r0
 800cfaa:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	dj.obj.fs = fs;
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	643b      	str	r3, [r7, #64]	; 0x40
	if (res == FR_OK) {
 800cfb2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	f040 808e 	bne.w	800d0d8 <f_unlink+0x14a>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 800cfbc:	687a      	ldr	r2, [r7, #4]
 800cfbe:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800cfc2:	4611      	mov	r1, r2
 800cfc4:	4618      	mov	r0, r3
 800cfc6:	f7fe fe47 	bl	800bc58 <follow_path>
 800cfca:	4603      	mov	r3, r0
 800cfcc:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 800cfd0:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d108      	bne.n	800cfea <f_unlink+0x5c>
 800cfd8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800cfdc:	2102      	movs	r1, #2
 800cfde:	4618      	mov	r0, r3
 800cfe0:	f7fd fdae 	bl	800ab40 <chk_lock>
 800cfe4:	4603      	mov	r3, r0
 800cfe6:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
		if (res == FR_OK) {					/* The object is accessible */
 800cfea:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d172      	bne.n	800d0d8 <f_unlink+0x14a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 800cff2:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800cff6:	b25b      	sxtb	r3, r3
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	da03      	bge.n	800d004 <f_unlink+0x76>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 800cffc:	2306      	movs	r3, #6
 800cffe:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 800d002:	e008      	b.n	800d016 <f_unlink+0x88>
			} else {
				if (dj.obj.attr & AM_RDO) {
 800d004:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800d008:	f003 0301 	and.w	r3, r3, #1
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d002      	beq.n	800d016 <f_unlink+0x88>
					res = FR_DENIED;		/* Cannot remove R/O object */
 800d010:	2307      	movs	r3, #7
 800d012:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				}
			}
			if (res == FR_OK) {
 800d016:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d134      	bne.n	800d088 <f_unlink+0xfa>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 800d01e:	68fb      	ldr	r3, [r7, #12]
 800d020:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800d022:	4611      	mov	r1, r2
 800d024:	4618      	mov	r0, r3
 800d026:	f7fe fc42 	bl	800b8ae <ld_clust>
 800d02a:	6738      	str	r0, [r7, #112]	; 0x70
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 800d02c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800d030:	f003 0310 	and.w	r3, r3, #16
 800d034:	2b00      	cmp	r3, #0
 800d036:	d027      	beq.n	800d088 <f_unlink+0xfa>
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
						res = FR_DENIED;
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 800d03c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d03e:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 800d040:	f107 0310 	add.w	r3, r7, #16
 800d044:	2100      	movs	r1, #0
 800d046:	4618      	mov	r0, r3
 800d048:	f7fe faaa 	bl	800b5a0 <dir_sdi>
 800d04c:	4603      	mov	r3, r0
 800d04e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						if (res == FR_OK) {
 800d052:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800d056:	2b00      	cmp	r3, #0
 800d058:	d116      	bne.n	800d088 <f_unlink+0xfa>
							res = dir_read(&sdj, 0);			/* Read an item */
 800d05a:	f107 0310 	add.w	r3, r7, #16
 800d05e:	2100      	movs	r1, #0
 800d060:	4618      	mov	r0, r3
 800d062:	f7fe fc63 	bl	800b92c <dir_read>
 800d066:	4603      	mov	r3, r0
 800d068:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 800d06c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800d070:	2b00      	cmp	r3, #0
 800d072:	d102      	bne.n	800d07a <f_unlink+0xec>
 800d074:	2307      	movs	r3, #7
 800d076:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 800d07a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800d07e:	2b04      	cmp	r3, #4
 800d080:	d102      	bne.n	800d088 <f_unlink+0xfa>
 800d082:	2300      	movs	r3, #0
 800d084:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						}
					}
				}
			}
			if (res == FR_OK) {
 800d088:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	d123      	bne.n	800d0d8 <f_unlink+0x14a>
				res = dir_remove(&dj);			/* Remove the directory entry */
 800d090:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800d094:	4618      	mov	r0, r3
 800d096:	f7fe fd2d 	bl	800baf4 <dir_remove>
 800d09a:	4603      	mov	r3, r0
 800d09c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 800d0a0:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	d10c      	bne.n	800d0c2 <f_unlink+0x134>
 800d0a8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d009      	beq.n	800d0c2 <f_unlink+0x134>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 800d0ae:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800d0b2:	2200      	movs	r2, #0
 800d0b4:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800d0b6:	4618      	mov	r0, r3
 800d0b8:	f7fe f941 	bl	800b33e <remove_chain>
 800d0bc:	4603      	mov	r3, r0
 800d0be:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 800d0c2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d106      	bne.n	800d0d8 <f_unlink+0x14a>
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	4618      	mov	r0, r3
 800d0ce:	f7fd ff15 	bl	800aefc <sync_fs>
 800d0d2:	4603      	mov	r3, r0
 800d0d4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800d0d8:	68fb      	ldr	r3, [r7, #12]
 800d0da:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 800d0de:	4611      	mov	r1, r2
 800d0e0:	4618      	mov	r0, r3
 800d0e2:	f7fd fd11 	bl	800ab08 <unlock_fs>
 800d0e6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 800d0ea:	4618      	mov	r0, r3
 800d0ec:	3778      	adds	r7, #120	; 0x78
 800d0ee:	46bd      	mov	sp, r7
 800d0f0:	bd80      	pop	{r7, pc}

0800d0f2 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 800d0f2:	b580      	push	{r7, lr}
 800d0f4:	b088      	sub	sp, #32
 800d0f6:	af00      	add	r7, sp, #0
 800d0f8:	60f8      	str	r0, [r7, #12]
 800d0fa:	60b9      	str	r1, [r7, #8]
 800d0fc:	607a      	str	r2, [r7, #4]
	int n = 0;
 800d0fe:	2300      	movs	r3, #0
 800d100:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 800d102:	68fb      	ldr	r3, [r7, #12]
 800d104:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 800d106:	e01b      	b.n	800d140 <f_gets+0x4e>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 800d108:	f107 0310 	add.w	r3, r7, #16
 800d10c:	f107 0114 	add.w	r1, r7, #20
 800d110:	2201      	movs	r2, #1
 800d112:	6878      	ldr	r0, [r7, #4]
 800d114:	f7ff fb71 	bl	800c7fa <f_read>
		if (rc != 1) break;
 800d118:	693b      	ldr	r3, [r7, #16]
 800d11a:	2b01      	cmp	r3, #1
 800d11c:	d116      	bne.n	800d14c <f_gets+0x5a>
		c = s[0];
 800d11e:	7d3b      	ldrb	r3, [r7, #20]
 800d120:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 800d122:	7dfb      	ldrb	r3, [r7, #23]
 800d124:	2b0d      	cmp	r3, #13
 800d126:	d100      	bne.n	800d12a <f_gets+0x38>
 800d128:	e00a      	b.n	800d140 <f_gets+0x4e>
		*p++ = c;
 800d12a:	69bb      	ldr	r3, [r7, #24]
 800d12c:	1c5a      	adds	r2, r3, #1
 800d12e:	61ba      	str	r2, [r7, #24]
 800d130:	7dfa      	ldrb	r2, [r7, #23]
 800d132:	701a      	strb	r2, [r3, #0]
		n++;
 800d134:	69fb      	ldr	r3, [r7, #28]
 800d136:	3301      	adds	r3, #1
 800d138:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 800d13a:	7dfb      	ldrb	r3, [r7, #23]
 800d13c:	2b0a      	cmp	r3, #10
 800d13e:	d007      	beq.n	800d150 <f_gets+0x5e>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 800d140:	68bb      	ldr	r3, [r7, #8]
 800d142:	3b01      	subs	r3, #1
 800d144:	69fa      	ldr	r2, [r7, #28]
 800d146:	429a      	cmp	r2, r3
 800d148:	dbde      	blt.n	800d108 <f_gets+0x16>
 800d14a:	e002      	b.n	800d152 <f_gets+0x60>
		if (rc != 1) break;
 800d14c:	bf00      	nop
 800d14e:	e000      	b.n	800d152 <f_gets+0x60>
		if (c == '\n') break;		/* Break on EOL */
 800d150:	bf00      	nop
	}
	*p = 0;
 800d152:	69bb      	ldr	r3, [r7, #24]
 800d154:	2200      	movs	r2, #0
 800d156:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 800d158:	69fb      	ldr	r3, [r7, #28]
 800d15a:	2b00      	cmp	r3, #0
 800d15c:	d001      	beq.n	800d162 <f_gets+0x70>
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	e000      	b.n	800d164 <f_gets+0x72>
 800d162:	2300      	movs	r3, #0
}
 800d164:	4618      	mov	r0, r3
 800d166:	3720      	adds	r7, #32
 800d168:	46bd      	mov	sp, r7
 800d16a:	bd80      	pop	{r7, pc}

0800d16c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d16c:	b480      	push	{r7}
 800d16e:	b087      	sub	sp, #28
 800d170:	af00      	add	r7, sp, #0
 800d172:	60f8      	str	r0, [r7, #12]
 800d174:	60b9      	str	r1, [r7, #8]
 800d176:	4613      	mov	r3, r2
 800d178:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d17a:	2301      	movs	r3, #1
 800d17c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d17e:	2300      	movs	r3, #0
 800d180:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800d182:	4b1f      	ldr	r3, [pc, #124]	; (800d200 <FATFS_LinkDriverEx+0x94>)
 800d184:	7a5b      	ldrb	r3, [r3, #9]
 800d186:	b2db      	uxtb	r3, r3
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d131      	bne.n	800d1f0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d18c:	4b1c      	ldr	r3, [pc, #112]	; (800d200 <FATFS_LinkDriverEx+0x94>)
 800d18e:	7a5b      	ldrb	r3, [r3, #9]
 800d190:	b2db      	uxtb	r3, r3
 800d192:	461a      	mov	r2, r3
 800d194:	4b1a      	ldr	r3, [pc, #104]	; (800d200 <FATFS_LinkDriverEx+0x94>)
 800d196:	2100      	movs	r1, #0
 800d198:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800d19a:	4b19      	ldr	r3, [pc, #100]	; (800d200 <FATFS_LinkDriverEx+0x94>)
 800d19c:	7a5b      	ldrb	r3, [r3, #9]
 800d19e:	b2db      	uxtb	r3, r3
 800d1a0:	4a17      	ldr	r2, [pc, #92]	; (800d200 <FATFS_LinkDriverEx+0x94>)
 800d1a2:	009b      	lsls	r3, r3, #2
 800d1a4:	4413      	add	r3, r2
 800d1a6:	68fa      	ldr	r2, [r7, #12]
 800d1a8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800d1aa:	4b15      	ldr	r3, [pc, #84]	; (800d200 <FATFS_LinkDriverEx+0x94>)
 800d1ac:	7a5b      	ldrb	r3, [r3, #9]
 800d1ae:	b2db      	uxtb	r3, r3
 800d1b0:	461a      	mov	r2, r3
 800d1b2:	4b13      	ldr	r3, [pc, #76]	; (800d200 <FATFS_LinkDriverEx+0x94>)
 800d1b4:	4413      	add	r3, r2
 800d1b6:	79fa      	ldrb	r2, [r7, #7]
 800d1b8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d1ba:	4b11      	ldr	r3, [pc, #68]	; (800d200 <FATFS_LinkDriverEx+0x94>)
 800d1bc:	7a5b      	ldrb	r3, [r3, #9]
 800d1be:	b2db      	uxtb	r3, r3
 800d1c0:	1c5a      	adds	r2, r3, #1
 800d1c2:	b2d1      	uxtb	r1, r2
 800d1c4:	4a0e      	ldr	r2, [pc, #56]	; (800d200 <FATFS_LinkDriverEx+0x94>)
 800d1c6:	7251      	strb	r1, [r2, #9]
 800d1c8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d1ca:	7dbb      	ldrb	r3, [r7, #22]
 800d1cc:	3330      	adds	r3, #48	; 0x30
 800d1ce:	b2da      	uxtb	r2, r3
 800d1d0:	68bb      	ldr	r3, [r7, #8]
 800d1d2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d1d4:	68bb      	ldr	r3, [r7, #8]
 800d1d6:	3301      	adds	r3, #1
 800d1d8:	223a      	movs	r2, #58	; 0x3a
 800d1da:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d1dc:	68bb      	ldr	r3, [r7, #8]
 800d1de:	3302      	adds	r3, #2
 800d1e0:	222f      	movs	r2, #47	; 0x2f
 800d1e2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d1e4:	68bb      	ldr	r3, [r7, #8]
 800d1e6:	3303      	adds	r3, #3
 800d1e8:	2200      	movs	r2, #0
 800d1ea:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d1ec:	2300      	movs	r3, #0
 800d1ee:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800d1f0:	7dfb      	ldrb	r3, [r7, #23]
}
 800d1f2:	4618      	mov	r0, r3
 800d1f4:	371c      	adds	r7, #28
 800d1f6:	46bd      	mov	sp, r7
 800d1f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1fc:	4770      	bx	lr
 800d1fe:	bf00      	nop
 800d200:	20001630 	.word	0x20001630

0800d204 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800d204:	b580      	push	{r7, lr}
 800d206:	b082      	sub	sp, #8
 800d208:	af00      	add	r7, sp, #0
 800d20a:	6078      	str	r0, [r7, #4]
 800d20c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d20e:	2200      	movs	r2, #0
 800d210:	6839      	ldr	r1, [r7, #0]
 800d212:	6878      	ldr	r0, [r7, #4]
 800d214:	f7ff ffaa 	bl	800d16c <FATFS_LinkDriverEx>
 800d218:	4603      	mov	r3, r0
}
 800d21a:	4618      	mov	r0, r3
 800d21c:	3708      	adds	r7, #8
 800d21e:	46bd      	mov	sp, r7
 800d220:	bd80      	pop	{r7, pc}

0800d222 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800d222:	b580      	push	{r7, lr}
 800d224:	b084      	sub	sp, #16
 800d226:	af00      	add	r7, sp, #0
 800d228:	4603      	mov	r3, r0
 800d22a:	6039      	str	r1, [r7, #0]
 800d22c:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 800d22e:	2200      	movs	r2, #0
 800d230:	2101      	movs	r1, #1
 800d232:	2001      	movs	r0, #1
 800d234:	f000 f997 	bl	800d566 <osSemaphoreNew>
 800d238:	4602      	mov	r2, r0
 800d23a:	683b      	ldr	r3, [r7, #0]
 800d23c:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 800d23e:	683b      	ldr	r3, [r7, #0]
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	2b00      	cmp	r3, #0
 800d244:	bf14      	ite	ne
 800d246:	2301      	movne	r3, #1
 800d248:	2300      	moveq	r3, #0
 800d24a:	b2db      	uxtb	r3, r3
 800d24c:	60fb      	str	r3, [r7, #12]

    return ret;
 800d24e:	68fb      	ldr	r3, [r7, #12]
}
 800d250:	4618      	mov	r0, r3
 800d252:	3710      	adds	r7, #16
 800d254:	46bd      	mov	sp, r7
 800d256:	bd80      	pop	{r7, pc}

0800d258 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800d258:	b580      	push	{r7, lr}
 800d25a:	b082      	sub	sp, #8
 800d25c:	af00      	add	r7, sp, #0
 800d25e:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 800d260:	6878      	ldr	r0, [r7, #4]
 800d262:	f000 fa9f 	bl	800d7a4 <osSemaphoreDelete>
#endif
    return 1;
 800d266:	2301      	movs	r3, #1
}
 800d268:	4618      	mov	r0, r3
 800d26a:	3708      	adds	r7, #8
 800d26c:	46bd      	mov	sp, r7
 800d26e:	bd80      	pop	{r7, pc}

0800d270 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800d270:	b580      	push	{r7, lr}
 800d272:	b084      	sub	sp, #16
 800d274:	af00      	add	r7, sp, #0
 800d276:	6078      	str	r0, [r7, #4]
  int ret = 0;
 800d278:	2300      	movs	r3, #0
 800d27a:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 800d27c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800d280:	6878      	ldr	r0, [r7, #4]
 800d282:	f000 f9f9 	bl	800d678 <osSemaphoreAcquire>
 800d286:	4603      	mov	r3, r0
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d101      	bne.n	800d290 <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 800d28c:	2301      	movs	r3, #1
 800d28e:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800d290:	68fb      	ldr	r3, [r7, #12]
}
 800d292:	4618      	mov	r0, r3
 800d294:	3710      	adds	r7, #16
 800d296:	46bd      	mov	sp, r7
 800d298:	bd80      	pop	{r7, pc}

0800d29a <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 800d29a:	b580      	push	{r7, lr}
 800d29c:	b082      	sub	sp, #8
 800d29e:	af00      	add	r7, sp, #0
 800d2a0:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 800d2a2:	6878      	ldr	r0, [r7, #4]
 800d2a4:	f000 fa3a 	bl	800d71c <osSemaphoreRelease>
#endif
}
 800d2a8:	bf00      	nop
 800d2aa:	3708      	adds	r7, #8
 800d2ac:	46bd      	mov	sp, r7
 800d2ae:	bd80      	pop	{r7, pc}

0800d2b0 <__NVIC_SetPriority>:
{
 800d2b0:	b480      	push	{r7}
 800d2b2:	b083      	sub	sp, #12
 800d2b4:	af00      	add	r7, sp, #0
 800d2b6:	4603      	mov	r3, r0
 800d2b8:	6039      	str	r1, [r7, #0]
 800d2ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800d2bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	db0a      	blt.n	800d2da <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d2c4:	683b      	ldr	r3, [r7, #0]
 800d2c6:	b2da      	uxtb	r2, r3
 800d2c8:	490c      	ldr	r1, [pc, #48]	; (800d2fc <__NVIC_SetPriority+0x4c>)
 800d2ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d2ce:	0112      	lsls	r2, r2, #4
 800d2d0:	b2d2      	uxtb	r2, r2
 800d2d2:	440b      	add	r3, r1
 800d2d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800d2d8:	e00a      	b.n	800d2f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d2da:	683b      	ldr	r3, [r7, #0]
 800d2dc:	b2da      	uxtb	r2, r3
 800d2de:	4908      	ldr	r1, [pc, #32]	; (800d300 <__NVIC_SetPriority+0x50>)
 800d2e0:	79fb      	ldrb	r3, [r7, #7]
 800d2e2:	f003 030f 	and.w	r3, r3, #15
 800d2e6:	3b04      	subs	r3, #4
 800d2e8:	0112      	lsls	r2, r2, #4
 800d2ea:	b2d2      	uxtb	r2, r2
 800d2ec:	440b      	add	r3, r1
 800d2ee:	761a      	strb	r2, [r3, #24]
}
 800d2f0:	bf00      	nop
 800d2f2:	370c      	adds	r7, #12
 800d2f4:	46bd      	mov	sp, r7
 800d2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2fa:	4770      	bx	lr
 800d2fc:	e000e100 	.word	0xe000e100
 800d300:	e000ed00 	.word	0xe000ed00

0800d304 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800d304:	b580      	push	{r7, lr}
 800d306:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800d308:	4b05      	ldr	r3, [pc, #20]	; (800d320 <SysTick_Handler+0x1c>)
 800d30a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800d30c:	f002 f982 	bl	800f614 <xTaskGetSchedulerState>
 800d310:	4603      	mov	r3, r0
 800d312:	2b01      	cmp	r3, #1
 800d314:	d001      	beq.n	800d31a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800d316:	f003 f867 	bl	80103e8 <xPortSysTickHandler>
  }
}
 800d31a:	bf00      	nop
 800d31c:	bd80      	pop	{r7, pc}
 800d31e:	bf00      	nop
 800d320:	e000e010 	.word	0xe000e010

0800d324 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800d324:	b580      	push	{r7, lr}
 800d326:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800d328:	2100      	movs	r1, #0
 800d32a:	f06f 0004 	mvn.w	r0, #4
 800d32e:	f7ff ffbf 	bl	800d2b0 <__NVIC_SetPriority>
#endif
}
 800d332:	bf00      	nop
 800d334:	bd80      	pop	{r7, pc}
	...

0800d338 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800d338:	b480      	push	{r7}
 800d33a:	b083      	sub	sp, #12
 800d33c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d33e:	f3ef 8305 	mrs	r3, IPSR
 800d342:	603b      	str	r3, [r7, #0]
  return(result);
 800d344:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d346:	2b00      	cmp	r3, #0
 800d348:	d003      	beq.n	800d352 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800d34a:	f06f 0305 	mvn.w	r3, #5
 800d34e:	607b      	str	r3, [r7, #4]
 800d350:	e00c      	b.n	800d36c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800d352:	4b0a      	ldr	r3, [pc, #40]	; (800d37c <osKernelInitialize+0x44>)
 800d354:	681b      	ldr	r3, [r3, #0]
 800d356:	2b00      	cmp	r3, #0
 800d358:	d105      	bne.n	800d366 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800d35a:	4b08      	ldr	r3, [pc, #32]	; (800d37c <osKernelInitialize+0x44>)
 800d35c:	2201      	movs	r2, #1
 800d35e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800d360:	2300      	movs	r3, #0
 800d362:	607b      	str	r3, [r7, #4]
 800d364:	e002      	b.n	800d36c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800d366:	f04f 33ff 	mov.w	r3, #4294967295
 800d36a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800d36c:	687b      	ldr	r3, [r7, #4]
}
 800d36e:	4618      	mov	r0, r3
 800d370:	370c      	adds	r7, #12
 800d372:	46bd      	mov	sp, r7
 800d374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d378:	4770      	bx	lr
 800d37a:	bf00      	nop
 800d37c:	2000163c 	.word	0x2000163c

0800d380 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800d380:	b580      	push	{r7, lr}
 800d382:	b082      	sub	sp, #8
 800d384:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d386:	f3ef 8305 	mrs	r3, IPSR
 800d38a:	603b      	str	r3, [r7, #0]
  return(result);
 800d38c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d003      	beq.n	800d39a <osKernelStart+0x1a>
    stat = osErrorISR;
 800d392:	f06f 0305 	mvn.w	r3, #5
 800d396:	607b      	str	r3, [r7, #4]
 800d398:	e010      	b.n	800d3bc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800d39a:	4b0b      	ldr	r3, [pc, #44]	; (800d3c8 <osKernelStart+0x48>)
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	2b01      	cmp	r3, #1
 800d3a0:	d109      	bne.n	800d3b6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800d3a2:	f7ff ffbf 	bl	800d324 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800d3a6:	4b08      	ldr	r3, [pc, #32]	; (800d3c8 <osKernelStart+0x48>)
 800d3a8:	2202      	movs	r2, #2
 800d3aa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800d3ac:	f001 fcea 	bl	800ed84 <vTaskStartScheduler>
      stat = osOK;
 800d3b0:	2300      	movs	r3, #0
 800d3b2:	607b      	str	r3, [r7, #4]
 800d3b4:	e002      	b.n	800d3bc <osKernelStart+0x3c>
    } else {
      stat = osError;
 800d3b6:	f04f 33ff 	mov.w	r3, #4294967295
 800d3ba:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800d3bc:	687b      	ldr	r3, [r7, #4]
}
 800d3be:	4618      	mov	r0, r3
 800d3c0:	3708      	adds	r7, #8
 800d3c2:	46bd      	mov	sp, r7
 800d3c4:	bd80      	pop	{r7, pc}
 800d3c6:	bf00      	nop
 800d3c8:	2000163c 	.word	0x2000163c

0800d3cc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800d3cc:	b580      	push	{r7, lr}
 800d3ce:	b08e      	sub	sp, #56	; 0x38
 800d3d0:	af04      	add	r7, sp, #16
 800d3d2:	60f8      	str	r0, [r7, #12]
 800d3d4:	60b9      	str	r1, [r7, #8]
 800d3d6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800d3d8:	2300      	movs	r3, #0
 800d3da:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d3dc:	f3ef 8305 	mrs	r3, IPSR
 800d3e0:	617b      	str	r3, [r7, #20]
  return(result);
 800d3e2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	d17e      	bne.n	800d4e6 <osThreadNew+0x11a>
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d07b      	beq.n	800d4e6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800d3ee:	2380      	movs	r3, #128	; 0x80
 800d3f0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800d3f2:	2318      	movs	r3, #24
 800d3f4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800d3f6:	2300      	movs	r3, #0
 800d3f8:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800d3fa:	f04f 33ff 	mov.w	r3, #4294967295
 800d3fe:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	2b00      	cmp	r3, #0
 800d404:	d045      	beq.n	800d492 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	d002      	beq.n	800d414 <osThreadNew+0x48>
        name = attr->name;
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	699b      	ldr	r3, [r3, #24]
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d002      	beq.n	800d422 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	699b      	ldr	r3, [r3, #24]
 800d420:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800d422:	69fb      	ldr	r3, [r7, #28]
 800d424:	2b00      	cmp	r3, #0
 800d426:	d008      	beq.n	800d43a <osThreadNew+0x6e>
 800d428:	69fb      	ldr	r3, [r7, #28]
 800d42a:	2b38      	cmp	r3, #56	; 0x38
 800d42c:	d805      	bhi.n	800d43a <osThreadNew+0x6e>
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	685b      	ldr	r3, [r3, #4]
 800d432:	f003 0301 	and.w	r3, r3, #1
 800d436:	2b00      	cmp	r3, #0
 800d438:	d001      	beq.n	800d43e <osThreadNew+0x72>
        return (NULL);
 800d43a:	2300      	movs	r3, #0
 800d43c:	e054      	b.n	800d4e8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	695b      	ldr	r3, [r3, #20]
 800d442:	2b00      	cmp	r3, #0
 800d444:	d003      	beq.n	800d44e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	695b      	ldr	r3, [r3, #20]
 800d44a:	089b      	lsrs	r3, r3, #2
 800d44c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	689b      	ldr	r3, [r3, #8]
 800d452:	2b00      	cmp	r3, #0
 800d454:	d00e      	beq.n	800d474 <osThreadNew+0xa8>
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	68db      	ldr	r3, [r3, #12]
 800d45a:	2b5b      	cmp	r3, #91	; 0x5b
 800d45c:	d90a      	bls.n	800d474 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800d462:	2b00      	cmp	r3, #0
 800d464:	d006      	beq.n	800d474 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	695b      	ldr	r3, [r3, #20]
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d002      	beq.n	800d474 <osThreadNew+0xa8>
        mem = 1;
 800d46e:	2301      	movs	r3, #1
 800d470:	61bb      	str	r3, [r7, #24]
 800d472:	e010      	b.n	800d496 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	689b      	ldr	r3, [r3, #8]
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d10c      	bne.n	800d496 <osThreadNew+0xca>
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	68db      	ldr	r3, [r3, #12]
 800d480:	2b00      	cmp	r3, #0
 800d482:	d108      	bne.n	800d496 <osThreadNew+0xca>
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	691b      	ldr	r3, [r3, #16]
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d104      	bne.n	800d496 <osThreadNew+0xca>
          mem = 0;
 800d48c:	2300      	movs	r3, #0
 800d48e:	61bb      	str	r3, [r7, #24]
 800d490:	e001      	b.n	800d496 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800d492:	2300      	movs	r3, #0
 800d494:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800d496:	69bb      	ldr	r3, [r7, #24]
 800d498:	2b01      	cmp	r3, #1
 800d49a:	d110      	bne.n	800d4be <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800d4a0:	687a      	ldr	r2, [r7, #4]
 800d4a2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d4a4:	9202      	str	r2, [sp, #8]
 800d4a6:	9301      	str	r3, [sp, #4]
 800d4a8:	69fb      	ldr	r3, [r7, #28]
 800d4aa:	9300      	str	r3, [sp, #0]
 800d4ac:	68bb      	ldr	r3, [r7, #8]
 800d4ae:	6a3a      	ldr	r2, [r7, #32]
 800d4b0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d4b2:	68f8      	ldr	r0, [r7, #12]
 800d4b4:	f001 fa90 	bl	800e9d8 <xTaskCreateStatic>
 800d4b8:	4603      	mov	r3, r0
 800d4ba:	613b      	str	r3, [r7, #16]
 800d4bc:	e013      	b.n	800d4e6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800d4be:	69bb      	ldr	r3, [r7, #24]
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d110      	bne.n	800d4e6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800d4c4:	6a3b      	ldr	r3, [r7, #32]
 800d4c6:	b29a      	uxth	r2, r3
 800d4c8:	f107 0310 	add.w	r3, r7, #16
 800d4cc:	9301      	str	r3, [sp, #4]
 800d4ce:	69fb      	ldr	r3, [r7, #28]
 800d4d0:	9300      	str	r3, [sp, #0]
 800d4d2:	68bb      	ldr	r3, [r7, #8]
 800d4d4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d4d6:	68f8      	ldr	r0, [r7, #12]
 800d4d8:	f001 fadb 	bl	800ea92 <xTaskCreate>
 800d4dc:	4603      	mov	r3, r0
 800d4de:	2b01      	cmp	r3, #1
 800d4e0:	d001      	beq.n	800d4e6 <osThreadNew+0x11a>
            hTask = NULL;
 800d4e2:	2300      	movs	r3, #0
 800d4e4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800d4e6:	693b      	ldr	r3, [r7, #16]
}
 800d4e8:	4618      	mov	r0, r3
 800d4ea:	3728      	adds	r7, #40	; 0x28
 800d4ec:	46bd      	mov	sp, r7
 800d4ee:	bd80      	pop	{r7, pc}

0800d4f0 <osThreadYield>:
  }

  return (prio);
}

osStatus_t osThreadYield (void) {
 800d4f0:	b480      	push	{r7}
 800d4f2:	b083      	sub	sp, #12
 800d4f4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d4f6:	f3ef 8305 	mrs	r3, IPSR
 800d4fa:	603b      	str	r3, [r7, #0]
  return(result);
 800d4fc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d003      	beq.n	800d50a <osThreadYield+0x1a>
    stat = osErrorISR;
 800d502:	f06f 0305 	mvn.w	r3, #5
 800d506:	607b      	str	r3, [r7, #4]
 800d508:	e009      	b.n	800d51e <osThreadYield+0x2e>
  } else {
    stat = osOK;
 800d50a:	2300      	movs	r3, #0
 800d50c:	607b      	str	r3, [r7, #4]
    taskYIELD();
 800d50e:	4b07      	ldr	r3, [pc, #28]	; (800d52c <osThreadYield+0x3c>)
 800d510:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d514:	601a      	str	r2, [r3, #0]
 800d516:	f3bf 8f4f 	dsb	sy
 800d51a:	f3bf 8f6f 	isb	sy
  }

  return (stat);
 800d51e:	687b      	ldr	r3, [r7, #4]
}
 800d520:	4618      	mov	r0, r3
 800d522:	370c      	adds	r7, #12
 800d524:	46bd      	mov	sp, r7
 800d526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d52a:	4770      	bx	lr
 800d52c:	e000ed04 	.word	0xe000ed04

0800d530 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800d530:	b580      	push	{r7, lr}
 800d532:	b084      	sub	sp, #16
 800d534:	af00      	add	r7, sp, #0
 800d536:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d538:	f3ef 8305 	mrs	r3, IPSR
 800d53c:	60bb      	str	r3, [r7, #8]
  return(result);
 800d53e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d540:	2b00      	cmp	r3, #0
 800d542:	d003      	beq.n	800d54c <osDelay+0x1c>
    stat = osErrorISR;
 800d544:	f06f 0305 	mvn.w	r3, #5
 800d548:	60fb      	str	r3, [r7, #12]
 800d54a:	e007      	b.n	800d55c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800d54c:	2300      	movs	r3, #0
 800d54e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	2b00      	cmp	r3, #0
 800d554:	d002      	beq.n	800d55c <osDelay+0x2c>
      vTaskDelay(ticks);
 800d556:	6878      	ldr	r0, [r7, #4]
 800d558:	f001 fbe0 	bl	800ed1c <vTaskDelay>
    }
  }

  return (stat);
 800d55c:	68fb      	ldr	r3, [r7, #12]
}
 800d55e:	4618      	mov	r0, r3
 800d560:	3710      	adds	r7, #16
 800d562:	46bd      	mov	sp, r7
 800d564:	bd80      	pop	{r7, pc}

0800d566 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800d566:	b580      	push	{r7, lr}
 800d568:	b08a      	sub	sp, #40	; 0x28
 800d56a:	af02      	add	r7, sp, #8
 800d56c:	60f8      	str	r0, [r7, #12]
 800d56e:	60b9      	str	r1, [r7, #8]
 800d570:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800d572:	2300      	movs	r3, #0
 800d574:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d576:	f3ef 8305 	mrs	r3, IPSR
 800d57a:	613b      	str	r3, [r7, #16]
  return(result);
 800d57c:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800d57e:	2b00      	cmp	r3, #0
 800d580:	d175      	bne.n	800d66e <osSemaphoreNew+0x108>
 800d582:	68fb      	ldr	r3, [r7, #12]
 800d584:	2b00      	cmp	r3, #0
 800d586:	d072      	beq.n	800d66e <osSemaphoreNew+0x108>
 800d588:	68ba      	ldr	r2, [r7, #8]
 800d58a:	68fb      	ldr	r3, [r7, #12]
 800d58c:	429a      	cmp	r2, r3
 800d58e:	d86e      	bhi.n	800d66e <osSemaphoreNew+0x108>
    mem = -1;
 800d590:	f04f 33ff 	mov.w	r3, #4294967295
 800d594:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	2b00      	cmp	r3, #0
 800d59a:	d015      	beq.n	800d5c8 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	689b      	ldr	r3, [r3, #8]
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d006      	beq.n	800d5b2 <osSemaphoreNew+0x4c>
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	68db      	ldr	r3, [r3, #12]
 800d5a8:	2b4f      	cmp	r3, #79	; 0x4f
 800d5aa:	d902      	bls.n	800d5b2 <osSemaphoreNew+0x4c>
        mem = 1;
 800d5ac:	2301      	movs	r3, #1
 800d5ae:	61bb      	str	r3, [r7, #24]
 800d5b0:	e00c      	b.n	800d5cc <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	689b      	ldr	r3, [r3, #8]
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d108      	bne.n	800d5cc <osSemaphoreNew+0x66>
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	68db      	ldr	r3, [r3, #12]
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d104      	bne.n	800d5cc <osSemaphoreNew+0x66>
          mem = 0;
 800d5c2:	2300      	movs	r3, #0
 800d5c4:	61bb      	str	r3, [r7, #24]
 800d5c6:	e001      	b.n	800d5cc <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800d5c8:	2300      	movs	r3, #0
 800d5ca:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800d5cc:	69bb      	ldr	r3, [r7, #24]
 800d5ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d5d2:	d04c      	beq.n	800d66e <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800d5d4:	68fb      	ldr	r3, [r7, #12]
 800d5d6:	2b01      	cmp	r3, #1
 800d5d8:	d128      	bne.n	800d62c <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800d5da:	69bb      	ldr	r3, [r7, #24]
 800d5dc:	2b01      	cmp	r3, #1
 800d5de:	d10a      	bne.n	800d5f6 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	689b      	ldr	r3, [r3, #8]
 800d5e4:	2203      	movs	r2, #3
 800d5e6:	9200      	str	r2, [sp, #0]
 800d5e8:	2200      	movs	r2, #0
 800d5ea:	2100      	movs	r1, #0
 800d5ec:	2001      	movs	r0, #1
 800d5ee:	f000 fa4d 	bl	800da8c <xQueueGenericCreateStatic>
 800d5f2:	61f8      	str	r0, [r7, #28]
 800d5f4:	e005      	b.n	800d602 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800d5f6:	2203      	movs	r2, #3
 800d5f8:	2100      	movs	r1, #0
 800d5fa:	2001      	movs	r0, #1
 800d5fc:	f000 fabe 	bl	800db7c <xQueueGenericCreate>
 800d600:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800d602:	69fb      	ldr	r3, [r7, #28]
 800d604:	2b00      	cmp	r3, #0
 800d606:	d022      	beq.n	800d64e <osSemaphoreNew+0xe8>
 800d608:	68bb      	ldr	r3, [r7, #8]
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	d01f      	beq.n	800d64e <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800d60e:	2300      	movs	r3, #0
 800d610:	2200      	movs	r2, #0
 800d612:	2100      	movs	r1, #0
 800d614:	69f8      	ldr	r0, [r7, #28]
 800d616:	f000 fb79 	bl	800dd0c <xQueueGenericSend>
 800d61a:	4603      	mov	r3, r0
 800d61c:	2b01      	cmp	r3, #1
 800d61e:	d016      	beq.n	800d64e <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800d620:	69f8      	ldr	r0, [r7, #28]
 800d622:	f001 f805 	bl	800e630 <vQueueDelete>
            hSemaphore = NULL;
 800d626:	2300      	movs	r3, #0
 800d628:	61fb      	str	r3, [r7, #28]
 800d62a:	e010      	b.n	800d64e <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800d62c:	69bb      	ldr	r3, [r7, #24]
 800d62e:	2b01      	cmp	r3, #1
 800d630:	d108      	bne.n	800d644 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	689b      	ldr	r3, [r3, #8]
 800d636:	461a      	mov	r2, r3
 800d638:	68b9      	ldr	r1, [r7, #8]
 800d63a:	68f8      	ldr	r0, [r7, #12]
 800d63c:	f000 fafb 	bl	800dc36 <xQueueCreateCountingSemaphoreStatic>
 800d640:	61f8      	str	r0, [r7, #28]
 800d642:	e004      	b.n	800d64e <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800d644:	68b9      	ldr	r1, [r7, #8]
 800d646:	68f8      	ldr	r0, [r7, #12]
 800d648:	f000 fb2c 	bl	800dca4 <xQueueCreateCountingSemaphore>
 800d64c:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800d64e:	69fb      	ldr	r3, [r7, #28]
 800d650:	2b00      	cmp	r3, #0
 800d652:	d00c      	beq.n	800d66e <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	2b00      	cmp	r3, #0
 800d658:	d003      	beq.n	800d662 <osSemaphoreNew+0xfc>
          name = attr->name;
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	617b      	str	r3, [r7, #20]
 800d660:	e001      	b.n	800d666 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800d662:	2300      	movs	r3, #0
 800d664:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800d666:	6979      	ldr	r1, [r7, #20]
 800d668:	69f8      	ldr	r0, [r7, #28]
 800d66a:	f001 f92d 	bl	800e8c8 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800d66e:	69fb      	ldr	r3, [r7, #28]
}
 800d670:	4618      	mov	r0, r3
 800d672:	3720      	adds	r7, #32
 800d674:	46bd      	mov	sp, r7
 800d676:	bd80      	pop	{r7, pc}

0800d678 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800d678:	b580      	push	{r7, lr}
 800d67a:	b086      	sub	sp, #24
 800d67c:	af00      	add	r7, sp, #0
 800d67e:	6078      	str	r0, [r7, #4]
 800d680:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800d686:	2300      	movs	r3, #0
 800d688:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800d68a:	693b      	ldr	r3, [r7, #16]
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	d103      	bne.n	800d698 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800d690:	f06f 0303 	mvn.w	r3, #3
 800d694:	617b      	str	r3, [r7, #20]
 800d696:	e039      	b.n	800d70c <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d698:	f3ef 8305 	mrs	r3, IPSR
 800d69c:	60fb      	str	r3, [r7, #12]
  return(result);
 800d69e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800d6a0:	2b00      	cmp	r3, #0
 800d6a2:	d022      	beq.n	800d6ea <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800d6a4:	683b      	ldr	r3, [r7, #0]
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d003      	beq.n	800d6b2 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800d6aa:	f06f 0303 	mvn.w	r3, #3
 800d6ae:	617b      	str	r3, [r7, #20]
 800d6b0:	e02c      	b.n	800d70c <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800d6b2:	2300      	movs	r3, #0
 800d6b4:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800d6b6:	f107 0308 	add.w	r3, r7, #8
 800d6ba:	461a      	mov	r2, r3
 800d6bc:	2100      	movs	r1, #0
 800d6be:	6938      	ldr	r0, [r7, #16]
 800d6c0:	f000 ff36 	bl	800e530 <xQueueReceiveFromISR>
 800d6c4:	4603      	mov	r3, r0
 800d6c6:	2b01      	cmp	r3, #1
 800d6c8:	d003      	beq.n	800d6d2 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800d6ca:	f06f 0302 	mvn.w	r3, #2
 800d6ce:	617b      	str	r3, [r7, #20]
 800d6d0:	e01c      	b.n	800d70c <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800d6d2:	68bb      	ldr	r3, [r7, #8]
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	d019      	beq.n	800d70c <osSemaphoreAcquire+0x94>
 800d6d8:	4b0f      	ldr	r3, [pc, #60]	; (800d718 <osSemaphoreAcquire+0xa0>)
 800d6da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d6de:	601a      	str	r2, [r3, #0]
 800d6e0:	f3bf 8f4f 	dsb	sy
 800d6e4:	f3bf 8f6f 	isb	sy
 800d6e8:	e010      	b.n	800d70c <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800d6ea:	6839      	ldr	r1, [r7, #0]
 800d6ec:	6938      	ldr	r0, [r7, #16]
 800d6ee:	f000 fe13 	bl	800e318 <xQueueSemaphoreTake>
 800d6f2:	4603      	mov	r3, r0
 800d6f4:	2b01      	cmp	r3, #1
 800d6f6:	d009      	beq.n	800d70c <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800d6f8:	683b      	ldr	r3, [r7, #0]
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d003      	beq.n	800d706 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800d6fe:	f06f 0301 	mvn.w	r3, #1
 800d702:	617b      	str	r3, [r7, #20]
 800d704:	e002      	b.n	800d70c <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800d706:	f06f 0302 	mvn.w	r3, #2
 800d70a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800d70c:	697b      	ldr	r3, [r7, #20]
}
 800d70e:	4618      	mov	r0, r3
 800d710:	3718      	adds	r7, #24
 800d712:	46bd      	mov	sp, r7
 800d714:	bd80      	pop	{r7, pc}
 800d716:	bf00      	nop
 800d718:	e000ed04 	.word	0xe000ed04

0800d71c <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800d71c:	b580      	push	{r7, lr}
 800d71e:	b086      	sub	sp, #24
 800d720:	af00      	add	r7, sp, #0
 800d722:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800d728:	2300      	movs	r3, #0
 800d72a:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800d72c:	693b      	ldr	r3, [r7, #16]
 800d72e:	2b00      	cmp	r3, #0
 800d730:	d103      	bne.n	800d73a <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800d732:	f06f 0303 	mvn.w	r3, #3
 800d736:	617b      	str	r3, [r7, #20]
 800d738:	e02c      	b.n	800d794 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d73a:	f3ef 8305 	mrs	r3, IPSR
 800d73e:	60fb      	str	r3, [r7, #12]
  return(result);
 800d740:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800d742:	2b00      	cmp	r3, #0
 800d744:	d01a      	beq.n	800d77c <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800d746:	2300      	movs	r3, #0
 800d748:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800d74a:	f107 0308 	add.w	r3, r7, #8
 800d74e:	4619      	mov	r1, r3
 800d750:	6938      	ldr	r0, [r7, #16]
 800d752:	f000 fc74 	bl	800e03e <xQueueGiveFromISR>
 800d756:	4603      	mov	r3, r0
 800d758:	2b01      	cmp	r3, #1
 800d75a:	d003      	beq.n	800d764 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800d75c:	f06f 0302 	mvn.w	r3, #2
 800d760:	617b      	str	r3, [r7, #20]
 800d762:	e017      	b.n	800d794 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800d764:	68bb      	ldr	r3, [r7, #8]
 800d766:	2b00      	cmp	r3, #0
 800d768:	d014      	beq.n	800d794 <osSemaphoreRelease+0x78>
 800d76a:	4b0d      	ldr	r3, [pc, #52]	; (800d7a0 <osSemaphoreRelease+0x84>)
 800d76c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d770:	601a      	str	r2, [r3, #0]
 800d772:	f3bf 8f4f 	dsb	sy
 800d776:	f3bf 8f6f 	isb	sy
 800d77a:	e00b      	b.n	800d794 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800d77c:	2300      	movs	r3, #0
 800d77e:	2200      	movs	r2, #0
 800d780:	2100      	movs	r1, #0
 800d782:	6938      	ldr	r0, [r7, #16]
 800d784:	f000 fac2 	bl	800dd0c <xQueueGenericSend>
 800d788:	4603      	mov	r3, r0
 800d78a:	2b01      	cmp	r3, #1
 800d78c:	d002      	beq.n	800d794 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800d78e:	f06f 0302 	mvn.w	r3, #2
 800d792:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800d794:	697b      	ldr	r3, [r7, #20]
}
 800d796:	4618      	mov	r0, r3
 800d798:	3718      	adds	r7, #24
 800d79a:	46bd      	mov	sp, r7
 800d79c:	bd80      	pop	{r7, pc}
 800d79e:	bf00      	nop
 800d7a0:	e000ed04 	.word	0xe000ed04

0800d7a4 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 800d7a4:	b580      	push	{r7, lr}
 800d7a6:	b086      	sub	sp, #24
 800d7a8:	af00      	add	r7, sp, #0
 800d7aa:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d7b0:	f3ef 8305 	mrs	r3, IPSR
 800d7b4:	60fb      	str	r3, [r7, #12]
  return(result);
 800d7b6:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 800d7b8:	2b00      	cmp	r3, #0
 800d7ba:	d003      	beq.n	800d7c4 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 800d7bc:	f06f 0305 	mvn.w	r3, #5
 800d7c0:	617b      	str	r3, [r7, #20]
 800d7c2:	e00e      	b.n	800d7e2 <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 800d7c4:	693b      	ldr	r3, [r7, #16]
 800d7c6:	2b00      	cmp	r3, #0
 800d7c8:	d103      	bne.n	800d7d2 <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 800d7ca:	f06f 0303 	mvn.w	r3, #3
 800d7ce:	617b      	str	r3, [r7, #20]
 800d7d0:	e007      	b.n	800d7e2 <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 800d7d2:	6938      	ldr	r0, [r7, #16]
 800d7d4:	f001 f8a2 	bl	800e91c <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 800d7d8:	2300      	movs	r3, #0
 800d7da:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 800d7dc:	6938      	ldr	r0, [r7, #16]
 800d7de:	f000 ff27 	bl	800e630 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 800d7e2:	697b      	ldr	r3, [r7, #20]
}
 800d7e4:	4618      	mov	r0, r3
 800d7e6:	3718      	adds	r7, #24
 800d7e8:	46bd      	mov	sp, r7
 800d7ea:	bd80      	pop	{r7, pc}

0800d7ec <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800d7ec:	b480      	push	{r7}
 800d7ee:	b085      	sub	sp, #20
 800d7f0:	af00      	add	r7, sp, #0
 800d7f2:	60f8      	str	r0, [r7, #12]
 800d7f4:	60b9      	str	r1, [r7, #8]
 800d7f6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800d7f8:	68fb      	ldr	r3, [r7, #12]
 800d7fa:	4a07      	ldr	r2, [pc, #28]	; (800d818 <vApplicationGetIdleTaskMemory+0x2c>)
 800d7fc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800d7fe:	68bb      	ldr	r3, [r7, #8]
 800d800:	4a06      	ldr	r2, [pc, #24]	; (800d81c <vApplicationGetIdleTaskMemory+0x30>)
 800d802:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	2280      	movs	r2, #128	; 0x80
 800d808:	601a      	str	r2, [r3, #0]
}
 800d80a:	bf00      	nop
 800d80c:	3714      	adds	r7, #20
 800d80e:	46bd      	mov	sp, r7
 800d810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d814:	4770      	bx	lr
 800d816:	bf00      	nop
 800d818:	20001640 	.word	0x20001640
 800d81c:	2000169c 	.word	0x2000169c

0800d820 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800d820:	b480      	push	{r7}
 800d822:	b085      	sub	sp, #20
 800d824:	af00      	add	r7, sp, #0
 800d826:	60f8      	str	r0, [r7, #12]
 800d828:	60b9      	str	r1, [r7, #8]
 800d82a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800d82c:	68fb      	ldr	r3, [r7, #12]
 800d82e:	4a07      	ldr	r2, [pc, #28]	; (800d84c <vApplicationGetTimerTaskMemory+0x2c>)
 800d830:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800d832:	68bb      	ldr	r3, [r7, #8]
 800d834:	4a06      	ldr	r2, [pc, #24]	; (800d850 <vApplicationGetTimerTaskMemory+0x30>)
 800d836:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d83e:	601a      	str	r2, [r3, #0]
}
 800d840:	bf00      	nop
 800d842:	3714      	adds	r7, #20
 800d844:	46bd      	mov	sp, r7
 800d846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d84a:	4770      	bx	lr
 800d84c:	2000189c 	.word	0x2000189c
 800d850:	200018f8 	.word	0x200018f8

0800d854 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800d854:	b480      	push	{r7}
 800d856:	b083      	sub	sp, #12
 800d858:	af00      	add	r7, sp, #0
 800d85a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	f103 0208 	add.w	r2, r3, #8
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	f04f 32ff 	mov.w	r2, #4294967295
 800d86c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	f103 0208 	add.w	r2, r3, #8
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	f103 0208 	add.w	r2, r3, #8
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	2200      	movs	r2, #0
 800d886:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800d888:	bf00      	nop
 800d88a:	370c      	adds	r7, #12
 800d88c:	46bd      	mov	sp, r7
 800d88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d892:	4770      	bx	lr

0800d894 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800d894:	b480      	push	{r7}
 800d896:	b083      	sub	sp, #12
 800d898:	af00      	add	r7, sp, #0
 800d89a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	2200      	movs	r2, #0
 800d8a0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800d8a2:	bf00      	nop
 800d8a4:	370c      	adds	r7, #12
 800d8a6:	46bd      	mov	sp, r7
 800d8a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8ac:	4770      	bx	lr

0800d8ae <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d8ae:	b480      	push	{r7}
 800d8b0:	b085      	sub	sp, #20
 800d8b2:	af00      	add	r7, sp, #0
 800d8b4:	6078      	str	r0, [r7, #4]
 800d8b6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	685b      	ldr	r3, [r3, #4]
 800d8bc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800d8be:	683b      	ldr	r3, [r7, #0]
 800d8c0:	68fa      	ldr	r2, [r7, #12]
 800d8c2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800d8c4:	68fb      	ldr	r3, [r7, #12]
 800d8c6:	689a      	ldr	r2, [r3, #8]
 800d8c8:	683b      	ldr	r3, [r7, #0]
 800d8ca:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800d8cc:	68fb      	ldr	r3, [r7, #12]
 800d8ce:	689b      	ldr	r3, [r3, #8]
 800d8d0:	683a      	ldr	r2, [r7, #0]
 800d8d2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800d8d4:	68fb      	ldr	r3, [r7, #12]
 800d8d6:	683a      	ldr	r2, [r7, #0]
 800d8d8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800d8da:	683b      	ldr	r3, [r7, #0]
 800d8dc:	687a      	ldr	r2, [r7, #4]
 800d8de:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	1c5a      	adds	r2, r3, #1
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	601a      	str	r2, [r3, #0]
}
 800d8ea:	bf00      	nop
 800d8ec:	3714      	adds	r7, #20
 800d8ee:	46bd      	mov	sp, r7
 800d8f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8f4:	4770      	bx	lr

0800d8f6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d8f6:	b480      	push	{r7}
 800d8f8:	b085      	sub	sp, #20
 800d8fa:	af00      	add	r7, sp, #0
 800d8fc:	6078      	str	r0, [r7, #4]
 800d8fe:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800d900:	683b      	ldr	r3, [r7, #0]
 800d902:	681b      	ldr	r3, [r3, #0]
 800d904:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800d906:	68bb      	ldr	r3, [r7, #8]
 800d908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d90c:	d103      	bne.n	800d916 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	691b      	ldr	r3, [r3, #16]
 800d912:	60fb      	str	r3, [r7, #12]
 800d914:	e00c      	b.n	800d930 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	3308      	adds	r3, #8
 800d91a:	60fb      	str	r3, [r7, #12]
 800d91c:	e002      	b.n	800d924 <vListInsert+0x2e>
 800d91e:	68fb      	ldr	r3, [r7, #12]
 800d920:	685b      	ldr	r3, [r3, #4]
 800d922:	60fb      	str	r3, [r7, #12]
 800d924:	68fb      	ldr	r3, [r7, #12]
 800d926:	685b      	ldr	r3, [r3, #4]
 800d928:	681b      	ldr	r3, [r3, #0]
 800d92a:	68ba      	ldr	r2, [r7, #8]
 800d92c:	429a      	cmp	r2, r3
 800d92e:	d2f6      	bcs.n	800d91e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800d930:	68fb      	ldr	r3, [r7, #12]
 800d932:	685a      	ldr	r2, [r3, #4]
 800d934:	683b      	ldr	r3, [r7, #0]
 800d936:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800d938:	683b      	ldr	r3, [r7, #0]
 800d93a:	685b      	ldr	r3, [r3, #4]
 800d93c:	683a      	ldr	r2, [r7, #0]
 800d93e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800d940:	683b      	ldr	r3, [r7, #0]
 800d942:	68fa      	ldr	r2, [r7, #12]
 800d944:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800d946:	68fb      	ldr	r3, [r7, #12]
 800d948:	683a      	ldr	r2, [r7, #0]
 800d94a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800d94c:	683b      	ldr	r3, [r7, #0]
 800d94e:	687a      	ldr	r2, [r7, #4]
 800d950:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	1c5a      	adds	r2, r3, #1
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	601a      	str	r2, [r3, #0]
}
 800d95c:	bf00      	nop
 800d95e:	3714      	adds	r7, #20
 800d960:	46bd      	mov	sp, r7
 800d962:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d966:	4770      	bx	lr

0800d968 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800d968:	b480      	push	{r7}
 800d96a:	b085      	sub	sp, #20
 800d96c:	af00      	add	r7, sp, #0
 800d96e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	691b      	ldr	r3, [r3, #16]
 800d974:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	685b      	ldr	r3, [r3, #4]
 800d97a:	687a      	ldr	r2, [r7, #4]
 800d97c:	6892      	ldr	r2, [r2, #8]
 800d97e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	689b      	ldr	r3, [r3, #8]
 800d984:	687a      	ldr	r2, [r7, #4]
 800d986:	6852      	ldr	r2, [r2, #4]
 800d988:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800d98a:	68fb      	ldr	r3, [r7, #12]
 800d98c:	685b      	ldr	r3, [r3, #4]
 800d98e:	687a      	ldr	r2, [r7, #4]
 800d990:	429a      	cmp	r2, r3
 800d992:	d103      	bne.n	800d99c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	689a      	ldr	r2, [r3, #8]
 800d998:	68fb      	ldr	r3, [r7, #12]
 800d99a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	2200      	movs	r2, #0
 800d9a0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800d9a2:	68fb      	ldr	r3, [r7, #12]
 800d9a4:	681b      	ldr	r3, [r3, #0]
 800d9a6:	1e5a      	subs	r2, r3, #1
 800d9a8:	68fb      	ldr	r3, [r7, #12]
 800d9aa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800d9ac:	68fb      	ldr	r3, [r7, #12]
 800d9ae:	681b      	ldr	r3, [r3, #0]
}
 800d9b0:	4618      	mov	r0, r3
 800d9b2:	3714      	adds	r7, #20
 800d9b4:	46bd      	mov	sp, r7
 800d9b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ba:	4770      	bx	lr

0800d9bc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800d9bc:	b580      	push	{r7, lr}
 800d9be:	b084      	sub	sp, #16
 800d9c0:	af00      	add	r7, sp, #0
 800d9c2:	6078      	str	r0, [r7, #4]
 800d9c4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d10a      	bne.n	800d9e6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800d9d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9d4:	f383 8811 	msr	BASEPRI, r3
 800d9d8:	f3bf 8f6f 	isb	sy
 800d9dc:	f3bf 8f4f 	dsb	sy
 800d9e0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800d9e2:	bf00      	nop
 800d9e4:	e7fe      	b.n	800d9e4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800d9e6:	f002 fc6d 	bl	80102c4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d9ea:	68fb      	ldr	r3, [r7, #12]
 800d9ec:	681a      	ldr	r2, [r3, #0]
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d9f2:	68f9      	ldr	r1, [r7, #12]
 800d9f4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800d9f6:	fb01 f303 	mul.w	r3, r1, r3
 800d9fa:	441a      	add	r2, r3
 800d9fc:	68fb      	ldr	r3, [r7, #12]
 800d9fe:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800da00:	68fb      	ldr	r3, [r7, #12]
 800da02:	2200      	movs	r2, #0
 800da04:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800da06:	68fb      	ldr	r3, [r7, #12]
 800da08:	681a      	ldr	r2, [r3, #0]
 800da0a:	68fb      	ldr	r3, [r7, #12]
 800da0c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800da0e:	68fb      	ldr	r3, [r7, #12]
 800da10:	681a      	ldr	r2, [r3, #0]
 800da12:	68fb      	ldr	r3, [r7, #12]
 800da14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800da16:	3b01      	subs	r3, #1
 800da18:	68f9      	ldr	r1, [r7, #12]
 800da1a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800da1c:	fb01 f303 	mul.w	r3, r1, r3
 800da20:	441a      	add	r2, r3
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800da26:	68fb      	ldr	r3, [r7, #12]
 800da28:	22ff      	movs	r2, #255	; 0xff
 800da2a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800da2e:	68fb      	ldr	r3, [r7, #12]
 800da30:	22ff      	movs	r2, #255	; 0xff
 800da32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800da36:	683b      	ldr	r3, [r7, #0]
 800da38:	2b00      	cmp	r3, #0
 800da3a:	d114      	bne.n	800da66 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800da3c:	68fb      	ldr	r3, [r7, #12]
 800da3e:	691b      	ldr	r3, [r3, #16]
 800da40:	2b00      	cmp	r3, #0
 800da42:	d01a      	beq.n	800da7a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800da44:	68fb      	ldr	r3, [r7, #12]
 800da46:	3310      	adds	r3, #16
 800da48:	4618      	mov	r0, r3
 800da4a:	f001 fc25 	bl	800f298 <xTaskRemoveFromEventList>
 800da4e:	4603      	mov	r3, r0
 800da50:	2b00      	cmp	r3, #0
 800da52:	d012      	beq.n	800da7a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800da54:	4b0c      	ldr	r3, [pc, #48]	; (800da88 <xQueueGenericReset+0xcc>)
 800da56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800da5a:	601a      	str	r2, [r3, #0]
 800da5c:	f3bf 8f4f 	dsb	sy
 800da60:	f3bf 8f6f 	isb	sy
 800da64:	e009      	b.n	800da7a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800da66:	68fb      	ldr	r3, [r7, #12]
 800da68:	3310      	adds	r3, #16
 800da6a:	4618      	mov	r0, r3
 800da6c:	f7ff fef2 	bl	800d854 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800da70:	68fb      	ldr	r3, [r7, #12]
 800da72:	3324      	adds	r3, #36	; 0x24
 800da74:	4618      	mov	r0, r3
 800da76:	f7ff feed 	bl	800d854 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800da7a:	f002 fc53 	bl	8010324 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800da7e:	2301      	movs	r3, #1
}
 800da80:	4618      	mov	r0, r3
 800da82:	3710      	adds	r7, #16
 800da84:	46bd      	mov	sp, r7
 800da86:	bd80      	pop	{r7, pc}
 800da88:	e000ed04 	.word	0xe000ed04

0800da8c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800da8c:	b580      	push	{r7, lr}
 800da8e:	b08e      	sub	sp, #56	; 0x38
 800da90:	af02      	add	r7, sp, #8
 800da92:	60f8      	str	r0, [r7, #12]
 800da94:	60b9      	str	r1, [r7, #8]
 800da96:	607a      	str	r2, [r7, #4]
 800da98:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800da9a:	68fb      	ldr	r3, [r7, #12]
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	d10a      	bne.n	800dab6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800daa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800daa4:	f383 8811 	msr	BASEPRI, r3
 800daa8:	f3bf 8f6f 	isb	sy
 800daac:	f3bf 8f4f 	dsb	sy
 800dab0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800dab2:	bf00      	nop
 800dab4:	e7fe      	b.n	800dab4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800dab6:	683b      	ldr	r3, [r7, #0]
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d10a      	bne.n	800dad2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800dabc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dac0:	f383 8811 	msr	BASEPRI, r3
 800dac4:	f3bf 8f6f 	isb	sy
 800dac8:	f3bf 8f4f 	dsb	sy
 800dacc:	627b      	str	r3, [r7, #36]	; 0x24
}
 800dace:	bf00      	nop
 800dad0:	e7fe      	b.n	800dad0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d002      	beq.n	800dade <xQueueGenericCreateStatic+0x52>
 800dad8:	68bb      	ldr	r3, [r7, #8]
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d001      	beq.n	800dae2 <xQueueGenericCreateStatic+0x56>
 800dade:	2301      	movs	r3, #1
 800dae0:	e000      	b.n	800dae4 <xQueueGenericCreateStatic+0x58>
 800dae2:	2300      	movs	r3, #0
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	d10a      	bne.n	800dafe <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800dae8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800daec:	f383 8811 	msr	BASEPRI, r3
 800daf0:	f3bf 8f6f 	isb	sy
 800daf4:	f3bf 8f4f 	dsb	sy
 800daf8:	623b      	str	r3, [r7, #32]
}
 800dafa:	bf00      	nop
 800dafc:	e7fe      	b.n	800dafc <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	2b00      	cmp	r3, #0
 800db02:	d102      	bne.n	800db0a <xQueueGenericCreateStatic+0x7e>
 800db04:	68bb      	ldr	r3, [r7, #8]
 800db06:	2b00      	cmp	r3, #0
 800db08:	d101      	bne.n	800db0e <xQueueGenericCreateStatic+0x82>
 800db0a:	2301      	movs	r3, #1
 800db0c:	e000      	b.n	800db10 <xQueueGenericCreateStatic+0x84>
 800db0e:	2300      	movs	r3, #0
 800db10:	2b00      	cmp	r3, #0
 800db12:	d10a      	bne.n	800db2a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800db14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db18:	f383 8811 	msr	BASEPRI, r3
 800db1c:	f3bf 8f6f 	isb	sy
 800db20:	f3bf 8f4f 	dsb	sy
 800db24:	61fb      	str	r3, [r7, #28]
}
 800db26:	bf00      	nop
 800db28:	e7fe      	b.n	800db28 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800db2a:	2350      	movs	r3, #80	; 0x50
 800db2c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800db2e:	697b      	ldr	r3, [r7, #20]
 800db30:	2b50      	cmp	r3, #80	; 0x50
 800db32:	d00a      	beq.n	800db4a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800db34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db38:	f383 8811 	msr	BASEPRI, r3
 800db3c:	f3bf 8f6f 	isb	sy
 800db40:	f3bf 8f4f 	dsb	sy
 800db44:	61bb      	str	r3, [r7, #24]
}
 800db46:	bf00      	nop
 800db48:	e7fe      	b.n	800db48 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800db4a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800db4c:	683b      	ldr	r3, [r7, #0]
 800db4e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800db50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db52:	2b00      	cmp	r3, #0
 800db54:	d00d      	beq.n	800db72 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800db56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db58:	2201      	movs	r2, #1
 800db5a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800db5e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800db62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db64:	9300      	str	r3, [sp, #0]
 800db66:	4613      	mov	r3, r2
 800db68:	687a      	ldr	r2, [r7, #4]
 800db6a:	68b9      	ldr	r1, [r7, #8]
 800db6c:	68f8      	ldr	r0, [r7, #12]
 800db6e:	f000 f83f 	bl	800dbf0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800db72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800db74:	4618      	mov	r0, r3
 800db76:	3730      	adds	r7, #48	; 0x30
 800db78:	46bd      	mov	sp, r7
 800db7a:	bd80      	pop	{r7, pc}

0800db7c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800db7c:	b580      	push	{r7, lr}
 800db7e:	b08a      	sub	sp, #40	; 0x28
 800db80:	af02      	add	r7, sp, #8
 800db82:	60f8      	str	r0, [r7, #12]
 800db84:	60b9      	str	r1, [r7, #8]
 800db86:	4613      	mov	r3, r2
 800db88:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d10a      	bne.n	800dba6 <xQueueGenericCreate+0x2a>
	__asm volatile
 800db90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db94:	f383 8811 	msr	BASEPRI, r3
 800db98:	f3bf 8f6f 	isb	sy
 800db9c:	f3bf 8f4f 	dsb	sy
 800dba0:	613b      	str	r3, [r7, #16]
}
 800dba2:	bf00      	nop
 800dba4:	e7fe      	b.n	800dba4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	68ba      	ldr	r2, [r7, #8]
 800dbaa:	fb02 f303 	mul.w	r3, r2, r3
 800dbae:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800dbb0:	69fb      	ldr	r3, [r7, #28]
 800dbb2:	3350      	adds	r3, #80	; 0x50
 800dbb4:	4618      	mov	r0, r3
 800dbb6:	f002 fca7 	bl	8010508 <pvPortMalloc>
 800dbba:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800dbbc:	69bb      	ldr	r3, [r7, #24]
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d011      	beq.n	800dbe6 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800dbc2:	69bb      	ldr	r3, [r7, #24]
 800dbc4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800dbc6:	697b      	ldr	r3, [r7, #20]
 800dbc8:	3350      	adds	r3, #80	; 0x50
 800dbca:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800dbcc:	69bb      	ldr	r3, [r7, #24]
 800dbce:	2200      	movs	r2, #0
 800dbd0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800dbd4:	79fa      	ldrb	r2, [r7, #7]
 800dbd6:	69bb      	ldr	r3, [r7, #24]
 800dbd8:	9300      	str	r3, [sp, #0]
 800dbda:	4613      	mov	r3, r2
 800dbdc:	697a      	ldr	r2, [r7, #20]
 800dbde:	68b9      	ldr	r1, [r7, #8]
 800dbe0:	68f8      	ldr	r0, [r7, #12]
 800dbe2:	f000 f805 	bl	800dbf0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800dbe6:	69bb      	ldr	r3, [r7, #24]
	}
 800dbe8:	4618      	mov	r0, r3
 800dbea:	3720      	adds	r7, #32
 800dbec:	46bd      	mov	sp, r7
 800dbee:	bd80      	pop	{r7, pc}

0800dbf0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800dbf0:	b580      	push	{r7, lr}
 800dbf2:	b084      	sub	sp, #16
 800dbf4:	af00      	add	r7, sp, #0
 800dbf6:	60f8      	str	r0, [r7, #12]
 800dbf8:	60b9      	str	r1, [r7, #8]
 800dbfa:	607a      	str	r2, [r7, #4]
 800dbfc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800dbfe:	68bb      	ldr	r3, [r7, #8]
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d103      	bne.n	800dc0c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800dc04:	69bb      	ldr	r3, [r7, #24]
 800dc06:	69ba      	ldr	r2, [r7, #24]
 800dc08:	601a      	str	r2, [r3, #0]
 800dc0a:	e002      	b.n	800dc12 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800dc0c:	69bb      	ldr	r3, [r7, #24]
 800dc0e:	687a      	ldr	r2, [r7, #4]
 800dc10:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800dc12:	69bb      	ldr	r3, [r7, #24]
 800dc14:	68fa      	ldr	r2, [r7, #12]
 800dc16:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800dc18:	69bb      	ldr	r3, [r7, #24]
 800dc1a:	68ba      	ldr	r2, [r7, #8]
 800dc1c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800dc1e:	2101      	movs	r1, #1
 800dc20:	69b8      	ldr	r0, [r7, #24]
 800dc22:	f7ff fecb 	bl	800d9bc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800dc26:	69bb      	ldr	r3, [r7, #24]
 800dc28:	78fa      	ldrb	r2, [r7, #3]
 800dc2a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800dc2e:	bf00      	nop
 800dc30:	3710      	adds	r7, #16
 800dc32:	46bd      	mov	sp, r7
 800dc34:	bd80      	pop	{r7, pc}

0800dc36 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800dc36:	b580      	push	{r7, lr}
 800dc38:	b08a      	sub	sp, #40	; 0x28
 800dc3a:	af02      	add	r7, sp, #8
 800dc3c:	60f8      	str	r0, [r7, #12]
 800dc3e:	60b9      	str	r1, [r7, #8]
 800dc40:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	2b00      	cmp	r3, #0
 800dc46:	d10a      	bne.n	800dc5e <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800dc48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc4c:	f383 8811 	msr	BASEPRI, r3
 800dc50:	f3bf 8f6f 	isb	sy
 800dc54:	f3bf 8f4f 	dsb	sy
 800dc58:	61bb      	str	r3, [r7, #24]
}
 800dc5a:	bf00      	nop
 800dc5c:	e7fe      	b.n	800dc5c <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800dc5e:	68ba      	ldr	r2, [r7, #8]
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	429a      	cmp	r2, r3
 800dc64:	d90a      	bls.n	800dc7c <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800dc66:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc6a:	f383 8811 	msr	BASEPRI, r3
 800dc6e:	f3bf 8f6f 	isb	sy
 800dc72:	f3bf 8f4f 	dsb	sy
 800dc76:	617b      	str	r3, [r7, #20]
}
 800dc78:	bf00      	nop
 800dc7a:	e7fe      	b.n	800dc7a <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800dc7c:	2302      	movs	r3, #2
 800dc7e:	9300      	str	r3, [sp, #0]
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	2200      	movs	r2, #0
 800dc84:	2100      	movs	r1, #0
 800dc86:	68f8      	ldr	r0, [r7, #12]
 800dc88:	f7ff ff00 	bl	800da8c <xQueueGenericCreateStatic>
 800dc8c:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800dc8e:	69fb      	ldr	r3, [r7, #28]
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	d002      	beq.n	800dc9a <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800dc94:	69fb      	ldr	r3, [r7, #28]
 800dc96:	68ba      	ldr	r2, [r7, #8]
 800dc98:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800dc9a:	69fb      	ldr	r3, [r7, #28]
	}
 800dc9c:	4618      	mov	r0, r3
 800dc9e:	3720      	adds	r7, #32
 800dca0:	46bd      	mov	sp, r7
 800dca2:	bd80      	pop	{r7, pc}

0800dca4 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800dca4:	b580      	push	{r7, lr}
 800dca6:	b086      	sub	sp, #24
 800dca8:	af00      	add	r7, sp, #0
 800dcaa:	6078      	str	r0, [r7, #4]
 800dcac:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	2b00      	cmp	r3, #0
 800dcb2:	d10a      	bne.n	800dcca <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 800dcb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dcb8:	f383 8811 	msr	BASEPRI, r3
 800dcbc:	f3bf 8f6f 	isb	sy
 800dcc0:	f3bf 8f4f 	dsb	sy
 800dcc4:	613b      	str	r3, [r7, #16]
}
 800dcc6:	bf00      	nop
 800dcc8:	e7fe      	b.n	800dcc8 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800dcca:	683a      	ldr	r2, [r7, #0]
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	429a      	cmp	r2, r3
 800dcd0:	d90a      	bls.n	800dce8 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800dcd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dcd6:	f383 8811 	msr	BASEPRI, r3
 800dcda:	f3bf 8f6f 	isb	sy
 800dcde:	f3bf 8f4f 	dsb	sy
 800dce2:	60fb      	str	r3, [r7, #12]
}
 800dce4:	bf00      	nop
 800dce6:	e7fe      	b.n	800dce6 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800dce8:	2202      	movs	r2, #2
 800dcea:	2100      	movs	r1, #0
 800dcec:	6878      	ldr	r0, [r7, #4]
 800dcee:	f7ff ff45 	bl	800db7c <xQueueGenericCreate>
 800dcf2:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800dcf4:	697b      	ldr	r3, [r7, #20]
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d002      	beq.n	800dd00 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800dcfa:	697b      	ldr	r3, [r7, #20]
 800dcfc:	683a      	ldr	r2, [r7, #0]
 800dcfe:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800dd00:	697b      	ldr	r3, [r7, #20]
	}
 800dd02:	4618      	mov	r0, r3
 800dd04:	3718      	adds	r7, #24
 800dd06:	46bd      	mov	sp, r7
 800dd08:	bd80      	pop	{r7, pc}
	...

0800dd0c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800dd0c:	b580      	push	{r7, lr}
 800dd0e:	b08e      	sub	sp, #56	; 0x38
 800dd10:	af00      	add	r7, sp, #0
 800dd12:	60f8      	str	r0, [r7, #12]
 800dd14:	60b9      	str	r1, [r7, #8]
 800dd16:	607a      	str	r2, [r7, #4]
 800dd18:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800dd1a:	2300      	movs	r3, #0
 800dd1c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800dd1e:	68fb      	ldr	r3, [r7, #12]
 800dd20:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800dd22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d10a      	bne.n	800dd3e <xQueueGenericSend+0x32>
	__asm volatile
 800dd28:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd2c:	f383 8811 	msr	BASEPRI, r3
 800dd30:	f3bf 8f6f 	isb	sy
 800dd34:	f3bf 8f4f 	dsb	sy
 800dd38:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800dd3a:	bf00      	nop
 800dd3c:	e7fe      	b.n	800dd3c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800dd3e:	68bb      	ldr	r3, [r7, #8]
 800dd40:	2b00      	cmp	r3, #0
 800dd42:	d103      	bne.n	800dd4c <xQueueGenericSend+0x40>
 800dd44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	d101      	bne.n	800dd50 <xQueueGenericSend+0x44>
 800dd4c:	2301      	movs	r3, #1
 800dd4e:	e000      	b.n	800dd52 <xQueueGenericSend+0x46>
 800dd50:	2300      	movs	r3, #0
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d10a      	bne.n	800dd6c <xQueueGenericSend+0x60>
	__asm volatile
 800dd56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd5a:	f383 8811 	msr	BASEPRI, r3
 800dd5e:	f3bf 8f6f 	isb	sy
 800dd62:	f3bf 8f4f 	dsb	sy
 800dd66:	627b      	str	r3, [r7, #36]	; 0x24
}
 800dd68:	bf00      	nop
 800dd6a:	e7fe      	b.n	800dd6a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800dd6c:	683b      	ldr	r3, [r7, #0]
 800dd6e:	2b02      	cmp	r3, #2
 800dd70:	d103      	bne.n	800dd7a <xQueueGenericSend+0x6e>
 800dd72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dd76:	2b01      	cmp	r3, #1
 800dd78:	d101      	bne.n	800dd7e <xQueueGenericSend+0x72>
 800dd7a:	2301      	movs	r3, #1
 800dd7c:	e000      	b.n	800dd80 <xQueueGenericSend+0x74>
 800dd7e:	2300      	movs	r3, #0
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	d10a      	bne.n	800dd9a <xQueueGenericSend+0x8e>
	__asm volatile
 800dd84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd88:	f383 8811 	msr	BASEPRI, r3
 800dd8c:	f3bf 8f6f 	isb	sy
 800dd90:	f3bf 8f4f 	dsb	sy
 800dd94:	623b      	str	r3, [r7, #32]
}
 800dd96:	bf00      	nop
 800dd98:	e7fe      	b.n	800dd98 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800dd9a:	f001 fc3b 	bl	800f614 <xTaskGetSchedulerState>
 800dd9e:	4603      	mov	r3, r0
 800dda0:	2b00      	cmp	r3, #0
 800dda2:	d102      	bne.n	800ddaa <xQueueGenericSend+0x9e>
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	2b00      	cmp	r3, #0
 800dda8:	d101      	bne.n	800ddae <xQueueGenericSend+0xa2>
 800ddaa:	2301      	movs	r3, #1
 800ddac:	e000      	b.n	800ddb0 <xQueueGenericSend+0xa4>
 800ddae:	2300      	movs	r3, #0
 800ddb0:	2b00      	cmp	r3, #0
 800ddb2:	d10a      	bne.n	800ddca <xQueueGenericSend+0xbe>
	__asm volatile
 800ddb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ddb8:	f383 8811 	msr	BASEPRI, r3
 800ddbc:	f3bf 8f6f 	isb	sy
 800ddc0:	f3bf 8f4f 	dsb	sy
 800ddc4:	61fb      	str	r3, [r7, #28]
}
 800ddc6:	bf00      	nop
 800ddc8:	e7fe      	b.n	800ddc8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ddca:	f002 fa7b 	bl	80102c4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ddce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ddd0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ddd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ddd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ddd6:	429a      	cmp	r2, r3
 800ddd8:	d302      	bcc.n	800dde0 <xQueueGenericSend+0xd4>
 800ddda:	683b      	ldr	r3, [r7, #0]
 800dddc:	2b02      	cmp	r3, #2
 800ddde:	d129      	bne.n	800de34 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800dde0:	683a      	ldr	r2, [r7, #0]
 800dde2:	68b9      	ldr	r1, [r7, #8]
 800dde4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dde6:	f000 fc5e 	bl	800e6a6 <prvCopyDataToQueue>
 800ddea:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ddec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ddee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	d010      	beq.n	800de16 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ddf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ddf6:	3324      	adds	r3, #36	; 0x24
 800ddf8:	4618      	mov	r0, r3
 800ddfa:	f001 fa4d 	bl	800f298 <xTaskRemoveFromEventList>
 800ddfe:	4603      	mov	r3, r0
 800de00:	2b00      	cmp	r3, #0
 800de02:	d013      	beq.n	800de2c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800de04:	4b3f      	ldr	r3, [pc, #252]	; (800df04 <xQueueGenericSend+0x1f8>)
 800de06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800de0a:	601a      	str	r2, [r3, #0]
 800de0c:	f3bf 8f4f 	dsb	sy
 800de10:	f3bf 8f6f 	isb	sy
 800de14:	e00a      	b.n	800de2c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800de16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de18:	2b00      	cmp	r3, #0
 800de1a:	d007      	beq.n	800de2c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800de1c:	4b39      	ldr	r3, [pc, #228]	; (800df04 <xQueueGenericSend+0x1f8>)
 800de1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800de22:	601a      	str	r2, [r3, #0]
 800de24:	f3bf 8f4f 	dsb	sy
 800de28:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800de2c:	f002 fa7a 	bl	8010324 <vPortExitCritical>
				return pdPASS;
 800de30:	2301      	movs	r3, #1
 800de32:	e063      	b.n	800defc <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	2b00      	cmp	r3, #0
 800de38:	d103      	bne.n	800de42 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800de3a:	f002 fa73 	bl	8010324 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800de3e:	2300      	movs	r3, #0
 800de40:	e05c      	b.n	800defc <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800de42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800de44:	2b00      	cmp	r3, #0
 800de46:	d106      	bne.n	800de56 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800de48:	f107 0314 	add.w	r3, r7, #20
 800de4c:	4618      	mov	r0, r3
 800de4e:	f001 fa87 	bl	800f360 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800de52:	2301      	movs	r3, #1
 800de54:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800de56:	f002 fa65 	bl	8010324 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800de5a:	f000 fff9 	bl	800ee50 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800de5e:	f002 fa31 	bl	80102c4 <vPortEnterCritical>
 800de62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de64:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800de68:	b25b      	sxtb	r3, r3
 800de6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de6e:	d103      	bne.n	800de78 <xQueueGenericSend+0x16c>
 800de70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de72:	2200      	movs	r2, #0
 800de74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800de78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de7a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800de7e:	b25b      	sxtb	r3, r3
 800de80:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de84:	d103      	bne.n	800de8e <xQueueGenericSend+0x182>
 800de86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de88:	2200      	movs	r2, #0
 800de8a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800de8e:	f002 fa49 	bl	8010324 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800de92:	1d3a      	adds	r2, r7, #4
 800de94:	f107 0314 	add.w	r3, r7, #20
 800de98:	4611      	mov	r1, r2
 800de9a:	4618      	mov	r0, r3
 800de9c:	f001 fa76 	bl	800f38c <xTaskCheckForTimeOut>
 800dea0:	4603      	mov	r3, r0
 800dea2:	2b00      	cmp	r3, #0
 800dea4:	d124      	bne.n	800def0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800dea6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dea8:	f000 fcf5 	bl	800e896 <prvIsQueueFull>
 800deac:	4603      	mov	r3, r0
 800deae:	2b00      	cmp	r3, #0
 800deb0:	d018      	beq.n	800dee4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800deb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800deb4:	3310      	adds	r3, #16
 800deb6:	687a      	ldr	r2, [r7, #4]
 800deb8:	4611      	mov	r1, r2
 800deba:	4618      	mov	r0, r3
 800debc:	f001 f99c 	bl	800f1f8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800dec0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dec2:	f000 fc80 	bl	800e7c6 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800dec6:	f000 ffd1 	bl	800ee6c <xTaskResumeAll>
 800deca:	4603      	mov	r3, r0
 800decc:	2b00      	cmp	r3, #0
 800dece:	f47f af7c 	bne.w	800ddca <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800ded2:	4b0c      	ldr	r3, [pc, #48]	; (800df04 <xQueueGenericSend+0x1f8>)
 800ded4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ded8:	601a      	str	r2, [r3, #0]
 800deda:	f3bf 8f4f 	dsb	sy
 800dede:	f3bf 8f6f 	isb	sy
 800dee2:	e772      	b.n	800ddca <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800dee4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dee6:	f000 fc6e 	bl	800e7c6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800deea:	f000 ffbf 	bl	800ee6c <xTaskResumeAll>
 800deee:	e76c      	b.n	800ddca <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800def0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800def2:	f000 fc68 	bl	800e7c6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800def6:	f000 ffb9 	bl	800ee6c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800defa:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800defc:	4618      	mov	r0, r3
 800defe:	3738      	adds	r7, #56	; 0x38
 800df00:	46bd      	mov	sp, r7
 800df02:	bd80      	pop	{r7, pc}
 800df04:	e000ed04 	.word	0xe000ed04

0800df08 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800df08:	b580      	push	{r7, lr}
 800df0a:	b090      	sub	sp, #64	; 0x40
 800df0c:	af00      	add	r7, sp, #0
 800df0e:	60f8      	str	r0, [r7, #12]
 800df10:	60b9      	str	r1, [r7, #8]
 800df12:	607a      	str	r2, [r7, #4]
 800df14:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800df16:	68fb      	ldr	r3, [r7, #12]
 800df18:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800df1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	d10a      	bne.n	800df36 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800df20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df24:	f383 8811 	msr	BASEPRI, r3
 800df28:	f3bf 8f6f 	isb	sy
 800df2c:	f3bf 8f4f 	dsb	sy
 800df30:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800df32:	bf00      	nop
 800df34:	e7fe      	b.n	800df34 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800df36:	68bb      	ldr	r3, [r7, #8]
 800df38:	2b00      	cmp	r3, #0
 800df3a:	d103      	bne.n	800df44 <xQueueGenericSendFromISR+0x3c>
 800df3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800df40:	2b00      	cmp	r3, #0
 800df42:	d101      	bne.n	800df48 <xQueueGenericSendFromISR+0x40>
 800df44:	2301      	movs	r3, #1
 800df46:	e000      	b.n	800df4a <xQueueGenericSendFromISR+0x42>
 800df48:	2300      	movs	r3, #0
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d10a      	bne.n	800df64 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800df4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df52:	f383 8811 	msr	BASEPRI, r3
 800df56:	f3bf 8f6f 	isb	sy
 800df5a:	f3bf 8f4f 	dsb	sy
 800df5e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800df60:	bf00      	nop
 800df62:	e7fe      	b.n	800df62 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800df64:	683b      	ldr	r3, [r7, #0]
 800df66:	2b02      	cmp	r3, #2
 800df68:	d103      	bne.n	800df72 <xQueueGenericSendFromISR+0x6a>
 800df6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800df6e:	2b01      	cmp	r3, #1
 800df70:	d101      	bne.n	800df76 <xQueueGenericSendFromISR+0x6e>
 800df72:	2301      	movs	r3, #1
 800df74:	e000      	b.n	800df78 <xQueueGenericSendFromISR+0x70>
 800df76:	2300      	movs	r3, #0
 800df78:	2b00      	cmp	r3, #0
 800df7a:	d10a      	bne.n	800df92 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800df7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df80:	f383 8811 	msr	BASEPRI, r3
 800df84:	f3bf 8f6f 	isb	sy
 800df88:	f3bf 8f4f 	dsb	sy
 800df8c:	623b      	str	r3, [r7, #32]
}
 800df8e:	bf00      	nop
 800df90:	e7fe      	b.n	800df90 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800df92:	f002 fa79 	bl	8010488 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800df96:	f3ef 8211 	mrs	r2, BASEPRI
 800df9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df9e:	f383 8811 	msr	BASEPRI, r3
 800dfa2:	f3bf 8f6f 	isb	sy
 800dfa6:	f3bf 8f4f 	dsb	sy
 800dfaa:	61fa      	str	r2, [r7, #28]
 800dfac:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800dfae:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800dfb0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800dfb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfb4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dfb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dfba:	429a      	cmp	r2, r3
 800dfbc:	d302      	bcc.n	800dfc4 <xQueueGenericSendFromISR+0xbc>
 800dfbe:	683b      	ldr	r3, [r7, #0]
 800dfc0:	2b02      	cmp	r3, #2
 800dfc2:	d12f      	bne.n	800e024 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800dfc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfc6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800dfca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800dfce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dfd2:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800dfd4:	683a      	ldr	r2, [r7, #0]
 800dfd6:	68b9      	ldr	r1, [r7, #8]
 800dfd8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800dfda:	f000 fb64 	bl	800e6a6 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800dfde:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800dfe2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dfe6:	d112      	bne.n	800e00e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800dfe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	d016      	beq.n	800e01e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800dff0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dff2:	3324      	adds	r3, #36	; 0x24
 800dff4:	4618      	mov	r0, r3
 800dff6:	f001 f94f 	bl	800f298 <xTaskRemoveFromEventList>
 800dffa:	4603      	mov	r3, r0
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	d00e      	beq.n	800e01e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	2b00      	cmp	r3, #0
 800e004:	d00b      	beq.n	800e01e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	2201      	movs	r2, #1
 800e00a:	601a      	str	r2, [r3, #0]
 800e00c:	e007      	b.n	800e01e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800e00e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800e012:	3301      	adds	r3, #1
 800e014:	b2db      	uxtb	r3, r3
 800e016:	b25a      	sxtb	r2, r3
 800e018:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e01a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800e01e:	2301      	movs	r3, #1
 800e020:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800e022:	e001      	b.n	800e028 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800e024:	2300      	movs	r3, #0
 800e026:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e028:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e02a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800e02c:	697b      	ldr	r3, [r7, #20]
 800e02e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800e032:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e034:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800e036:	4618      	mov	r0, r3
 800e038:	3740      	adds	r7, #64	; 0x40
 800e03a:	46bd      	mov	sp, r7
 800e03c:	bd80      	pop	{r7, pc}

0800e03e <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800e03e:	b580      	push	{r7, lr}
 800e040:	b08e      	sub	sp, #56	; 0x38
 800e042:	af00      	add	r7, sp, #0
 800e044:	6078      	str	r0, [r7, #4]
 800e046:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800e04c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d10a      	bne.n	800e068 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800e052:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e056:	f383 8811 	msr	BASEPRI, r3
 800e05a:	f3bf 8f6f 	isb	sy
 800e05e:	f3bf 8f4f 	dsb	sy
 800e062:	623b      	str	r3, [r7, #32]
}
 800e064:	bf00      	nop
 800e066:	e7fe      	b.n	800e066 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800e068:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e06a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e06c:	2b00      	cmp	r3, #0
 800e06e:	d00a      	beq.n	800e086 <xQueueGiveFromISR+0x48>
	__asm volatile
 800e070:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e074:	f383 8811 	msr	BASEPRI, r3
 800e078:	f3bf 8f6f 	isb	sy
 800e07c:	f3bf 8f4f 	dsb	sy
 800e080:	61fb      	str	r3, [r7, #28]
}
 800e082:	bf00      	nop
 800e084:	e7fe      	b.n	800e084 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800e086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e088:	681b      	ldr	r3, [r3, #0]
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	d103      	bne.n	800e096 <xQueueGiveFromISR+0x58>
 800e08e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e090:	689b      	ldr	r3, [r3, #8]
 800e092:	2b00      	cmp	r3, #0
 800e094:	d101      	bne.n	800e09a <xQueueGiveFromISR+0x5c>
 800e096:	2301      	movs	r3, #1
 800e098:	e000      	b.n	800e09c <xQueueGiveFromISR+0x5e>
 800e09a:	2300      	movs	r3, #0
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	d10a      	bne.n	800e0b6 <xQueueGiveFromISR+0x78>
	__asm volatile
 800e0a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e0a4:	f383 8811 	msr	BASEPRI, r3
 800e0a8:	f3bf 8f6f 	isb	sy
 800e0ac:	f3bf 8f4f 	dsb	sy
 800e0b0:	61bb      	str	r3, [r7, #24]
}
 800e0b2:	bf00      	nop
 800e0b4:	e7fe      	b.n	800e0b4 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e0b6:	f002 f9e7 	bl	8010488 <vPortValidateInterruptPriority>
	__asm volatile
 800e0ba:	f3ef 8211 	mrs	r2, BASEPRI
 800e0be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e0c2:	f383 8811 	msr	BASEPRI, r3
 800e0c6:	f3bf 8f6f 	isb	sy
 800e0ca:	f3bf 8f4f 	dsb	sy
 800e0ce:	617a      	str	r2, [r7, #20]
 800e0d0:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800e0d2:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e0d4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e0d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0da:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800e0dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e0e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e0e2:	429a      	cmp	r2, r3
 800e0e4:	d22b      	bcs.n	800e13e <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800e0e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0e8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e0ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800e0f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0f2:	1c5a      	adds	r2, r3, #1
 800e0f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0f6:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800e0f8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e0fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e100:	d112      	bne.n	800e128 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e102:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e106:	2b00      	cmp	r3, #0
 800e108:	d016      	beq.n	800e138 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e10a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e10c:	3324      	adds	r3, #36	; 0x24
 800e10e:	4618      	mov	r0, r3
 800e110:	f001 f8c2 	bl	800f298 <xTaskRemoveFromEventList>
 800e114:	4603      	mov	r3, r0
 800e116:	2b00      	cmp	r3, #0
 800e118:	d00e      	beq.n	800e138 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800e11a:	683b      	ldr	r3, [r7, #0]
 800e11c:	2b00      	cmp	r3, #0
 800e11e:	d00b      	beq.n	800e138 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800e120:	683b      	ldr	r3, [r7, #0]
 800e122:	2201      	movs	r2, #1
 800e124:	601a      	str	r2, [r3, #0]
 800e126:	e007      	b.n	800e138 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800e128:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e12c:	3301      	adds	r3, #1
 800e12e:	b2db      	uxtb	r3, r3
 800e130:	b25a      	sxtb	r2, r3
 800e132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e134:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800e138:	2301      	movs	r3, #1
 800e13a:	637b      	str	r3, [r7, #52]	; 0x34
 800e13c:	e001      	b.n	800e142 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800e13e:	2300      	movs	r3, #0
 800e140:	637b      	str	r3, [r7, #52]	; 0x34
 800e142:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e144:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800e146:	68fb      	ldr	r3, [r7, #12]
 800e148:	f383 8811 	msr	BASEPRI, r3
}
 800e14c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e14e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800e150:	4618      	mov	r0, r3
 800e152:	3738      	adds	r7, #56	; 0x38
 800e154:	46bd      	mov	sp, r7
 800e156:	bd80      	pop	{r7, pc}

0800e158 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800e158:	b580      	push	{r7, lr}
 800e15a:	b08c      	sub	sp, #48	; 0x30
 800e15c:	af00      	add	r7, sp, #0
 800e15e:	60f8      	str	r0, [r7, #12]
 800e160:	60b9      	str	r1, [r7, #8]
 800e162:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800e164:	2300      	movs	r3, #0
 800e166:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e168:	68fb      	ldr	r3, [r7, #12]
 800e16a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800e16c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e16e:	2b00      	cmp	r3, #0
 800e170:	d10a      	bne.n	800e188 <xQueueReceive+0x30>
	__asm volatile
 800e172:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e176:	f383 8811 	msr	BASEPRI, r3
 800e17a:	f3bf 8f6f 	isb	sy
 800e17e:	f3bf 8f4f 	dsb	sy
 800e182:	623b      	str	r3, [r7, #32]
}
 800e184:	bf00      	nop
 800e186:	e7fe      	b.n	800e186 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e188:	68bb      	ldr	r3, [r7, #8]
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d103      	bne.n	800e196 <xQueueReceive+0x3e>
 800e18e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e192:	2b00      	cmp	r3, #0
 800e194:	d101      	bne.n	800e19a <xQueueReceive+0x42>
 800e196:	2301      	movs	r3, #1
 800e198:	e000      	b.n	800e19c <xQueueReceive+0x44>
 800e19a:	2300      	movs	r3, #0
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	d10a      	bne.n	800e1b6 <xQueueReceive+0x5e>
	__asm volatile
 800e1a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1a4:	f383 8811 	msr	BASEPRI, r3
 800e1a8:	f3bf 8f6f 	isb	sy
 800e1ac:	f3bf 8f4f 	dsb	sy
 800e1b0:	61fb      	str	r3, [r7, #28]
}
 800e1b2:	bf00      	nop
 800e1b4:	e7fe      	b.n	800e1b4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e1b6:	f001 fa2d 	bl	800f614 <xTaskGetSchedulerState>
 800e1ba:	4603      	mov	r3, r0
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d102      	bne.n	800e1c6 <xQueueReceive+0x6e>
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	2b00      	cmp	r3, #0
 800e1c4:	d101      	bne.n	800e1ca <xQueueReceive+0x72>
 800e1c6:	2301      	movs	r3, #1
 800e1c8:	e000      	b.n	800e1cc <xQueueReceive+0x74>
 800e1ca:	2300      	movs	r3, #0
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	d10a      	bne.n	800e1e6 <xQueueReceive+0x8e>
	__asm volatile
 800e1d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1d4:	f383 8811 	msr	BASEPRI, r3
 800e1d8:	f3bf 8f6f 	isb	sy
 800e1dc:	f3bf 8f4f 	dsb	sy
 800e1e0:	61bb      	str	r3, [r7, #24]
}
 800e1e2:	bf00      	nop
 800e1e4:	e7fe      	b.n	800e1e4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e1e6:	f002 f86d 	bl	80102c4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e1ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e1ee:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e1f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1f2:	2b00      	cmp	r3, #0
 800e1f4:	d01f      	beq.n	800e236 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800e1f6:	68b9      	ldr	r1, [r7, #8]
 800e1f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e1fa:	f000 fabe 	bl	800e77a <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800e1fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e200:	1e5a      	subs	r2, r3, #1
 800e202:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e204:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e206:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e208:	691b      	ldr	r3, [r3, #16]
 800e20a:	2b00      	cmp	r3, #0
 800e20c:	d00f      	beq.n	800e22e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e20e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e210:	3310      	adds	r3, #16
 800e212:	4618      	mov	r0, r3
 800e214:	f001 f840 	bl	800f298 <xTaskRemoveFromEventList>
 800e218:	4603      	mov	r3, r0
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	d007      	beq.n	800e22e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800e21e:	4b3d      	ldr	r3, [pc, #244]	; (800e314 <xQueueReceive+0x1bc>)
 800e220:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e224:	601a      	str	r2, [r3, #0]
 800e226:	f3bf 8f4f 	dsb	sy
 800e22a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800e22e:	f002 f879 	bl	8010324 <vPortExitCritical>
				return pdPASS;
 800e232:	2301      	movs	r3, #1
 800e234:	e069      	b.n	800e30a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d103      	bne.n	800e244 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e23c:	f002 f872 	bl	8010324 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800e240:	2300      	movs	r3, #0
 800e242:	e062      	b.n	800e30a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e244:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e246:	2b00      	cmp	r3, #0
 800e248:	d106      	bne.n	800e258 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e24a:	f107 0310 	add.w	r3, r7, #16
 800e24e:	4618      	mov	r0, r3
 800e250:	f001 f886 	bl	800f360 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e254:	2301      	movs	r3, #1
 800e256:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e258:	f002 f864 	bl	8010324 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e25c:	f000 fdf8 	bl	800ee50 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e260:	f002 f830 	bl	80102c4 <vPortEnterCritical>
 800e264:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e266:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e26a:	b25b      	sxtb	r3, r3
 800e26c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e270:	d103      	bne.n	800e27a <xQueueReceive+0x122>
 800e272:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e274:	2200      	movs	r2, #0
 800e276:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e27a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e27c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e280:	b25b      	sxtb	r3, r3
 800e282:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e286:	d103      	bne.n	800e290 <xQueueReceive+0x138>
 800e288:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e28a:	2200      	movs	r2, #0
 800e28c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e290:	f002 f848 	bl	8010324 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e294:	1d3a      	adds	r2, r7, #4
 800e296:	f107 0310 	add.w	r3, r7, #16
 800e29a:	4611      	mov	r1, r2
 800e29c:	4618      	mov	r0, r3
 800e29e:	f001 f875 	bl	800f38c <xTaskCheckForTimeOut>
 800e2a2:	4603      	mov	r3, r0
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	d123      	bne.n	800e2f0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e2a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e2aa:	f000 fade 	bl	800e86a <prvIsQueueEmpty>
 800e2ae:	4603      	mov	r3, r0
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d017      	beq.n	800e2e4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800e2b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e2b6:	3324      	adds	r3, #36	; 0x24
 800e2b8:	687a      	ldr	r2, [r7, #4]
 800e2ba:	4611      	mov	r1, r2
 800e2bc:	4618      	mov	r0, r3
 800e2be:	f000 ff9b 	bl	800f1f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800e2c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e2c4:	f000 fa7f 	bl	800e7c6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800e2c8:	f000 fdd0 	bl	800ee6c <xTaskResumeAll>
 800e2cc:	4603      	mov	r3, r0
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	d189      	bne.n	800e1e6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800e2d2:	4b10      	ldr	r3, [pc, #64]	; (800e314 <xQueueReceive+0x1bc>)
 800e2d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e2d8:	601a      	str	r2, [r3, #0]
 800e2da:	f3bf 8f4f 	dsb	sy
 800e2de:	f3bf 8f6f 	isb	sy
 800e2e2:	e780      	b.n	800e1e6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800e2e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e2e6:	f000 fa6e 	bl	800e7c6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e2ea:	f000 fdbf 	bl	800ee6c <xTaskResumeAll>
 800e2ee:	e77a      	b.n	800e1e6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800e2f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e2f2:	f000 fa68 	bl	800e7c6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e2f6:	f000 fdb9 	bl	800ee6c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e2fa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e2fc:	f000 fab5 	bl	800e86a <prvIsQueueEmpty>
 800e300:	4603      	mov	r3, r0
 800e302:	2b00      	cmp	r3, #0
 800e304:	f43f af6f 	beq.w	800e1e6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800e308:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800e30a:	4618      	mov	r0, r3
 800e30c:	3730      	adds	r7, #48	; 0x30
 800e30e:	46bd      	mov	sp, r7
 800e310:	bd80      	pop	{r7, pc}
 800e312:	bf00      	nop
 800e314:	e000ed04 	.word	0xe000ed04

0800e318 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800e318:	b580      	push	{r7, lr}
 800e31a:	b08e      	sub	sp, #56	; 0x38
 800e31c:	af00      	add	r7, sp, #0
 800e31e:	6078      	str	r0, [r7, #4]
 800e320:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800e322:	2300      	movs	r3, #0
 800e324:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800e32a:	2300      	movs	r3, #0
 800e32c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800e32e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e330:	2b00      	cmp	r3, #0
 800e332:	d10a      	bne.n	800e34a <xQueueSemaphoreTake+0x32>
	__asm volatile
 800e334:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e338:	f383 8811 	msr	BASEPRI, r3
 800e33c:	f3bf 8f6f 	isb	sy
 800e340:	f3bf 8f4f 	dsb	sy
 800e344:	623b      	str	r3, [r7, #32]
}
 800e346:	bf00      	nop
 800e348:	e7fe      	b.n	800e348 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800e34a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e34c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e34e:	2b00      	cmp	r3, #0
 800e350:	d00a      	beq.n	800e368 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800e352:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e356:	f383 8811 	msr	BASEPRI, r3
 800e35a:	f3bf 8f6f 	isb	sy
 800e35e:	f3bf 8f4f 	dsb	sy
 800e362:	61fb      	str	r3, [r7, #28]
}
 800e364:	bf00      	nop
 800e366:	e7fe      	b.n	800e366 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e368:	f001 f954 	bl	800f614 <xTaskGetSchedulerState>
 800e36c:	4603      	mov	r3, r0
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d102      	bne.n	800e378 <xQueueSemaphoreTake+0x60>
 800e372:	683b      	ldr	r3, [r7, #0]
 800e374:	2b00      	cmp	r3, #0
 800e376:	d101      	bne.n	800e37c <xQueueSemaphoreTake+0x64>
 800e378:	2301      	movs	r3, #1
 800e37a:	e000      	b.n	800e37e <xQueueSemaphoreTake+0x66>
 800e37c:	2300      	movs	r3, #0
 800e37e:	2b00      	cmp	r3, #0
 800e380:	d10a      	bne.n	800e398 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800e382:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e386:	f383 8811 	msr	BASEPRI, r3
 800e38a:	f3bf 8f6f 	isb	sy
 800e38e:	f3bf 8f4f 	dsb	sy
 800e392:	61bb      	str	r3, [r7, #24]
}
 800e394:	bf00      	nop
 800e396:	e7fe      	b.n	800e396 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e398:	f001 ff94 	bl	80102c4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800e39c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e39e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e3a0:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800e3a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	d024      	beq.n	800e3f2 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800e3a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3aa:	1e5a      	subs	r2, r3, #1
 800e3ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e3ae:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e3b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	d104      	bne.n	800e3c2 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800e3b8:	f001 faa2 	bl	800f900 <pvTaskIncrementMutexHeldCount>
 800e3bc:	4602      	mov	r2, r0
 800e3be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e3c0:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e3c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e3c4:	691b      	ldr	r3, [r3, #16]
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	d00f      	beq.n	800e3ea <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e3ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e3cc:	3310      	adds	r3, #16
 800e3ce:	4618      	mov	r0, r3
 800e3d0:	f000 ff62 	bl	800f298 <xTaskRemoveFromEventList>
 800e3d4:	4603      	mov	r3, r0
 800e3d6:	2b00      	cmp	r3, #0
 800e3d8:	d007      	beq.n	800e3ea <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800e3da:	4b54      	ldr	r3, [pc, #336]	; (800e52c <xQueueSemaphoreTake+0x214>)
 800e3dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e3e0:	601a      	str	r2, [r3, #0]
 800e3e2:	f3bf 8f4f 	dsb	sy
 800e3e6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800e3ea:	f001 ff9b 	bl	8010324 <vPortExitCritical>
				return pdPASS;
 800e3ee:	2301      	movs	r3, #1
 800e3f0:	e097      	b.n	800e522 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e3f2:	683b      	ldr	r3, [r7, #0]
 800e3f4:	2b00      	cmp	r3, #0
 800e3f6:	d111      	bne.n	800e41c <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800e3f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3fa:	2b00      	cmp	r3, #0
 800e3fc:	d00a      	beq.n	800e414 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800e3fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e402:	f383 8811 	msr	BASEPRI, r3
 800e406:	f3bf 8f6f 	isb	sy
 800e40a:	f3bf 8f4f 	dsb	sy
 800e40e:	617b      	str	r3, [r7, #20]
}
 800e410:	bf00      	nop
 800e412:	e7fe      	b.n	800e412 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800e414:	f001 ff86 	bl	8010324 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800e418:	2300      	movs	r3, #0
 800e41a:	e082      	b.n	800e522 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e41c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e41e:	2b00      	cmp	r3, #0
 800e420:	d106      	bne.n	800e430 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e422:	f107 030c 	add.w	r3, r7, #12
 800e426:	4618      	mov	r0, r3
 800e428:	f000 ff9a 	bl	800f360 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e42c:	2301      	movs	r3, #1
 800e42e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e430:	f001 ff78 	bl	8010324 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e434:	f000 fd0c 	bl	800ee50 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e438:	f001 ff44 	bl	80102c4 <vPortEnterCritical>
 800e43c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e43e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e442:	b25b      	sxtb	r3, r3
 800e444:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e448:	d103      	bne.n	800e452 <xQueueSemaphoreTake+0x13a>
 800e44a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e44c:	2200      	movs	r2, #0
 800e44e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e454:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e458:	b25b      	sxtb	r3, r3
 800e45a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e45e:	d103      	bne.n	800e468 <xQueueSemaphoreTake+0x150>
 800e460:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e462:	2200      	movs	r2, #0
 800e464:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e468:	f001 ff5c 	bl	8010324 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e46c:	463a      	mov	r2, r7
 800e46e:	f107 030c 	add.w	r3, r7, #12
 800e472:	4611      	mov	r1, r2
 800e474:	4618      	mov	r0, r3
 800e476:	f000 ff89 	bl	800f38c <xTaskCheckForTimeOut>
 800e47a:	4603      	mov	r3, r0
 800e47c:	2b00      	cmp	r3, #0
 800e47e:	d132      	bne.n	800e4e6 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e480:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e482:	f000 f9f2 	bl	800e86a <prvIsQueueEmpty>
 800e486:	4603      	mov	r3, r0
 800e488:	2b00      	cmp	r3, #0
 800e48a:	d026      	beq.n	800e4da <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e48c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	2b00      	cmp	r3, #0
 800e492:	d109      	bne.n	800e4a8 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800e494:	f001 ff16 	bl	80102c4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800e498:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e49a:	689b      	ldr	r3, [r3, #8]
 800e49c:	4618      	mov	r0, r3
 800e49e:	f001 f8d7 	bl	800f650 <xTaskPriorityInherit>
 800e4a2:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800e4a4:	f001 ff3e 	bl	8010324 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800e4a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4aa:	3324      	adds	r3, #36	; 0x24
 800e4ac:	683a      	ldr	r2, [r7, #0]
 800e4ae:	4611      	mov	r1, r2
 800e4b0:	4618      	mov	r0, r3
 800e4b2:	f000 fea1 	bl	800f1f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800e4b6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e4b8:	f000 f985 	bl	800e7c6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800e4bc:	f000 fcd6 	bl	800ee6c <xTaskResumeAll>
 800e4c0:	4603      	mov	r3, r0
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	f47f af68 	bne.w	800e398 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800e4c8:	4b18      	ldr	r3, [pc, #96]	; (800e52c <xQueueSemaphoreTake+0x214>)
 800e4ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e4ce:	601a      	str	r2, [r3, #0]
 800e4d0:	f3bf 8f4f 	dsb	sy
 800e4d4:	f3bf 8f6f 	isb	sy
 800e4d8:	e75e      	b.n	800e398 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800e4da:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e4dc:	f000 f973 	bl	800e7c6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e4e0:	f000 fcc4 	bl	800ee6c <xTaskResumeAll>
 800e4e4:	e758      	b.n	800e398 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800e4e6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e4e8:	f000 f96d 	bl	800e7c6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e4ec:	f000 fcbe 	bl	800ee6c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e4f0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e4f2:	f000 f9ba 	bl	800e86a <prvIsQueueEmpty>
 800e4f6:	4603      	mov	r3, r0
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	f43f af4d 	beq.w	800e398 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800e4fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e500:	2b00      	cmp	r3, #0
 800e502:	d00d      	beq.n	800e520 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800e504:	f001 fede 	bl	80102c4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800e508:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e50a:	f000 f8b4 	bl	800e676 <prvGetDisinheritPriorityAfterTimeout>
 800e50e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800e510:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e512:	689b      	ldr	r3, [r3, #8]
 800e514:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e516:	4618      	mov	r0, r3
 800e518:	f001 f970 	bl	800f7fc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800e51c:	f001 ff02 	bl	8010324 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800e520:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800e522:	4618      	mov	r0, r3
 800e524:	3738      	adds	r7, #56	; 0x38
 800e526:	46bd      	mov	sp, r7
 800e528:	bd80      	pop	{r7, pc}
 800e52a:	bf00      	nop
 800e52c:	e000ed04 	.word	0xe000ed04

0800e530 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800e530:	b580      	push	{r7, lr}
 800e532:	b08e      	sub	sp, #56	; 0x38
 800e534:	af00      	add	r7, sp, #0
 800e536:	60f8      	str	r0, [r7, #12]
 800e538:	60b9      	str	r1, [r7, #8]
 800e53a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800e53c:	68fb      	ldr	r3, [r7, #12]
 800e53e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800e540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e542:	2b00      	cmp	r3, #0
 800e544:	d10a      	bne.n	800e55c <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800e546:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e54a:	f383 8811 	msr	BASEPRI, r3
 800e54e:	f3bf 8f6f 	isb	sy
 800e552:	f3bf 8f4f 	dsb	sy
 800e556:	623b      	str	r3, [r7, #32]
}
 800e558:	bf00      	nop
 800e55a:	e7fe      	b.n	800e55a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e55c:	68bb      	ldr	r3, [r7, #8]
 800e55e:	2b00      	cmp	r3, #0
 800e560:	d103      	bne.n	800e56a <xQueueReceiveFromISR+0x3a>
 800e562:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e566:	2b00      	cmp	r3, #0
 800e568:	d101      	bne.n	800e56e <xQueueReceiveFromISR+0x3e>
 800e56a:	2301      	movs	r3, #1
 800e56c:	e000      	b.n	800e570 <xQueueReceiveFromISR+0x40>
 800e56e:	2300      	movs	r3, #0
 800e570:	2b00      	cmp	r3, #0
 800e572:	d10a      	bne.n	800e58a <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800e574:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e578:	f383 8811 	msr	BASEPRI, r3
 800e57c:	f3bf 8f6f 	isb	sy
 800e580:	f3bf 8f4f 	dsb	sy
 800e584:	61fb      	str	r3, [r7, #28]
}
 800e586:	bf00      	nop
 800e588:	e7fe      	b.n	800e588 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e58a:	f001 ff7d 	bl	8010488 <vPortValidateInterruptPriority>
	__asm volatile
 800e58e:	f3ef 8211 	mrs	r2, BASEPRI
 800e592:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e596:	f383 8811 	msr	BASEPRI, r3
 800e59a:	f3bf 8f6f 	isb	sy
 800e59e:	f3bf 8f4f 	dsb	sy
 800e5a2:	61ba      	str	r2, [r7, #24]
 800e5a4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800e5a6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e5a8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e5aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e5ae:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e5b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	d02f      	beq.n	800e616 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800e5b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5b8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e5bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800e5c0:	68b9      	ldr	r1, [r7, #8]
 800e5c2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e5c4:	f000 f8d9 	bl	800e77a <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800e5c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5ca:	1e5a      	subs	r2, r3, #1
 800e5cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5ce:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800e5d0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e5d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e5d8:	d112      	bne.n	800e600 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e5da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5dc:	691b      	ldr	r3, [r3, #16]
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d016      	beq.n	800e610 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e5e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5e4:	3310      	adds	r3, #16
 800e5e6:	4618      	mov	r0, r3
 800e5e8:	f000 fe56 	bl	800f298 <xTaskRemoveFromEventList>
 800e5ec:	4603      	mov	r3, r0
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	d00e      	beq.n	800e610 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	2b00      	cmp	r3, #0
 800e5f6:	d00b      	beq.n	800e610 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	2201      	movs	r2, #1
 800e5fc:	601a      	str	r2, [r3, #0]
 800e5fe:	e007      	b.n	800e610 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800e600:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e604:	3301      	adds	r3, #1
 800e606:	b2db      	uxtb	r3, r3
 800e608:	b25a      	sxtb	r2, r3
 800e60a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e60c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800e610:	2301      	movs	r3, #1
 800e612:	637b      	str	r3, [r7, #52]	; 0x34
 800e614:	e001      	b.n	800e61a <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800e616:	2300      	movs	r3, #0
 800e618:	637b      	str	r3, [r7, #52]	; 0x34
 800e61a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e61c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800e61e:	693b      	ldr	r3, [r7, #16]
 800e620:	f383 8811 	msr	BASEPRI, r3
}
 800e624:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e626:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800e628:	4618      	mov	r0, r3
 800e62a:	3738      	adds	r7, #56	; 0x38
 800e62c:	46bd      	mov	sp, r7
 800e62e:	bd80      	pop	{r7, pc}

0800e630 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800e630:	b580      	push	{r7, lr}
 800e632:	b084      	sub	sp, #16
 800e634:	af00      	add	r7, sp, #0
 800e636:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	2b00      	cmp	r3, #0
 800e640:	d10a      	bne.n	800e658 <vQueueDelete+0x28>
	__asm volatile
 800e642:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e646:	f383 8811 	msr	BASEPRI, r3
 800e64a:	f3bf 8f6f 	isb	sy
 800e64e:	f3bf 8f4f 	dsb	sy
 800e652:	60bb      	str	r3, [r7, #8]
}
 800e654:	bf00      	nop
 800e656:	e7fe      	b.n	800e656 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800e658:	68f8      	ldr	r0, [r7, #12]
 800e65a:	f000 f95f 	bl	800e91c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800e65e:	68fb      	ldr	r3, [r7, #12]
 800e660:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800e664:	2b00      	cmp	r3, #0
 800e666:	d102      	bne.n	800e66e <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800e668:	68f8      	ldr	r0, [r7, #12]
 800e66a:	f002 f819 	bl	80106a0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800e66e:	bf00      	nop
 800e670:	3710      	adds	r7, #16
 800e672:	46bd      	mov	sp, r7
 800e674:	bd80      	pop	{r7, pc}

0800e676 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800e676:	b480      	push	{r7}
 800e678:	b085      	sub	sp, #20
 800e67a:	af00      	add	r7, sp, #0
 800e67c:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e682:	2b00      	cmp	r3, #0
 800e684:	d006      	beq.n	800e694 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800e686:	687b      	ldr	r3, [r7, #4]
 800e688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e68a:	681b      	ldr	r3, [r3, #0]
 800e68c:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800e690:	60fb      	str	r3, [r7, #12]
 800e692:	e001      	b.n	800e698 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800e694:	2300      	movs	r3, #0
 800e696:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800e698:	68fb      	ldr	r3, [r7, #12]
	}
 800e69a:	4618      	mov	r0, r3
 800e69c:	3714      	adds	r7, #20
 800e69e:	46bd      	mov	sp, r7
 800e6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6a4:	4770      	bx	lr

0800e6a6 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800e6a6:	b580      	push	{r7, lr}
 800e6a8:	b086      	sub	sp, #24
 800e6aa:	af00      	add	r7, sp, #0
 800e6ac:	60f8      	str	r0, [r7, #12]
 800e6ae:	60b9      	str	r1, [r7, #8]
 800e6b0:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800e6b2:	2300      	movs	r3, #0
 800e6b4:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e6b6:	68fb      	ldr	r3, [r7, #12]
 800e6b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e6ba:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800e6bc:	68fb      	ldr	r3, [r7, #12]
 800e6be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e6c0:	2b00      	cmp	r3, #0
 800e6c2:	d10d      	bne.n	800e6e0 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	681b      	ldr	r3, [r3, #0]
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	d14d      	bne.n	800e768 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800e6cc:	68fb      	ldr	r3, [r7, #12]
 800e6ce:	689b      	ldr	r3, [r3, #8]
 800e6d0:	4618      	mov	r0, r3
 800e6d2:	f001 f825 	bl	800f720 <xTaskPriorityDisinherit>
 800e6d6:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800e6d8:	68fb      	ldr	r3, [r7, #12]
 800e6da:	2200      	movs	r2, #0
 800e6dc:	609a      	str	r2, [r3, #8]
 800e6de:	e043      	b.n	800e768 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800e6e0:	687b      	ldr	r3, [r7, #4]
 800e6e2:	2b00      	cmp	r3, #0
 800e6e4:	d119      	bne.n	800e71a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e6e6:	68fb      	ldr	r3, [r7, #12]
 800e6e8:	6858      	ldr	r0, [r3, #4]
 800e6ea:	68fb      	ldr	r3, [r7, #12]
 800e6ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e6ee:	461a      	mov	r2, r3
 800e6f0:	68b9      	ldr	r1, [r7, #8]
 800e6f2:	f002 f96b 	bl	80109cc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e6f6:	68fb      	ldr	r3, [r7, #12]
 800e6f8:	685a      	ldr	r2, [r3, #4]
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e6fe:	441a      	add	r2, r3
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e704:	68fb      	ldr	r3, [r7, #12]
 800e706:	685a      	ldr	r2, [r3, #4]
 800e708:	68fb      	ldr	r3, [r7, #12]
 800e70a:	689b      	ldr	r3, [r3, #8]
 800e70c:	429a      	cmp	r2, r3
 800e70e:	d32b      	bcc.n	800e768 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800e710:	68fb      	ldr	r3, [r7, #12]
 800e712:	681a      	ldr	r2, [r3, #0]
 800e714:	68fb      	ldr	r3, [r7, #12]
 800e716:	605a      	str	r2, [r3, #4]
 800e718:	e026      	b.n	800e768 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800e71a:	68fb      	ldr	r3, [r7, #12]
 800e71c:	68d8      	ldr	r0, [r3, #12]
 800e71e:	68fb      	ldr	r3, [r7, #12]
 800e720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e722:	461a      	mov	r2, r3
 800e724:	68b9      	ldr	r1, [r7, #8]
 800e726:	f002 f951 	bl	80109cc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800e72a:	68fb      	ldr	r3, [r7, #12]
 800e72c:	68da      	ldr	r2, [r3, #12]
 800e72e:	68fb      	ldr	r3, [r7, #12]
 800e730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e732:	425b      	negs	r3, r3
 800e734:	441a      	add	r2, r3
 800e736:	68fb      	ldr	r3, [r7, #12]
 800e738:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e73a:	68fb      	ldr	r3, [r7, #12]
 800e73c:	68da      	ldr	r2, [r3, #12]
 800e73e:	68fb      	ldr	r3, [r7, #12]
 800e740:	681b      	ldr	r3, [r3, #0]
 800e742:	429a      	cmp	r2, r3
 800e744:	d207      	bcs.n	800e756 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800e746:	68fb      	ldr	r3, [r7, #12]
 800e748:	689a      	ldr	r2, [r3, #8]
 800e74a:	68fb      	ldr	r3, [r7, #12]
 800e74c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e74e:	425b      	negs	r3, r3
 800e750:	441a      	add	r2, r3
 800e752:	68fb      	ldr	r3, [r7, #12]
 800e754:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	2b02      	cmp	r3, #2
 800e75a:	d105      	bne.n	800e768 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e75c:	693b      	ldr	r3, [r7, #16]
 800e75e:	2b00      	cmp	r3, #0
 800e760:	d002      	beq.n	800e768 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800e762:	693b      	ldr	r3, [r7, #16]
 800e764:	3b01      	subs	r3, #1
 800e766:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800e768:	693b      	ldr	r3, [r7, #16]
 800e76a:	1c5a      	adds	r2, r3, #1
 800e76c:	68fb      	ldr	r3, [r7, #12]
 800e76e:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800e770:	697b      	ldr	r3, [r7, #20]
}
 800e772:	4618      	mov	r0, r3
 800e774:	3718      	adds	r7, #24
 800e776:	46bd      	mov	sp, r7
 800e778:	bd80      	pop	{r7, pc}

0800e77a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800e77a:	b580      	push	{r7, lr}
 800e77c:	b082      	sub	sp, #8
 800e77e:	af00      	add	r7, sp, #0
 800e780:	6078      	str	r0, [r7, #4]
 800e782:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e788:	2b00      	cmp	r3, #0
 800e78a:	d018      	beq.n	800e7be <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	68da      	ldr	r2, [r3, #12]
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e794:	441a      	add	r2, r3
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	68da      	ldr	r2, [r3, #12]
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	689b      	ldr	r3, [r3, #8]
 800e7a2:	429a      	cmp	r2, r3
 800e7a4:	d303      	bcc.n	800e7ae <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	681a      	ldr	r2, [r3, #0]
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	68d9      	ldr	r1, [r3, #12]
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e7b6:	461a      	mov	r2, r3
 800e7b8:	6838      	ldr	r0, [r7, #0]
 800e7ba:	f002 f907 	bl	80109cc <memcpy>
	}
}
 800e7be:	bf00      	nop
 800e7c0:	3708      	adds	r7, #8
 800e7c2:	46bd      	mov	sp, r7
 800e7c4:	bd80      	pop	{r7, pc}

0800e7c6 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800e7c6:	b580      	push	{r7, lr}
 800e7c8:	b084      	sub	sp, #16
 800e7ca:	af00      	add	r7, sp, #0
 800e7cc:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800e7ce:	f001 fd79 	bl	80102c4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e7d8:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e7da:	e011      	b.n	800e800 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	d012      	beq.n	800e80a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	3324      	adds	r3, #36	; 0x24
 800e7e8:	4618      	mov	r0, r3
 800e7ea:	f000 fd55 	bl	800f298 <xTaskRemoveFromEventList>
 800e7ee:	4603      	mov	r3, r0
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	d001      	beq.n	800e7f8 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800e7f4:	f000 fe2c 	bl	800f450 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800e7f8:	7bfb      	ldrb	r3, [r7, #15]
 800e7fa:	3b01      	subs	r3, #1
 800e7fc:	b2db      	uxtb	r3, r3
 800e7fe:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e800:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e804:	2b00      	cmp	r3, #0
 800e806:	dce9      	bgt.n	800e7dc <prvUnlockQueue+0x16>
 800e808:	e000      	b.n	800e80c <prvUnlockQueue+0x46>
					break;
 800e80a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	22ff      	movs	r2, #255	; 0xff
 800e810:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800e814:	f001 fd86 	bl	8010324 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800e818:	f001 fd54 	bl	80102c4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e822:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e824:	e011      	b.n	800e84a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	691b      	ldr	r3, [r3, #16]
 800e82a:	2b00      	cmp	r3, #0
 800e82c:	d012      	beq.n	800e854 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	3310      	adds	r3, #16
 800e832:	4618      	mov	r0, r3
 800e834:	f000 fd30 	bl	800f298 <xTaskRemoveFromEventList>
 800e838:	4603      	mov	r3, r0
 800e83a:	2b00      	cmp	r3, #0
 800e83c:	d001      	beq.n	800e842 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800e83e:	f000 fe07 	bl	800f450 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800e842:	7bbb      	ldrb	r3, [r7, #14]
 800e844:	3b01      	subs	r3, #1
 800e846:	b2db      	uxtb	r3, r3
 800e848:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e84a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e84e:	2b00      	cmp	r3, #0
 800e850:	dce9      	bgt.n	800e826 <prvUnlockQueue+0x60>
 800e852:	e000      	b.n	800e856 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800e854:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	22ff      	movs	r2, #255	; 0xff
 800e85a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800e85e:	f001 fd61 	bl	8010324 <vPortExitCritical>
}
 800e862:	bf00      	nop
 800e864:	3710      	adds	r7, #16
 800e866:	46bd      	mov	sp, r7
 800e868:	bd80      	pop	{r7, pc}

0800e86a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800e86a:	b580      	push	{r7, lr}
 800e86c:	b084      	sub	sp, #16
 800e86e:	af00      	add	r7, sp, #0
 800e870:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e872:	f001 fd27 	bl	80102c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	d102      	bne.n	800e884 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800e87e:	2301      	movs	r3, #1
 800e880:	60fb      	str	r3, [r7, #12]
 800e882:	e001      	b.n	800e888 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800e884:	2300      	movs	r3, #0
 800e886:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e888:	f001 fd4c 	bl	8010324 <vPortExitCritical>

	return xReturn;
 800e88c:	68fb      	ldr	r3, [r7, #12]
}
 800e88e:	4618      	mov	r0, r3
 800e890:	3710      	adds	r7, #16
 800e892:	46bd      	mov	sp, r7
 800e894:	bd80      	pop	{r7, pc}

0800e896 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800e896:	b580      	push	{r7, lr}
 800e898:	b084      	sub	sp, #16
 800e89a:	af00      	add	r7, sp, #0
 800e89c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e89e:	f001 fd11 	bl	80102c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e8aa:	429a      	cmp	r2, r3
 800e8ac:	d102      	bne.n	800e8b4 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800e8ae:	2301      	movs	r3, #1
 800e8b0:	60fb      	str	r3, [r7, #12]
 800e8b2:	e001      	b.n	800e8b8 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800e8b4:	2300      	movs	r3, #0
 800e8b6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e8b8:	f001 fd34 	bl	8010324 <vPortExitCritical>

	return xReturn;
 800e8bc:	68fb      	ldr	r3, [r7, #12]
}
 800e8be:	4618      	mov	r0, r3
 800e8c0:	3710      	adds	r7, #16
 800e8c2:	46bd      	mov	sp, r7
 800e8c4:	bd80      	pop	{r7, pc}
	...

0800e8c8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800e8c8:	b480      	push	{r7}
 800e8ca:	b085      	sub	sp, #20
 800e8cc:	af00      	add	r7, sp, #0
 800e8ce:	6078      	str	r0, [r7, #4]
 800e8d0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e8d2:	2300      	movs	r3, #0
 800e8d4:	60fb      	str	r3, [r7, #12]
 800e8d6:	e014      	b.n	800e902 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800e8d8:	4a0f      	ldr	r2, [pc, #60]	; (800e918 <vQueueAddToRegistry+0x50>)
 800e8da:	68fb      	ldr	r3, [r7, #12]
 800e8dc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800e8e0:	2b00      	cmp	r3, #0
 800e8e2:	d10b      	bne.n	800e8fc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800e8e4:	490c      	ldr	r1, [pc, #48]	; (800e918 <vQueueAddToRegistry+0x50>)
 800e8e6:	68fb      	ldr	r3, [r7, #12]
 800e8e8:	683a      	ldr	r2, [r7, #0]
 800e8ea:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800e8ee:	4a0a      	ldr	r2, [pc, #40]	; (800e918 <vQueueAddToRegistry+0x50>)
 800e8f0:	68fb      	ldr	r3, [r7, #12]
 800e8f2:	00db      	lsls	r3, r3, #3
 800e8f4:	4413      	add	r3, r2
 800e8f6:	687a      	ldr	r2, [r7, #4]
 800e8f8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800e8fa:	e006      	b.n	800e90a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e8fc:	68fb      	ldr	r3, [r7, #12]
 800e8fe:	3301      	adds	r3, #1
 800e900:	60fb      	str	r3, [r7, #12]
 800e902:	68fb      	ldr	r3, [r7, #12]
 800e904:	2b07      	cmp	r3, #7
 800e906:	d9e7      	bls.n	800e8d8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800e908:	bf00      	nop
 800e90a:	bf00      	nop
 800e90c:	3714      	adds	r7, #20
 800e90e:	46bd      	mov	sp, r7
 800e910:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e914:	4770      	bx	lr
 800e916:	bf00      	nop
 800e918:	20001cf8 	.word	0x20001cf8

0800e91c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800e91c:	b480      	push	{r7}
 800e91e:	b085      	sub	sp, #20
 800e920:	af00      	add	r7, sp, #0
 800e922:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e924:	2300      	movs	r3, #0
 800e926:	60fb      	str	r3, [r7, #12]
 800e928:	e016      	b.n	800e958 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800e92a:	4a10      	ldr	r2, [pc, #64]	; (800e96c <vQueueUnregisterQueue+0x50>)
 800e92c:	68fb      	ldr	r3, [r7, #12]
 800e92e:	00db      	lsls	r3, r3, #3
 800e930:	4413      	add	r3, r2
 800e932:	685b      	ldr	r3, [r3, #4]
 800e934:	687a      	ldr	r2, [r7, #4]
 800e936:	429a      	cmp	r2, r3
 800e938:	d10b      	bne.n	800e952 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800e93a:	4a0c      	ldr	r2, [pc, #48]	; (800e96c <vQueueUnregisterQueue+0x50>)
 800e93c:	68fb      	ldr	r3, [r7, #12]
 800e93e:	2100      	movs	r1, #0
 800e940:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800e944:	4a09      	ldr	r2, [pc, #36]	; (800e96c <vQueueUnregisterQueue+0x50>)
 800e946:	68fb      	ldr	r3, [r7, #12]
 800e948:	00db      	lsls	r3, r3, #3
 800e94a:	4413      	add	r3, r2
 800e94c:	2200      	movs	r2, #0
 800e94e:	605a      	str	r2, [r3, #4]
				break;
 800e950:	e006      	b.n	800e960 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e952:	68fb      	ldr	r3, [r7, #12]
 800e954:	3301      	adds	r3, #1
 800e956:	60fb      	str	r3, [r7, #12]
 800e958:	68fb      	ldr	r3, [r7, #12]
 800e95a:	2b07      	cmp	r3, #7
 800e95c:	d9e5      	bls.n	800e92a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800e95e:	bf00      	nop
 800e960:	bf00      	nop
 800e962:	3714      	adds	r7, #20
 800e964:	46bd      	mov	sp, r7
 800e966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e96a:	4770      	bx	lr
 800e96c:	20001cf8 	.word	0x20001cf8

0800e970 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e970:	b580      	push	{r7, lr}
 800e972:	b086      	sub	sp, #24
 800e974:	af00      	add	r7, sp, #0
 800e976:	60f8      	str	r0, [r7, #12]
 800e978:	60b9      	str	r1, [r7, #8]
 800e97a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800e97c:	68fb      	ldr	r3, [r7, #12]
 800e97e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800e980:	f001 fca0 	bl	80102c4 <vPortEnterCritical>
 800e984:	697b      	ldr	r3, [r7, #20]
 800e986:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e98a:	b25b      	sxtb	r3, r3
 800e98c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e990:	d103      	bne.n	800e99a <vQueueWaitForMessageRestricted+0x2a>
 800e992:	697b      	ldr	r3, [r7, #20]
 800e994:	2200      	movs	r2, #0
 800e996:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e99a:	697b      	ldr	r3, [r7, #20]
 800e99c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e9a0:	b25b      	sxtb	r3, r3
 800e9a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9a6:	d103      	bne.n	800e9b0 <vQueueWaitForMessageRestricted+0x40>
 800e9a8:	697b      	ldr	r3, [r7, #20]
 800e9aa:	2200      	movs	r2, #0
 800e9ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e9b0:	f001 fcb8 	bl	8010324 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800e9b4:	697b      	ldr	r3, [r7, #20]
 800e9b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d106      	bne.n	800e9ca <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800e9bc:	697b      	ldr	r3, [r7, #20]
 800e9be:	3324      	adds	r3, #36	; 0x24
 800e9c0:	687a      	ldr	r2, [r7, #4]
 800e9c2:	68b9      	ldr	r1, [r7, #8]
 800e9c4:	4618      	mov	r0, r3
 800e9c6:	f000 fc3b 	bl	800f240 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800e9ca:	6978      	ldr	r0, [r7, #20]
 800e9cc:	f7ff fefb 	bl	800e7c6 <prvUnlockQueue>
	}
 800e9d0:	bf00      	nop
 800e9d2:	3718      	adds	r7, #24
 800e9d4:	46bd      	mov	sp, r7
 800e9d6:	bd80      	pop	{r7, pc}

0800e9d8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800e9d8:	b580      	push	{r7, lr}
 800e9da:	b08e      	sub	sp, #56	; 0x38
 800e9dc:	af04      	add	r7, sp, #16
 800e9de:	60f8      	str	r0, [r7, #12]
 800e9e0:	60b9      	str	r1, [r7, #8]
 800e9e2:	607a      	str	r2, [r7, #4]
 800e9e4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800e9e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d10a      	bne.n	800ea02 <xTaskCreateStatic+0x2a>
	__asm volatile
 800e9ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e9f0:	f383 8811 	msr	BASEPRI, r3
 800e9f4:	f3bf 8f6f 	isb	sy
 800e9f8:	f3bf 8f4f 	dsb	sy
 800e9fc:	623b      	str	r3, [r7, #32]
}
 800e9fe:	bf00      	nop
 800ea00:	e7fe      	b.n	800ea00 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800ea02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea04:	2b00      	cmp	r3, #0
 800ea06:	d10a      	bne.n	800ea1e <xTaskCreateStatic+0x46>
	__asm volatile
 800ea08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea0c:	f383 8811 	msr	BASEPRI, r3
 800ea10:	f3bf 8f6f 	isb	sy
 800ea14:	f3bf 8f4f 	dsb	sy
 800ea18:	61fb      	str	r3, [r7, #28]
}
 800ea1a:	bf00      	nop
 800ea1c:	e7fe      	b.n	800ea1c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800ea1e:	235c      	movs	r3, #92	; 0x5c
 800ea20:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ea22:	693b      	ldr	r3, [r7, #16]
 800ea24:	2b5c      	cmp	r3, #92	; 0x5c
 800ea26:	d00a      	beq.n	800ea3e <xTaskCreateStatic+0x66>
	__asm volatile
 800ea28:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea2c:	f383 8811 	msr	BASEPRI, r3
 800ea30:	f3bf 8f6f 	isb	sy
 800ea34:	f3bf 8f4f 	dsb	sy
 800ea38:	61bb      	str	r3, [r7, #24]
}
 800ea3a:	bf00      	nop
 800ea3c:	e7fe      	b.n	800ea3c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ea3e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ea40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea42:	2b00      	cmp	r3, #0
 800ea44:	d01e      	beq.n	800ea84 <xTaskCreateStatic+0xac>
 800ea46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ea48:	2b00      	cmp	r3, #0
 800ea4a:	d01b      	beq.n	800ea84 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ea4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea4e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ea50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea52:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ea54:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ea56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea58:	2202      	movs	r2, #2
 800ea5a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ea5e:	2300      	movs	r3, #0
 800ea60:	9303      	str	r3, [sp, #12]
 800ea62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea64:	9302      	str	r3, [sp, #8]
 800ea66:	f107 0314 	add.w	r3, r7, #20
 800ea6a:	9301      	str	r3, [sp, #4]
 800ea6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea6e:	9300      	str	r3, [sp, #0]
 800ea70:	683b      	ldr	r3, [r7, #0]
 800ea72:	687a      	ldr	r2, [r7, #4]
 800ea74:	68b9      	ldr	r1, [r7, #8]
 800ea76:	68f8      	ldr	r0, [r7, #12]
 800ea78:	f000 f850 	bl	800eb1c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ea7c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ea7e:	f000 f8dd 	bl	800ec3c <prvAddNewTaskToReadyList>
 800ea82:	e001      	b.n	800ea88 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800ea84:	2300      	movs	r3, #0
 800ea86:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800ea88:	697b      	ldr	r3, [r7, #20]
	}
 800ea8a:	4618      	mov	r0, r3
 800ea8c:	3728      	adds	r7, #40	; 0x28
 800ea8e:	46bd      	mov	sp, r7
 800ea90:	bd80      	pop	{r7, pc}

0800ea92 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800ea92:	b580      	push	{r7, lr}
 800ea94:	b08c      	sub	sp, #48	; 0x30
 800ea96:	af04      	add	r7, sp, #16
 800ea98:	60f8      	str	r0, [r7, #12]
 800ea9a:	60b9      	str	r1, [r7, #8]
 800ea9c:	603b      	str	r3, [r7, #0]
 800ea9e:	4613      	mov	r3, r2
 800eaa0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800eaa2:	88fb      	ldrh	r3, [r7, #6]
 800eaa4:	009b      	lsls	r3, r3, #2
 800eaa6:	4618      	mov	r0, r3
 800eaa8:	f001 fd2e 	bl	8010508 <pvPortMalloc>
 800eaac:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800eaae:	697b      	ldr	r3, [r7, #20]
 800eab0:	2b00      	cmp	r3, #0
 800eab2:	d00e      	beq.n	800ead2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800eab4:	205c      	movs	r0, #92	; 0x5c
 800eab6:	f001 fd27 	bl	8010508 <pvPortMalloc>
 800eaba:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800eabc:	69fb      	ldr	r3, [r7, #28]
 800eabe:	2b00      	cmp	r3, #0
 800eac0:	d003      	beq.n	800eaca <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800eac2:	69fb      	ldr	r3, [r7, #28]
 800eac4:	697a      	ldr	r2, [r7, #20]
 800eac6:	631a      	str	r2, [r3, #48]	; 0x30
 800eac8:	e005      	b.n	800ead6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800eaca:	6978      	ldr	r0, [r7, #20]
 800eacc:	f001 fde8 	bl	80106a0 <vPortFree>
 800ead0:	e001      	b.n	800ead6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800ead2:	2300      	movs	r3, #0
 800ead4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800ead6:	69fb      	ldr	r3, [r7, #28]
 800ead8:	2b00      	cmp	r3, #0
 800eada:	d017      	beq.n	800eb0c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800eadc:	69fb      	ldr	r3, [r7, #28]
 800eade:	2200      	movs	r2, #0
 800eae0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800eae4:	88fa      	ldrh	r2, [r7, #6]
 800eae6:	2300      	movs	r3, #0
 800eae8:	9303      	str	r3, [sp, #12]
 800eaea:	69fb      	ldr	r3, [r7, #28]
 800eaec:	9302      	str	r3, [sp, #8]
 800eaee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eaf0:	9301      	str	r3, [sp, #4]
 800eaf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eaf4:	9300      	str	r3, [sp, #0]
 800eaf6:	683b      	ldr	r3, [r7, #0]
 800eaf8:	68b9      	ldr	r1, [r7, #8]
 800eafa:	68f8      	ldr	r0, [r7, #12]
 800eafc:	f000 f80e 	bl	800eb1c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800eb00:	69f8      	ldr	r0, [r7, #28]
 800eb02:	f000 f89b 	bl	800ec3c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800eb06:	2301      	movs	r3, #1
 800eb08:	61bb      	str	r3, [r7, #24]
 800eb0a:	e002      	b.n	800eb12 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800eb0c:	f04f 33ff 	mov.w	r3, #4294967295
 800eb10:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800eb12:	69bb      	ldr	r3, [r7, #24]
	}
 800eb14:	4618      	mov	r0, r3
 800eb16:	3720      	adds	r7, #32
 800eb18:	46bd      	mov	sp, r7
 800eb1a:	bd80      	pop	{r7, pc}

0800eb1c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800eb1c:	b580      	push	{r7, lr}
 800eb1e:	b088      	sub	sp, #32
 800eb20:	af00      	add	r7, sp, #0
 800eb22:	60f8      	str	r0, [r7, #12]
 800eb24:	60b9      	str	r1, [r7, #8]
 800eb26:	607a      	str	r2, [r7, #4]
 800eb28:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800eb2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb2c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	009b      	lsls	r3, r3, #2
 800eb32:	461a      	mov	r2, r3
 800eb34:	21a5      	movs	r1, #165	; 0xa5
 800eb36:	f001 ff57 	bl	80109e8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800eb3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800eb44:	3b01      	subs	r3, #1
 800eb46:	009b      	lsls	r3, r3, #2
 800eb48:	4413      	add	r3, r2
 800eb4a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800eb4c:	69bb      	ldr	r3, [r7, #24]
 800eb4e:	f023 0307 	bic.w	r3, r3, #7
 800eb52:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800eb54:	69bb      	ldr	r3, [r7, #24]
 800eb56:	f003 0307 	and.w	r3, r3, #7
 800eb5a:	2b00      	cmp	r3, #0
 800eb5c:	d00a      	beq.n	800eb74 <prvInitialiseNewTask+0x58>
	__asm volatile
 800eb5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb62:	f383 8811 	msr	BASEPRI, r3
 800eb66:	f3bf 8f6f 	isb	sy
 800eb6a:	f3bf 8f4f 	dsb	sy
 800eb6e:	617b      	str	r3, [r7, #20]
}
 800eb70:	bf00      	nop
 800eb72:	e7fe      	b.n	800eb72 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800eb74:	68bb      	ldr	r3, [r7, #8]
 800eb76:	2b00      	cmp	r3, #0
 800eb78:	d01f      	beq.n	800ebba <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800eb7a:	2300      	movs	r3, #0
 800eb7c:	61fb      	str	r3, [r7, #28]
 800eb7e:	e012      	b.n	800eba6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800eb80:	68ba      	ldr	r2, [r7, #8]
 800eb82:	69fb      	ldr	r3, [r7, #28]
 800eb84:	4413      	add	r3, r2
 800eb86:	7819      	ldrb	r1, [r3, #0]
 800eb88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800eb8a:	69fb      	ldr	r3, [r7, #28]
 800eb8c:	4413      	add	r3, r2
 800eb8e:	3334      	adds	r3, #52	; 0x34
 800eb90:	460a      	mov	r2, r1
 800eb92:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800eb94:	68ba      	ldr	r2, [r7, #8]
 800eb96:	69fb      	ldr	r3, [r7, #28]
 800eb98:	4413      	add	r3, r2
 800eb9a:	781b      	ldrb	r3, [r3, #0]
 800eb9c:	2b00      	cmp	r3, #0
 800eb9e:	d006      	beq.n	800ebae <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800eba0:	69fb      	ldr	r3, [r7, #28]
 800eba2:	3301      	adds	r3, #1
 800eba4:	61fb      	str	r3, [r7, #28]
 800eba6:	69fb      	ldr	r3, [r7, #28]
 800eba8:	2b0f      	cmp	r3, #15
 800ebaa:	d9e9      	bls.n	800eb80 <prvInitialiseNewTask+0x64>
 800ebac:	e000      	b.n	800ebb0 <prvInitialiseNewTask+0x94>
			{
				break;
 800ebae:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ebb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebb2:	2200      	movs	r2, #0
 800ebb4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800ebb8:	e003      	b.n	800ebc2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ebba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebbc:	2200      	movs	r2, #0
 800ebbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ebc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ebc4:	2b37      	cmp	r3, #55	; 0x37
 800ebc6:	d901      	bls.n	800ebcc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ebc8:	2337      	movs	r3, #55	; 0x37
 800ebca:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ebcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ebd0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ebd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebd4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ebd6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800ebd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebda:	2200      	movs	r2, #0
 800ebdc:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ebde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebe0:	3304      	adds	r3, #4
 800ebe2:	4618      	mov	r0, r3
 800ebe4:	f7fe fe56 	bl	800d894 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ebe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebea:	3318      	adds	r3, #24
 800ebec:	4618      	mov	r0, r3
 800ebee:	f7fe fe51 	bl	800d894 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ebf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebf4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ebf6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ebf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ebfa:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800ebfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec00:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ec02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ec06:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ec08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec0a:	2200      	movs	r2, #0
 800ec0c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ec0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec10:	2200      	movs	r2, #0
 800ec12:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ec16:	683a      	ldr	r2, [r7, #0]
 800ec18:	68f9      	ldr	r1, [r7, #12]
 800ec1a:	69b8      	ldr	r0, [r7, #24]
 800ec1c:	f001 fa26 	bl	801006c <pxPortInitialiseStack>
 800ec20:	4602      	mov	r2, r0
 800ec22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec24:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ec26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	d002      	beq.n	800ec32 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ec2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec2e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ec30:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ec32:	bf00      	nop
 800ec34:	3720      	adds	r7, #32
 800ec36:	46bd      	mov	sp, r7
 800ec38:	bd80      	pop	{r7, pc}
	...

0800ec3c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ec3c:	b580      	push	{r7, lr}
 800ec3e:	b082      	sub	sp, #8
 800ec40:	af00      	add	r7, sp, #0
 800ec42:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ec44:	f001 fb3e 	bl	80102c4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ec48:	4b2d      	ldr	r3, [pc, #180]	; (800ed00 <prvAddNewTaskToReadyList+0xc4>)
 800ec4a:	681b      	ldr	r3, [r3, #0]
 800ec4c:	3301      	adds	r3, #1
 800ec4e:	4a2c      	ldr	r2, [pc, #176]	; (800ed00 <prvAddNewTaskToReadyList+0xc4>)
 800ec50:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ec52:	4b2c      	ldr	r3, [pc, #176]	; (800ed04 <prvAddNewTaskToReadyList+0xc8>)
 800ec54:	681b      	ldr	r3, [r3, #0]
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	d109      	bne.n	800ec6e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ec5a:	4a2a      	ldr	r2, [pc, #168]	; (800ed04 <prvAddNewTaskToReadyList+0xc8>)
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ec60:	4b27      	ldr	r3, [pc, #156]	; (800ed00 <prvAddNewTaskToReadyList+0xc4>)
 800ec62:	681b      	ldr	r3, [r3, #0]
 800ec64:	2b01      	cmp	r3, #1
 800ec66:	d110      	bne.n	800ec8a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ec68:	f000 fc16 	bl	800f498 <prvInitialiseTaskLists>
 800ec6c:	e00d      	b.n	800ec8a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ec6e:	4b26      	ldr	r3, [pc, #152]	; (800ed08 <prvAddNewTaskToReadyList+0xcc>)
 800ec70:	681b      	ldr	r3, [r3, #0]
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	d109      	bne.n	800ec8a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ec76:	4b23      	ldr	r3, [pc, #140]	; (800ed04 <prvAddNewTaskToReadyList+0xc8>)
 800ec78:	681b      	ldr	r3, [r3, #0]
 800ec7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ec80:	429a      	cmp	r2, r3
 800ec82:	d802      	bhi.n	800ec8a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ec84:	4a1f      	ldr	r2, [pc, #124]	; (800ed04 <prvAddNewTaskToReadyList+0xc8>)
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ec8a:	4b20      	ldr	r3, [pc, #128]	; (800ed0c <prvAddNewTaskToReadyList+0xd0>)
 800ec8c:	681b      	ldr	r3, [r3, #0]
 800ec8e:	3301      	adds	r3, #1
 800ec90:	4a1e      	ldr	r2, [pc, #120]	; (800ed0c <prvAddNewTaskToReadyList+0xd0>)
 800ec92:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ec94:	4b1d      	ldr	r3, [pc, #116]	; (800ed0c <prvAddNewTaskToReadyList+0xd0>)
 800ec96:	681a      	ldr	r2, [r3, #0]
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eca0:	4b1b      	ldr	r3, [pc, #108]	; (800ed10 <prvAddNewTaskToReadyList+0xd4>)
 800eca2:	681b      	ldr	r3, [r3, #0]
 800eca4:	429a      	cmp	r2, r3
 800eca6:	d903      	bls.n	800ecb0 <prvAddNewTaskToReadyList+0x74>
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ecac:	4a18      	ldr	r2, [pc, #96]	; (800ed10 <prvAddNewTaskToReadyList+0xd4>)
 800ecae:	6013      	str	r3, [r2, #0]
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ecb4:	4613      	mov	r3, r2
 800ecb6:	009b      	lsls	r3, r3, #2
 800ecb8:	4413      	add	r3, r2
 800ecba:	009b      	lsls	r3, r3, #2
 800ecbc:	4a15      	ldr	r2, [pc, #84]	; (800ed14 <prvAddNewTaskToReadyList+0xd8>)
 800ecbe:	441a      	add	r2, r3
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	3304      	adds	r3, #4
 800ecc4:	4619      	mov	r1, r3
 800ecc6:	4610      	mov	r0, r2
 800ecc8:	f7fe fdf1 	bl	800d8ae <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800eccc:	f001 fb2a 	bl	8010324 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ecd0:	4b0d      	ldr	r3, [pc, #52]	; (800ed08 <prvAddNewTaskToReadyList+0xcc>)
 800ecd2:	681b      	ldr	r3, [r3, #0]
 800ecd4:	2b00      	cmp	r3, #0
 800ecd6:	d00e      	beq.n	800ecf6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ecd8:	4b0a      	ldr	r3, [pc, #40]	; (800ed04 <prvAddNewTaskToReadyList+0xc8>)
 800ecda:	681b      	ldr	r3, [r3, #0]
 800ecdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ece2:	429a      	cmp	r2, r3
 800ece4:	d207      	bcs.n	800ecf6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ece6:	4b0c      	ldr	r3, [pc, #48]	; (800ed18 <prvAddNewTaskToReadyList+0xdc>)
 800ece8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ecec:	601a      	str	r2, [r3, #0]
 800ecee:	f3bf 8f4f 	dsb	sy
 800ecf2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ecf6:	bf00      	nop
 800ecf8:	3708      	adds	r7, #8
 800ecfa:	46bd      	mov	sp, r7
 800ecfc:	bd80      	pop	{r7, pc}
 800ecfe:	bf00      	nop
 800ed00:	2000220c 	.word	0x2000220c
 800ed04:	20001d38 	.word	0x20001d38
 800ed08:	20002218 	.word	0x20002218
 800ed0c:	20002228 	.word	0x20002228
 800ed10:	20002214 	.word	0x20002214
 800ed14:	20001d3c 	.word	0x20001d3c
 800ed18:	e000ed04 	.word	0xe000ed04

0800ed1c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ed1c:	b580      	push	{r7, lr}
 800ed1e:	b084      	sub	sp, #16
 800ed20:	af00      	add	r7, sp, #0
 800ed22:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ed24:	2300      	movs	r3, #0
 800ed26:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d017      	beq.n	800ed5e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ed2e:	4b13      	ldr	r3, [pc, #76]	; (800ed7c <vTaskDelay+0x60>)
 800ed30:	681b      	ldr	r3, [r3, #0]
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	d00a      	beq.n	800ed4c <vTaskDelay+0x30>
	__asm volatile
 800ed36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed3a:	f383 8811 	msr	BASEPRI, r3
 800ed3e:	f3bf 8f6f 	isb	sy
 800ed42:	f3bf 8f4f 	dsb	sy
 800ed46:	60bb      	str	r3, [r7, #8]
}
 800ed48:	bf00      	nop
 800ed4a:	e7fe      	b.n	800ed4a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ed4c:	f000 f880 	bl	800ee50 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ed50:	2100      	movs	r1, #0
 800ed52:	6878      	ldr	r0, [r7, #4]
 800ed54:	f000 fde8 	bl	800f928 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ed58:	f000 f888 	bl	800ee6c <xTaskResumeAll>
 800ed5c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ed5e:	68fb      	ldr	r3, [r7, #12]
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	d107      	bne.n	800ed74 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800ed64:	4b06      	ldr	r3, [pc, #24]	; (800ed80 <vTaskDelay+0x64>)
 800ed66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ed6a:	601a      	str	r2, [r3, #0]
 800ed6c:	f3bf 8f4f 	dsb	sy
 800ed70:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ed74:	bf00      	nop
 800ed76:	3710      	adds	r7, #16
 800ed78:	46bd      	mov	sp, r7
 800ed7a:	bd80      	pop	{r7, pc}
 800ed7c:	20002234 	.word	0x20002234
 800ed80:	e000ed04 	.word	0xe000ed04

0800ed84 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ed84:	b580      	push	{r7, lr}
 800ed86:	b08a      	sub	sp, #40	; 0x28
 800ed88:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ed8a:	2300      	movs	r3, #0
 800ed8c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ed8e:	2300      	movs	r3, #0
 800ed90:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ed92:	463a      	mov	r2, r7
 800ed94:	1d39      	adds	r1, r7, #4
 800ed96:	f107 0308 	add.w	r3, r7, #8
 800ed9a:	4618      	mov	r0, r3
 800ed9c:	f7fe fd26 	bl	800d7ec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800eda0:	6839      	ldr	r1, [r7, #0]
 800eda2:	687b      	ldr	r3, [r7, #4]
 800eda4:	68ba      	ldr	r2, [r7, #8]
 800eda6:	9202      	str	r2, [sp, #8]
 800eda8:	9301      	str	r3, [sp, #4]
 800edaa:	2300      	movs	r3, #0
 800edac:	9300      	str	r3, [sp, #0]
 800edae:	2300      	movs	r3, #0
 800edb0:	460a      	mov	r2, r1
 800edb2:	4921      	ldr	r1, [pc, #132]	; (800ee38 <vTaskStartScheduler+0xb4>)
 800edb4:	4821      	ldr	r0, [pc, #132]	; (800ee3c <vTaskStartScheduler+0xb8>)
 800edb6:	f7ff fe0f 	bl	800e9d8 <xTaskCreateStatic>
 800edba:	4603      	mov	r3, r0
 800edbc:	4a20      	ldr	r2, [pc, #128]	; (800ee40 <vTaskStartScheduler+0xbc>)
 800edbe:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800edc0:	4b1f      	ldr	r3, [pc, #124]	; (800ee40 <vTaskStartScheduler+0xbc>)
 800edc2:	681b      	ldr	r3, [r3, #0]
 800edc4:	2b00      	cmp	r3, #0
 800edc6:	d002      	beq.n	800edce <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800edc8:	2301      	movs	r3, #1
 800edca:	617b      	str	r3, [r7, #20]
 800edcc:	e001      	b.n	800edd2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800edce:	2300      	movs	r3, #0
 800edd0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800edd2:	697b      	ldr	r3, [r7, #20]
 800edd4:	2b01      	cmp	r3, #1
 800edd6:	d102      	bne.n	800edde <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800edd8:	f000 fdfa 	bl	800f9d0 <xTimerCreateTimerTask>
 800eddc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800edde:	697b      	ldr	r3, [r7, #20]
 800ede0:	2b01      	cmp	r3, #1
 800ede2:	d116      	bne.n	800ee12 <vTaskStartScheduler+0x8e>
	__asm volatile
 800ede4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ede8:	f383 8811 	msr	BASEPRI, r3
 800edec:	f3bf 8f6f 	isb	sy
 800edf0:	f3bf 8f4f 	dsb	sy
 800edf4:	613b      	str	r3, [r7, #16]
}
 800edf6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800edf8:	4b12      	ldr	r3, [pc, #72]	; (800ee44 <vTaskStartScheduler+0xc0>)
 800edfa:	f04f 32ff 	mov.w	r2, #4294967295
 800edfe:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ee00:	4b11      	ldr	r3, [pc, #68]	; (800ee48 <vTaskStartScheduler+0xc4>)
 800ee02:	2201      	movs	r2, #1
 800ee04:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ee06:	4b11      	ldr	r3, [pc, #68]	; (800ee4c <vTaskStartScheduler+0xc8>)
 800ee08:	2200      	movs	r2, #0
 800ee0a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ee0c:	f001 f9b8 	bl	8010180 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ee10:	e00e      	b.n	800ee30 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ee12:	697b      	ldr	r3, [r7, #20]
 800ee14:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee18:	d10a      	bne.n	800ee30 <vTaskStartScheduler+0xac>
	__asm volatile
 800ee1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee1e:	f383 8811 	msr	BASEPRI, r3
 800ee22:	f3bf 8f6f 	isb	sy
 800ee26:	f3bf 8f4f 	dsb	sy
 800ee2a:	60fb      	str	r3, [r7, #12]
}
 800ee2c:	bf00      	nop
 800ee2e:	e7fe      	b.n	800ee2e <vTaskStartScheduler+0xaa>
}
 800ee30:	bf00      	nop
 800ee32:	3718      	adds	r7, #24
 800ee34:	46bd      	mov	sp, r7
 800ee36:	bd80      	pop	{r7, pc}
 800ee38:	080147c0 	.word	0x080147c0
 800ee3c:	0800f469 	.word	0x0800f469
 800ee40:	20002230 	.word	0x20002230
 800ee44:	2000222c 	.word	0x2000222c
 800ee48:	20002218 	.word	0x20002218
 800ee4c:	20002210 	.word	0x20002210

0800ee50 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ee50:	b480      	push	{r7}
 800ee52:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800ee54:	4b04      	ldr	r3, [pc, #16]	; (800ee68 <vTaskSuspendAll+0x18>)
 800ee56:	681b      	ldr	r3, [r3, #0]
 800ee58:	3301      	adds	r3, #1
 800ee5a:	4a03      	ldr	r2, [pc, #12]	; (800ee68 <vTaskSuspendAll+0x18>)
 800ee5c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800ee5e:	bf00      	nop
 800ee60:	46bd      	mov	sp, r7
 800ee62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee66:	4770      	bx	lr
 800ee68:	20002234 	.word	0x20002234

0800ee6c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ee6c:	b580      	push	{r7, lr}
 800ee6e:	b084      	sub	sp, #16
 800ee70:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ee72:	2300      	movs	r3, #0
 800ee74:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ee76:	2300      	movs	r3, #0
 800ee78:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ee7a:	4b42      	ldr	r3, [pc, #264]	; (800ef84 <xTaskResumeAll+0x118>)
 800ee7c:	681b      	ldr	r3, [r3, #0]
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	d10a      	bne.n	800ee98 <xTaskResumeAll+0x2c>
	__asm volatile
 800ee82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee86:	f383 8811 	msr	BASEPRI, r3
 800ee8a:	f3bf 8f6f 	isb	sy
 800ee8e:	f3bf 8f4f 	dsb	sy
 800ee92:	603b      	str	r3, [r7, #0]
}
 800ee94:	bf00      	nop
 800ee96:	e7fe      	b.n	800ee96 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ee98:	f001 fa14 	bl	80102c4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ee9c:	4b39      	ldr	r3, [pc, #228]	; (800ef84 <xTaskResumeAll+0x118>)
 800ee9e:	681b      	ldr	r3, [r3, #0]
 800eea0:	3b01      	subs	r3, #1
 800eea2:	4a38      	ldr	r2, [pc, #224]	; (800ef84 <xTaskResumeAll+0x118>)
 800eea4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800eea6:	4b37      	ldr	r3, [pc, #220]	; (800ef84 <xTaskResumeAll+0x118>)
 800eea8:	681b      	ldr	r3, [r3, #0]
 800eeaa:	2b00      	cmp	r3, #0
 800eeac:	d162      	bne.n	800ef74 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800eeae:	4b36      	ldr	r3, [pc, #216]	; (800ef88 <xTaskResumeAll+0x11c>)
 800eeb0:	681b      	ldr	r3, [r3, #0]
 800eeb2:	2b00      	cmp	r3, #0
 800eeb4:	d05e      	beq.n	800ef74 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800eeb6:	e02f      	b.n	800ef18 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eeb8:	4b34      	ldr	r3, [pc, #208]	; (800ef8c <xTaskResumeAll+0x120>)
 800eeba:	68db      	ldr	r3, [r3, #12]
 800eebc:	68db      	ldr	r3, [r3, #12]
 800eebe:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800eec0:	68fb      	ldr	r3, [r7, #12]
 800eec2:	3318      	adds	r3, #24
 800eec4:	4618      	mov	r0, r3
 800eec6:	f7fe fd4f 	bl	800d968 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800eeca:	68fb      	ldr	r3, [r7, #12]
 800eecc:	3304      	adds	r3, #4
 800eece:	4618      	mov	r0, r3
 800eed0:	f7fe fd4a 	bl	800d968 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800eed4:	68fb      	ldr	r3, [r7, #12]
 800eed6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eed8:	4b2d      	ldr	r3, [pc, #180]	; (800ef90 <xTaskResumeAll+0x124>)
 800eeda:	681b      	ldr	r3, [r3, #0]
 800eedc:	429a      	cmp	r2, r3
 800eede:	d903      	bls.n	800eee8 <xTaskResumeAll+0x7c>
 800eee0:	68fb      	ldr	r3, [r7, #12]
 800eee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eee4:	4a2a      	ldr	r2, [pc, #168]	; (800ef90 <xTaskResumeAll+0x124>)
 800eee6:	6013      	str	r3, [r2, #0]
 800eee8:	68fb      	ldr	r3, [r7, #12]
 800eeea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eeec:	4613      	mov	r3, r2
 800eeee:	009b      	lsls	r3, r3, #2
 800eef0:	4413      	add	r3, r2
 800eef2:	009b      	lsls	r3, r3, #2
 800eef4:	4a27      	ldr	r2, [pc, #156]	; (800ef94 <xTaskResumeAll+0x128>)
 800eef6:	441a      	add	r2, r3
 800eef8:	68fb      	ldr	r3, [r7, #12]
 800eefa:	3304      	adds	r3, #4
 800eefc:	4619      	mov	r1, r3
 800eefe:	4610      	mov	r0, r2
 800ef00:	f7fe fcd5 	bl	800d8ae <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ef04:	68fb      	ldr	r3, [r7, #12]
 800ef06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ef08:	4b23      	ldr	r3, [pc, #140]	; (800ef98 <xTaskResumeAll+0x12c>)
 800ef0a:	681b      	ldr	r3, [r3, #0]
 800ef0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ef0e:	429a      	cmp	r2, r3
 800ef10:	d302      	bcc.n	800ef18 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800ef12:	4b22      	ldr	r3, [pc, #136]	; (800ef9c <xTaskResumeAll+0x130>)
 800ef14:	2201      	movs	r2, #1
 800ef16:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ef18:	4b1c      	ldr	r3, [pc, #112]	; (800ef8c <xTaskResumeAll+0x120>)
 800ef1a:	681b      	ldr	r3, [r3, #0]
 800ef1c:	2b00      	cmp	r3, #0
 800ef1e:	d1cb      	bne.n	800eeb8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ef20:	68fb      	ldr	r3, [r7, #12]
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	d001      	beq.n	800ef2a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800ef26:	f000 fb55 	bl	800f5d4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800ef2a:	4b1d      	ldr	r3, [pc, #116]	; (800efa0 <xTaskResumeAll+0x134>)
 800ef2c:	681b      	ldr	r3, [r3, #0]
 800ef2e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	2b00      	cmp	r3, #0
 800ef34:	d010      	beq.n	800ef58 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ef36:	f000 f847 	bl	800efc8 <xTaskIncrementTick>
 800ef3a:	4603      	mov	r3, r0
 800ef3c:	2b00      	cmp	r3, #0
 800ef3e:	d002      	beq.n	800ef46 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800ef40:	4b16      	ldr	r3, [pc, #88]	; (800ef9c <xTaskResumeAll+0x130>)
 800ef42:	2201      	movs	r2, #1
 800ef44:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	3b01      	subs	r3, #1
 800ef4a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	2b00      	cmp	r3, #0
 800ef50:	d1f1      	bne.n	800ef36 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800ef52:	4b13      	ldr	r3, [pc, #76]	; (800efa0 <xTaskResumeAll+0x134>)
 800ef54:	2200      	movs	r2, #0
 800ef56:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ef58:	4b10      	ldr	r3, [pc, #64]	; (800ef9c <xTaskResumeAll+0x130>)
 800ef5a:	681b      	ldr	r3, [r3, #0]
 800ef5c:	2b00      	cmp	r3, #0
 800ef5e:	d009      	beq.n	800ef74 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ef60:	2301      	movs	r3, #1
 800ef62:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ef64:	4b0f      	ldr	r3, [pc, #60]	; (800efa4 <xTaskResumeAll+0x138>)
 800ef66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ef6a:	601a      	str	r2, [r3, #0]
 800ef6c:	f3bf 8f4f 	dsb	sy
 800ef70:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ef74:	f001 f9d6 	bl	8010324 <vPortExitCritical>

	return xAlreadyYielded;
 800ef78:	68bb      	ldr	r3, [r7, #8]
}
 800ef7a:	4618      	mov	r0, r3
 800ef7c:	3710      	adds	r7, #16
 800ef7e:	46bd      	mov	sp, r7
 800ef80:	bd80      	pop	{r7, pc}
 800ef82:	bf00      	nop
 800ef84:	20002234 	.word	0x20002234
 800ef88:	2000220c 	.word	0x2000220c
 800ef8c:	200021cc 	.word	0x200021cc
 800ef90:	20002214 	.word	0x20002214
 800ef94:	20001d3c 	.word	0x20001d3c
 800ef98:	20001d38 	.word	0x20001d38
 800ef9c:	20002220 	.word	0x20002220
 800efa0:	2000221c 	.word	0x2000221c
 800efa4:	e000ed04 	.word	0xe000ed04

0800efa8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800efa8:	b480      	push	{r7}
 800efaa:	b083      	sub	sp, #12
 800efac:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800efae:	4b05      	ldr	r3, [pc, #20]	; (800efc4 <xTaskGetTickCount+0x1c>)
 800efb0:	681b      	ldr	r3, [r3, #0]
 800efb2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800efb4:	687b      	ldr	r3, [r7, #4]
}
 800efb6:	4618      	mov	r0, r3
 800efb8:	370c      	adds	r7, #12
 800efba:	46bd      	mov	sp, r7
 800efbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efc0:	4770      	bx	lr
 800efc2:	bf00      	nop
 800efc4:	20002210 	.word	0x20002210

0800efc8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800efc8:	b580      	push	{r7, lr}
 800efca:	b086      	sub	sp, #24
 800efcc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800efce:	2300      	movs	r3, #0
 800efd0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800efd2:	4b4f      	ldr	r3, [pc, #316]	; (800f110 <xTaskIncrementTick+0x148>)
 800efd4:	681b      	ldr	r3, [r3, #0]
 800efd6:	2b00      	cmp	r3, #0
 800efd8:	f040 808f 	bne.w	800f0fa <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800efdc:	4b4d      	ldr	r3, [pc, #308]	; (800f114 <xTaskIncrementTick+0x14c>)
 800efde:	681b      	ldr	r3, [r3, #0]
 800efe0:	3301      	adds	r3, #1
 800efe2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800efe4:	4a4b      	ldr	r2, [pc, #300]	; (800f114 <xTaskIncrementTick+0x14c>)
 800efe6:	693b      	ldr	r3, [r7, #16]
 800efe8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800efea:	693b      	ldr	r3, [r7, #16]
 800efec:	2b00      	cmp	r3, #0
 800efee:	d120      	bne.n	800f032 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800eff0:	4b49      	ldr	r3, [pc, #292]	; (800f118 <xTaskIncrementTick+0x150>)
 800eff2:	681b      	ldr	r3, [r3, #0]
 800eff4:	681b      	ldr	r3, [r3, #0]
 800eff6:	2b00      	cmp	r3, #0
 800eff8:	d00a      	beq.n	800f010 <xTaskIncrementTick+0x48>
	__asm volatile
 800effa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800effe:	f383 8811 	msr	BASEPRI, r3
 800f002:	f3bf 8f6f 	isb	sy
 800f006:	f3bf 8f4f 	dsb	sy
 800f00a:	603b      	str	r3, [r7, #0]
}
 800f00c:	bf00      	nop
 800f00e:	e7fe      	b.n	800f00e <xTaskIncrementTick+0x46>
 800f010:	4b41      	ldr	r3, [pc, #260]	; (800f118 <xTaskIncrementTick+0x150>)
 800f012:	681b      	ldr	r3, [r3, #0]
 800f014:	60fb      	str	r3, [r7, #12]
 800f016:	4b41      	ldr	r3, [pc, #260]	; (800f11c <xTaskIncrementTick+0x154>)
 800f018:	681b      	ldr	r3, [r3, #0]
 800f01a:	4a3f      	ldr	r2, [pc, #252]	; (800f118 <xTaskIncrementTick+0x150>)
 800f01c:	6013      	str	r3, [r2, #0]
 800f01e:	4a3f      	ldr	r2, [pc, #252]	; (800f11c <xTaskIncrementTick+0x154>)
 800f020:	68fb      	ldr	r3, [r7, #12]
 800f022:	6013      	str	r3, [r2, #0]
 800f024:	4b3e      	ldr	r3, [pc, #248]	; (800f120 <xTaskIncrementTick+0x158>)
 800f026:	681b      	ldr	r3, [r3, #0]
 800f028:	3301      	adds	r3, #1
 800f02a:	4a3d      	ldr	r2, [pc, #244]	; (800f120 <xTaskIncrementTick+0x158>)
 800f02c:	6013      	str	r3, [r2, #0]
 800f02e:	f000 fad1 	bl	800f5d4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800f032:	4b3c      	ldr	r3, [pc, #240]	; (800f124 <xTaskIncrementTick+0x15c>)
 800f034:	681b      	ldr	r3, [r3, #0]
 800f036:	693a      	ldr	r2, [r7, #16]
 800f038:	429a      	cmp	r2, r3
 800f03a:	d349      	bcc.n	800f0d0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f03c:	4b36      	ldr	r3, [pc, #216]	; (800f118 <xTaskIncrementTick+0x150>)
 800f03e:	681b      	ldr	r3, [r3, #0]
 800f040:	681b      	ldr	r3, [r3, #0]
 800f042:	2b00      	cmp	r3, #0
 800f044:	d104      	bne.n	800f050 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f046:	4b37      	ldr	r3, [pc, #220]	; (800f124 <xTaskIncrementTick+0x15c>)
 800f048:	f04f 32ff 	mov.w	r2, #4294967295
 800f04c:	601a      	str	r2, [r3, #0]
					break;
 800f04e:	e03f      	b.n	800f0d0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f050:	4b31      	ldr	r3, [pc, #196]	; (800f118 <xTaskIncrementTick+0x150>)
 800f052:	681b      	ldr	r3, [r3, #0]
 800f054:	68db      	ldr	r3, [r3, #12]
 800f056:	68db      	ldr	r3, [r3, #12]
 800f058:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800f05a:	68bb      	ldr	r3, [r7, #8]
 800f05c:	685b      	ldr	r3, [r3, #4]
 800f05e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800f060:	693a      	ldr	r2, [r7, #16]
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	429a      	cmp	r2, r3
 800f066:	d203      	bcs.n	800f070 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800f068:	4a2e      	ldr	r2, [pc, #184]	; (800f124 <xTaskIncrementTick+0x15c>)
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800f06e:	e02f      	b.n	800f0d0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f070:	68bb      	ldr	r3, [r7, #8]
 800f072:	3304      	adds	r3, #4
 800f074:	4618      	mov	r0, r3
 800f076:	f7fe fc77 	bl	800d968 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800f07a:	68bb      	ldr	r3, [r7, #8]
 800f07c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d004      	beq.n	800f08c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f082:	68bb      	ldr	r3, [r7, #8]
 800f084:	3318      	adds	r3, #24
 800f086:	4618      	mov	r0, r3
 800f088:	f7fe fc6e 	bl	800d968 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800f08c:	68bb      	ldr	r3, [r7, #8]
 800f08e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f090:	4b25      	ldr	r3, [pc, #148]	; (800f128 <xTaskIncrementTick+0x160>)
 800f092:	681b      	ldr	r3, [r3, #0]
 800f094:	429a      	cmp	r2, r3
 800f096:	d903      	bls.n	800f0a0 <xTaskIncrementTick+0xd8>
 800f098:	68bb      	ldr	r3, [r7, #8]
 800f09a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f09c:	4a22      	ldr	r2, [pc, #136]	; (800f128 <xTaskIncrementTick+0x160>)
 800f09e:	6013      	str	r3, [r2, #0]
 800f0a0:	68bb      	ldr	r3, [r7, #8]
 800f0a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f0a4:	4613      	mov	r3, r2
 800f0a6:	009b      	lsls	r3, r3, #2
 800f0a8:	4413      	add	r3, r2
 800f0aa:	009b      	lsls	r3, r3, #2
 800f0ac:	4a1f      	ldr	r2, [pc, #124]	; (800f12c <xTaskIncrementTick+0x164>)
 800f0ae:	441a      	add	r2, r3
 800f0b0:	68bb      	ldr	r3, [r7, #8]
 800f0b2:	3304      	adds	r3, #4
 800f0b4:	4619      	mov	r1, r3
 800f0b6:	4610      	mov	r0, r2
 800f0b8:	f7fe fbf9 	bl	800d8ae <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f0bc:	68bb      	ldr	r3, [r7, #8]
 800f0be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f0c0:	4b1b      	ldr	r3, [pc, #108]	; (800f130 <xTaskIncrementTick+0x168>)
 800f0c2:	681b      	ldr	r3, [r3, #0]
 800f0c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f0c6:	429a      	cmp	r2, r3
 800f0c8:	d3b8      	bcc.n	800f03c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800f0ca:	2301      	movs	r3, #1
 800f0cc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f0ce:	e7b5      	b.n	800f03c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800f0d0:	4b17      	ldr	r3, [pc, #92]	; (800f130 <xTaskIncrementTick+0x168>)
 800f0d2:	681b      	ldr	r3, [r3, #0]
 800f0d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f0d6:	4915      	ldr	r1, [pc, #84]	; (800f12c <xTaskIncrementTick+0x164>)
 800f0d8:	4613      	mov	r3, r2
 800f0da:	009b      	lsls	r3, r3, #2
 800f0dc:	4413      	add	r3, r2
 800f0de:	009b      	lsls	r3, r3, #2
 800f0e0:	440b      	add	r3, r1
 800f0e2:	681b      	ldr	r3, [r3, #0]
 800f0e4:	2b01      	cmp	r3, #1
 800f0e6:	d901      	bls.n	800f0ec <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800f0e8:	2301      	movs	r3, #1
 800f0ea:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800f0ec:	4b11      	ldr	r3, [pc, #68]	; (800f134 <xTaskIncrementTick+0x16c>)
 800f0ee:	681b      	ldr	r3, [r3, #0]
 800f0f0:	2b00      	cmp	r3, #0
 800f0f2:	d007      	beq.n	800f104 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800f0f4:	2301      	movs	r3, #1
 800f0f6:	617b      	str	r3, [r7, #20]
 800f0f8:	e004      	b.n	800f104 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800f0fa:	4b0f      	ldr	r3, [pc, #60]	; (800f138 <xTaskIncrementTick+0x170>)
 800f0fc:	681b      	ldr	r3, [r3, #0]
 800f0fe:	3301      	adds	r3, #1
 800f100:	4a0d      	ldr	r2, [pc, #52]	; (800f138 <xTaskIncrementTick+0x170>)
 800f102:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800f104:	697b      	ldr	r3, [r7, #20]
}
 800f106:	4618      	mov	r0, r3
 800f108:	3718      	adds	r7, #24
 800f10a:	46bd      	mov	sp, r7
 800f10c:	bd80      	pop	{r7, pc}
 800f10e:	bf00      	nop
 800f110:	20002234 	.word	0x20002234
 800f114:	20002210 	.word	0x20002210
 800f118:	200021c4 	.word	0x200021c4
 800f11c:	200021c8 	.word	0x200021c8
 800f120:	20002224 	.word	0x20002224
 800f124:	2000222c 	.word	0x2000222c
 800f128:	20002214 	.word	0x20002214
 800f12c:	20001d3c 	.word	0x20001d3c
 800f130:	20001d38 	.word	0x20001d38
 800f134:	20002220 	.word	0x20002220
 800f138:	2000221c 	.word	0x2000221c

0800f13c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800f13c:	b480      	push	{r7}
 800f13e:	b085      	sub	sp, #20
 800f140:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800f142:	4b28      	ldr	r3, [pc, #160]	; (800f1e4 <vTaskSwitchContext+0xa8>)
 800f144:	681b      	ldr	r3, [r3, #0]
 800f146:	2b00      	cmp	r3, #0
 800f148:	d003      	beq.n	800f152 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800f14a:	4b27      	ldr	r3, [pc, #156]	; (800f1e8 <vTaskSwitchContext+0xac>)
 800f14c:	2201      	movs	r2, #1
 800f14e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800f150:	e041      	b.n	800f1d6 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800f152:	4b25      	ldr	r3, [pc, #148]	; (800f1e8 <vTaskSwitchContext+0xac>)
 800f154:	2200      	movs	r2, #0
 800f156:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f158:	4b24      	ldr	r3, [pc, #144]	; (800f1ec <vTaskSwitchContext+0xb0>)
 800f15a:	681b      	ldr	r3, [r3, #0]
 800f15c:	60fb      	str	r3, [r7, #12]
 800f15e:	e010      	b.n	800f182 <vTaskSwitchContext+0x46>
 800f160:	68fb      	ldr	r3, [r7, #12]
 800f162:	2b00      	cmp	r3, #0
 800f164:	d10a      	bne.n	800f17c <vTaskSwitchContext+0x40>
	__asm volatile
 800f166:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f16a:	f383 8811 	msr	BASEPRI, r3
 800f16e:	f3bf 8f6f 	isb	sy
 800f172:	f3bf 8f4f 	dsb	sy
 800f176:	607b      	str	r3, [r7, #4]
}
 800f178:	bf00      	nop
 800f17a:	e7fe      	b.n	800f17a <vTaskSwitchContext+0x3e>
 800f17c:	68fb      	ldr	r3, [r7, #12]
 800f17e:	3b01      	subs	r3, #1
 800f180:	60fb      	str	r3, [r7, #12]
 800f182:	491b      	ldr	r1, [pc, #108]	; (800f1f0 <vTaskSwitchContext+0xb4>)
 800f184:	68fa      	ldr	r2, [r7, #12]
 800f186:	4613      	mov	r3, r2
 800f188:	009b      	lsls	r3, r3, #2
 800f18a:	4413      	add	r3, r2
 800f18c:	009b      	lsls	r3, r3, #2
 800f18e:	440b      	add	r3, r1
 800f190:	681b      	ldr	r3, [r3, #0]
 800f192:	2b00      	cmp	r3, #0
 800f194:	d0e4      	beq.n	800f160 <vTaskSwitchContext+0x24>
 800f196:	68fa      	ldr	r2, [r7, #12]
 800f198:	4613      	mov	r3, r2
 800f19a:	009b      	lsls	r3, r3, #2
 800f19c:	4413      	add	r3, r2
 800f19e:	009b      	lsls	r3, r3, #2
 800f1a0:	4a13      	ldr	r2, [pc, #76]	; (800f1f0 <vTaskSwitchContext+0xb4>)
 800f1a2:	4413      	add	r3, r2
 800f1a4:	60bb      	str	r3, [r7, #8]
 800f1a6:	68bb      	ldr	r3, [r7, #8]
 800f1a8:	685b      	ldr	r3, [r3, #4]
 800f1aa:	685a      	ldr	r2, [r3, #4]
 800f1ac:	68bb      	ldr	r3, [r7, #8]
 800f1ae:	605a      	str	r2, [r3, #4]
 800f1b0:	68bb      	ldr	r3, [r7, #8]
 800f1b2:	685a      	ldr	r2, [r3, #4]
 800f1b4:	68bb      	ldr	r3, [r7, #8]
 800f1b6:	3308      	adds	r3, #8
 800f1b8:	429a      	cmp	r2, r3
 800f1ba:	d104      	bne.n	800f1c6 <vTaskSwitchContext+0x8a>
 800f1bc:	68bb      	ldr	r3, [r7, #8]
 800f1be:	685b      	ldr	r3, [r3, #4]
 800f1c0:	685a      	ldr	r2, [r3, #4]
 800f1c2:	68bb      	ldr	r3, [r7, #8]
 800f1c4:	605a      	str	r2, [r3, #4]
 800f1c6:	68bb      	ldr	r3, [r7, #8]
 800f1c8:	685b      	ldr	r3, [r3, #4]
 800f1ca:	68db      	ldr	r3, [r3, #12]
 800f1cc:	4a09      	ldr	r2, [pc, #36]	; (800f1f4 <vTaskSwitchContext+0xb8>)
 800f1ce:	6013      	str	r3, [r2, #0]
 800f1d0:	4a06      	ldr	r2, [pc, #24]	; (800f1ec <vTaskSwitchContext+0xb0>)
 800f1d2:	68fb      	ldr	r3, [r7, #12]
 800f1d4:	6013      	str	r3, [r2, #0]
}
 800f1d6:	bf00      	nop
 800f1d8:	3714      	adds	r7, #20
 800f1da:	46bd      	mov	sp, r7
 800f1dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1e0:	4770      	bx	lr
 800f1e2:	bf00      	nop
 800f1e4:	20002234 	.word	0x20002234
 800f1e8:	20002220 	.word	0x20002220
 800f1ec:	20002214 	.word	0x20002214
 800f1f0:	20001d3c 	.word	0x20001d3c
 800f1f4:	20001d38 	.word	0x20001d38

0800f1f8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800f1f8:	b580      	push	{r7, lr}
 800f1fa:	b084      	sub	sp, #16
 800f1fc:	af00      	add	r7, sp, #0
 800f1fe:	6078      	str	r0, [r7, #4]
 800f200:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	2b00      	cmp	r3, #0
 800f206:	d10a      	bne.n	800f21e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800f208:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f20c:	f383 8811 	msr	BASEPRI, r3
 800f210:	f3bf 8f6f 	isb	sy
 800f214:	f3bf 8f4f 	dsb	sy
 800f218:	60fb      	str	r3, [r7, #12]
}
 800f21a:	bf00      	nop
 800f21c:	e7fe      	b.n	800f21c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f21e:	4b07      	ldr	r3, [pc, #28]	; (800f23c <vTaskPlaceOnEventList+0x44>)
 800f220:	681b      	ldr	r3, [r3, #0]
 800f222:	3318      	adds	r3, #24
 800f224:	4619      	mov	r1, r3
 800f226:	6878      	ldr	r0, [r7, #4]
 800f228:	f7fe fb65 	bl	800d8f6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800f22c:	2101      	movs	r1, #1
 800f22e:	6838      	ldr	r0, [r7, #0]
 800f230:	f000 fb7a 	bl	800f928 <prvAddCurrentTaskToDelayedList>
}
 800f234:	bf00      	nop
 800f236:	3710      	adds	r7, #16
 800f238:	46bd      	mov	sp, r7
 800f23a:	bd80      	pop	{r7, pc}
 800f23c:	20001d38 	.word	0x20001d38

0800f240 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800f240:	b580      	push	{r7, lr}
 800f242:	b086      	sub	sp, #24
 800f244:	af00      	add	r7, sp, #0
 800f246:	60f8      	str	r0, [r7, #12]
 800f248:	60b9      	str	r1, [r7, #8]
 800f24a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800f24c:	68fb      	ldr	r3, [r7, #12]
 800f24e:	2b00      	cmp	r3, #0
 800f250:	d10a      	bne.n	800f268 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800f252:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f256:	f383 8811 	msr	BASEPRI, r3
 800f25a:	f3bf 8f6f 	isb	sy
 800f25e:	f3bf 8f4f 	dsb	sy
 800f262:	617b      	str	r3, [r7, #20]
}
 800f264:	bf00      	nop
 800f266:	e7fe      	b.n	800f266 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f268:	4b0a      	ldr	r3, [pc, #40]	; (800f294 <vTaskPlaceOnEventListRestricted+0x54>)
 800f26a:	681b      	ldr	r3, [r3, #0]
 800f26c:	3318      	adds	r3, #24
 800f26e:	4619      	mov	r1, r3
 800f270:	68f8      	ldr	r0, [r7, #12]
 800f272:	f7fe fb1c 	bl	800d8ae <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	2b00      	cmp	r3, #0
 800f27a:	d002      	beq.n	800f282 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800f27c:	f04f 33ff 	mov.w	r3, #4294967295
 800f280:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800f282:	6879      	ldr	r1, [r7, #4]
 800f284:	68b8      	ldr	r0, [r7, #8]
 800f286:	f000 fb4f 	bl	800f928 <prvAddCurrentTaskToDelayedList>
	}
 800f28a:	bf00      	nop
 800f28c:	3718      	adds	r7, #24
 800f28e:	46bd      	mov	sp, r7
 800f290:	bd80      	pop	{r7, pc}
 800f292:	bf00      	nop
 800f294:	20001d38 	.word	0x20001d38

0800f298 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800f298:	b580      	push	{r7, lr}
 800f29a:	b086      	sub	sp, #24
 800f29c:	af00      	add	r7, sp, #0
 800f29e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	68db      	ldr	r3, [r3, #12]
 800f2a4:	68db      	ldr	r3, [r3, #12]
 800f2a6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800f2a8:	693b      	ldr	r3, [r7, #16]
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	d10a      	bne.n	800f2c4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800f2ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f2b2:	f383 8811 	msr	BASEPRI, r3
 800f2b6:	f3bf 8f6f 	isb	sy
 800f2ba:	f3bf 8f4f 	dsb	sy
 800f2be:	60fb      	str	r3, [r7, #12]
}
 800f2c0:	bf00      	nop
 800f2c2:	e7fe      	b.n	800f2c2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800f2c4:	693b      	ldr	r3, [r7, #16]
 800f2c6:	3318      	adds	r3, #24
 800f2c8:	4618      	mov	r0, r3
 800f2ca:	f7fe fb4d 	bl	800d968 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f2ce:	4b1e      	ldr	r3, [pc, #120]	; (800f348 <xTaskRemoveFromEventList+0xb0>)
 800f2d0:	681b      	ldr	r3, [r3, #0]
 800f2d2:	2b00      	cmp	r3, #0
 800f2d4:	d11d      	bne.n	800f312 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800f2d6:	693b      	ldr	r3, [r7, #16]
 800f2d8:	3304      	adds	r3, #4
 800f2da:	4618      	mov	r0, r3
 800f2dc:	f7fe fb44 	bl	800d968 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800f2e0:	693b      	ldr	r3, [r7, #16]
 800f2e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f2e4:	4b19      	ldr	r3, [pc, #100]	; (800f34c <xTaskRemoveFromEventList+0xb4>)
 800f2e6:	681b      	ldr	r3, [r3, #0]
 800f2e8:	429a      	cmp	r2, r3
 800f2ea:	d903      	bls.n	800f2f4 <xTaskRemoveFromEventList+0x5c>
 800f2ec:	693b      	ldr	r3, [r7, #16]
 800f2ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f2f0:	4a16      	ldr	r2, [pc, #88]	; (800f34c <xTaskRemoveFromEventList+0xb4>)
 800f2f2:	6013      	str	r3, [r2, #0]
 800f2f4:	693b      	ldr	r3, [r7, #16]
 800f2f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f2f8:	4613      	mov	r3, r2
 800f2fa:	009b      	lsls	r3, r3, #2
 800f2fc:	4413      	add	r3, r2
 800f2fe:	009b      	lsls	r3, r3, #2
 800f300:	4a13      	ldr	r2, [pc, #76]	; (800f350 <xTaskRemoveFromEventList+0xb8>)
 800f302:	441a      	add	r2, r3
 800f304:	693b      	ldr	r3, [r7, #16]
 800f306:	3304      	adds	r3, #4
 800f308:	4619      	mov	r1, r3
 800f30a:	4610      	mov	r0, r2
 800f30c:	f7fe facf 	bl	800d8ae <vListInsertEnd>
 800f310:	e005      	b.n	800f31e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800f312:	693b      	ldr	r3, [r7, #16]
 800f314:	3318      	adds	r3, #24
 800f316:	4619      	mov	r1, r3
 800f318:	480e      	ldr	r0, [pc, #56]	; (800f354 <xTaskRemoveFromEventList+0xbc>)
 800f31a:	f7fe fac8 	bl	800d8ae <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800f31e:	693b      	ldr	r3, [r7, #16]
 800f320:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f322:	4b0d      	ldr	r3, [pc, #52]	; (800f358 <xTaskRemoveFromEventList+0xc0>)
 800f324:	681b      	ldr	r3, [r3, #0]
 800f326:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f328:	429a      	cmp	r2, r3
 800f32a:	d905      	bls.n	800f338 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800f32c:	2301      	movs	r3, #1
 800f32e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800f330:	4b0a      	ldr	r3, [pc, #40]	; (800f35c <xTaskRemoveFromEventList+0xc4>)
 800f332:	2201      	movs	r2, #1
 800f334:	601a      	str	r2, [r3, #0]
 800f336:	e001      	b.n	800f33c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800f338:	2300      	movs	r3, #0
 800f33a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800f33c:	697b      	ldr	r3, [r7, #20]
}
 800f33e:	4618      	mov	r0, r3
 800f340:	3718      	adds	r7, #24
 800f342:	46bd      	mov	sp, r7
 800f344:	bd80      	pop	{r7, pc}
 800f346:	bf00      	nop
 800f348:	20002234 	.word	0x20002234
 800f34c:	20002214 	.word	0x20002214
 800f350:	20001d3c 	.word	0x20001d3c
 800f354:	200021cc 	.word	0x200021cc
 800f358:	20001d38 	.word	0x20001d38
 800f35c:	20002220 	.word	0x20002220

0800f360 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800f360:	b480      	push	{r7}
 800f362:	b083      	sub	sp, #12
 800f364:	af00      	add	r7, sp, #0
 800f366:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800f368:	4b06      	ldr	r3, [pc, #24]	; (800f384 <vTaskInternalSetTimeOutState+0x24>)
 800f36a:	681a      	ldr	r2, [r3, #0]
 800f36c:	687b      	ldr	r3, [r7, #4]
 800f36e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800f370:	4b05      	ldr	r3, [pc, #20]	; (800f388 <vTaskInternalSetTimeOutState+0x28>)
 800f372:	681a      	ldr	r2, [r3, #0]
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	605a      	str	r2, [r3, #4]
}
 800f378:	bf00      	nop
 800f37a:	370c      	adds	r7, #12
 800f37c:	46bd      	mov	sp, r7
 800f37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f382:	4770      	bx	lr
 800f384:	20002224 	.word	0x20002224
 800f388:	20002210 	.word	0x20002210

0800f38c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800f38c:	b580      	push	{r7, lr}
 800f38e:	b088      	sub	sp, #32
 800f390:	af00      	add	r7, sp, #0
 800f392:	6078      	str	r0, [r7, #4]
 800f394:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	2b00      	cmp	r3, #0
 800f39a:	d10a      	bne.n	800f3b2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800f39c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f3a0:	f383 8811 	msr	BASEPRI, r3
 800f3a4:	f3bf 8f6f 	isb	sy
 800f3a8:	f3bf 8f4f 	dsb	sy
 800f3ac:	613b      	str	r3, [r7, #16]
}
 800f3ae:	bf00      	nop
 800f3b0:	e7fe      	b.n	800f3b0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800f3b2:	683b      	ldr	r3, [r7, #0]
 800f3b4:	2b00      	cmp	r3, #0
 800f3b6:	d10a      	bne.n	800f3ce <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800f3b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f3bc:	f383 8811 	msr	BASEPRI, r3
 800f3c0:	f3bf 8f6f 	isb	sy
 800f3c4:	f3bf 8f4f 	dsb	sy
 800f3c8:	60fb      	str	r3, [r7, #12]
}
 800f3ca:	bf00      	nop
 800f3cc:	e7fe      	b.n	800f3cc <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800f3ce:	f000 ff79 	bl	80102c4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800f3d2:	4b1d      	ldr	r3, [pc, #116]	; (800f448 <xTaskCheckForTimeOut+0xbc>)
 800f3d4:	681b      	ldr	r3, [r3, #0]
 800f3d6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	685b      	ldr	r3, [r3, #4]
 800f3dc:	69ba      	ldr	r2, [r7, #24]
 800f3de:	1ad3      	subs	r3, r2, r3
 800f3e0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800f3e2:	683b      	ldr	r3, [r7, #0]
 800f3e4:	681b      	ldr	r3, [r3, #0]
 800f3e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f3ea:	d102      	bne.n	800f3f2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800f3ec:	2300      	movs	r3, #0
 800f3ee:	61fb      	str	r3, [r7, #28]
 800f3f0:	e023      	b.n	800f43a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	681a      	ldr	r2, [r3, #0]
 800f3f6:	4b15      	ldr	r3, [pc, #84]	; (800f44c <xTaskCheckForTimeOut+0xc0>)
 800f3f8:	681b      	ldr	r3, [r3, #0]
 800f3fa:	429a      	cmp	r2, r3
 800f3fc:	d007      	beq.n	800f40e <xTaskCheckForTimeOut+0x82>
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	685b      	ldr	r3, [r3, #4]
 800f402:	69ba      	ldr	r2, [r7, #24]
 800f404:	429a      	cmp	r2, r3
 800f406:	d302      	bcc.n	800f40e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800f408:	2301      	movs	r3, #1
 800f40a:	61fb      	str	r3, [r7, #28]
 800f40c:	e015      	b.n	800f43a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800f40e:	683b      	ldr	r3, [r7, #0]
 800f410:	681b      	ldr	r3, [r3, #0]
 800f412:	697a      	ldr	r2, [r7, #20]
 800f414:	429a      	cmp	r2, r3
 800f416:	d20b      	bcs.n	800f430 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800f418:	683b      	ldr	r3, [r7, #0]
 800f41a:	681a      	ldr	r2, [r3, #0]
 800f41c:	697b      	ldr	r3, [r7, #20]
 800f41e:	1ad2      	subs	r2, r2, r3
 800f420:	683b      	ldr	r3, [r7, #0]
 800f422:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800f424:	6878      	ldr	r0, [r7, #4]
 800f426:	f7ff ff9b 	bl	800f360 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800f42a:	2300      	movs	r3, #0
 800f42c:	61fb      	str	r3, [r7, #28]
 800f42e:	e004      	b.n	800f43a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800f430:	683b      	ldr	r3, [r7, #0]
 800f432:	2200      	movs	r2, #0
 800f434:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800f436:	2301      	movs	r3, #1
 800f438:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800f43a:	f000 ff73 	bl	8010324 <vPortExitCritical>

	return xReturn;
 800f43e:	69fb      	ldr	r3, [r7, #28]
}
 800f440:	4618      	mov	r0, r3
 800f442:	3720      	adds	r7, #32
 800f444:	46bd      	mov	sp, r7
 800f446:	bd80      	pop	{r7, pc}
 800f448:	20002210 	.word	0x20002210
 800f44c:	20002224 	.word	0x20002224

0800f450 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800f450:	b480      	push	{r7}
 800f452:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800f454:	4b03      	ldr	r3, [pc, #12]	; (800f464 <vTaskMissedYield+0x14>)
 800f456:	2201      	movs	r2, #1
 800f458:	601a      	str	r2, [r3, #0]
}
 800f45a:	bf00      	nop
 800f45c:	46bd      	mov	sp, r7
 800f45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f462:	4770      	bx	lr
 800f464:	20002220 	.word	0x20002220

0800f468 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800f468:	b580      	push	{r7, lr}
 800f46a:	b082      	sub	sp, #8
 800f46c:	af00      	add	r7, sp, #0
 800f46e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800f470:	f000 f852 	bl	800f518 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800f474:	4b06      	ldr	r3, [pc, #24]	; (800f490 <prvIdleTask+0x28>)
 800f476:	681b      	ldr	r3, [r3, #0]
 800f478:	2b01      	cmp	r3, #1
 800f47a:	d9f9      	bls.n	800f470 <prvIdleTask+0x8>
			{
				taskYIELD();
 800f47c:	4b05      	ldr	r3, [pc, #20]	; (800f494 <prvIdleTask+0x2c>)
 800f47e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f482:	601a      	str	r2, [r3, #0]
 800f484:	f3bf 8f4f 	dsb	sy
 800f488:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800f48c:	e7f0      	b.n	800f470 <prvIdleTask+0x8>
 800f48e:	bf00      	nop
 800f490:	20001d3c 	.word	0x20001d3c
 800f494:	e000ed04 	.word	0xe000ed04

0800f498 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800f498:	b580      	push	{r7, lr}
 800f49a:	b082      	sub	sp, #8
 800f49c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f49e:	2300      	movs	r3, #0
 800f4a0:	607b      	str	r3, [r7, #4]
 800f4a2:	e00c      	b.n	800f4be <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800f4a4:	687a      	ldr	r2, [r7, #4]
 800f4a6:	4613      	mov	r3, r2
 800f4a8:	009b      	lsls	r3, r3, #2
 800f4aa:	4413      	add	r3, r2
 800f4ac:	009b      	lsls	r3, r3, #2
 800f4ae:	4a12      	ldr	r2, [pc, #72]	; (800f4f8 <prvInitialiseTaskLists+0x60>)
 800f4b0:	4413      	add	r3, r2
 800f4b2:	4618      	mov	r0, r3
 800f4b4:	f7fe f9ce 	bl	800d854 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	3301      	adds	r3, #1
 800f4bc:	607b      	str	r3, [r7, #4]
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	2b37      	cmp	r3, #55	; 0x37
 800f4c2:	d9ef      	bls.n	800f4a4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800f4c4:	480d      	ldr	r0, [pc, #52]	; (800f4fc <prvInitialiseTaskLists+0x64>)
 800f4c6:	f7fe f9c5 	bl	800d854 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800f4ca:	480d      	ldr	r0, [pc, #52]	; (800f500 <prvInitialiseTaskLists+0x68>)
 800f4cc:	f7fe f9c2 	bl	800d854 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800f4d0:	480c      	ldr	r0, [pc, #48]	; (800f504 <prvInitialiseTaskLists+0x6c>)
 800f4d2:	f7fe f9bf 	bl	800d854 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800f4d6:	480c      	ldr	r0, [pc, #48]	; (800f508 <prvInitialiseTaskLists+0x70>)
 800f4d8:	f7fe f9bc 	bl	800d854 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800f4dc:	480b      	ldr	r0, [pc, #44]	; (800f50c <prvInitialiseTaskLists+0x74>)
 800f4de:	f7fe f9b9 	bl	800d854 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800f4e2:	4b0b      	ldr	r3, [pc, #44]	; (800f510 <prvInitialiseTaskLists+0x78>)
 800f4e4:	4a05      	ldr	r2, [pc, #20]	; (800f4fc <prvInitialiseTaskLists+0x64>)
 800f4e6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800f4e8:	4b0a      	ldr	r3, [pc, #40]	; (800f514 <prvInitialiseTaskLists+0x7c>)
 800f4ea:	4a05      	ldr	r2, [pc, #20]	; (800f500 <prvInitialiseTaskLists+0x68>)
 800f4ec:	601a      	str	r2, [r3, #0]
}
 800f4ee:	bf00      	nop
 800f4f0:	3708      	adds	r7, #8
 800f4f2:	46bd      	mov	sp, r7
 800f4f4:	bd80      	pop	{r7, pc}
 800f4f6:	bf00      	nop
 800f4f8:	20001d3c 	.word	0x20001d3c
 800f4fc:	2000219c 	.word	0x2000219c
 800f500:	200021b0 	.word	0x200021b0
 800f504:	200021cc 	.word	0x200021cc
 800f508:	200021e0 	.word	0x200021e0
 800f50c:	200021f8 	.word	0x200021f8
 800f510:	200021c4 	.word	0x200021c4
 800f514:	200021c8 	.word	0x200021c8

0800f518 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800f518:	b580      	push	{r7, lr}
 800f51a:	b082      	sub	sp, #8
 800f51c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f51e:	e019      	b.n	800f554 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800f520:	f000 fed0 	bl	80102c4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f524:	4b10      	ldr	r3, [pc, #64]	; (800f568 <prvCheckTasksWaitingTermination+0x50>)
 800f526:	68db      	ldr	r3, [r3, #12]
 800f528:	68db      	ldr	r3, [r3, #12]
 800f52a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	3304      	adds	r3, #4
 800f530:	4618      	mov	r0, r3
 800f532:	f7fe fa19 	bl	800d968 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800f536:	4b0d      	ldr	r3, [pc, #52]	; (800f56c <prvCheckTasksWaitingTermination+0x54>)
 800f538:	681b      	ldr	r3, [r3, #0]
 800f53a:	3b01      	subs	r3, #1
 800f53c:	4a0b      	ldr	r2, [pc, #44]	; (800f56c <prvCheckTasksWaitingTermination+0x54>)
 800f53e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800f540:	4b0b      	ldr	r3, [pc, #44]	; (800f570 <prvCheckTasksWaitingTermination+0x58>)
 800f542:	681b      	ldr	r3, [r3, #0]
 800f544:	3b01      	subs	r3, #1
 800f546:	4a0a      	ldr	r2, [pc, #40]	; (800f570 <prvCheckTasksWaitingTermination+0x58>)
 800f548:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800f54a:	f000 feeb 	bl	8010324 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800f54e:	6878      	ldr	r0, [r7, #4]
 800f550:	f000 f810 	bl	800f574 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f554:	4b06      	ldr	r3, [pc, #24]	; (800f570 <prvCheckTasksWaitingTermination+0x58>)
 800f556:	681b      	ldr	r3, [r3, #0]
 800f558:	2b00      	cmp	r3, #0
 800f55a:	d1e1      	bne.n	800f520 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800f55c:	bf00      	nop
 800f55e:	bf00      	nop
 800f560:	3708      	adds	r7, #8
 800f562:	46bd      	mov	sp, r7
 800f564:	bd80      	pop	{r7, pc}
 800f566:	bf00      	nop
 800f568:	200021e0 	.word	0x200021e0
 800f56c:	2000220c 	.word	0x2000220c
 800f570:	200021f4 	.word	0x200021f4

0800f574 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800f574:	b580      	push	{r7, lr}
 800f576:	b084      	sub	sp, #16
 800f578:	af00      	add	r7, sp, #0
 800f57a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800f582:	2b00      	cmp	r3, #0
 800f584:	d108      	bne.n	800f598 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800f586:	687b      	ldr	r3, [r7, #4]
 800f588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f58a:	4618      	mov	r0, r3
 800f58c:	f001 f888 	bl	80106a0 <vPortFree>
				vPortFree( pxTCB );
 800f590:	6878      	ldr	r0, [r7, #4]
 800f592:	f001 f885 	bl	80106a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800f596:	e018      	b.n	800f5ca <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800f598:	687b      	ldr	r3, [r7, #4]
 800f59a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800f59e:	2b01      	cmp	r3, #1
 800f5a0:	d103      	bne.n	800f5aa <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800f5a2:	6878      	ldr	r0, [r7, #4]
 800f5a4:	f001 f87c 	bl	80106a0 <vPortFree>
	}
 800f5a8:	e00f      	b.n	800f5ca <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800f5b0:	2b02      	cmp	r3, #2
 800f5b2:	d00a      	beq.n	800f5ca <prvDeleteTCB+0x56>
	__asm volatile
 800f5b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f5b8:	f383 8811 	msr	BASEPRI, r3
 800f5bc:	f3bf 8f6f 	isb	sy
 800f5c0:	f3bf 8f4f 	dsb	sy
 800f5c4:	60fb      	str	r3, [r7, #12]
}
 800f5c6:	bf00      	nop
 800f5c8:	e7fe      	b.n	800f5c8 <prvDeleteTCB+0x54>
	}
 800f5ca:	bf00      	nop
 800f5cc:	3710      	adds	r7, #16
 800f5ce:	46bd      	mov	sp, r7
 800f5d0:	bd80      	pop	{r7, pc}
	...

0800f5d4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800f5d4:	b480      	push	{r7}
 800f5d6:	b083      	sub	sp, #12
 800f5d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f5da:	4b0c      	ldr	r3, [pc, #48]	; (800f60c <prvResetNextTaskUnblockTime+0x38>)
 800f5dc:	681b      	ldr	r3, [r3, #0]
 800f5de:	681b      	ldr	r3, [r3, #0]
 800f5e0:	2b00      	cmp	r3, #0
 800f5e2:	d104      	bne.n	800f5ee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800f5e4:	4b0a      	ldr	r3, [pc, #40]	; (800f610 <prvResetNextTaskUnblockTime+0x3c>)
 800f5e6:	f04f 32ff 	mov.w	r2, #4294967295
 800f5ea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800f5ec:	e008      	b.n	800f600 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f5ee:	4b07      	ldr	r3, [pc, #28]	; (800f60c <prvResetNextTaskUnblockTime+0x38>)
 800f5f0:	681b      	ldr	r3, [r3, #0]
 800f5f2:	68db      	ldr	r3, [r3, #12]
 800f5f4:	68db      	ldr	r3, [r3, #12]
 800f5f6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	685b      	ldr	r3, [r3, #4]
 800f5fc:	4a04      	ldr	r2, [pc, #16]	; (800f610 <prvResetNextTaskUnblockTime+0x3c>)
 800f5fe:	6013      	str	r3, [r2, #0]
}
 800f600:	bf00      	nop
 800f602:	370c      	adds	r7, #12
 800f604:	46bd      	mov	sp, r7
 800f606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f60a:	4770      	bx	lr
 800f60c:	200021c4 	.word	0x200021c4
 800f610:	2000222c 	.word	0x2000222c

0800f614 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800f614:	b480      	push	{r7}
 800f616:	b083      	sub	sp, #12
 800f618:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800f61a:	4b0b      	ldr	r3, [pc, #44]	; (800f648 <xTaskGetSchedulerState+0x34>)
 800f61c:	681b      	ldr	r3, [r3, #0]
 800f61e:	2b00      	cmp	r3, #0
 800f620:	d102      	bne.n	800f628 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800f622:	2301      	movs	r3, #1
 800f624:	607b      	str	r3, [r7, #4]
 800f626:	e008      	b.n	800f63a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f628:	4b08      	ldr	r3, [pc, #32]	; (800f64c <xTaskGetSchedulerState+0x38>)
 800f62a:	681b      	ldr	r3, [r3, #0]
 800f62c:	2b00      	cmp	r3, #0
 800f62e:	d102      	bne.n	800f636 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800f630:	2302      	movs	r3, #2
 800f632:	607b      	str	r3, [r7, #4]
 800f634:	e001      	b.n	800f63a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800f636:	2300      	movs	r3, #0
 800f638:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800f63a:	687b      	ldr	r3, [r7, #4]
	}
 800f63c:	4618      	mov	r0, r3
 800f63e:	370c      	adds	r7, #12
 800f640:	46bd      	mov	sp, r7
 800f642:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f646:	4770      	bx	lr
 800f648:	20002218 	.word	0x20002218
 800f64c:	20002234 	.word	0x20002234

0800f650 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800f650:	b580      	push	{r7, lr}
 800f652:	b084      	sub	sp, #16
 800f654:	af00      	add	r7, sp, #0
 800f656:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800f65c:	2300      	movs	r3, #0
 800f65e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	2b00      	cmp	r3, #0
 800f664:	d051      	beq.n	800f70a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800f666:	68bb      	ldr	r3, [r7, #8]
 800f668:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f66a:	4b2a      	ldr	r3, [pc, #168]	; (800f714 <xTaskPriorityInherit+0xc4>)
 800f66c:	681b      	ldr	r3, [r3, #0]
 800f66e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f670:	429a      	cmp	r2, r3
 800f672:	d241      	bcs.n	800f6f8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800f674:	68bb      	ldr	r3, [r7, #8]
 800f676:	699b      	ldr	r3, [r3, #24]
 800f678:	2b00      	cmp	r3, #0
 800f67a:	db06      	blt.n	800f68a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f67c:	4b25      	ldr	r3, [pc, #148]	; (800f714 <xTaskPriorityInherit+0xc4>)
 800f67e:	681b      	ldr	r3, [r3, #0]
 800f680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f682:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800f686:	68bb      	ldr	r3, [r7, #8]
 800f688:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800f68a:	68bb      	ldr	r3, [r7, #8]
 800f68c:	6959      	ldr	r1, [r3, #20]
 800f68e:	68bb      	ldr	r3, [r7, #8]
 800f690:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f692:	4613      	mov	r3, r2
 800f694:	009b      	lsls	r3, r3, #2
 800f696:	4413      	add	r3, r2
 800f698:	009b      	lsls	r3, r3, #2
 800f69a:	4a1f      	ldr	r2, [pc, #124]	; (800f718 <xTaskPriorityInherit+0xc8>)
 800f69c:	4413      	add	r3, r2
 800f69e:	4299      	cmp	r1, r3
 800f6a0:	d122      	bne.n	800f6e8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f6a2:	68bb      	ldr	r3, [r7, #8]
 800f6a4:	3304      	adds	r3, #4
 800f6a6:	4618      	mov	r0, r3
 800f6a8:	f7fe f95e 	bl	800d968 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800f6ac:	4b19      	ldr	r3, [pc, #100]	; (800f714 <xTaskPriorityInherit+0xc4>)
 800f6ae:	681b      	ldr	r3, [r3, #0]
 800f6b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f6b2:	68bb      	ldr	r3, [r7, #8]
 800f6b4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800f6b6:	68bb      	ldr	r3, [r7, #8]
 800f6b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f6ba:	4b18      	ldr	r3, [pc, #96]	; (800f71c <xTaskPriorityInherit+0xcc>)
 800f6bc:	681b      	ldr	r3, [r3, #0]
 800f6be:	429a      	cmp	r2, r3
 800f6c0:	d903      	bls.n	800f6ca <xTaskPriorityInherit+0x7a>
 800f6c2:	68bb      	ldr	r3, [r7, #8]
 800f6c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f6c6:	4a15      	ldr	r2, [pc, #84]	; (800f71c <xTaskPriorityInherit+0xcc>)
 800f6c8:	6013      	str	r3, [r2, #0]
 800f6ca:	68bb      	ldr	r3, [r7, #8]
 800f6cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f6ce:	4613      	mov	r3, r2
 800f6d0:	009b      	lsls	r3, r3, #2
 800f6d2:	4413      	add	r3, r2
 800f6d4:	009b      	lsls	r3, r3, #2
 800f6d6:	4a10      	ldr	r2, [pc, #64]	; (800f718 <xTaskPriorityInherit+0xc8>)
 800f6d8:	441a      	add	r2, r3
 800f6da:	68bb      	ldr	r3, [r7, #8]
 800f6dc:	3304      	adds	r3, #4
 800f6de:	4619      	mov	r1, r3
 800f6e0:	4610      	mov	r0, r2
 800f6e2:	f7fe f8e4 	bl	800d8ae <vListInsertEnd>
 800f6e6:	e004      	b.n	800f6f2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800f6e8:	4b0a      	ldr	r3, [pc, #40]	; (800f714 <xTaskPriorityInherit+0xc4>)
 800f6ea:	681b      	ldr	r3, [r3, #0]
 800f6ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f6ee:	68bb      	ldr	r3, [r7, #8]
 800f6f0:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800f6f2:	2301      	movs	r3, #1
 800f6f4:	60fb      	str	r3, [r7, #12]
 800f6f6:	e008      	b.n	800f70a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800f6f8:	68bb      	ldr	r3, [r7, #8]
 800f6fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f6fc:	4b05      	ldr	r3, [pc, #20]	; (800f714 <xTaskPriorityInherit+0xc4>)
 800f6fe:	681b      	ldr	r3, [r3, #0]
 800f700:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f702:	429a      	cmp	r2, r3
 800f704:	d201      	bcs.n	800f70a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800f706:	2301      	movs	r3, #1
 800f708:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f70a:	68fb      	ldr	r3, [r7, #12]
	}
 800f70c:	4618      	mov	r0, r3
 800f70e:	3710      	adds	r7, #16
 800f710:	46bd      	mov	sp, r7
 800f712:	bd80      	pop	{r7, pc}
 800f714:	20001d38 	.word	0x20001d38
 800f718:	20001d3c 	.word	0x20001d3c
 800f71c:	20002214 	.word	0x20002214

0800f720 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800f720:	b580      	push	{r7, lr}
 800f722:	b086      	sub	sp, #24
 800f724:	af00      	add	r7, sp, #0
 800f726:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800f72c:	2300      	movs	r3, #0
 800f72e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	2b00      	cmp	r3, #0
 800f734:	d056      	beq.n	800f7e4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800f736:	4b2e      	ldr	r3, [pc, #184]	; (800f7f0 <xTaskPriorityDisinherit+0xd0>)
 800f738:	681b      	ldr	r3, [r3, #0]
 800f73a:	693a      	ldr	r2, [r7, #16]
 800f73c:	429a      	cmp	r2, r3
 800f73e:	d00a      	beq.n	800f756 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800f740:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f744:	f383 8811 	msr	BASEPRI, r3
 800f748:	f3bf 8f6f 	isb	sy
 800f74c:	f3bf 8f4f 	dsb	sy
 800f750:	60fb      	str	r3, [r7, #12]
}
 800f752:	bf00      	nop
 800f754:	e7fe      	b.n	800f754 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800f756:	693b      	ldr	r3, [r7, #16]
 800f758:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	d10a      	bne.n	800f774 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800f75e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f762:	f383 8811 	msr	BASEPRI, r3
 800f766:	f3bf 8f6f 	isb	sy
 800f76a:	f3bf 8f4f 	dsb	sy
 800f76e:	60bb      	str	r3, [r7, #8]
}
 800f770:	bf00      	nop
 800f772:	e7fe      	b.n	800f772 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800f774:	693b      	ldr	r3, [r7, #16]
 800f776:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f778:	1e5a      	subs	r2, r3, #1
 800f77a:	693b      	ldr	r3, [r7, #16]
 800f77c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800f77e:	693b      	ldr	r3, [r7, #16]
 800f780:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f782:	693b      	ldr	r3, [r7, #16]
 800f784:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f786:	429a      	cmp	r2, r3
 800f788:	d02c      	beq.n	800f7e4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800f78a:	693b      	ldr	r3, [r7, #16]
 800f78c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f78e:	2b00      	cmp	r3, #0
 800f790:	d128      	bne.n	800f7e4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f792:	693b      	ldr	r3, [r7, #16]
 800f794:	3304      	adds	r3, #4
 800f796:	4618      	mov	r0, r3
 800f798:	f7fe f8e6 	bl	800d968 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800f79c:	693b      	ldr	r3, [r7, #16]
 800f79e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f7a0:	693b      	ldr	r3, [r7, #16]
 800f7a2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f7a4:	693b      	ldr	r3, [r7, #16]
 800f7a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f7a8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800f7ac:	693b      	ldr	r3, [r7, #16]
 800f7ae:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800f7b0:	693b      	ldr	r3, [r7, #16]
 800f7b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f7b4:	4b0f      	ldr	r3, [pc, #60]	; (800f7f4 <xTaskPriorityDisinherit+0xd4>)
 800f7b6:	681b      	ldr	r3, [r3, #0]
 800f7b8:	429a      	cmp	r2, r3
 800f7ba:	d903      	bls.n	800f7c4 <xTaskPriorityDisinherit+0xa4>
 800f7bc:	693b      	ldr	r3, [r7, #16]
 800f7be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f7c0:	4a0c      	ldr	r2, [pc, #48]	; (800f7f4 <xTaskPriorityDisinherit+0xd4>)
 800f7c2:	6013      	str	r3, [r2, #0]
 800f7c4:	693b      	ldr	r3, [r7, #16]
 800f7c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f7c8:	4613      	mov	r3, r2
 800f7ca:	009b      	lsls	r3, r3, #2
 800f7cc:	4413      	add	r3, r2
 800f7ce:	009b      	lsls	r3, r3, #2
 800f7d0:	4a09      	ldr	r2, [pc, #36]	; (800f7f8 <xTaskPriorityDisinherit+0xd8>)
 800f7d2:	441a      	add	r2, r3
 800f7d4:	693b      	ldr	r3, [r7, #16]
 800f7d6:	3304      	adds	r3, #4
 800f7d8:	4619      	mov	r1, r3
 800f7da:	4610      	mov	r0, r2
 800f7dc:	f7fe f867 	bl	800d8ae <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800f7e0:	2301      	movs	r3, #1
 800f7e2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f7e4:	697b      	ldr	r3, [r7, #20]
	}
 800f7e6:	4618      	mov	r0, r3
 800f7e8:	3718      	adds	r7, #24
 800f7ea:	46bd      	mov	sp, r7
 800f7ec:	bd80      	pop	{r7, pc}
 800f7ee:	bf00      	nop
 800f7f0:	20001d38 	.word	0x20001d38
 800f7f4:	20002214 	.word	0x20002214
 800f7f8:	20001d3c 	.word	0x20001d3c

0800f7fc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800f7fc:	b580      	push	{r7, lr}
 800f7fe:	b088      	sub	sp, #32
 800f800:	af00      	add	r7, sp, #0
 800f802:	6078      	str	r0, [r7, #4]
 800f804:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800f80a:	2301      	movs	r3, #1
 800f80c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	2b00      	cmp	r3, #0
 800f812:	d06a      	beq.n	800f8ea <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800f814:	69bb      	ldr	r3, [r7, #24]
 800f816:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f818:	2b00      	cmp	r3, #0
 800f81a:	d10a      	bne.n	800f832 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800f81c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f820:	f383 8811 	msr	BASEPRI, r3
 800f824:	f3bf 8f6f 	isb	sy
 800f828:	f3bf 8f4f 	dsb	sy
 800f82c:	60fb      	str	r3, [r7, #12]
}
 800f82e:	bf00      	nop
 800f830:	e7fe      	b.n	800f830 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800f832:	69bb      	ldr	r3, [r7, #24]
 800f834:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f836:	683a      	ldr	r2, [r7, #0]
 800f838:	429a      	cmp	r2, r3
 800f83a:	d902      	bls.n	800f842 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800f83c:	683b      	ldr	r3, [r7, #0]
 800f83e:	61fb      	str	r3, [r7, #28]
 800f840:	e002      	b.n	800f848 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800f842:	69bb      	ldr	r3, [r7, #24]
 800f844:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f846:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800f848:	69bb      	ldr	r3, [r7, #24]
 800f84a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f84c:	69fa      	ldr	r2, [r7, #28]
 800f84e:	429a      	cmp	r2, r3
 800f850:	d04b      	beq.n	800f8ea <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800f852:	69bb      	ldr	r3, [r7, #24]
 800f854:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f856:	697a      	ldr	r2, [r7, #20]
 800f858:	429a      	cmp	r2, r3
 800f85a:	d146      	bne.n	800f8ea <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800f85c:	4b25      	ldr	r3, [pc, #148]	; (800f8f4 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800f85e:	681b      	ldr	r3, [r3, #0]
 800f860:	69ba      	ldr	r2, [r7, #24]
 800f862:	429a      	cmp	r2, r3
 800f864:	d10a      	bne.n	800f87c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800f866:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f86a:	f383 8811 	msr	BASEPRI, r3
 800f86e:	f3bf 8f6f 	isb	sy
 800f872:	f3bf 8f4f 	dsb	sy
 800f876:	60bb      	str	r3, [r7, #8]
}
 800f878:	bf00      	nop
 800f87a:	e7fe      	b.n	800f87a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800f87c:	69bb      	ldr	r3, [r7, #24]
 800f87e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f880:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800f882:	69bb      	ldr	r3, [r7, #24]
 800f884:	69fa      	ldr	r2, [r7, #28]
 800f886:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800f888:	69bb      	ldr	r3, [r7, #24]
 800f88a:	699b      	ldr	r3, [r3, #24]
 800f88c:	2b00      	cmp	r3, #0
 800f88e:	db04      	blt.n	800f89a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f890:	69fb      	ldr	r3, [r7, #28]
 800f892:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800f896:	69bb      	ldr	r3, [r7, #24]
 800f898:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800f89a:	69bb      	ldr	r3, [r7, #24]
 800f89c:	6959      	ldr	r1, [r3, #20]
 800f89e:	693a      	ldr	r2, [r7, #16]
 800f8a0:	4613      	mov	r3, r2
 800f8a2:	009b      	lsls	r3, r3, #2
 800f8a4:	4413      	add	r3, r2
 800f8a6:	009b      	lsls	r3, r3, #2
 800f8a8:	4a13      	ldr	r2, [pc, #76]	; (800f8f8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800f8aa:	4413      	add	r3, r2
 800f8ac:	4299      	cmp	r1, r3
 800f8ae:	d11c      	bne.n	800f8ea <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f8b0:	69bb      	ldr	r3, [r7, #24]
 800f8b2:	3304      	adds	r3, #4
 800f8b4:	4618      	mov	r0, r3
 800f8b6:	f7fe f857 	bl	800d968 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800f8ba:	69bb      	ldr	r3, [r7, #24]
 800f8bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f8be:	4b0f      	ldr	r3, [pc, #60]	; (800f8fc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800f8c0:	681b      	ldr	r3, [r3, #0]
 800f8c2:	429a      	cmp	r2, r3
 800f8c4:	d903      	bls.n	800f8ce <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800f8c6:	69bb      	ldr	r3, [r7, #24]
 800f8c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f8ca:	4a0c      	ldr	r2, [pc, #48]	; (800f8fc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800f8cc:	6013      	str	r3, [r2, #0]
 800f8ce:	69bb      	ldr	r3, [r7, #24]
 800f8d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f8d2:	4613      	mov	r3, r2
 800f8d4:	009b      	lsls	r3, r3, #2
 800f8d6:	4413      	add	r3, r2
 800f8d8:	009b      	lsls	r3, r3, #2
 800f8da:	4a07      	ldr	r2, [pc, #28]	; (800f8f8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800f8dc:	441a      	add	r2, r3
 800f8de:	69bb      	ldr	r3, [r7, #24]
 800f8e0:	3304      	adds	r3, #4
 800f8e2:	4619      	mov	r1, r3
 800f8e4:	4610      	mov	r0, r2
 800f8e6:	f7fd ffe2 	bl	800d8ae <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f8ea:	bf00      	nop
 800f8ec:	3720      	adds	r7, #32
 800f8ee:	46bd      	mov	sp, r7
 800f8f0:	bd80      	pop	{r7, pc}
 800f8f2:	bf00      	nop
 800f8f4:	20001d38 	.word	0x20001d38
 800f8f8:	20001d3c 	.word	0x20001d3c
 800f8fc:	20002214 	.word	0x20002214

0800f900 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800f900:	b480      	push	{r7}
 800f902:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800f904:	4b07      	ldr	r3, [pc, #28]	; (800f924 <pvTaskIncrementMutexHeldCount+0x24>)
 800f906:	681b      	ldr	r3, [r3, #0]
 800f908:	2b00      	cmp	r3, #0
 800f90a:	d004      	beq.n	800f916 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800f90c:	4b05      	ldr	r3, [pc, #20]	; (800f924 <pvTaskIncrementMutexHeldCount+0x24>)
 800f90e:	681b      	ldr	r3, [r3, #0]
 800f910:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800f912:	3201      	adds	r2, #1
 800f914:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800f916:	4b03      	ldr	r3, [pc, #12]	; (800f924 <pvTaskIncrementMutexHeldCount+0x24>)
 800f918:	681b      	ldr	r3, [r3, #0]
	}
 800f91a:	4618      	mov	r0, r3
 800f91c:	46bd      	mov	sp, r7
 800f91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f922:	4770      	bx	lr
 800f924:	20001d38 	.word	0x20001d38

0800f928 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800f928:	b580      	push	{r7, lr}
 800f92a:	b084      	sub	sp, #16
 800f92c:	af00      	add	r7, sp, #0
 800f92e:	6078      	str	r0, [r7, #4]
 800f930:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800f932:	4b21      	ldr	r3, [pc, #132]	; (800f9b8 <prvAddCurrentTaskToDelayedList+0x90>)
 800f934:	681b      	ldr	r3, [r3, #0]
 800f936:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f938:	4b20      	ldr	r3, [pc, #128]	; (800f9bc <prvAddCurrentTaskToDelayedList+0x94>)
 800f93a:	681b      	ldr	r3, [r3, #0]
 800f93c:	3304      	adds	r3, #4
 800f93e:	4618      	mov	r0, r3
 800f940:	f7fe f812 	bl	800d968 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f94a:	d10a      	bne.n	800f962 <prvAddCurrentTaskToDelayedList+0x3a>
 800f94c:	683b      	ldr	r3, [r7, #0]
 800f94e:	2b00      	cmp	r3, #0
 800f950:	d007      	beq.n	800f962 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f952:	4b1a      	ldr	r3, [pc, #104]	; (800f9bc <prvAddCurrentTaskToDelayedList+0x94>)
 800f954:	681b      	ldr	r3, [r3, #0]
 800f956:	3304      	adds	r3, #4
 800f958:	4619      	mov	r1, r3
 800f95a:	4819      	ldr	r0, [pc, #100]	; (800f9c0 <prvAddCurrentTaskToDelayedList+0x98>)
 800f95c:	f7fd ffa7 	bl	800d8ae <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800f960:	e026      	b.n	800f9b0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800f962:	68fa      	ldr	r2, [r7, #12]
 800f964:	687b      	ldr	r3, [r7, #4]
 800f966:	4413      	add	r3, r2
 800f968:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800f96a:	4b14      	ldr	r3, [pc, #80]	; (800f9bc <prvAddCurrentTaskToDelayedList+0x94>)
 800f96c:	681b      	ldr	r3, [r3, #0]
 800f96e:	68ba      	ldr	r2, [r7, #8]
 800f970:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800f972:	68ba      	ldr	r2, [r7, #8]
 800f974:	68fb      	ldr	r3, [r7, #12]
 800f976:	429a      	cmp	r2, r3
 800f978:	d209      	bcs.n	800f98e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f97a:	4b12      	ldr	r3, [pc, #72]	; (800f9c4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800f97c:	681a      	ldr	r2, [r3, #0]
 800f97e:	4b0f      	ldr	r3, [pc, #60]	; (800f9bc <prvAddCurrentTaskToDelayedList+0x94>)
 800f980:	681b      	ldr	r3, [r3, #0]
 800f982:	3304      	adds	r3, #4
 800f984:	4619      	mov	r1, r3
 800f986:	4610      	mov	r0, r2
 800f988:	f7fd ffb5 	bl	800d8f6 <vListInsert>
}
 800f98c:	e010      	b.n	800f9b0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f98e:	4b0e      	ldr	r3, [pc, #56]	; (800f9c8 <prvAddCurrentTaskToDelayedList+0xa0>)
 800f990:	681a      	ldr	r2, [r3, #0]
 800f992:	4b0a      	ldr	r3, [pc, #40]	; (800f9bc <prvAddCurrentTaskToDelayedList+0x94>)
 800f994:	681b      	ldr	r3, [r3, #0]
 800f996:	3304      	adds	r3, #4
 800f998:	4619      	mov	r1, r3
 800f99a:	4610      	mov	r0, r2
 800f99c:	f7fd ffab 	bl	800d8f6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800f9a0:	4b0a      	ldr	r3, [pc, #40]	; (800f9cc <prvAddCurrentTaskToDelayedList+0xa4>)
 800f9a2:	681b      	ldr	r3, [r3, #0]
 800f9a4:	68ba      	ldr	r2, [r7, #8]
 800f9a6:	429a      	cmp	r2, r3
 800f9a8:	d202      	bcs.n	800f9b0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800f9aa:	4a08      	ldr	r2, [pc, #32]	; (800f9cc <prvAddCurrentTaskToDelayedList+0xa4>)
 800f9ac:	68bb      	ldr	r3, [r7, #8]
 800f9ae:	6013      	str	r3, [r2, #0]
}
 800f9b0:	bf00      	nop
 800f9b2:	3710      	adds	r7, #16
 800f9b4:	46bd      	mov	sp, r7
 800f9b6:	bd80      	pop	{r7, pc}
 800f9b8:	20002210 	.word	0x20002210
 800f9bc:	20001d38 	.word	0x20001d38
 800f9c0:	200021f8 	.word	0x200021f8
 800f9c4:	200021c8 	.word	0x200021c8
 800f9c8:	200021c4 	.word	0x200021c4
 800f9cc:	2000222c 	.word	0x2000222c

0800f9d0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800f9d0:	b580      	push	{r7, lr}
 800f9d2:	b08a      	sub	sp, #40	; 0x28
 800f9d4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800f9d6:	2300      	movs	r3, #0
 800f9d8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800f9da:	f000 fb07 	bl	800ffec <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800f9de:	4b1c      	ldr	r3, [pc, #112]	; (800fa50 <xTimerCreateTimerTask+0x80>)
 800f9e0:	681b      	ldr	r3, [r3, #0]
 800f9e2:	2b00      	cmp	r3, #0
 800f9e4:	d021      	beq.n	800fa2a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800f9e6:	2300      	movs	r3, #0
 800f9e8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800f9ea:	2300      	movs	r3, #0
 800f9ec:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800f9ee:	1d3a      	adds	r2, r7, #4
 800f9f0:	f107 0108 	add.w	r1, r7, #8
 800f9f4:	f107 030c 	add.w	r3, r7, #12
 800f9f8:	4618      	mov	r0, r3
 800f9fa:	f7fd ff11 	bl	800d820 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800f9fe:	6879      	ldr	r1, [r7, #4]
 800fa00:	68bb      	ldr	r3, [r7, #8]
 800fa02:	68fa      	ldr	r2, [r7, #12]
 800fa04:	9202      	str	r2, [sp, #8]
 800fa06:	9301      	str	r3, [sp, #4]
 800fa08:	2302      	movs	r3, #2
 800fa0a:	9300      	str	r3, [sp, #0]
 800fa0c:	2300      	movs	r3, #0
 800fa0e:	460a      	mov	r2, r1
 800fa10:	4910      	ldr	r1, [pc, #64]	; (800fa54 <xTimerCreateTimerTask+0x84>)
 800fa12:	4811      	ldr	r0, [pc, #68]	; (800fa58 <xTimerCreateTimerTask+0x88>)
 800fa14:	f7fe ffe0 	bl	800e9d8 <xTaskCreateStatic>
 800fa18:	4603      	mov	r3, r0
 800fa1a:	4a10      	ldr	r2, [pc, #64]	; (800fa5c <xTimerCreateTimerTask+0x8c>)
 800fa1c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800fa1e:	4b0f      	ldr	r3, [pc, #60]	; (800fa5c <xTimerCreateTimerTask+0x8c>)
 800fa20:	681b      	ldr	r3, [r3, #0]
 800fa22:	2b00      	cmp	r3, #0
 800fa24:	d001      	beq.n	800fa2a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800fa26:	2301      	movs	r3, #1
 800fa28:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800fa2a:	697b      	ldr	r3, [r7, #20]
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	d10a      	bne.n	800fa46 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800fa30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa34:	f383 8811 	msr	BASEPRI, r3
 800fa38:	f3bf 8f6f 	isb	sy
 800fa3c:	f3bf 8f4f 	dsb	sy
 800fa40:	613b      	str	r3, [r7, #16]
}
 800fa42:	bf00      	nop
 800fa44:	e7fe      	b.n	800fa44 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800fa46:	697b      	ldr	r3, [r7, #20]
}
 800fa48:	4618      	mov	r0, r3
 800fa4a:	3718      	adds	r7, #24
 800fa4c:	46bd      	mov	sp, r7
 800fa4e:	bd80      	pop	{r7, pc}
 800fa50:	20002268 	.word	0x20002268
 800fa54:	080147c8 	.word	0x080147c8
 800fa58:	0800fb95 	.word	0x0800fb95
 800fa5c:	2000226c 	.word	0x2000226c

0800fa60 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800fa60:	b580      	push	{r7, lr}
 800fa62:	b08a      	sub	sp, #40	; 0x28
 800fa64:	af00      	add	r7, sp, #0
 800fa66:	60f8      	str	r0, [r7, #12]
 800fa68:	60b9      	str	r1, [r7, #8]
 800fa6a:	607a      	str	r2, [r7, #4]
 800fa6c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800fa6e:	2300      	movs	r3, #0
 800fa70:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800fa72:	68fb      	ldr	r3, [r7, #12]
 800fa74:	2b00      	cmp	r3, #0
 800fa76:	d10a      	bne.n	800fa8e <xTimerGenericCommand+0x2e>
	__asm volatile
 800fa78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa7c:	f383 8811 	msr	BASEPRI, r3
 800fa80:	f3bf 8f6f 	isb	sy
 800fa84:	f3bf 8f4f 	dsb	sy
 800fa88:	623b      	str	r3, [r7, #32]
}
 800fa8a:	bf00      	nop
 800fa8c:	e7fe      	b.n	800fa8c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800fa8e:	4b1a      	ldr	r3, [pc, #104]	; (800faf8 <xTimerGenericCommand+0x98>)
 800fa90:	681b      	ldr	r3, [r3, #0]
 800fa92:	2b00      	cmp	r3, #0
 800fa94:	d02a      	beq.n	800faec <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800fa96:	68bb      	ldr	r3, [r7, #8]
 800fa98:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800fa9e:	68fb      	ldr	r3, [r7, #12]
 800faa0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800faa2:	68bb      	ldr	r3, [r7, #8]
 800faa4:	2b05      	cmp	r3, #5
 800faa6:	dc18      	bgt.n	800fada <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800faa8:	f7ff fdb4 	bl	800f614 <xTaskGetSchedulerState>
 800faac:	4603      	mov	r3, r0
 800faae:	2b02      	cmp	r3, #2
 800fab0:	d109      	bne.n	800fac6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800fab2:	4b11      	ldr	r3, [pc, #68]	; (800faf8 <xTimerGenericCommand+0x98>)
 800fab4:	6818      	ldr	r0, [r3, #0]
 800fab6:	f107 0110 	add.w	r1, r7, #16
 800faba:	2300      	movs	r3, #0
 800fabc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fabe:	f7fe f925 	bl	800dd0c <xQueueGenericSend>
 800fac2:	6278      	str	r0, [r7, #36]	; 0x24
 800fac4:	e012      	b.n	800faec <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800fac6:	4b0c      	ldr	r3, [pc, #48]	; (800faf8 <xTimerGenericCommand+0x98>)
 800fac8:	6818      	ldr	r0, [r3, #0]
 800faca:	f107 0110 	add.w	r1, r7, #16
 800face:	2300      	movs	r3, #0
 800fad0:	2200      	movs	r2, #0
 800fad2:	f7fe f91b 	bl	800dd0c <xQueueGenericSend>
 800fad6:	6278      	str	r0, [r7, #36]	; 0x24
 800fad8:	e008      	b.n	800faec <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800fada:	4b07      	ldr	r3, [pc, #28]	; (800faf8 <xTimerGenericCommand+0x98>)
 800fadc:	6818      	ldr	r0, [r3, #0]
 800fade:	f107 0110 	add.w	r1, r7, #16
 800fae2:	2300      	movs	r3, #0
 800fae4:	683a      	ldr	r2, [r7, #0]
 800fae6:	f7fe fa0f 	bl	800df08 <xQueueGenericSendFromISR>
 800faea:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800faec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800faee:	4618      	mov	r0, r3
 800faf0:	3728      	adds	r7, #40	; 0x28
 800faf2:	46bd      	mov	sp, r7
 800faf4:	bd80      	pop	{r7, pc}
 800faf6:	bf00      	nop
 800faf8:	20002268 	.word	0x20002268

0800fafc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800fafc:	b580      	push	{r7, lr}
 800fafe:	b088      	sub	sp, #32
 800fb00:	af02      	add	r7, sp, #8
 800fb02:	6078      	str	r0, [r7, #4]
 800fb04:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fb06:	4b22      	ldr	r3, [pc, #136]	; (800fb90 <prvProcessExpiredTimer+0x94>)
 800fb08:	681b      	ldr	r3, [r3, #0]
 800fb0a:	68db      	ldr	r3, [r3, #12]
 800fb0c:	68db      	ldr	r3, [r3, #12]
 800fb0e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800fb10:	697b      	ldr	r3, [r7, #20]
 800fb12:	3304      	adds	r3, #4
 800fb14:	4618      	mov	r0, r3
 800fb16:	f7fd ff27 	bl	800d968 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800fb1a:	697b      	ldr	r3, [r7, #20]
 800fb1c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fb20:	f003 0304 	and.w	r3, r3, #4
 800fb24:	2b00      	cmp	r3, #0
 800fb26:	d022      	beq.n	800fb6e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800fb28:	697b      	ldr	r3, [r7, #20]
 800fb2a:	699a      	ldr	r2, [r3, #24]
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	18d1      	adds	r1, r2, r3
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	683a      	ldr	r2, [r7, #0]
 800fb34:	6978      	ldr	r0, [r7, #20]
 800fb36:	f000 f8d1 	bl	800fcdc <prvInsertTimerInActiveList>
 800fb3a:	4603      	mov	r3, r0
 800fb3c:	2b00      	cmp	r3, #0
 800fb3e:	d01f      	beq.n	800fb80 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800fb40:	2300      	movs	r3, #0
 800fb42:	9300      	str	r3, [sp, #0]
 800fb44:	2300      	movs	r3, #0
 800fb46:	687a      	ldr	r2, [r7, #4]
 800fb48:	2100      	movs	r1, #0
 800fb4a:	6978      	ldr	r0, [r7, #20]
 800fb4c:	f7ff ff88 	bl	800fa60 <xTimerGenericCommand>
 800fb50:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800fb52:	693b      	ldr	r3, [r7, #16]
 800fb54:	2b00      	cmp	r3, #0
 800fb56:	d113      	bne.n	800fb80 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800fb58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb5c:	f383 8811 	msr	BASEPRI, r3
 800fb60:	f3bf 8f6f 	isb	sy
 800fb64:	f3bf 8f4f 	dsb	sy
 800fb68:	60fb      	str	r3, [r7, #12]
}
 800fb6a:	bf00      	nop
 800fb6c:	e7fe      	b.n	800fb6c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800fb6e:	697b      	ldr	r3, [r7, #20]
 800fb70:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fb74:	f023 0301 	bic.w	r3, r3, #1
 800fb78:	b2da      	uxtb	r2, r3
 800fb7a:	697b      	ldr	r3, [r7, #20]
 800fb7c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800fb80:	697b      	ldr	r3, [r7, #20]
 800fb82:	6a1b      	ldr	r3, [r3, #32]
 800fb84:	6978      	ldr	r0, [r7, #20]
 800fb86:	4798      	blx	r3
}
 800fb88:	bf00      	nop
 800fb8a:	3718      	adds	r7, #24
 800fb8c:	46bd      	mov	sp, r7
 800fb8e:	bd80      	pop	{r7, pc}
 800fb90:	20002260 	.word	0x20002260

0800fb94 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800fb94:	b580      	push	{r7, lr}
 800fb96:	b084      	sub	sp, #16
 800fb98:	af00      	add	r7, sp, #0
 800fb9a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800fb9c:	f107 0308 	add.w	r3, r7, #8
 800fba0:	4618      	mov	r0, r3
 800fba2:	f000 f857 	bl	800fc54 <prvGetNextExpireTime>
 800fba6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800fba8:	68bb      	ldr	r3, [r7, #8]
 800fbaa:	4619      	mov	r1, r3
 800fbac:	68f8      	ldr	r0, [r7, #12]
 800fbae:	f000 f803 	bl	800fbb8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800fbb2:	f000 f8d5 	bl	800fd60 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800fbb6:	e7f1      	b.n	800fb9c <prvTimerTask+0x8>

0800fbb8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800fbb8:	b580      	push	{r7, lr}
 800fbba:	b084      	sub	sp, #16
 800fbbc:	af00      	add	r7, sp, #0
 800fbbe:	6078      	str	r0, [r7, #4]
 800fbc0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800fbc2:	f7ff f945 	bl	800ee50 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800fbc6:	f107 0308 	add.w	r3, r7, #8
 800fbca:	4618      	mov	r0, r3
 800fbcc:	f000 f866 	bl	800fc9c <prvSampleTimeNow>
 800fbd0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800fbd2:	68bb      	ldr	r3, [r7, #8]
 800fbd4:	2b00      	cmp	r3, #0
 800fbd6:	d130      	bne.n	800fc3a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800fbd8:	683b      	ldr	r3, [r7, #0]
 800fbda:	2b00      	cmp	r3, #0
 800fbdc:	d10a      	bne.n	800fbf4 <prvProcessTimerOrBlockTask+0x3c>
 800fbde:	687a      	ldr	r2, [r7, #4]
 800fbe0:	68fb      	ldr	r3, [r7, #12]
 800fbe2:	429a      	cmp	r2, r3
 800fbe4:	d806      	bhi.n	800fbf4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800fbe6:	f7ff f941 	bl	800ee6c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800fbea:	68f9      	ldr	r1, [r7, #12]
 800fbec:	6878      	ldr	r0, [r7, #4]
 800fbee:	f7ff ff85 	bl	800fafc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800fbf2:	e024      	b.n	800fc3e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800fbf4:	683b      	ldr	r3, [r7, #0]
 800fbf6:	2b00      	cmp	r3, #0
 800fbf8:	d008      	beq.n	800fc0c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800fbfa:	4b13      	ldr	r3, [pc, #76]	; (800fc48 <prvProcessTimerOrBlockTask+0x90>)
 800fbfc:	681b      	ldr	r3, [r3, #0]
 800fbfe:	681b      	ldr	r3, [r3, #0]
 800fc00:	2b00      	cmp	r3, #0
 800fc02:	d101      	bne.n	800fc08 <prvProcessTimerOrBlockTask+0x50>
 800fc04:	2301      	movs	r3, #1
 800fc06:	e000      	b.n	800fc0a <prvProcessTimerOrBlockTask+0x52>
 800fc08:	2300      	movs	r3, #0
 800fc0a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800fc0c:	4b0f      	ldr	r3, [pc, #60]	; (800fc4c <prvProcessTimerOrBlockTask+0x94>)
 800fc0e:	6818      	ldr	r0, [r3, #0]
 800fc10:	687a      	ldr	r2, [r7, #4]
 800fc12:	68fb      	ldr	r3, [r7, #12]
 800fc14:	1ad3      	subs	r3, r2, r3
 800fc16:	683a      	ldr	r2, [r7, #0]
 800fc18:	4619      	mov	r1, r3
 800fc1a:	f7fe fea9 	bl	800e970 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800fc1e:	f7ff f925 	bl	800ee6c <xTaskResumeAll>
 800fc22:	4603      	mov	r3, r0
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	d10a      	bne.n	800fc3e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800fc28:	4b09      	ldr	r3, [pc, #36]	; (800fc50 <prvProcessTimerOrBlockTask+0x98>)
 800fc2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fc2e:	601a      	str	r2, [r3, #0]
 800fc30:	f3bf 8f4f 	dsb	sy
 800fc34:	f3bf 8f6f 	isb	sy
}
 800fc38:	e001      	b.n	800fc3e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800fc3a:	f7ff f917 	bl	800ee6c <xTaskResumeAll>
}
 800fc3e:	bf00      	nop
 800fc40:	3710      	adds	r7, #16
 800fc42:	46bd      	mov	sp, r7
 800fc44:	bd80      	pop	{r7, pc}
 800fc46:	bf00      	nop
 800fc48:	20002264 	.word	0x20002264
 800fc4c:	20002268 	.word	0x20002268
 800fc50:	e000ed04 	.word	0xe000ed04

0800fc54 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800fc54:	b480      	push	{r7}
 800fc56:	b085      	sub	sp, #20
 800fc58:	af00      	add	r7, sp, #0
 800fc5a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800fc5c:	4b0e      	ldr	r3, [pc, #56]	; (800fc98 <prvGetNextExpireTime+0x44>)
 800fc5e:	681b      	ldr	r3, [r3, #0]
 800fc60:	681b      	ldr	r3, [r3, #0]
 800fc62:	2b00      	cmp	r3, #0
 800fc64:	d101      	bne.n	800fc6a <prvGetNextExpireTime+0x16>
 800fc66:	2201      	movs	r2, #1
 800fc68:	e000      	b.n	800fc6c <prvGetNextExpireTime+0x18>
 800fc6a:	2200      	movs	r2, #0
 800fc6c:	687b      	ldr	r3, [r7, #4]
 800fc6e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	681b      	ldr	r3, [r3, #0]
 800fc74:	2b00      	cmp	r3, #0
 800fc76:	d105      	bne.n	800fc84 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800fc78:	4b07      	ldr	r3, [pc, #28]	; (800fc98 <prvGetNextExpireTime+0x44>)
 800fc7a:	681b      	ldr	r3, [r3, #0]
 800fc7c:	68db      	ldr	r3, [r3, #12]
 800fc7e:	681b      	ldr	r3, [r3, #0]
 800fc80:	60fb      	str	r3, [r7, #12]
 800fc82:	e001      	b.n	800fc88 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800fc84:	2300      	movs	r3, #0
 800fc86:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800fc88:	68fb      	ldr	r3, [r7, #12]
}
 800fc8a:	4618      	mov	r0, r3
 800fc8c:	3714      	adds	r7, #20
 800fc8e:	46bd      	mov	sp, r7
 800fc90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc94:	4770      	bx	lr
 800fc96:	bf00      	nop
 800fc98:	20002260 	.word	0x20002260

0800fc9c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800fc9c:	b580      	push	{r7, lr}
 800fc9e:	b084      	sub	sp, #16
 800fca0:	af00      	add	r7, sp, #0
 800fca2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800fca4:	f7ff f980 	bl	800efa8 <xTaskGetTickCount>
 800fca8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800fcaa:	4b0b      	ldr	r3, [pc, #44]	; (800fcd8 <prvSampleTimeNow+0x3c>)
 800fcac:	681b      	ldr	r3, [r3, #0]
 800fcae:	68fa      	ldr	r2, [r7, #12]
 800fcb0:	429a      	cmp	r2, r3
 800fcb2:	d205      	bcs.n	800fcc0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800fcb4:	f000 f936 	bl	800ff24 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800fcb8:	687b      	ldr	r3, [r7, #4]
 800fcba:	2201      	movs	r2, #1
 800fcbc:	601a      	str	r2, [r3, #0]
 800fcbe:	e002      	b.n	800fcc6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	2200      	movs	r2, #0
 800fcc4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800fcc6:	4a04      	ldr	r2, [pc, #16]	; (800fcd8 <prvSampleTimeNow+0x3c>)
 800fcc8:	68fb      	ldr	r3, [r7, #12]
 800fcca:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800fccc:	68fb      	ldr	r3, [r7, #12]
}
 800fcce:	4618      	mov	r0, r3
 800fcd0:	3710      	adds	r7, #16
 800fcd2:	46bd      	mov	sp, r7
 800fcd4:	bd80      	pop	{r7, pc}
 800fcd6:	bf00      	nop
 800fcd8:	20002270 	.word	0x20002270

0800fcdc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800fcdc:	b580      	push	{r7, lr}
 800fcde:	b086      	sub	sp, #24
 800fce0:	af00      	add	r7, sp, #0
 800fce2:	60f8      	str	r0, [r7, #12]
 800fce4:	60b9      	str	r1, [r7, #8]
 800fce6:	607a      	str	r2, [r7, #4]
 800fce8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800fcea:	2300      	movs	r3, #0
 800fcec:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800fcee:	68fb      	ldr	r3, [r7, #12]
 800fcf0:	68ba      	ldr	r2, [r7, #8]
 800fcf2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800fcf4:	68fb      	ldr	r3, [r7, #12]
 800fcf6:	68fa      	ldr	r2, [r7, #12]
 800fcf8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800fcfa:	68ba      	ldr	r2, [r7, #8]
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	429a      	cmp	r2, r3
 800fd00:	d812      	bhi.n	800fd28 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fd02:	687a      	ldr	r2, [r7, #4]
 800fd04:	683b      	ldr	r3, [r7, #0]
 800fd06:	1ad2      	subs	r2, r2, r3
 800fd08:	68fb      	ldr	r3, [r7, #12]
 800fd0a:	699b      	ldr	r3, [r3, #24]
 800fd0c:	429a      	cmp	r2, r3
 800fd0e:	d302      	bcc.n	800fd16 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800fd10:	2301      	movs	r3, #1
 800fd12:	617b      	str	r3, [r7, #20]
 800fd14:	e01b      	b.n	800fd4e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800fd16:	4b10      	ldr	r3, [pc, #64]	; (800fd58 <prvInsertTimerInActiveList+0x7c>)
 800fd18:	681a      	ldr	r2, [r3, #0]
 800fd1a:	68fb      	ldr	r3, [r7, #12]
 800fd1c:	3304      	adds	r3, #4
 800fd1e:	4619      	mov	r1, r3
 800fd20:	4610      	mov	r0, r2
 800fd22:	f7fd fde8 	bl	800d8f6 <vListInsert>
 800fd26:	e012      	b.n	800fd4e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800fd28:	687a      	ldr	r2, [r7, #4]
 800fd2a:	683b      	ldr	r3, [r7, #0]
 800fd2c:	429a      	cmp	r2, r3
 800fd2e:	d206      	bcs.n	800fd3e <prvInsertTimerInActiveList+0x62>
 800fd30:	68ba      	ldr	r2, [r7, #8]
 800fd32:	683b      	ldr	r3, [r7, #0]
 800fd34:	429a      	cmp	r2, r3
 800fd36:	d302      	bcc.n	800fd3e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800fd38:	2301      	movs	r3, #1
 800fd3a:	617b      	str	r3, [r7, #20]
 800fd3c:	e007      	b.n	800fd4e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800fd3e:	4b07      	ldr	r3, [pc, #28]	; (800fd5c <prvInsertTimerInActiveList+0x80>)
 800fd40:	681a      	ldr	r2, [r3, #0]
 800fd42:	68fb      	ldr	r3, [r7, #12]
 800fd44:	3304      	adds	r3, #4
 800fd46:	4619      	mov	r1, r3
 800fd48:	4610      	mov	r0, r2
 800fd4a:	f7fd fdd4 	bl	800d8f6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800fd4e:	697b      	ldr	r3, [r7, #20]
}
 800fd50:	4618      	mov	r0, r3
 800fd52:	3718      	adds	r7, #24
 800fd54:	46bd      	mov	sp, r7
 800fd56:	bd80      	pop	{r7, pc}
 800fd58:	20002264 	.word	0x20002264
 800fd5c:	20002260 	.word	0x20002260

0800fd60 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800fd60:	b580      	push	{r7, lr}
 800fd62:	b08e      	sub	sp, #56	; 0x38
 800fd64:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800fd66:	e0ca      	b.n	800fefe <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	2b00      	cmp	r3, #0
 800fd6c:	da18      	bge.n	800fda0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800fd6e:	1d3b      	adds	r3, r7, #4
 800fd70:	3304      	adds	r3, #4
 800fd72:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800fd74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd76:	2b00      	cmp	r3, #0
 800fd78:	d10a      	bne.n	800fd90 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800fd7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd7e:	f383 8811 	msr	BASEPRI, r3
 800fd82:	f3bf 8f6f 	isb	sy
 800fd86:	f3bf 8f4f 	dsb	sy
 800fd8a:	61fb      	str	r3, [r7, #28]
}
 800fd8c:	bf00      	nop
 800fd8e:	e7fe      	b.n	800fd8e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800fd90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd92:	681b      	ldr	r3, [r3, #0]
 800fd94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fd96:	6850      	ldr	r0, [r2, #4]
 800fd98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fd9a:	6892      	ldr	r2, [r2, #8]
 800fd9c:	4611      	mov	r1, r2
 800fd9e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	2b00      	cmp	r3, #0
 800fda4:	f2c0 80aa 	blt.w	800fefc <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800fda8:	68fb      	ldr	r3, [r7, #12]
 800fdaa:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800fdac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fdae:	695b      	ldr	r3, [r3, #20]
 800fdb0:	2b00      	cmp	r3, #0
 800fdb2:	d004      	beq.n	800fdbe <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800fdb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fdb6:	3304      	adds	r3, #4
 800fdb8:	4618      	mov	r0, r3
 800fdba:	f7fd fdd5 	bl	800d968 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800fdbe:	463b      	mov	r3, r7
 800fdc0:	4618      	mov	r0, r3
 800fdc2:	f7ff ff6b 	bl	800fc9c <prvSampleTimeNow>
 800fdc6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	2b09      	cmp	r3, #9
 800fdcc:	f200 8097 	bhi.w	800fefe <prvProcessReceivedCommands+0x19e>
 800fdd0:	a201      	add	r2, pc, #4	; (adr r2, 800fdd8 <prvProcessReceivedCommands+0x78>)
 800fdd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fdd6:	bf00      	nop
 800fdd8:	0800fe01 	.word	0x0800fe01
 800fddc:	0800fe01 	.word	0x0800fe01
 800fde0:	0800fe01 	.word	0x0800fe01
 800fde4:	0800fe75 	.word	0x0800fe75
 800fde8:	0800fe89 	.word	0x0800fe89
 800fdec:	0800fed3 	.word	0x0800fed3
 800fdf0:	0800fe01 	.word	0x0800fe01
 800fdf4:	0800fe01 	.word	0x0800fe01
 800fdf8:	0800fe75 	.word	0x0800fe75
 800fdfc:	0800fe89 	.word	0x0800fe89
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800fe00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe02:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fe06:	f043 0301 	orr.w	r3, r3, #1
 800fe0a:	b2da      	uxtb	r2, r3
 800fe0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe0e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800fe12:	68ba      	ldr	r2, [r7, #8]
 800fe14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe16:	699b      	ldr	r3, [r3, #24]
 800fe18:	18d1      	adds	r1, r2, r3
 800fe1a:	68bb      	ldr	r3, [r7, #8]
 800fe1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fe1e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fe20:	f7ff ff5c 	bl	800fcdc <prvInsertTimerInActiveList>
 800fe24:	4603      	mov	r3, r0
 800fe26:	2b00      	cmp	r3, #0
 800fe28:	d069      	beq.n	800fefe <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800fe2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe2c:	6a1b      	ldr	r3, [r3, #32]
 800fe2e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fe30:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800fe32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe34:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fe38:	f003 0304 	and.w	r3, r3, #4
 800fe3c:	2b00      	cmp	r3, #0
 800fe3e:	d05e      	beq.n	800fefe <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800fe40:	68ba      	ldr	r2, [r7, #8]
 800fe42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe44:	699b      	ldr	r3, [r3, #24]
 800fe46:	441a      	add	r2, r3
 800fe48:	2300      	movs	r3, #0
 800fe4a:	9300      	str	r3, [sp, #0]
 800fe4c:	2300      	movs	r3, #0
 800fe4e:	2100      	movs	r1, #0
 800fe50:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fe52:	f7ff fe05 	bl	800fa60 <xTimerGenericCommand>
 800fe56:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800fe58:	6a3b      	ldr	r3, [r7, #32]
 800fe5a:	2b00      	cmp	r3, #0
 800fe5c:	d14f      	bne.n	800fefe <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800fe5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe62:	f383 8811 	msr	BASEPRI, r3
 800fe66:	f3bf 8f6f 	isb	sy
 800fe6a:	f3bf 8f4f 	dsb	sy
 800fe6e:	61bb      	str	r3, [r7, #24]
}
 800fe70:	bf00      	nop
 800fe72:	e7fe      	b.n	800fe72 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800fe74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe76:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fe7a:	f023 0301 	bic.w	r3, r3, #1
 800fe7e:	b2da      	uxtb	r2, r3
 800fe80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe82:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800fe86:	e03a      	b.n	800fefe <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800fe88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe8a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fe8e:	f043 0301 	orr.w	r3, r3, #1
 800fe92:	b2da      	uxtb	r2, r3
 800fe94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe96:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800fe9a:	68ba      	ldr	r2, [r7, #8]
 800fe9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe9e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800fea0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fea2:	699b      	ldr	r3, [r3, #24]
 800fea4:	2b00      	cmp	r3, #0
 800fea6:	d10a      	bne.n	800febe <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800fea8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800feac:	f383 8811 	msr	BASEPRI, r3
 800feb0:	f3bf 8f6f 	isb	sy
 800feb4:	f3bf 8f4f 	dsb	sy
 800feb8:	617b      	str	r3, [r7, #20]
}
 800feba:	bf00      	nop
 800febc:	e7fe      	b.n	800febc <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800febe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fec0:	699a      	ldr	r2, [r3, #24]
 800fec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fec4:	18d1      	adds	r1, r2, r3
 800fec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fec8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800feca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fecc:	f7ff ff06 	bl	800fcdc <prvInsertTimerInActiveList>
					break;
 800fed0:	e015      	b.n	800fefe <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800fed2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fed4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fed8:	f003 0302 	and.w	r3, r3, #2
 800fedc:	2b00      	cmp	r3, #0
 800fede:	d103      	bne.n	800fee8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800fee0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fee2:	f000 fbdd 	bl	80106a0 <vPortFree>
 800fee6:	e00a      	b.n	800fefe <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800fee8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800feea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800feee:	f023 0301 	bic.w	r3, r3, #1
 800fef2:	b2da      	uxtb	r2, r3
 800fef4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fef6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800fefa:	e000      	b.n	800fefe <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800fefc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800fefe:	4b08      	ldr	r3, [pc, #32]	; (800ff20 <prvProcessReceivedCommands+0x1c0>)
 800ff00:	681b      	ldr	r3, [r3, #0]
 800ff02:	1d39      	adds	r1, r7, #4
 800ff04:	2200      	movs	r2, #0
 800ff06:	4618      	mov	r0, r3
 800ff08:	f7fe f926 	bl	800e158 <xQueueReceive>
 800ff0c:	4603      	mov	r3, r0
 800ff0e:	2b00      	cmp	r3, #0
 800ff10:	f47f af2a 	bne.w	800fd68 <prvProcessReceivedCommands+0x8>
	}
}
 800ff14:	bf00      	nop
 800ff16:	bf00      	nop
 800ff18:	3730      	adds	r7, #48	; 0x30
 800ff1a:	46bd      	mov	sp, r7
 800ff1c:	bd80      	pop	{r7, pc}
 800ff1e:	bf00      	nop
 800ff20:	20002268 	.word	0x20002268

0800ff24 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ff24:	b580      	push	{r7, lr}
 800ff26:	b088      	sub	sp, #32
 800ff28:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ff2a:	e048      	b.n	800ffbe <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ff2c:	4b2d      	ldr	r3, [pc, #180]	; (800ffe4 <prvSwitchTimerLists+0xc0>)
 800ff2e:	681b      	ldr	r3, [r3, #0]
 800ff30:	68db      	ldr	r3, [r3, #12]
 800ff32:	681b      	ldr	r3, [r3, #0]
 800ff34:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ff36:	4b2b      	ldr	r3, [pc, #172]	; (800ffe4 <prvSwitchTimerLists+0xc0>)
 800ff38:	681b      	ldr	r3, [r3, #0]
 800ff3a:	68db      	ldr	r3, [r3, #12]
 800ff3c:	68db      	ldr	r3, [r3, #12]
 800ff3e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ff40:	68fb      	ldr	r3, [r7, #12]
 800ff42:	3304      	adds	r3, #4
 800ff44:	4618      	mov	r0, r3
 800ff46:	f7fd fd0f 	bl	800d968 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ff4a:	68fb      	ldr	r3, [r7, #12]
 800ff4c:	6a1b      	ldr	r3, [r3, #32]
 800ff4e:	68f8      	ldr	r0, [r7, #12]
 800ff50:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ff52:	68fb      	ldr	r3, [r7, #12]
 800ff54:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ff58:	f003 0304 	and.w	r3, r3, #4
 800ff5c:	2b00      	cmp	r3, #0
 800ff5e:	d02e      	beq.n	800ffbe <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ff60:	68fb      	ldr	r3, [r7, #12]
 800ff62:	699b      	ldr	r3, [r3, #24]
 800ff64:	693a      	ldr	r2, [r7, #16]
 800ff66:	4413      	add	r3, r2
 800ff68:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ff6a:	68ba      	ldr	r2, [r7, #8]
 800ff6c:	693b      	ldr	r3, [r7, #16]
 800ff6e:	429a      	cmp	r2, r3
 800ff70:	d90e      	bls.n	800ff90 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ff72:	68fb      	ldr	r3, [r7, #12]
 800ff74:	68ba      	ldr	r2, [r7, #8]
 800ff76:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ff78:	68fb      	ldr	r3, [r7, #12]
 800ff7a:	68fa      	ldr	r2, [r7, #12]
 800ff7c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ff7e:	4b19      	ldr	r3, [pc, #100]	; (800ffe4 <prvSwitchTimerLists+0xc0>)
 800ff80:	681a      	ldr	r2, [r3, #0]
 800ff82:	68fb      	ldr	r3, [r7, #12]
 800ff84:	3304      	adds	r3, #4
 800ff86:	4619      	mov	r1, r3
 800ff88:	4610      	mov	r0, r2
 800ff8a:	f7fd fcb4 	bl	800d8f6 <vListInsert>
 800ff8e:	e016      	b.n	800ffbe <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ff90:	2300      	movs	r3, #0
 800ff92:	9300      	str	r3, [sp, #0]
 800ff94:	2300      	movs	r3, #0
 800ff96:	693a      	ldr	r2, [r7, #16]
 800ff98:	2100      	movs	r1, #0
 800ff9a:	68f8      	ldr	r0, [r7, #12]
 800ff9c:	f7ff fd60 	bl	800fa60 <xTimerGenericCommand>
 800ffa0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	2b00      	cmp	r3, #0
 800ffa6:	d10a      	bne.n	800ffbe <prvSwitchTimerLists+0x9a>
	__asm volatile
 800ffa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ffac:	f383 8811 	msr	BASEPRI, r3
 800ffb0:	f3bf 8f6f 	isb	sy
 800ffb4:	f3bf 8f4f 	dsb	sy
 800ffb8:	603b      	str	r3, [r7, #0]
}
 800ffba:	bf00      	nop
 800ffbc:	e7fe      	b.n	800ffbc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ffbe:	4b09      	ldr	r3, [pc, #36]	; (800ffe4 <prvSwitchTimerLists+0xc0>)
 800ffc0:	681b      	ldr	r3, [r3, #0]
 800ffc2:	681b      	ldr	r3, [r3, #0]
 800ffc4:	2b00      	cmp	r3, #0
 800ffc6:	d1b1      	bne.n	800ff2c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ffc8:	4b06      	ldr	r3, [pc, #24]	; (800ffe4 <prvSwitchTimerLists+0xc0>)
 800ffca:	681b      	ldr	r3, [r3, #0]
 800ffcc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ffce:	4b06      	ldr	r3, [pc, #24]	; (800ffe8 <prvSwitchTimerLists+0xc4>)
 800ffd0:	681b      	ldr	r3, [r3, #0]
 800ffd2:	4a04      	ldr	r2, [pc, #16]	; (800ffe4 <prvSwitchTimerLists+0xc0>)
 800ffd4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ffd6:	4a04      	ldr	r2, [pc, #16]	; (800ffe8 <prvSwitchTimerLists+0xc4>)
 800ffd8:	697b      	ldr	r3, [r7, #20]
 800ffda:	6013      	str	r3, [r2, #0]
}
 800ffdc:	bf00      	nop
 800ffde:	3718      	adds	r7, #24
 800ffe0:	46bd      	mov	sp, r7
 800ffe2:	bd80      	pop	{r7, pc}
 800ffe4:	20002260 	.word	0x20002260
 800ffe8:	20002264 	.word	0x20002264

0800ffec <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ffec:	b580      	push	{r7, lr}
 800ffee:	b082      	sub	sp, #8
 800fff0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800fff2:	f000 f967 	bl	80102c4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800fff6:	4b15      	ldr	r3, [pc, #84]	; (801004c <prvCheckForValidListAndQueue+0x60>)
 800fff8:	681b      	ldr	r3, [r3, #0]
 800fffa:	2b00      	cmp	r3, #0
 800fffc:	d120      	bne.n	8010040 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800fffe:	4814      	ldr	r0, [pc, #80]	; (8010050 <prvCheckForValidListAndQueue+0x64>)
 8010000:	f7fd fc28 	bl	800d854 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8010004:	4813      	ldr	r0, [pc, #76]	; (8010054 <prvCheckForValidListAndQueue+0x68>)
 8010006:	f7fd fc25 	bl	800d854 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801000a:	4b13      	ldr	r3, [pc, #76]	; (8010058 <prvCheckForValidListAndQueue+0x6c>)
 801000c:	4a10      	ldr	r2, [pc, #64]	; (8010050 <prvCheckForValidListAndQueue+0x64>)
 801000e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8010010:	4b12      	ldr	r3, [pc, #72]	; (801005c <prvCheckForValidListAndQueue+0x70>)
 8010012:	4a10      	ldr	r2, [pc, #64]	; (8010054 <prvCheckForValidListAndQueue+0x68>)
 8010014:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8010016:	2300      	movs	r3, #0
 8010018:	9300      	str	r3, [sp, #0]
 801001a:	4b11      	ldr	r3, [pc, #68]	; (8010060 <prvCheckForValidListAndQueue+0x74>)
 801001c:	4a11      	ldr	r2, [pc, #68]	; (8010064 <prvCheckForValidListAndQueue+0x78>)
 801001e:	2110      	movs	r1, #16
 8010020:	200a      	movs	r0, #10
 8010022:	f7fd fd33 	bl	800da8c <xQueueGenericCreateStatic>
 8010026:	4603      	mov	r3, r0
 8010028:	4a08      	ldr	r2, [pc, #32]	; (801004c <prvCheckForValidListAndQueue+0x60>)
 801002a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 801002c:	4b07      	ldr	r3, [pc, #28]	; (801004c <prvCheckForValidListAndQueue+0x60>)
 801002e:	681b      	ldr	r3, [r3, #0]
 8010030:	2b00      	cmp	r3, #0
 8010032:	d005      	beq.n	8010040 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8010034:	4b05      	ldr	r3, [pc, #20]	; (801004c <prvCheckForValidListAndQueue+0x60>)
 8010036:	681b      	ldr	r3, [r3, #0]
 8010038:	490b      	ldr	r1, [pc, #44]	; (8010068 <prvCheckForValidListAndQueue+0x7c>)
 801003a:	4618      	mov	r0, r3
 801003c:	f7fe fc44 	bl	800e8c8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010040:	f000 f970 	bl	8010324 <vPortExitCritical>
}
 8010044:	bf00      	nop
 8010046:	46bd      	mov	sp, r7
 8010048:	bd80      	pop	{r7, pc}
 801004a:	bf00      	nop
 801004c:	20002268 	.word	0x20002268
 8010050:	20002238 	.word	0x20002238
 8010054:	2000224c 	.word	0x2000224c
 8010058:	20002260 	.word	0x20002260
 801005c:	20002264 	.word	0x20002264
 8010060:	20002314 	.word	0x20002314
 8010064:	20002274 	.word	0x20002274
 8010068:	080147d0 	.word	0x080147d0

0801006c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 801006c:	b480      	push	{r7}
 801006e:	b085      	sub	sp, #20
 8010070:	af00      	add	r7, sp, #0
 8010072:	60f8      	str	r0, [r7, #12]
 8010074:	60b9      	str	r1, [r7, #8]
 8010076:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8010078:	68fb      	ldr	r3, [r7, #12]
 801007a:	3b04      	subs	r3, #4
 801007c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801007e:	68fb      	ldr	r3, [r7, #12]
 8010080:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8010084:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010086:	68fb      	ldr	r3, [r7, #12]
 8010088:	3b04      	subs	r3, #4
 801008a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 801008c:	68bb      	ldr	r3, [r7, #8]
 801008e:	f023 0201 	bic.w	r2, r3, #1
 8010092:	68fb      	ldr	r3, [r7, #12]
 8010094:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010096:	68fb      	ldr	r3, [r7, #12]
 8010098:	3b04      	subs	r3, #4
 801009a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 801009c:	4a0c      	ldr	r2, [pc, #48]	; (80100d0 <pxPortInitialiseStack+0x64>)
 801009e:	68fb      	ldr	r3, [r7, #12]
 80100a0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80100a2:	68fb      	ldr	r3, [r7, #12]
 80100a4:	3b14      	subs	r3, #20
 80100a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80100a8:	687a      	ldr	r2, [r7, #4]
 80100aa:	68fb      	ldr	r3, [r7, #12]
 80100ac:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80100ae:	68fb      	ldr	r3, [r7, #12]
 80100b0:	3b04      	subs	r3, #4
 80100b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80100b4:	68fb      	ldr	r3, [r7, #12]
 80100b6:	f06f 0202 	mvn.w	r2, #2
 80100ba:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80100bc:	68fb      	ldr	r3, [r7, #12]
 80100be:	3b20      	subs	r3, #32
 80100c0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80100c2:	68fb      	ldr	r3, [r7, #12]
}
 80100c4:	4618      	mov	r0, r3
 80100c6:	3714      	adds	r7, #20
 80100c8:	46bd      	mov	sp, r7
 80100ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100ce:	4770      	bx	lr
 80100d0:	080100d5 	.word	0x080100d5

080100d4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80100d4:	b480      	push	{r7}
 80100d6:	b085      	sub	sp, #20
 80100d8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80100da:	2300      	movs	r3, #0
 80100dc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80100de:	4b12      	ldr	r3, [pc, #72]	; (8010128 <prvTaskExitError+0x54>)
 80100e0:	681b      	ldr	r3, [r3, #0]
 80100e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80100e6:	d00a      	beq.n	80100fe <prvTaskExitError+0x2a>
	__asm volatile
 80100e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80100ec:	f383 8811 	msr	BASEPRI, r3
 80100f0:	f3bf 8f6f 	isb	sy
 80100f4:	f3bf 8f4f 	dsb	sy
 80100f8:	60fb      	str	r3, [r7, #12]
}
 80100fa:	bf00      	nop
 80100fc:	e7fe      	b.n	80100fc <prvTaskExitError+0x28>
	__asm volatile
 80100fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010102:	f383 8811 	msr	BASEPRI, r3
 8010106:	f3bf 8f6f 	isb	sy
 801010a:	f3bf 8f4f 	dsb	sy
 801010e:	60bb      	str	r3, [r7, #8]
}
 8010110:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8010112:	bf00      	nop
 8010114:	687b      	ldr	r3, [r7, #4]
 8010116:	2b00      	cmp	r3, #0
 8010118:	d0fc      	beq.n	8010114 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801011a:	bf00      	nop
 801011c:	bf00      	nop
 801011e:	3714      	adds	r7, #20
 8010120:	46bd      	mov	sp, r7
 8010122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010126:	4770      	bx	lr
 8010128:	20000048 	.word	0x20000048
 801012c:	00000000 	.word	0x00000000

08010130 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8010130:	4b07      	ldr	r3, [pc, #28]	; (8010150 <pxCurrentTCBConst2>)
 8010132:	6819      	ldr	r1, [r3, #0]
 8010134:	6808      	ldr	r0, [r1, #0]
 8010136:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801013a:	f380 8809 	msr	PSP, r0
 801013e:	f3bf 8f6f 	isb	sy
 8010142:	f04f 0000 	mov.w	r0, #0
 8010146:	f380 8811 	msr	BASEPRI, r0
 801014a:	4770      	bx	lr
 801014c:	f3af 8000 	nop.w

08010150 <pxCurrentTCBConst2>:
 8010150:	20001d38 	.word	0x20001d38
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8010154:	bf00      	nop
 8010156:	bf00      	nop

08010158 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8010158:	4808      	ldr	r0, [pc, #32]	; (801017c <prvPortStartFirstTask+0x24>)
 801015a:	6800      	ldr	r0, [r0, #0]
 801015c:	6800      	ldr	r0, [r0, #0]
 801015e:	f380 8808 	msr	MSP, r0
 8010162:	f04f 0000 	mov.w	r0, #0
 8010166:	f380 8814 	msr	CONTROL, r0
 801016a:	b662      	cpsie	i
 801016c:	b661      	cpsie	f
 801016e:	f3bf 8f4f 	dsb	sy
 8010172:	f3bf 8f6f 	isb	sy
 8010176:	df00      	svc	0
 8010178:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801017a:	bf00      	nop
 801017c:	e000ed08 	.word	0xe000ed08

08010180 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8010180:	b580      	push	{r7, lr}
 8010182:	b086      	sub	sp, #24
 8010184:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8010186:	4b46      	ldr	r3, [pc, #280]	; (80102a0 <xPortStartScheduler+0x120>)
 8010188:	681b      	ldr	r3, [r3, #0]
 801018a:	4a46      	ldr	r2, [pc, #280]	; (80102a4 <xPortStartScheduler+0x124>)
 801018c:	4293      	cmp	r3, r2
 801018e:	d10a      	bne.n	80101a6 <xPortStartScheduler+0x26>
	__asm volatile
 8010190:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010194:	f383 8811 	msr	BASEPRI, r3
 8010198:	f3bf 8f6f 	isb	sy
 801019c:	f3bf 8f4f 	dsb	sy
 80101a0:	613b      	str	r3, [r7, #16]
}
 80101a2:	bf00      	nop
 80101a4:	e7fe      	b.n	80101a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80101a6:	4b3e      	ldr	r3, [pc, #248]	; (80102a0 <xPortStartScheduler+0x120>)
 80101a8:	681b      	ldr	r3, [r3, #0]
 80101aa:	4a3f      	ldr	r2, [pc, #252]	; (80102a8 <xPortStartScheduler+0x128>)
 80101ac:	4293      	cmp	r3, r2
 80101ae:	d10a      	bne.n	80101c6 <xPortStartScheduler+0x46>
	__asm volatile
 80101b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80101b4:	f383 8811 	msr	BASEPRI, r3
 80101b8:	f3bf 8f6f 	isb	sy
 80101bc:	f3bf 8f4f 	dsb	sy
 80101c0:	60fb      	str	r3, [r7, #12]
}
 80101c2:	bf00      	nop
 80101c4:	e7fe      	b.n	80101c4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80101c6:	4b39      	ldr	r3, [pc, #228]	; (80102ac <xPortStartScheduler+0x12c>)
 80101c8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80101ca:	697b      	ldr	r3, [r7, #20]
 80101cc:	781b      	ldrb	r3, [r3, #0]
 80101ce:	b2db      	uxtb	r3, r3
 80101d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80101d2:	697b      	ldr	r3, [r7, #20]
 80101d4:	22ff      	movs	r2, #255	; 0xff
 80101d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80101d8:	697b      	ldr	r3, [r7, #20]
 80101da:	781b      	ldrb	r3, [r3, #0]
 80101dc:	b2db      	uxtb	r3, r3
 80101de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80101e0:	78fb      	ldrb	r3, [r7, #3]
 80101e2:	b2db      	uxtb	r3, r3
 80101e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80101e8:	b2da      	uxtb	r2, r3
 80101ea:	4b31      	ldr	r3, [pc, #196]	; (80102b0 <xPortStartScheduler+0x130>)
 80101ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80101ee:	4b31      	ldr	r3, [pc, #196]	; (80102b4 <xPortStartScheduler+0x134>)
 80101f0:	2207      	movs	r2, #7
 80101f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80101f4:	e009      	b.n	801020a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80101f6:	4b2f      	ldr	r3, [pc, #188]	; (80102b4 <xPortStartScheduler+0x134>)
 80101f8:	681b      	ldr	r3, [r3, #0]
 80101fa:	3b01      	subs	r3, #1
 80101fc:	4a2d      	ldr	r2, [pc, #180]	; (80102b4 <xPortStartScheduler+0x134>)
 80101fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8010200:	78fb      	ldrb	r3, [r7, #3]
 8010202:	b2db      	uxtb	r3, r3
 8010204:	005b      	lsls	r3, r3, #1
 8010206:	b2db      	uxtb	r3, r3
 8010208:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801020a:	78fb      	ldrb	r3, [r7, #3]
 801020c:	b2db      	uxtb	r3, r3
 801020e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010212:	2b80      	cmp	r3, #128	; 0x80
 8010214:	d0ef      	beq.n	80101f6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8010216:	4b27      	ldr	r3, [pc, #156]	; (80102b4 <xPortStartScheduler+0x134>)
 8010218:	681b      	ldr	r3, [r3, #0]
 801021a:	f1c3 0307 	rsb	r3, r3, #7
 801021e:	2b04      	cmp	r3, #4
 8010220:	d00a      	beq.n	8010238 <xPortStartScheduler+0xb8>
	__asm volatile
 8010222:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010226:	f383 8811 	msr	BASEPRI, r3
 801022a:	f3bf 8f6f 	isb	sy
 801022e:	f3bf 8f4f 	dsb	sy
 8010232:	60bb      	str	r3, [r7, #8]
}
 8010234:	bf00      	nop
 8010236:	e7fe      	b.n	8010236 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8010238:	4b1e      	ldr	r3, [pc, #120]	; (80102b4 <xPortStartScheduler+0x134>)
 801023a:	681b      	ldr	r3, [r3, #0]
 801023c:	021b      	lsls	r3, r3, #8
 801023e:	4a1d      	ldr	r2, [pc, #116]	; (80102b4 <xPortStartScheduler+0x134>)
 8010240:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8010242:	4b1c      	ldr	r3, [pc, #112]	; (80102b4 <xPortStartScheduler+0x134>)
 8010244:	681b      	ldr	r3, [r3, #0]
 8010246:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801024a:	4a1a      	ldr	r2, [pc, #104]	; (80102b4 <xPortStartScheduler+0x134>)
 801024c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	b2da      	uxtb	r2, r3
 8010252:	697b      	ldr	r3, [r7, #20]
 8010254:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8010256:	4b18      	ldr	r3, [pc, #96]	; (80102b8 <xPortStartScheduler+0x138>)
 8010258:	681b      	ldr	r3, [r3, #0]
 801025a:	4a17      	ldr	r2, [pc, #92]	; (80102b8 <xPortStartScheduler+0x138>)
 801025c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8010260:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8010262:	4b15      	ldr	r3, [pc, #84]	; (80102b8 <xPortStartScheduler+0x138>)
 8010264:	681b      	ldr	r3, [r3, #0]
 8010266:	4a14      	ldr	r2, [pc, #80]	; (80102b8 <xPortStartScheduler+0x138>)
 8010268:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 801026c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 801026e:	f000 f8dd 	bl	801042c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8010272:	4b12      	ldr	r3, [pc, #72]	; (80102bc <xPortStartScheduler+0x13c>)
 8010274:	2200      	movs	r2, #0
 8010276:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8010278:	f000 f8fc 	bl	8010474 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 801027c:	4b10      	ldr	r3, [pc, #64]	; (80102c0 <xPortStartScheduler+0x140>)
 801027e:	681b      	ldr	r3, [r3, #0]
 8010280:	4a0f      	ldr	r2, [pc, #60]	; (80102c0 <xPortStartScheduler+0x140>)
 8010282:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8010286:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8010288:	f7ff ff66 	bl	8010158 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 801028c:	f7fe ff56 	bl	800f13c <vTaskSwitchContext>
	prvTaskExitError();
 8010290:	f7ff ff20 	bl	80100d4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8010294:	2300      	movs	r3, #0
}
 8010296:	4618      	mov	r0, r3
 8010298:	3718      	adds	r7, #24
 801029a:	46bd      	mov	sp, r7
 801029c:	bd80      	pop	{r7, pc}
 801029e:	bf00      	nop
 80102a0:	e000ed00 	.word	0xe000ed00
 80102a4:	410fc271 	.word	0x410fc271
 80102a8:	410fc270 	.word	0x410fc270
 80102ac:	e000e400 	.word	0xe000e400
 80102b0:	20002364 	.word	0x20002364
 80102b4:	20002368 	.word	0x20002368
 80102b8:	e000ed20 	.word	0xe000ed20
 80102bc:	20000048 	.word	0x20000048
 80102c0:	e000ef34 	.word	0xe000ef34

080102c4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80102c4:	b480      	push	{r7}
 80102c6:	b083      	sub	sp, #12
 80102c8:	af00      	add	r7, sp, #0
	__asm volatile
 80102ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102ce:	f383 8811 	msr	BASEPRI, r3
 80102d2:	f3bf 8f6f 	isb	sy
 80102d6:	f3bf 8f4f 	dsb	sy
 80102da:	607b      	str	r3, [r7, #4]
}
 80102dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80102de:	4b0f      	ldr	r3, [pc, #60]	; (801031c <vPortEnterCritical+0x58>)
 80102e0:	681b      	ldr	r3, [r3, #0]
 80102e2:	3301      	adds	r3, #1
 80102e4:	4a0d      	ldr	r2, [pc, #52]	; (801031c <vPortEnterCritical+0x58>)
 80102e6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80102e8:	4b0c      	ldr	r3, [pc, #48]	; (801031c <vPortEnterCritical+0x58>)
 80102ea:	681b      	ldr	r3, [r3, #0]
 80102ec:	2b01      	cmp	r3, #1
 80102ee:	d10f      	bne.n	8010310 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80102f0:	4b0b      	ldr	r3, [pc, #44]	; (8010320 <vPortEnterCritical+0x5c>)
 80102f2:	681b      	ldr	r3, [r3, #0]
 80102f4:	b2db      	uxtb	r3, r3
 80102f6:	2b00      	cmp	r3, #0
 80102f8:	d00a      	beq.n	8010310 <vPortEnterCritical+0x4c>
	__asm volatile
 80102fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102fe:	f383 8811 	msr	BASEPRI, r3
 8010302:	f3bf 8f6f 	isb	sy
 8010306:	f3bf 8f4f 	dsb	sy
 801030a:	603b      	str	r3, [r7, #0]
}
 801030c:	bf00      	nop
 801030e:	e7fe      	b.n	801030e <vPortEnterCritical+0x4a>
	}
}
 8010310:	bf00      	nop
 8010312:	370c      	adds	r7, #12
 8010314:	46bd      	mov	sp, r7
 8010316:	f85d 7b04 	ldr.w	r7, [sp], #4
 801031a:	4770      	bx	lr
 801031c:	20000048 	.word	0x20000048
 8010320:	e000ed04 	.word	0xe000ed04

08010324 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8010324:	b480      	push	{r7}
 8010326:	b083      	sub	sp, #12
 8010328:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801032a:	4b12      	ldr	r3, [pc, #72]	; (8010374 <vPortExitCritical+0x50>)
 801032c:	681b      	ldr	r3, [r3, #0]
 801032e:	2b00      	cmp	r3, #0
 8010330:	d10a      	bne.n	8010348 <vPortExitCritical+0x24>
	__asm volatile
 8010332:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010336:	f383 8811 	msr	BASEPRI, r3
 801033a:	f3bf 8f6f 	isb	sy
 801033e:	f3bf 8f4f 	dsb	sy
 8010342:	607b      	str	r3, [r7, #4]
}
 8010344:	bf00      	nop
 8010346:	e7fe      	b.n	8010346 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8010348:	4b0a      	ldr	r3, [pc, #40]	; (8010374 <vPortExitCritical+0x50>)
 801034a:	681b      	ldr	r3, [r3, #0]
 801034c:	3b01      	subs	r3, #1
 801034e:	4a09      	ldr	r2, [pc, #36]	; (8010374 <vPortExitCritical+0x50>)
 8010350:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8010352:	4b08      	ldr	r3, [pc, #32]	; (8010374 <vPortExitCritical+0x50>)
 8010354:	681b      	ldr	r3, [r3, #0]
 8010356:	2b00      	cmp	r3, #0
 8010358:	d105      	bne.n	8010366 <vPortExitCritical+0x42>
 801035a:	2300      	movs	r3, #0
 801035c:	603b      	str	r3, [r7, #0]
	__asm volatile
 801035e:	683b      	ldr	r3, [r7, #0]
 8010360:	f383 8811 	msr	BASEPRI, r3
}
 8010364:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8010366:	bf00      	nop
 8010368:	370c      	adds	r7, #12
 801036a:	46bd      	mov	sp, r7
 801036c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010370:	4770      	bx	lr
 8010372:	bf00      	nop
 8010374:	20000048 	.word	0x20000048
	...

08010380 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8010380:	f3ef 8009 	mrs	r0, PSP
 8010384:	f3bf 8f6f 	isb	sy
 8010388:	4b15      	ldr	r3, [pc, #84]	; (80103e0 <pxCurrentTCBConst>)
 801038a:	681a      	ldr	r2, [r3, #0]
 801038c:	f01e 0f10 	tst.w	lr, #16
 8010390:	bf08      	it	eq
 8010392:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8010396:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801039a:	6010      	str	r0, [r2, #0]
 801039c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80103a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80103a4:	f380 8811 	msr	BASEPRI, r0
 80103a8:	f3bf 8f4f 	dsb	sy
 80103ac:	f3bf 8f6f 	isb	sy
 80103b0:	f7fe fec4 	bl	800f13c <vTaskSwitchContext>
 80103b4:	f04f 0000 	mov.w	r0, #0
 80103b8:	f380 8811 	msr	BASEPRI, r0
 80103bc:	bc09      	pop	{r0, r3}
 80103be:	6819      	ldr	r1, [r3, #0]
 80103c0:	6808      	ldr	r0, [r1, #0]
 80103c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80103c6:	f01e 0f10 	tst.w	lr, #16
 80103ca:	bf08      	it	eq
 80103cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80103d0:	f380 8809 	msr	PSP, r0
 80103d4:	f3bf 8f6f 	isb	sy
 80103d8:	4770      	bx	lr
 80103da:	bf00      	nop
 80103dc:	f3af 8000 	nop.w

080103e0 <pxCurrentTCBConst>:
 80103e0:	20001d38 	.word	0x20001d38
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80103e4:	bf00      	nop
 80103e6:	bf00      	nop

080103e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80103e8:	b580      	push	{r7, lr}
 80103ea:	b082      	sub	sp, #8
 80103ec:	af00      	add	r7, sp, #0
	__asm volatile
 80103ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103f2:	f383 8811 	msr	BASEPRI, r3
 80103f6:	f3bf 8f6f 	isb	sy
 80103fa:	f3bf 8f4f 	dsb	sy
 80103fe:	607b      	str	r3, [r7, #4]
}
 8010400:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8010402:	f7fe fde1 	bl	800efc8 <xTaskIncrementTick>
 8010406:	4603      	mov	r3, r0
 8010408:	2b00      	cmp	r3, #0
 801040a:	d003      	beq.n	8010414 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801040c:	4b06      	ldr	r3, [pc, #24]	; (8010428 <xPortSysTickHandler+0x40>)
 801040e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010412:	601a      	str	r2, [r3, #0]
 8010414:	2300      	movs	r3, #0
 8010416:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010418:	683b      	ldr	r3, [r7, #0]
 801041a:	f383 8811 	msr	BASEPRI, r3
}
 801041e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8010420:	bf00      	nop
 8010422:	3708      	adds	r7, #8
 8010424:	46bd      	mov	sp, r7
 8010426:	bd80      	pop	{r7, pc}
 8010428:	e000ed04 	.word	0xe000ed04

0801042c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801042c:	b480      	push	{r7}
 801042e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8010430:	4b0b      	ldr	r3, [pc, #44]	; (8010460 <vPortSetupTimerInterrupt+0x34>)
 8010432:	2200      	movs	r2, #0
 8010434:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8010436:	4b0b      	ldr	r3, [pc, #44]	; (8010464 <vPortSetupTimerInterrupt+0x38>)
 8010438:	2200      	movs	r2, #0
 801043a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801043c:	4b0a      	ldr	r3, [pc, #40]	; (8010468 <vPortSetupTimerInterrupt+0x3c>)
 801043e:	681b      	ldr	r3, [r3, #0]
 8010440:	4a0a      	ldr	r2, [pc, #40]	; (801046c <vPortSetupTimerInterrupt+0x40>)
 8010442:	fba2 2303 	umull	r2, r3, r2, r3
 8010446:	099b      	lsrs	r3, r3, #6
 8010448:	4a09      	ldr	r2, [pc, #36]	; (8010470 <vPortSetupTimerInterrupt+0x44>)
 801044a:	3b01      	subs	r3, #1
 801044c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801044e:	4b04      	ldr	r3, [pc, #16]	; (8010460 <vPortSetupTimerInterrupt+0x34>)
 8010450:	2207      	movs	r2, #7
 8010452:	601a      	str	r2, [r3, #0]
}
 8010454:	bf00      	nop
 8010456:	46bd      	mov	sp, r7
 8010458:	f85d 7b04 	ldr.w	r7, [sp], #4
 801045c:	4770      	bx	lr
 801045e:	bf00      	nop
 8010460:	e000e010 	.word	0xe000e010
 8010464:	e000e018 	.word	0xe000e018
 8010468:	20000000 	.word	0x20000000
 801046c:	10624dd3 	.word	0x10624dd3
 8010470:	e000e014 	.word	0xe000e014

08010474 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8010474:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8010484 <vPortEnableVFP+0x10>
 8010478:	6801      	ldr	r1, [r0, #0]
 801047a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801047e:	6001      	str	r1, [r0, #0]
 8010480:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8010482:	bf00      	nop
 8010484:	e000ed88 	.word	0xe000ed88

08010488 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8010488:	b480      	push	{r7}
 801048a:	b085      	sub	sp, #20
 801048c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801048e:	f3ef 8305 	mrs	r3, IPSR
 8010492:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8010494:	68fb      	ldr	r3, [r7, #12]
 8010496:	2b0f      	cmp	r3, #15
 8010498:	d914      	bls.n	80104c4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801049a:	4a17      	ldr	r2, [pc, #92]	; (80104f8 <vPortValidateInterruptPriority+0x70>)
 801049c:	68fb      	ldr	r3, [r7, #12]
 801049e:	4413      	add	r3, r2
 80104a0:	781b      	ldrb	r3, [r3, #0]
 80104a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80104a4:	4b15      	ldr	r3, [pc, #84]	; (80104fc <vPortValidateInterruptPriority+0x74>)
 80104a6:	781b      	ldrb	r3, [r3, #0]
 80104a8:	7afa      	ldrb	r2, [r7, #11]
 80104aa:	429a      	cmp	r2, r3
 80104ac:	d20a      	bcs.n	80104c4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80104ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80104b2:	f383 8811 	msr	BASEPRI, r3
 80104b6:	f3bf 8f6f 	isb	sy
 80104ba:	f3bf 8f4f 	dsb	sy
 80104be:	607b      	str	r3, [r7, #4]
}
 80104c0:	bf00      	nop
 80104c2:	e7fe      	b.n	80104c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80104c4:	4b0e      	ldr	r3, [pc, #56]	; (8010500 <vPortValidateInterruptPriority+0x78>)
 80104c6:	681b      	ldr	r3, [r3, #0]
 80104c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80104cc:	4b0d      	ldr	r3, [pc, #52]	; (8010504 <vPortValidateInterruptPriority+0x7c>)
 80104ce:	681b      	ldr	r3, [r3, #0]
 80104d0:	429a      	cmp	r2, r3
 80104d2:	d90a      	bls.n	80104ea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80104d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80104d8:	f383 8811 	msr	BASEPRI, r3
 80104dc:	f3bf 8f6f 	isb	sy
 80104e0:	f3bf 8f4f 	dsb	sy
 80104e4:	603b      	str	r3, [r7, #0]
}
 80104e6:	bf00      	nop
 80104e8:	e7fe      	b.n	80104e8 <vPortValidateInterruptPriority+0x60>
	}
 80104ea:	bf00      	nop
 80104ec:	3714      	adds	r7, #20
 80104ee:	46bd      	mov	sp, r7
 80104f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104f4:	4770      	bx	lr
 80104f6:	bf00      	nop
 80104f8:	e000e3f0 	.word	0xe000e3f0
 80104fc:	20002364 	.word	0x20002364
 8010500:	e000ed0c 	.word	0xe000ed0c
 8010504:	20002368 	.word	0x20002368

08010508 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8010508:	b580      	push	{r7, lr}
 801050a:	b08a      	sub	sp, #40	; 0x28
 801050c:	af00      	add	r7, sp, #0
 801050e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8010510:	2300      	movs	r3, #0
 8010512:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8010514:	f7fe fc9c 	bl	800ee50 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8010518:	4b5b      	ldr	r3, [pc, #364]	; (8010688 <pvPortMalloc+0x180>)
 801051a:	681b      	ldr	r3, [r3, #0]
 801051c:	2b00      	cmp	r3, #0
 801051e:	d101      	bne.n	8010524 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8010520:	f000 f920 	bl	8010764 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8010524:	4b59      	ldr	r3, [pc, #356]	; (801068c <pvPortMalloc+0x184>)
 8010526:	681a      	ldr	r2, [r3, #0]
 8010528:	687b      	ldr	r3, [r7, #4]
 801052a:	4013      	ands	r3, r2
 801052c:	2b00      	cmp	r3, #0
 801052e:	f040 8093 	bne.w	8010658 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	2b00      	cmp	r3, #0
 8010536:	d01d      	beq.n	8010574 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8010538:	2208      	movs	r2, #8
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	4413      	add	r3, r2
 801053e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8010540:	687b      	ldr	r3, [r7, #4]
 8010542:	f003 0307 	and.w	r3, r3, #7
 8010546:	2b00      	cmp	r3, #0
 8010548:	d014      	beq.n	8010574 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801054a:	687b      	ldr	r3, [r7, #4]
 801054c:	f023 0307 	bic.w	r3, r3, #7
 8010550:	3308      	adds	r3, #8
 8010552:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010554:	687b      	ldr	r3, [r7, #4]
 8010556:	f003 0307 	and.w	r3, r3, #7
 801055a:	2b00      	cmp	r3, #0
 801055c:	d00a      	beq.n	8010574 <pvPortMalloc+0x6c>
	__asm volatile
 801055e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010562:	f383 8811 	msr	BASEPRI, r3
 8010566:	f3bf 8f6f 	isb	sy
 801056a:	f3bf 8f4f 	dsb	sy
 801056e:	617b      	str	r3, [r7, #20]
}
 8010570:	bf00      	nop
 8010572:	e7fe      	b.n	8010572 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	2b00      	cmp	r3, #0
 8010578:	d06e      	beq.n	8010658 <pvPortMalloc+0x150>
 801057a:	4b45      	ldr	r3, [pc, #276]	; (8010690 <pvPortMalloc+0x188>)
 801057c:	681b      	ldr	r3, [r3, #0]
 801057e:	687a      	ldr	r2, [r7, #4]
 8010580:	429a      	cmp	r2, r3
 8010582:	d869      	bhi.n	8010658 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8010584:	4b43      	ldr	r3, [pc, #268]	; (8010694 <pvPortMalloc+0x18c>)
 8010586:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8010588:	4b42      	ldr	r3, [pc, #264]	; (8010694 <pvPortMalloc+0x18c>)
 801058a:	681b      	ldr	r3, [r3, #0]
 801058c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801058e:	e004      	b.n	801059a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8010590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010592:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8010594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010596:	681b      	ldr	r3, [r3, #0]
 8010598:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801059a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801059c:	685b      	ldr	r3, [r3, #4]
 801059e:	687a      	ldr	r2, [r7, #4]
 80105a0:	429a      	cmp	r2, r3
 80105a2:	d903      	bls.n	80105ac <pvPortMalloc+0xa4>
 80105a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105a6:	681b      	ldr	r3, [r3, #0]
 80105a8:	2b00      	cmp	r3, #0
 80105aa:	d1f1      	bne.n	8010590 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80105ac:	4b36      	ldr	r3, [pc, #216]	; (8010688 <pvPortMalloc+0x180>)
 80105ae:	681b      	ldr	r3, [r3, #0]
 80105b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80105b2:	429a      	cmp	r2, r3
 80105b4:	d050      	beq.n	8010658 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80105b6:	6a3b      	ldr	r3, [r7, #32]
 80105b8:	681b      	ldr	r3, [r3, #0]
 80105ba:	2208      	movs	r2, #8
 80105bc:	4413      	add	r3, r2
 80105be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80105c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105c2:	681a      	ldr	r2, [r3, #0]
 80105c4:	6a3b      	ldr	r3, [r7, #32]
 80105c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80105c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105ca:	685a      	ldr	r2, [r3, #4]
 80105cc:	687b      	ldr	r3, [r7, #4]
 80105ce:	1ad2      	subs	r2, r2, r3
 80105d0:	2308      	movs	r3, #8
 80105d2:	005b      	lsls	r3, r3, #1
 80105d4:	429a      	cmp	r2, r3
 80105d6:	d91f      	bls.n	8010618 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80105d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	4413      	add	r3, r2
 80105de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80105e0:	69bb      	ldr	r3, [r7, #24]
 80105e2:	f003 0307 	and.w	r3, r3, #7
 80105e6:	2b00      	cmp	r3, #0
 80105e8:	d00a      	beq.n	8010600 <pvPortMalloc+0xf8>
	__asm volatile
 80105ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105ee:	f383 8811 	msr	BASEPRI, r3
 80105f2:	f3bf 8f6f 	isb	sy
 80105f6:	f3bf 8f4f 	dsb	sy
 80105fa:	613b      	str	r3, [r7, #16]
}
 80105fc:	bf00      	nop
 80105fe:	e7fe      	b.n	80105fe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8010600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010602:	685a      	ldr	r2, [r3, #4]
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	1ad2      	subs	r2, r2, r3
 8010608:	69bb      	ldr	r3, [r7, #24]
 801060a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 801060c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801060e:	687a      	ldr	r2, [r7, #4]
 8010610:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8010612:	69b8      	ldr	r0, [r7, #24]
 8010614:	f000 f908 	bl	8010828 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8010618:	4b1d      	ldr	r3, [pc, #116]	; (8010690 <pvPortMalloc+0x188>)
 801061a:	681a      	ldr	r2, [r3, #0]
 801061c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801061e:	685b      	ldr	r3, [r3, #4]
 8010620:	1ad3      	subs	r3, r2, r3
 8010622:	4a1b      	ldr	r2, [pc, #108]	; (8010690 <pvPortMalloc+0x188>)
 8010624:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8010626:	4b1a      	ldr	r3, [pc, #104]	; (8010690 <pvPortMalloc+0x188>)
 8010628:	681a      	ldr	r2, [r3, #0]
 801062a:	4b1b      	ldr	r3, [pc, #108]	; (8010698 <pvPortMalloc+0x190>)
 801062c:	681b      	ldr	r3, [r3, #0]
 801062e:	429a      	cmp	r2, r3
 8010630:	d203      	bcs.n	801063a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8010632:	4b17      	ldr	r3, [pc, #92]	; (8010690 <pvPortMalloc+0x188>)
 8010634:	681b      	ldr	r3, [r3, #0]
 8010636:	4a18      	ldr	r2, [pc, #96]	; (8010698 <pvPortMalloc+0x190>)
 8010638:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801063a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801063c:	685a      	ldr	r2, [r3, #4]
 801063e:	4b13      	ldr	r3, [pc, #76]	; (801068c <pvPortMalloc+0x184>)
 8010640:	681b      	ldr	r3, [r3, #0]
 8010642:	431a      	orrs	r2, r3
 8010644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010646:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8010648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801064a:	2200      	movs	r2, #0
 801064c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 801064e:	4b13      	ldr	r3, [pc, #76]	; (801069c <pvPortMalloc+0x194>)
 8010650:	681b      	ldr	r3, [r3, #0]
 8010652:	3301      	adds	r3, #1
 8010654:	4a11      	ldr	r2, [pc, #68]	; (801069c <pvPortMalloc+0x194>)
 8010656:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8010658:	f7fe fc08 	bl	800ee6c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801065c:	69fb      	ldr	r3, [r7, #28]
 801065e:	f003 0307 	and.w	r3, r3, #7
 8010662:	2b00      	cmp	r3, #0
 8010664:	d00a      	beq.n	801067c <pvPortMalloc+0x174>
	__asm volatile
 8010666:	f04f 0350 	mov.w	r3, #80	; 0x50
 801066a:	f383 8811 	msr	BASEPRI, r3
 801066e:	f3bf 8f6f 	isb	sy
 8010672:	f3bf 8f4f 	dsb	sy
 8010676:	60fb      	str	r3, [r7, #12]
}
 8010678:	bf00      	nop
 801067a:	e7fe      	b.n	801067a <pvPortMalloc+0x172>
	return pvReturn;
 801067c:	69fb      	ldr	r3, [r7, #28]
}
 801067e:	4618      	mov	r0, r3
 8010680:	3728      	adds	r7, #40	; 0x28
 8010682:	46bd      	mov	sp, r7
 8010684:	bd80      	pop	{r7, pc}
 8010686:	bf00      	nop
 8010688:	20005e0c 	.word	0x20005e0c
 801068c:	20005e20 	.word	0x20005e20
 8010690:	20005e10 	.word	0x20005e10
 8010694:	20005e04 	.word	0x20005e04
 8010698:	20005e14 	.word	0x20005e14
 801069c:	20005e18 	.word	0x20005e18

080106a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80106a0:	b580      	push	{r7, lr}
 80106a2:	b086      	sub	sp, #24
 80106a4:	af00      	add	r7, sp, #0
 80106a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80106a8:	687b      	ldr	r3, [r7, #4]
 80106aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	2b00      	cmp	r3, #0
 80106b0:	d04d      	beq.n	801074e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80106b2:	2308      	movs	r3, #8
 80106b4:	425b      	negs	r3, r3
 80106b6:	697a      	ldr	r2, [r7, #20]
 80106b8:	4413      	add	r3, r2
 80106ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80106bc:	697b      	ldr	r3, [r7, #20]
 80106be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80106c0:	693b      	ldr	r3, [r7, #16]
 80106c2:	685a      	ldr	r2, [r3, #4]
 80106c4:	4b24      	ldr	r3, [pc, #144]	; (8010758 <vPortFree+0xb8>)
 80106c6:	681b      	ldr	r3, [r3, #0]
 80106c8:	4013      	ands	r3, r2
 80106ca:	2b00      	cmp	r3, #0
 80106cc:	d10a      	bne.n	80106e4 <vPortFree+0x44>
	__asm volatile
 80106ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80106d2:	f383 8811 	msr	BASEPRI, r3
 80106d6:	f3bf 8f6f 	isb	sy
 80106da:	f3bf 8f4f 	dsb	sy
 80106de:	60fb      	str	r3, [r7, #12]
}
 80106e0:	bf00      	nop
 80106e2:	e7fe      	b.n	80106e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80106e4:	693b      	ldr	r3, [r7, #16]
 80106e6:	681b      	ldr	r3, [r3, #0]
 80106e8:	2b00      	cmp	r3, #0
 80106ea:	d00a      	beq.n	8010702 <vPortFree+0x62>
	__asm volatile
 80106ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80106f0:	f383 8811 	msr	BASEPRI, r3
 80106f4:	f3bf 8f6f 	isb	sy
 80106f8:	f3bf 8f4f 	dsb	sy
 80106fc:	60bb      	str	r3, [r7, #8]
}
 80106fe:	bf00      	nop
 8010700:	e7fe      	b.n	8010700 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8010702:	693b      	ldr	r3, [r7, #16]
 8010704:	685a      	ldr	r2, [r3, #4]
 8010706:	4b14      	ldr	r3, [pc, #80]	; (8010758 <vPortFree+0xb8>)
 8010708:	681b      	ldr	r3, [r3, #0]
 801070a:	4013      	ands	r3, r2
 801070c:	2b00      	cmp	r3, #0
 801070e:	d01e      	beq.n	801074e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8010710:	693b      	ldr	r3, [r7, #16]
 8010712:	681b      	ldr	r3, [r3, #0]
 8010714:	2b00      	cmp	r3, #0
 8010716:	d11a      	bne.n	801074e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8010718:	693b      	ldr	r3, [r7, #16]
 801071a:	685a      	ldr	r2, [r3, #4]
 801071c:	4b0e      	ldr	r3, [pc, #56]	; (8010758 <vPortFree+0xb8>)
 801071e:	681b      	ldr	r3, [r3, #0]
 8010720:	43db      	mvns	r3, r3
 8010722:	401a      	ands	r2, r3
 8010724:	693b      	ldr	r3, [r7, #16]
 8010726:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8010728:	f7fe fb92 	bl	800ee50 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801072c:	693b      	ldr	r3, [r7, #16]
 801072e:	685a      	ldr	r2, [r3, #4]
 8010730:	4b0a      	ldr	r3, [pc, #40]	; (801075c <vPortFree+0xbc>)
 8010732:	681b      	ldr	r3, [r3, #0]
 8010734:	4413      	add	r3, r2
 8010736:	4a09      	ldr	r2, [pc, #36]	; (801075c <vPortFree+0xbc>)
 8010738:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801073a:	6938      	ldr	r0, [r7, #16]
 801073c:	f000 f874 	bl	8010828 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8010740:	4b07      	ldr	r3, [pc, #28]	; (8010760 <vPortFree+0xc0>)
 8010742:	681b      	ldr	r3, [r3, #0]
 8010744:	3301      	adds	r3, #1
 8010746:	4a06      	ldr	r2, [pc, #24]	; (8010760 <vPortFree+0xc0>)
 8010748:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 801074a:	f7fe fb8f 	bl	800ee6c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801074e:	bf00      	nop
 8010750:	3718      	adds	r7, #24
 8010752:	46bd      	mov	sp, r7
 8010754:	bd80      	pop	{r7, pc}
 8010756:	bf00      	nop
 8010758:	20005e20 	.word	0x20005e20
 801075c:	20005e10 	.word	0x20005e10
 8010760:	20005e1c 	.word	0x20005e1c

08010764 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8010764:	b480      	push	{r7}
 8010766:	b085      	sub	sp, #20
 8010768:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801076a:	f643 2398 	movw	r3, #15000	; 0x3a98
 801076e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8010770:	4b27      	ldr	r3, [pc, #156]	; (8010810 <prvHeapInit+0xac>)
 8010772:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8010774:	68fb      	ldr	r3, [r7, #12]
 8010776:	f003 0307 	and.w	r3, r3, #7
 801077a:	2b00      	cmp	r3, #0
 801077c:	d00c      	beq.n	8010798 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801077e:	68fb      	ldr	r3, [r7, #12]
 8010780:	3307      	adds	r3, #7
 8010782:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010784:	68fb      	ldr	r3, [r7, #12]
 8010786:	f023 0307 	bic.w	r3, r3, #7
 801078a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801078c:	68ba      	ldr	r2, [r7, #8]
 801078e:	68fb      	ldr	r3, [r7, #12]
 8010790:	1ad3      	subs	r3, r2, r3
 8010792:	4a1f      	ldr	r2, [pc, #124]	; (8010810 <prvHeapInit+0xac>)
 8010794:	4413      	add	r3, r2
 8010796:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8010798:	68fb      	ldr	r3, [r7, #12]
 801079a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801079c:	4a1d      	ldr	r2, [pc, #116]	; (8010814 <prvHeapInit+0xb0>)
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80107a2:	4b1c      	ldr	r3, [pc, #112]	; (8010814 <prvHeapInit+0xb0>)
 80107a4:	2200      	movs	r2, #0
 80107a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	68ba      	ldr	r2, [r7, #8]
 80107ac:	4413      	add	r3, r2
 80107ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80107b0:	2208      	movs	r2, #8
 80107b2:	68fb      	ldr	r3, [r7, #12]
 80107b4:	1a9b      	subs	r3, r3, r2
 80107b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80107b8:	68fb      	ldr	r3, [r7, #12]
 80107ba:	f023 0307 	bic.w	r3, r3, #7
 80107be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80107c0:	68fb      	ldr	r3, [r7, #12]
 80107c2:	4a15      	ldr	r2, [pc, #84]	; (8010818 <prvHeapInit+0xb4>)
 80107c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80107c6:	4b14      	ldr	r3, [pc, #80]	; (8010818 <prvHeapInit+0xb4>)
 80107c8:	681b      	ldr	r3, [r3, #0]
 80107ca:	2200      	movs	r2, #0
 80107cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80107ce:	4b12      	ldr	r3, [pc, #72]	; (8010818 <prvHeapInit+0xb4>)
 80107d0:	681b      	ldr	r3, [r3, #0]
 80107d2:	2200      	movs	r2, #0
 80107d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80107d6:	687b      	ldr	r3, [r7, #4]
 80107d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80107da:	683b      	ldr	r3, [r7, #0]
 80107dc:	68fa      	ldr	r2, [r7, #12]
 80107de:	1ad2      	subs	r2, r2, r3
 80107e0:	683b      	ldr	r3, [r7, #0]
 80107e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80107e4:	4b0c      	ldr	r3, [pc, #48]	; (8010818 <prvHeapInit+0xb4>)
 80107e6:	681a      	ldr	r2, [r3, #0]
 80107e8:	683b      	ldr	r3, [r7, #0]
 80107ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80107ec:	683b      	ldr	r3, [r7, #0]
 80107ee:	685b      	ldr	r3, [r3, #4]
 80107f0:	4a0a      	ldr	r2, [pc, #40]	; (801081c <prvHeapInit+0xb8>)
 80107f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80107f4:	683b      	ldr	r3, [r7, #0]
 80107f6:	685b      	ldr	r3, [r3, #4]
 80107f8:	4a09      	ldr	r2, [pc, #36]	; (8010820 <prvHeapInit+0xbc>)
 80107fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80107fc:	4b09      	ldr	r3, [pc, #36]	; (8010824 <prvHeapInit+0xc0>)
 80107fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8010802:	601a      	str	r2, [r3, #0]
}
 8010804:	bf00      	nop
 8010806:	3714      	adds	r7, #20
 8010808:	46bd      	mov	sp, r7
 801080a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801080e:	4770      	bx	lr
 8010810:	2000236c 	.word	0x2000236c
 8010814:	20005e04 	.word	0x20005e04
 8010818:	20005e0c 	.word	0x20005e0c
 801081c:	20005e14 	.word	0x20005e14
 8010820:	20005e10 	.word	0x20005e10
 8010824:	20005e20 	.word	0x20005e20

08010828 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8010828:	b480      	push	{r7}
 801082a:	b085      	sub	sp, #20
 801082c:	af00      	add	r7, sp, #0
 801082e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8010830:	4b28      	ldr	r3, [pc, #160]	; (80108d4 <prvInsertBlockIntoFreeList+0xac>)
 8010832:	60fb      	str	r3, [r7, #12]
 8010834:	e002      	b.n	801083c <prvInsertBlockIntoFreeList+0x14>
 8010836:	68fb      	ldr	r3, [r7, #12]
 8010838:	681b      	ldr	r3, [r3, #0]
 801083a:	60fb      	str	r3, [r7, #12]
 801083c:	68fb      	ldr	r3, [r7, #12]
 801083e:	681b      	ldr	r3, [r3, #0]
 8010840:	687a      	ldr	r2, [r7, #4]
 8010842:	429a      	cmp	r2, r3
 8010844:	d8f7      	bhi.n	8010836 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8010846:	68fb      	ldr	r3, [r7, #12]
 8010848:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801084a:	68fb      	ldr	r3, [r7, #12]
 801084c:	685b      	ldr	r3, [r3, #4]
 801084e:	68ba      	ldr	r2, [r7, #8]
 8010850:	4413      	add	r3, r2
 8010852:	687a      	ldr	r2, [r7, #4]
 8010854:	429a      	cmp	r2, r3
 8010856:	d108      	bne.n	801086a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8010858:	68fb      	ldr	r3, [r7, #12]
 801085a:	685a      	ldr	r2, [r3, #4]
 801085c:	687b      	ldr	r3, [r7, #4]
 801085e:	685b      	ldr	r3, [r3, #4]
 8010860:	441a      	add	r2, r3
 8010862:	68fb      	ldr	r3, [r7, #12]
 8010864:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8010866:	68fb      	ldr	r3, [r7, #12]
 8010868:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	685b      	ldr	r3, [r3, #4]
 8010872:	68ba      	ldr	r2, [r7, #8]
 8010874:	441a      	add	r2, r3
 8010876:	68fb      	ldr	r3, [r7, #12]
 8010878:	681b      	ldr	r3, [r3, #0]
 801087a:	429a      	cmp	r2, r3
 801087c:	d118      	bne.n	80108b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801087e:	68fb      	ldr	r3, [r7, #12]
 8010880:	681a      	ldr	r2, [r3, #0]
 8010882:	4b15      	ldr	r3, [pc, #84]	; (80108d8 <prvInsertBlockIntoFreeList+0xb0>)
 8010884:	681b      	ldr	r3, [r3, #0]
 8010886:	429a      	cmp	r2, r3
 8010888:	d00d      	beq.n	80108a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801088a:	687b      	ldr	r3, [r7, #4]
 801088c:	685a      	ldr	r2, [r3, #4]
 801088e:	68fb      	ldr	r3, [r7, #12]
 8010890:	681b      	ldr	r3, [r3, #0]
 8010892:	685b      	ldr	r3, [r3, #4]
 8010894:	441a      	add	r2, r3
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801089a:	68fb      	ldr	r3, [r7, #12]
 801089c:	681b      	ldr	r3, [r3, #0]
 801089e:	681a      	ldr	r2, [r3, #0]
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	601a      	str	r2, [r3, #0]
 80108a4:	e008      	b.n	80108b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80108a6:	4b0c      	ldr	r3, [pc, #48]	; (80108d8 <prvInsertBlockIntoFreeList+0xb0>)
 80108a8:	681a      	ldr	r2, [r3, #0]
 80108aa:	687b      	ldr	r3, [r7, #4]
 80108ac:	601a      	str	r2, [r3, #0]
 80108ae:	e003      	b.n	80108b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80108b0:	68fb      	ldr	r3, [r7, #12]
 80108b2:	681a      	ldr	r2, [r3, #0]
 80108b4:	687b      	ldr	r3, [r7, #4]
 80108b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80108b8:	68fa      	ldr	r2, [r7, #12]
 80108ba:	687b      	ldr	r3, [r7, #4]
 80108bc:	429a      	cmp	r2, r3
 80108be:	d002      	beq.n	80108c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80108c0:	68fb      	ldr	r3, [r7, #12]
 80108c2:	687a      	ldr	r2, [r7, #4]
 80108c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80108c6:	bf00      	nop
 80108c8:	3714      	adds	r7, #20
 80108ca:	46bd      	mov	sp, r7
 80108cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108d0:	4770      	bx	lr
 80108d2:	bf00      	nop
 80108d4:	20005e04 	.word	0x20005e04
 80108d8:	20005e0c 	.word	0x20005e0c

080108dc <_ZdlPvj>:
 80108dc:	f000 b814 	b.w	8010908 <_ZdlPv>

080108e0 <_Znwj>:
 80108e0:	2801      	cmp	r0, #1
 80108e2:	bf38      	it	cc
 80108e4:	2001      	movcc	r0, #1
 80108e6:	b510      	push	{r4, lr}
 80108e8:	4604      	mov	r4, r0
 80108ea:	4620      	mov	r0, r4
 80108ec:	f000 f85e 	bl	80109ac <malloc>
 80108f0:	b930      	cbnz	r0, 8010900 <_Znwj+0x20>
 80108f2:	f000 f81d 	bl	8010930 <_ZSt15get_new_handlerv>
 80108f6:	b908      	cbnz	r0, 80108fc <_Znwj+0x1c>
 80108f8:	f000 f822 	bl	8010940 <abort>
 80108fc:	4780      	blx	r0
 80108fe:	e7f4      	b.n	80108ea <_Znwj+0xa>
 8010900:	bd10      	pop	{r4, pc}

08010902 <__cxa_pure_virtual>:
 8010902:	b508      	push	{r3, lr}
 8010904:	f000 f80e 	bl	8010924 <_ZSt9terminatev>

08010908 <_ZdlPv>:
 8010908:	f000 b858 	b.w	80109bc <free>

0801090c <_ZN10__cxxabiv111__terminateEPFvvE>:
 801090c:	b508      	push	{r3, lr}
 801090e:	4780      	blx	r0
 8010910:	f000 f816 	bl	8010940 <abort>

08010914 <_ZSt13get_terminatev>:
 8010914:	4b02      	ldr	r3, [pc, #8]	; (8010920 <_ZSt13get_terminatev+0xc>)
 8010916:	6818      	ldr	r0, [r3, #0]
 8010918:	f3bf 8f5b 	dmb	ish
 801091c:	4770      	bx	lr
 801091e:	bf00      	nop
 8010920:	2000004c 	.word	0x2000004c

08010924 <_ZSt9terminatev>:
 8010924:	b508      	push	{r3, lr}
 8010926:	f7ff fff5 	bl	8010914 <_ZSt13get_terminatev>
 801092a:	f7ff ffef 	bl	801090c <_ZN10__cxxabiv111__terminateEPFvvE>
	...

08010930 <_ZSt15get_new_handlerv>:
 8010930:	4b02      	ldr	r3, [pc, #8]	; (801093c <_ZSt15get_new_handlerv+0xc>)
 8010932:	6818      	ldr	r0, [r3, #0]
 8010934:	f3bf 8f5b 	dmb	ish
 8010938:	4770      	bx	lr
 801093a:	bf00      	nop
 801093c:	20005e24 	.word	0x20005e24

08010940 <abort>:
 8010940:	b508      	push	{r3, lr}
 8010942:	2006      	movs	r0, #6
 8010944:	f000 fe68 	bl	8011618 <raise>
 8010948:	2001      	movs	r0, #1
 801094a:	f7f2 fef7 	bl	800373c <_exit>

0801094e <atoi>:
 801094e:	220a      	movs	r2, #10
 8010950:	2100      	movs	r1, #0
 8010952:	f000 bff7 	b.w	8011944 <strtol>
	...

08010958 <__errno>:
 8010958:	4b01      	ldr	r3, [pc, #4]	; (8010960 <__errno+0x8>)
 801095a:	6818      	ldr	r0, [r3, #0]
 801095c:	4770      	bx	lr
 801095e:	bf00      	nop
 8010960:	20000050 	.word	0x20000050

08010964 <__libc_init_array>:
 8010964:	b570      	push	{r4, r5, r6, lr}
 8010966:	4d0d      	ldr	r5, [pc, #52]	; (801099c <__libc_init_array+0x38>)
 8010968:	4c0d      	ldr	r4, [pc, #52]	; (80109a0 <__libc_init_array+0x3c>)
 801096a:	1b64      	subs	r4, r4, r5
 801096c:	10a4      	asrs	r4, r4, #2
 801096e:	2600      	movs	r6, #0
 8010970:	42a6      	cmp	r6, r4
 8010972:	d109      	bne.n	8010988 <__libc_init_array+0x24>
 8010974:	4d0b      	ldr	r5, [pc, #44]	; (80109a4 <__libc_init_array+0x40>)
 8010976:	4c0c      	ldr	r4, [pc, #48]	; (80109a8 <__libc_init_array+0x44>)
 8010978:	f003 fcbc 	bl	80142f4 <_init>
 801097c:	1b64      	subs	r4, r4, r5
 801097e:	10a4      	asrs	r4, r4, #2
 8010980:	2600      	movs	r6, #0
 8010982:	42a6      	cmp	r6, r4
 8010984:	d105      	bne.n	8010992 <__libc_init_array+0x2e>
 8010986:	bd70      	pop	{r4, r5, r6, pc}
 8010988:	f855 3b04 	ldr.w	r3, [r5], #4
 801098c:	4798      	blx	r3
 801098e:	3601      	adds	r6, #1
 8010990:	e7ee      	b.n	8010970 <__libc_init_array+0xc>
 8010992:	f855 3b04 	ldr.w	r3, [r5], #4
 8010996:	4798      	blx	r3
 8010998:	3601      	adds	r6, #1
 801099a:	e7f2      	b.n	8010982 <__libc_init_array+0x1e>
 801099c:	08014e84 	.word	0x08014e84
 80109a0:	08014e84 	.word	0x08014e84
 80109a4:	08014e84 	.word	0x08014e84
 80109a8:	08014e8c 	.word	0x08014e8c

080109ac <malloc>:
 80109ac:	4b02      	ldr	r3, [pc, #8]	; (80109b8 <malloc+0xc>)
 80109ae:	4601      	mov	r1, r0
 80109b0:	6818      	ldr	r0, [r3, #0]
 80109b2:	f000 b88d 	b.w	8010ad0 <_malloc_r>
 80109b6:	bf00      	nop
 80109b8:	20000050 	.word	0x20000050

080109bc <free>:
 80109bc:	4b02      	ldr	r3, [pc, #8]	; (80109c8 <free+0xc>)
 80109be:	4601      	mov	r1, r0
 80109c0:	6818      	ldr	r0, [r3, #0]
 80109c2:	f000 b819 	b.w	80109f8 <_free_r>
 80109c6:	bf00      	nop
 80109c8:	20000050 	.word	0x20000050

080109cc <memcpy>:
 80109cc:	440a      	add	r2, r1
 80109ce:	4291      	cmp	r1, r2
 80109d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80109d4:	d100      	bne.n	80109d8 <memcpy+0xc>
 80109d6:	4770      	bx	lr
 80109d8:	b510      	push	{r4, lr}
 80109da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80109de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80109e2:	4291      	cmp	r1, r2
 80109e4:	d1f9      	bne.n	80109da <memcpy+0xe>
 80109e6:	bd10      	pop	{r4, pc}

080109e8 <memset>:
 80109e8:	4402      	add	r2, r0
 80109ea:	4603      	mov	r3, r0
 80109ec:	4293      	cmp	r3, r2
 80109ee:	d100      	bne.n	80109f2 <memset+0xa>
 80109f0:	4770      	bx	lr
 80109f2:	f803 1b01 	strb.w	r1, [r3], #1
 80109f6:	e7f9      	b.n	80109ec <memset+0x4>

080109f8 <_free_r>:
 80109f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80109fa:	2900      	cmp	r1, #0
 80109fc:	d044      	beq.n	8010a88 <_free_r+0x90>
 80109fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010a02:	9001      	str	r0, [sp, #4]
 8010a04:	2b00      	cmp	r3, #0
 8010a06:	f1a1 0404 	sub.w	r4, r1, #4
 8010a0a:	bfb8      	it	lt
 8010a0c:	18e4      	addlt	r4, r4, r3
 8010a0e:	f002 f967 	bl	8012ce0 <__malloc_lock>
 8010a12:	4a1e      	ldr	r2, [pc, #120]	; (8010a8c <_free_r+0x94>)
 8010a14:	9801      	ldr	r0, [sp, #4]
 8010a16:	6813      	ldr	r3, [r2, #0]
 8010a18:	b933      	cbnz	r3, 8010a28 <_free_r+0x30>
 8010a1a:	6063      	str	r3, [r4, #4]
 8010a1c:	6014      	str	r4, [r2, #0]
 8010a1e:	b003      	add	sp, #12
 8010a20:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010a24:	f002 b962 	b.w	8012cec <__malloc_unlock>
 8010a28:	42a3      	cmp	r3, r4
 8010a2a:	d908      	bls.n	8010a3e <_free_r+0x46>
 8010a2c:	6825      	ldr	r5, [r4, #0]
 8010a2e:	1961      	adds	r1, r4, r5
 8010a30:	428b      	cmp	r3, r1
 8010a32:	bf01      	itttt	eq
 8010a34:	6819      	ldreq	r1, [r3, #0]
 8010a36:	685b      	ldreq	r3, [r3, #4]
 8010a38:	1949      	addeq	r1, r1, r5
 8010a3a:	6021      	streq	r1, [r4, #0]
 8010a3c:	e7ed      	b.n	8010a1a <_free_r+0x22>
 8010a3e:	461a      	mov	r2, r3
 8010a40:	685b      	ldr	r3, [r3, #4]
 8010a42:	b10b      	cbz	r3, 8010a48 <_free_r+0x50>
 8010a44:	42a3      	cmp	r3, r4
 8010a46:	d9fa      	bls.n	8010a3e <_free_r+0x46>
 8010a48:	6811      	ldr	r1, [r2, #0]
 8010a4a:	1855      	adds	r5, r2, r1
 8010a4c:	42a5      	cmp	r5, r4
 8010a4e:	d10b      	bne.n	8010a68 <_free_r+0x70>
 8010a50:	6824      	ldr	r4, [r4, #0]
 8010a52:	4421      	add	r1, r4
 8010a54:	1854      	adds	r4, r2, r1
 8010a56:	42a3      	cmp	r3, r4
 8010a58:	6011      	str	r1, [r2, #0]
 8010a5a:	d1e0      	bne.n	8010a1e <_free_r+0x26>
 8010a5c:	681c      	ldr	r4, [r3, #0]
 8010a5e:	685b      	ldr	r3, [r3, #4]
 8010a60:	6053      	str	r3, [r2, #4]
 8010a62:	4421      	add	r1, r4
 8010a64:	6011      	str	r1, [r2, #0]
 8010a66:	e7da      	b.n	8010a1e <_free_r+0x26>
 8010a68:	d902      	bls.n	8010a70 <_free_r+0x78>
 8010a6a:	230c      	movs	r3, #12
 8010a6c:	6003      	str	r3, [r0, #0]
 8010a6e:	e7d6      	b.n	8010a1e <_free_r+0x26>
 8010a70:	6825      	ldr	r5, [r4, #0]
 8010a72:	1961      	adds	r1, r4, r5
 8010a74:	428b      	cmp	r3, r1
 8010a76:	bf04      	itt	eq
 8010a78:	6819      	ldreq	r1, [r3, #0]
 8010a7a:	685b      	ldreq	r3, [r3, #4]
 8010a7c:	6063      	str	r3, [r4, #4]
 8010a7e:	bf04      	itt	eq
 8010a80:	1949      	addeq	r1, r1, r5
 8010a82:	6021      	streq	r1, [r4, #0]
 8010a84:	6054      	str	r4, [r2, #4]
 8010a86:	e7ca      	b.n	8010a1e <_free_r+0x26>
 8010a88:	b003      	add	sp, #12
 8010a8a:	bd30      	pop	{r4, r5, pc}
 8010a8c:	20005e28 	.word	0x20005e28

08010a90 <sbrk_aligned>:
 8010a90:	b570      	push	{r4, r5, r6, lr}
 8010a92:	4e0e      	ldr	r6, [pc, #56]	; (8010acc <sbrk_aligned+0x3c>)
 8010a94:	460c      	mov	r4, r1
 8010a96:	6831      	ldr	r1, [r6, #0]
 8010a98:	4605      	mov	r5, r0
 8010a9a:	b911      	cbnz	r1, 8010aa2 <sbrk_aligned+0x12>
 8010a9c:	f000 fd84 	bl	80115a8 <_sbrk_r>
 8010aa0:	6030      	str	r0, [r6, #0]
 8010aa2:	4621      	mov	r1, r4
 8010aa4:	4628      	mov	r0, r5
 8010aa6:	f000 fd7f 	bl	80115a8 <_sbrk_r>
 8010aaa:	1c43      	adds	r3, r0, #1
 8010aac:	d00a      	beq.n	8010ac4 <sbrk_aligned+0x34>
 8010aae:	1cc4      	adds	r4, r0, #3
 8010ab0:	f024 0403 	bic.w	r4, r4, #3
 8010ab4:	42a0      	cmp	r0, r4
 8010ab6:	d007      	beq.n	8010ac8 <sbrk_aligned+0x38>
 8010ab8:	1a21      	subs	r1, r4, r0
 8010aba:	4628      	mov	r0, r5
 8010abc:	f000 fd74 	bl	80115a8 <_sbrk_r>
 8010ac0:	3001      	adds	r0, #1
 8010ac2:	d101      	bne.n	8010ac8 <sbrk_aligned+0x38>
 8010ac4:	f04f 34ff 	mov.w	r4, #4294967295
 8010ac8:	4620      	mov	r0, r4
 8010aca:	bd70      	pop	{r4, r5, r6, pc}
 8010acc:	20005e2c 	.word	0x20005e2c

08010ad0 <_malloc_r>:
 8010ad0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ad4:	1ccd      	adds	r5, r1, #3
 8010ad6:	f025 0503 	bic.w	r5, r5, #3
 8010ada:	3508      	adds	r5, #8
 8010adc:	2d0c      	cmp	r5, #12
 8010ade:	bf38      	it	cc
 8010ae0:	250c      	movcc	r5, #12
 8010ae2:	2d00      	cmp	r5, #0
 8010ae4:	4607      	mov	r7, r0
 8010ae6:	db01      	blt.n	8010aec <_malloc_r+0x1c>
 8010ae8:	42a9      	cmp	r1, r5
 8010aea:	d905      	bls.n	8010af8 <_malloc_r+0x28>
 8010aec:	230c      	movs	r3, #12
 8010aee:	603b      	str	r3, [r7, #0]
 8010af0:	2600      	movs	r6, #0
 8010af2:	4630      	mov	r0, r6
 8010af4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010af8:	4e2e      	ldr	r6, [pc, #184]	; (8010bb4 <_malloc_r+0xe4>)
 8010afa:	f002 f8f1 	bl	8012ce0 <__malloc_lock>
 8010afe:	6833      	ldr	r3, [r6, #0]
 8010b00:	461c      	mov	r4, r3
 8010b02:	bb34      	cbnz	r4, 8010b52 <_malloc_r+0x82>
 8010b04:	4629      	mov	r1, r5
 8010b06:	4638      	mov	r0, r7
 8010b08:	f7ff ffc2 	bl	8010a90 <sbrk_aligned>
 8010b0c:	1c43      	adds	r3, r0, #1
 8010b0e:	4604      	mov	r4, r0
 8010b10:	d14d      	bne.n	8010bae <_malloc_r+0xde>
 8010b12:	6834      	ldr	r4, [r6, #0]
 8010b14:	4626      	mov	r6, r4
 8010b16:	2e00      	cmp	r6, #0
 8010b18:	d140      	bne.n	8010b9c <_malloc_r+0xcc>
 8010b1a:	6823      	ldr	r3, [r4, #0]
 8010b1c:	4631      	mov	r1, r6
 8010b1e:	4638      	mov	r0, r7
 8010b20:	eb04 0803 	add.w	r8, r4, r3
 8010b24:	f000 fd40 	bl	80115a8 <_sbrk_r>
 8010b28:	4580      	cmp	r8, r0
 8010b2a:	d13a      	bne.n	8010ba2 <_malloc_r+0xd2>
 8010b2c:	6821      	ldr	r1, [r4, #0]
 8010b2e:	3503      	adds	r5, #3
 8010b30:	1a6d      	subs	r5, r5, r1
 8010b32:	f025 0503 	bic.w	r5, r5, #3
 8010b36:	3508      	adds	r5, #8
 8010b38:	2d0c      	cmp	r5, #12
 8010b3a:	bf38      	it	cc
 8010b3c:	250c      	movcc	r5, #12
 8010b3e:	4629      	mov	r1, r5
 8010b40:	4638      	mov	r0, r7
 8010b42:	f7ff ffa5 	bl	8010a90 <sbrk_aligned>
 8010b46:	3001      	adds	r0, #1
 8010b48:	d02b      	beq.n	8010ba2 <_malloc_r+0xd2>
 8010b4a:	6823      	ldr	r3, [r4, #0]
 8010b4c:	442b      	add	r3, r5
 8010b4e:	6023      	str	r3, [r4, #0]
 8010b50:	e00e      	b.n	8010b70 <_malloc_r+0xa0>
 8010b52:	6822      	ldr	r2, [r4, #0]
 8010b54:	1b52      	subs	r2, r2, r5
 8010b56:	d41e      	bmi.n	8010b96 <_malloc_r+0xc6>
 8010b58:	2a0b      	cmp	r2, #11
 8010b5a:	d916      	bls.n	8010b8a <_malloc_r+0xba>
 8010b5c:	1961      	adds	r1, r4, r5
 8010b5e:	42a3      	cmp	r3, r4
 8010b60:	6025      	str	r5, [r4, #0]
 8010b62:	bf18      	it	ne
 8010b64:	6059      	strne	r1, [r3, #4]
 8010b66:	6863      	ldr	r3, [r4, #4]
 8010b68:	bf08      	it	eq
 8010b6a:	6031      	streq	r1, [r6, #0]
 8010b6c:	5162      	str	r2, [r4, r5]
 8010b6e:	604b      	str	r3, [r1, #4]
 8010b70:	4638      	mov	r0, r7
 8010b72:	f104 060b 	add.w	r6, r4, #11
 8010b76:	f002 f8b9 	bl	8012cec <__malloc_unlock>
 8010b7a:	f026 0607 	bic.w	r6, r6, #7
 8010b7e:	1d23      	adds	r3, r4, #4
 8010b80:	1af2      	subs	r2, r6, r3
 8010b82:	d0b6      	beq.n	8010af2 <_malloc_r+0x22>
 8010b84:	1b9b      	subs	r3, r3, r6
 8010b86:	50a3      	str	r3, [r4, r2]
 8010b88:	e7b3      	b.n	8010af2 <_malloc_r+0x22>
 8010b8a:	6862      	ldr	r2, [r4, #4]
 8010b8c:	42a3      	cmp	r3, r4
 8010b8e:	bf0c      	ite	eq
 8010b90:	6032      	streq	r2, [r6, #0]
 8010b92:	605a      	strne	r2, [r3, #4]
 8010b94:	e7ec      	b.n	8010b70 <_malloc_r+0xa0>
 8010b96:	4623      	mov	r3, r4
 8010b98:	6864      	ldr	r4, [r4, #4]
 8010b9a:	e7b2      	b.n	8010b02 <_malloc_r+0x32>
 8010b9c:	4634      	mov	r4, r6
 8010b9e:	6876      	ldr	r6, [r6, #4]
 8010ba0:	e7b9      	b.n	8010b16 <_malloc_r+0x46>
 8010ba2:	230c      	movs	r3, #12
 8010ba4:	603b      	str	r3, [r7, #0]
 8010ba6:	4638      	mov	r0, r7
 8010ba8:	f002 f8a0 	bl	8012cec <__malloc_unlock>
 8010bac:	e7a1      	b.n	8010af2 <_malloc_r+0x22>
 8010bae:	6025      	str	r5, [r4, #0]
 8010bb0:	e7de      	b.n	8010b70 <_malloc_r+0xa0>
 8010bb2:	bf00      	nop
 8010bb4:	20005e28 	.word	0x20005e28

08010bb8 <__cvt>:
 8010bb8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010bbc:	ec55 4b10 	vmov	r4, r5, d0
 8010bc0:	2d00      	cmp	r5, #0
 8010bc2:	460e      	mov	r6, r1
 8010bc4:	4619      	mov	r1, r3
 8010bc6:	462b      	mov	r3, r5
 8010bc8:	bfbb      	ittet	lt
 8010bca:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8010bce:	461d      	movlt	r5, r3
 8010bd0:	2300      	movge	r3, #0
 8010bd2:	232d      	movlt	r3, #45	; 0x2d
 8010bd4:	700b      	strb	r3, [r1, #0]
 8010bd6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010bd8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8010bdc:	4691      	mov	r9, r2
 8010bde:	f023 0820 	bic.w	r8, r3, #32
 8010be2:	bfbc      	itt	lt
 8010be4:	4622      	movlt	r2, r4
 8010be6:	4614      	movlt	r4, r2
 8010be8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8010bec:	d005      	beq.n	8010bfa <__cvt+0x42>
 8010bee:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8010bf2:	d100      	bne.n	8010bf6 <__cvt+0x3e>
 8010bf4:	3601      	adds	r6, #1
 8010bf6:	2102      	movs	r1, #2
 8010bf8:	e000      	b.n	8010bfc <__cvt+0x44>
 8010bfa:	2103      	movs	r1, #3
 8010bfc:	ab03      	add	r3, sp, #12
 8010bfe:	9301      	str	r3, [sp, #4]
 8010c00:	ab02      	add	r3, sp, #8
 8010c02:	9300      	str	r3, [sp, #0]
 8010c04:	ec45 4b10 	vmov	d0, r4, r5
 8010c08:	4653      	mov	r3, sl
 8010c0a:	4632      	mov	r2, r6
 8010c0c:	f001 f830 	bl	8011c70 <_dtoa_r>
 8010c10:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8010c14:	4607      	mov	r7, r0
 8010c16:	d102      	bne.n	8010c1e <__cvt+0x66>
 8010c18:	f019 0f01 	tst.w	r9, #1
 8010c1c:	d022      	beq.n	8010c64 <__cvt+0xac>
 8010c1e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8010c22:	eb07 0906 	add.w	r9, r7, r6
 8010c26:	d110      	bne.n	8010c4a <__cvt+0x92>
 8010c28:	783b      	ldrb	r3, [r7, #0]
 8010c2a:	2b30      	cmp	r3, #48	; 0x30
 8010c2c:	d10a      	bne.n	8010c44 <__cvt+0x8c>
 8010c2e:	2200      	movs	r2, #0
 8010c30:	2300      	movs	r3, #0
 8010c32:	4620      	mov	r0, r4
 8010c34:	4629      	mov	r1, r5
 8010c36:	f7ef ff57 	bl	8000ae8 <__aeabi_dcmpeq>
 8010c3a:	b918      	cbnz	r0, 8010c44 <__cvt+0x8c>
 8010c3c:	f1c6 0601 	rsb	r6, r6, #1
 8010c40:	f8ca 6000 	str.w	r6, [sl]
 8010c44:	f8da 3000 	ldr.w	r3, [sl]
 8010c48:	4499      	add	r9, r3
 8010c4a:	2200      	movs	r2, #0
 8010c4c:	2300      	movs	r3, #0
 8010c4e:	4620      	mov	r0, r4
 8010c50:	4629      	mov	r1, r5
 8010c52:	f7ef ff49 	bl	8000ae8 <__aeabi_dcmpeq>
 8010c56:	b108      	cbz	r0, 8010c5c <__cvt+0xa4>
 8010c58:	f8cd 900c 	str.w	r9, [sp, #12]
 8010c5c:	2230      	movs	r2, #48	; 0x30
 8010c5e:	9b03      	ldr	r3, [sp, #12]
 8010c60:	454b      	cmp	r3, r9
 8010c62:	d307      	bcc.n	8010c74 <__cvt+0xbc>
 8010c64:	9b03      	ldr	r3, [sp, #12]
 8010c66:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010c68:	1bdb      	subs	r3, r3, r7
 8010c6a:	4638      	mov	r0, r7
 8010c6c:	6013      	str	r3, [r2, #0]
 8010c6e:	b004      	add	sp, #16
 8010c70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010c74:	1c59      	adds	r1, r3, #1
 8010c76:	9103      	str	r1, [sp, #12]
 8010c78:	701a      	strb	r2, [r3, #0]
 8010c7a:	e7f0      	b.n	8010c5e <__cvt+0xa6>

08010c7c <__exponent>:
 8010c7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010c7e:	4603      	mov	r3, r0
 8010c80:	2900      	cmp	r1, #0
 8010c82:	bfb8      	it	lt
 8010c84:	4249      	neglt	r1, r1
 8010c86:	f803 2b02 	strb.w	r2, [r3], #2
 8010c8a:	bfb4      	ite	lt
 8010c8c:	222d      	movlt	r2, #45	; 0x2d
 8010c8e:	222b      	movge	r2, #43	; 0x2b
 8010c90:	2909      	cmp	r1, #9
 8010c92:	7042      	strb	r2, [r0, #1]
 8010c94:	dd2a      	ble.n	8010cec <__exponent+0x70>
 8010c96:	f10d 0407 	add.w	r4, sp, #7
 8010c9a:	46a4      	mov	ip, r4
 8010c9c:	270a      	movs	r7, #10
 8010c9e:	46a6      	mov	lr, r4
 8010ca0:	460a      	mov	r2, r1
 8010ca2:	fb91 f6f7 	sdiv	r6, r1, r7
 8010ca6:	fb07 1516 	mls	r5, r7, r6, r1
 8010caa:	3530      	adds	r5, #48	; 0x30
 8010cac:	2a63      	cmp	r2, #99	; 0x63
 8010cae:	f104 34ff 	add.w	r4, r4, #4294967295
 8010cb2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8010cb6:	4631      	mov	r1, r6
 8010cb8:	dcf1      	bgt.n	8010c9e <__exponent+0x22>
 8010cba:	3130      	adds	r1, #48	; 0x30
 8010cbc:	f1ae 0502 	sub.w	r5, lr, #2
 8010cc0:	f804 1c01 	strb.w	r1, [r4, #-1]
 8010cc4:	1c44      	adds	r4, r0, #1
 8010cc6:	4629      	mov	r1, r5
 8010cc8:	4561      	cmp	r1, ip
 8010cca:	d30a      	bcc.n	8010ce2 <__exponent+0x66>
 8010ccc:	f10d 0209 	add.w	r2, sp, #9
 8010cd0:	eba2 020e 	sub.w	r2, r2, lr
 8010cd4:	4565      	cmp	r5, ip
 8010cd6:	bf88      	it	hi
 8010cd8:	2200      	movhi	r2, #0
 8010cda:	4413      	add	r3, r2
 8010cdc:	1a18      	subs	r0, r3, r0
 8010cde:	b003      	add	sp, #12
 8010ce0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010ce2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010ce6:	f804 2f01 	strb.w	r2, [r4, #1]!
 8010cea:	e7ed      	b.n	8010cc8 <__exponent+0x4c>
 8010cec:	2330      	movs	r3, #48	; 0x30
 8010cee:	3130      	adds	r1, #48	; 0x30
 8010cf0:	7083      	strb	r3, [r0, #2]
 8010cf2:	70c1      	strb	r1, [r0, #3]
 8010cf4:	1d03      	adds	r3, r0, #4
 8010cf6:	e7f1      	b.n	8010cdc <__exponent+0x60>

08010cf8 <_printf_float>:
 8010cf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010cfc:	ed2d 8b02 	vpush	{d8}
 8010d00:	b08d      	sub	sp, #52	; 0x34
 8010d02:	460c      	mov	r4, r1
 8010d04:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8010d08:	4616      	mov	r6, r2
 8010d0a:	461f      	mov	r7, r3
 8010d0c:	4605      	mov	r5, r0
 8010d0e:	f001 ff67 	bl	8012be0 <_localeconv_r>
 8010d12:	f8d0 a000 	ldr.w	sl, [r0]
 8010d16:	4650      	mov	r0, sl
 8010d18:	f7ef fa64 	bl	80001e4 <strlen>
 8010d1c:	2300      	movs	r3, #0
 8010d1e:	930a      	str	r3, [sp, #40]	; 0x28
 8010d20:	6823      	ldr	r3, [r4, #0]
 8010d22:	9305      	str	r3, [sp, #20]
 8010d24:	f8d8 3000 	ldr.w	r3, [r8]
 8010d28:	f894 b018 	ldrb.w	fp, [r4, #24]
 8010d2c:	3307      	adds	r3, #7
 8010d2e:	f023 0307 	bic.w	r3, r3, #7
 8010d32:	f103 0208 	add.w	r2, r3, #8
 8010d36:	f8c8 2000 	str.w	r2, [r8]
 8010d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d3e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8010d42:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8010d46:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8010d4a:	9307      	str	r3, [sp, #28]
 8010d4c:	f8cd 8018 	str.w	r8, [sp, #24]
 8010d50:	ee08 0a10 	vmov	s16, r0
 8010d54:	4b9f      	ldr	r3, [pc, #636]	; (8010fd4 <_printf_float+0x2dc>)
 8010d56:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010d5a:	f04f 32ff 	mov.w	r2, #4294967295
 8010d5e:	f7ef fef5 	bl	8000b4c <__aeabi_dcmpun>
 8010d62:	bb88      	cbnz	r0, 8010dc8 <_printf_float+0xd0>
 8010d64:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010d68:	4b9a      	ldr	r3, [pc, #616]	; (8010fd4 <_printf_float+0x2dc>)
 8010d6a:	f04f 32ff 	mov.w	r2, #4294967295
 8010d6e:	f7ef fecf 	bl	8000b10 <__aeabi_dcmple>
 8010d72:	bb48      	cbnz	r0, 8010dc8 <_printf_float+0xd0>
 8010d74:	2200      	movs	r2, #0
 8010d76:	2300      	movs	r3, #0
 8010d78:	4640      	mov	r0, r8
 8010d7a:	4649      	mov	r1, r9
 8010d7c:	f7ef febe 	bl	8000afc <__aeabi_dcmplt>
 8010d80:	b110      	cbz	r0, 8010d88 <_printf_float+0x90>
 8010d82:	232d      	movs	r3, #45	; 0x2d
 8010d84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010d88:	4b93      	ldr	r3, [pc, #588]	; (8010fd8 <_printf_float+0x2e0>)
 8010d8a:	4894      	ldr	r0, [pc, #592]	; (8010fdc <_printf_float+0x2e4>)
 8010d8c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8010d90:	bf94      	ite	ls
 8010d92:	4698      	movls	r8, r3
 8010d94:	4680      	movhi	r8, r0
 8010d96:	2303      	movs	r3, #3
 8010d98:	6123      	str	r3, [r4, #16]
 8010d9a:	9b05      	ldr	r3, [sp, #20]
 8010d9c:	f023 0204 	bic.w	r2, r3, #4
 8010da0:	6022      	str	r2, [r4, #0]
 8010da2:	f04f 0900 	mov.w	r9, #0
 8010da6:	9700      	str	r7, [sp, #0]
 8010da8:	4633      	mov	r3, r6
 8010daa:	aa0b      	add	r2, sp, #44	; 0x2c
 8010dac:	4621      	mov	r1, r4
 8010dae:	4628      	mov	r0, r5
 8010db0:	f000 f9d8 	bl	8011164 <_printf_common>
 8010db4:	3001      	adds	r0, #1
 8010db6:	f040 8090 	bne.w	8010eda <_printf_float+0x1e2>
 8010dba:	f04f 30ff 	mov.w	r0, #4294967295
 8010dbe:	b00d      	add	sp, #52	; 0x34
 8010dc0:	ecbd 8b02 	vpop	{d8}
 8010dc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010dc8:	4642      	mov	r2, r8
 8010dca:	464b      	mov	r3, r9
 8010dcc:	4640      	mov	r0, r8
 8010dce:	4649      	mov	r1, r9
 8010dd0:	f7ef febc 	bl	8000b4c <__aeabi_dcmpun>
 8010dd4:	b140      	cbz	r0, 8010de8 <_printf_float+0xf0>
 8010dd6:	464b      	mov	r3, r9
 8010dd8:	2b00      	cmp	r3, #0
 8010dda:	bfbc      	itt	lt
 8010ddc:	232d      	movlt	r3, #45	; 0x2d
 8010dde:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8010de2:	487f      	ldr	r0, [pc, #508]	; (8010fe0 <_printf_float+0x2e8>)
 8010de4:	4b7f      	ldr	r3, [pc, #508]	; (8010fe4 <_printf_float+0x2ec>)
 8010de6:	e7d1      	b.n	8010d8c <_printf_float+0x94>
 8010de8:	6863      	ldr	r3, [r4, #4]
 8010dea:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8010dee:	9206      	str	r2, [sp, #24]
 8010df0:	1c5a      	adds	r2, r3, #1
 8010df2:	d13f      	bne.n	8010e74 <_printf_float+0x17c>
 8010df4:	2306      	movs	r3, #6
 8010df6:	6063      	str	r3, [r4, #4]
 8010df8:	9b05      	ldr	r3, [sp, #20]
 8010dfa:	6861      	ldr	r1, [r4, #4]
 8010dfc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8010e00:	2300      	movs	r3, #0
 8010e02:	9303      	str	r3, [sp, #12]
 8010e04:	ab0a      	add	r3, sp, #40	; 0x28
 8010e06:	e9cd b301 	strd	fp, r3, [sp, #4]
 8010e0a:	ab09      	add	r3, sp, #36	; 0x24
 8010e0c:	ec49 8b10 	vmov	d0, r8, r9
 8010e10:	9300      	str	r3, [sp, #0]
 8010e12:	6022      	str	r2, [r4, #0]
 8010e14:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8010e18:	4628      	mov	r0, r5
 8010e1a:	f7ff fecd 	bl	8010bb8 <__cvt>
 8010e1e:	9b06      	ldr	r3, [sp, #24]
 8010e20:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010e22:	2b47      	cmp	r3, #71	; 0x47
 8010e24:	4680      	mov	r8, r0
 8010e26:	d108      	bne.n	8010e3a <_printf_float+0x142>
 8010e28:	1cc8      	adds	r0, r1, #3
 8010e2a:	db02      	blt.n	8010e32 <_printf_float+0x13a>
 8010e2c:	6863      	ldr	r3, [r4, #4]
 8010e2e:	4299      	cmp	r1, r3
 8010e30:	dd41      	ble.n	8010eb6 <_printf_float+0x1be>
 8010e32:	f1ab 0b02 	sub.w	fp, fp, #2
 8010e36:	fa5f fb8b 	uxtb.w	fp, fp
 8010e3a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8010e3e:	d820      	bhi.n	8010e82 <_printf_float+0x18a>
 8010e40:	3901      	subs	r1, #1
 8010e42:	465a      	mov	r2, fp
 8010e44:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8010e48:	9109      	str	r1, [sp, #36]	; 0x24
 8010e4a:	f7ff ff17 	bl	8010c7c <__exponent>
 8010e4e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010e50:	1813      	adds	r3, r2, r0
 8010e52:	2a01      	cmp	r2, #1
 8010e54:	4681      	mov	r9, r0
 8010e56:	6123      	str	r3, [r4, #16]
 8010e58:	dc02      	bgt.n	8010e60 <_printf_float+0x168>
 8010e5a:	6822      	ldr	r2, [r4, #0]
 8010e5c:	07d2      	lsls	r2, r2, #31
 8010e5e:	d501      	bpl.n	8010e64 <_printf_float+0x16c>
 8010e60:	3301      	adds	r3, #1
 8010e62:	6123      	str	r3, [r4, #16]
 8010e64:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8010e68:	2b00      	cmp	r3, #0
 8010e6a:	d09c      	beq.n	8010da6 <_printf_float+0xae>
 8010e6c:	232d      	movs	r3, #45	; 0x2d
 8010e6e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010e72:	e798      	b.n	8010da6 <_printf_float+0xae>
 8010e74:	9a06      	ldr	r2, [sp, #24]
 8010e76:	2a47      	cmp	r2, #71	; 0x47
 8010e78:	d1be      	bne.n	8010df8 <_printf_float+0x100>
 8010e7a:	2b00      	cmp	r3, #0
 8010e7c:	d1bc      	bne.n	8010df8 <_printf_float+0x100>
 8010e7e:	2301      	movs	r3, #1
 8010e80:	e7b9      	b.n	8010df6 <_printf_float+0xfe>
 8010e82:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8010e86:	d118      	bne.n	8010eba <_printf_float+0x1c2>
 8010e88:	2900      	cmp	r1, #0
 8010e8a:	6863      	ldr	r3, [r4, #4]
 8010e8c:	dd0b      	ble.n	8010ea6 <_printf_float+0x1ae>
 8010e8e:	6121      	str	r1, [r4, #16]
 8010e90:	b913      	cbnz	r3, 8010e98 <_printf_float+0x1a0>
 8010e92:	6822      	ldr	r2, [r4, #0]
 8010e94:	07d0      	lsls	r0, r2, #31
 8010e96:	d502      	bpl.n	8010e9e <_printf_float+0x1a6>
 8010e98:	3301      	adds	r3, #1
 8010e9a:	440b      	add	r3, r1
 8010e9c:	6123      	str	r3, [r4, #16]
 8010e9e:	65a1      	str	r1, [r4, #88]	; 0x58
 8010ea0:	f04f 0900 	mov.w	r9, #0
 8010ea4:	e7de      	b.n	8010e64 <_printf_float+0x16c>
 8010ea6:	b913      	cbnz	r3, 8010eae <_printf_float+0x1b6>
 8010ea8:	6822      	ldr	r2, [r4, #0]
 8010eaa:	07d2      	lsls	r2, r2, #31
 8010eac:	d501      	bpl.n	8010eb2 <_printf_float+0x1ba>
 8010eae:	3302      	adds	r3, #2
 8010eb0:	e7f4      	b.n	8010e9c <_printf_float+0x1a4>
 8010eb2:	2301      	movs	r3, #1
 8010eb4:	e7f2      	b.n	8010e9c <_printf_float+0x1a4>
 8010eb6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8010eba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010ebc:	4299      	cmp	r1, r3
 8010ebe:	db05      	blt.n	8010ecc <_printf_float+0x1d4>
 8010ec0:	6823      	ldr	r3, [r4, #0]
 8010ec2:	6121      	str	r1, [r4, #16]
 8010ec4:	07d8      	lsls	r0, r3, #31
 8010ec6:	d5ea      	bpl.n	8010e9e <_printf_float+0x1a6>
 8010ec8:	1c4b      	adds	r3, r1, #1
 8010eca:	e7e7      	b.n	8010e9c <_printf_float+0x1a4>
 8010ecc:	2900      	cmp	r1, #0
 8010ece:	bfd4      	ite	le
 8010ed0:	f1c1 0202 	rsble	r2, r1, #2
 8010ed4:	2201      	movgt	r2, #1
 8010ed6:	4413      	add	r3, r2
 8010ed8:	e7e0      	b.n	8010e9c <_printf_float+0x1a4>
 8010eda:	6823      	ldr	r3, [r4, #0]
 8010edc:	055a      	lsls	r2, r3, #21
 8010ede:	d407      	bmi.n	8010ef0 <_printf_float+0x1f8>
 8010ee0:	6923      	ldr	r3, [r4, #16]
 8010ee2:	4642      	mov	r2, r8
 8010ee4:	4631      	mov	r1, r6
 8010ee6:	4628      	mov	r0, r5
 8010ee8:	47b8      	blx	r7
 8010eea:	3001      	adds	r0, #1
 8010eec:	d12c      	bne.n	8010f48 <_printf_float+0x250>
 8010eee:	e764      	b.n	8010dba <_printf_float+0xc2>
 8010ef0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8010ef4:	f240 80e0 	bls.w	80110b8 <_printf_float+0x3c0>
 8010ef8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8010efc:	2200      	movs	r2, #0
 8010efe:	2300      	movs	r3, #0
 8010f00:	f7ef fdf2 	bl	8000ae8 <__aeabi_dcmpeq>
 8010f04:	2800      	cmp	r0, #0
 8010f06:	d034      	beq.n	8010f72 <_printf_float+0x27a>
 8010f08:	4a37      	ldr	r2, [pc, #220]	; (8010fe8 <_printf_float+0x2f0>)
 8010f0a:	2301      	movs	r3, #1
 8010f0c:	4631      	mov	r1, r6
 8010f0e:	4628      	mov	r0, r5
 8010f10:	47b8      	blx	r7
 8010f12:	3001      	adds	r0, #1
 8010f14:	f43f af51 	beq.w	8010dba <_printf_float+0xc2>
 8010f18:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010f1c:	429a      	cmp	r2, r3
 8010f1e:	db02      	blt.n	8010f26 <_printf_float+0x22e>
 8010f20:	6823      	ldr	r3, [r4, #0]
 8010f22:	07d8      	lsls	r0, r3, #31
 8010f24:	d510      	bpl.n	8010f48 <_printf_float+0x250>
 8010f26:	ee18 3a10 	vmov	r3, s16
 8010f2a:	4652      	mov	r2, sl
 8010f2c:	4631      	mov	r1, r6
 8010f2e:	4628      	mov	r0, r5
 8010f30:	47b8      	blx	r7
 8010f32:	3001      	adds	r0, #1
 8010f34:	f43f af41 	beq.w	8010dba <_printf_float+0xc2>
 8010f38:	f04f 0800 	mov.w	r8, #0
 8010f3c:	f104 091a 	add.w	r9, r4, #26
 8010f40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010f42:	3b01      	subs	r3, #1
 8010f44:	4543      	cmp	r3, r8
 8010f46:	dc09      	bgt.n	8010f5c <_printf_float+0x264>
 8010f48:	6823      	ldr	r3, [r4, #0]
 8010f4a:	079b      	lsls	r3, r3, #30
 8010f4c:	f100 8105 	bmi.w	801115a <_printf_float+0x462>
 8010f50:	68e0      	ldr	r0, [r4, #12]
 8010f52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010f54:	4298      	cmp	r0, r3
 8010f56:	bfb8      	it	lt
 8010f58:	4618      	movlt	r0, r3
 8010f5a:	e730      	b.n	8010dbe <_printf_float+0xc6>
 8010f5c:	2301      	movs	r3, #1
 8010f5e:	464a      	mov	r2, r9
 8010f60:	4631      	mov	r1, r6
 8010f62:	4628      	mov	r0, r5
 8010f64:	47b8      	blx	r7
 8010f66:	3001      	adds	r0, #1
 8010f68:	f43f af27 	beq.w	8010dba <_printf_float+0xc2>
 8010f6c:	f108 0801 	add.w	r8, r8, #1
 8010f70:	e7e6      	b.n	8010f40 <_printf_float+0x248>
 8010f72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010f74:	2b00      	cmp	r3, #0
 8010f76:	dc39      	bgt.n	8010fec <_printf_float+0x2f4>
 8010f78:	4a1b      	ldr	r2, [pc, #108]	; (8010fe8 <_printf_float+0x2f0>)
 8010f7a:	2301      	movs	r3, #1
 8010f7c:	4631      	mov	r1, r6
 8010f7e:	4628      	mov	r0, r5
 8010f80:	47b8      	blx	r7
 8010f82:	3001      	adds	r0, #1
 8010f84:	f43f af19 	beq.w	8010dba <_printf_float+0xc2>
 8010f88:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010f8c:	4313      	orrs	r3, r2
 8010f8e:	d102      	bne.n	8010f96 <_printf_float+0x29e>
 8010f90:	6823      	ldr	r3, [r4, #0]
 8010f92:	07d9      	lsls	r1, r3, #31
 8010f94:	d5d8      	bpl.n	8010f48 <_printf_float+0x250>
 8010f96:	ee18 3a10 	vmov	r3, s16
 8010f9a:	4652      	mov	r2, sl
 8010f9c:	4631      	mov	r1, r6
 8010f9e:	4628      	mov	r0, r5
 8010fa0:	47b8      	blx	r7
 8010fa2:	3001      	adds	r0, #1
 8010fa4:	f43f af09 	beq.w	8010dba <_printf_float+0xc2>
 8010fa8:	f04f 0900 	mov.w	r9, #0
 8010fac:	f104 0a1a 	add.w	sl, r4, #26
 8010fb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010fb2:	425b      	negs	r3, r3
 8010fb4:	454b      	cmp	r3, r9
 8010fb6:	dc01      	bgt.n	8010fbc <_printf_float+0x2c4>
 8010fb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010fba:	e792      	b.n	8010ee2 <_printf_float+0x1ea>
 8010fbc:	2301      	movs	r3, #1
 8010fbe:	4652      	mov	r2, sl
 8010fc0:	4631      	mov	r1, r6
 8010fc2:	4628      	mov	r0, r5
 8010fc4:	47b8      	blx	r7
 8010fc6:	3001      	adds	r0, #1
 8010fc8:	f43f aef7 	beq.w	8010dba <_printf_float+0xc2>
 8010fcc:	f109 0901 	add.w	r9, r9, #1
 8010fd0:	e7ee      	b.n	8010fb0 <_printf_float+0x2b8>
 8010fd2:	bf00      	nop
 8010fd4:	7fefffff 	.word	0x7fefffff
 8010fd8:	08014a2c 	.word	0x08014a2c
 8010fdc:	08014a30 	.word	0x08014a30
 8010fe0:	08014a38 	.word	0x08014a38
 8010fe4:	08014a34 	.word	0x08014a34
 8010fe8:	08014e59 	.word	0x08014e59
 8010fec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010fee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8010ff0:	429a      	cmp	r2, r3
 8010ff2:	bfa8      	it	ge
 8010ff4:	461a      	movge	r2, r3
 8010ff6:	2a00      	cmp	r2, #0
 8010ff8:	4691      	mov	r9, r2
 8010ffa:	dc37      	bgt.n	801106c <_printf_float+0x374>
 8010ffc:	f04f 0b00 	mov.w	fp, #0
 8011000:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011004:	f104 021a 	add.w	r2, r4, #26
 8011008:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801100a:	9305      	str	r3, [sp, #20]
 801100c:	eba3 0309 	sub.w	r3, r3, r9
 8011010:	455b      	cmp	r3, fp
 8011012:	dc33      	bgt.n	801107c <_printf_float+0x384>
 8011014:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011018:	429a      	cmp	r2, r3
 801101a:	db3b      	blt.n	8011094 <_printf_float+0x39c>
 801101c:	6823      	ldr	r3, [r4, #0]
 801101e:	07da      	lsls	r2, r3, #31
 8011020:	d438      	bmi.n	8011094 <_printf_float+0x39c>
 8011022:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011024:	9a05      	ldr	r2, [sp, #20]
 8011026:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011028:	1a9a      	subs	r2, r3, r2
 801102a:	eba3 0901 	sub.w	r9, r3, r1
 801102e:	4591      	cmp	r9, r2
 8011030:	bfa8      	it	ge
 8011032:	4691      	movge	r9, r2
 8011034:	f1b9 0f00 	cmp.w	r9, #0
 8011038:	dc35      	bgt.n	80110a6 <_printf_float+0x3ae>
 801103a:	f04f 0800 	mov.w	r8, #0
 801103e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011042:	f104 0a1a 	add.w	sl, r4, #26
 8011046:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801104a:	1a9b      	subs	r3, r3, r2
 801104c:	eba3 0309 	sub.w	r3, r3, r9
 8011050:	4543      	cmp	r3, r8
 8011052:	f77f af79 	ble.w	8010f48 <_printf_float+0x250>
 8011056:	2301      	movs	r3, #1
 8011058:	4652      	mov	r2, sl
 801105a:	4631      	mov	r1, r6
 801105c:	4628      	mov	r0, r5
 801105e:	47b8      	blx	r7
 8011060:	3001      	adds	r0, #1
 8011062:	f43f aeaa 	beq.w	8010dba <_printf_float+0xc2>
 8011066:	f108 0801 	add.w	r8, r8, #1
 801106a:	e7ec      	b.n	8011046 <_printf_float+0x34e>
 801106c:	4613      	mov	r3, r2
 801106e:	4631      	mov	r1, r6
 8011070:	4642      	mov	r2, r8
 8011072:	4628      	mov	r0, r5
 8011074:	47b8      	blx	r7
 8011076:	3001      	adds	r0, #1
 8011078:	d1c0      	bne.n	8010ffc <_printf_float+0x304>
 801107a:	e69e      	b.n	8010dba <_printf_float+0xc2>
 801107c:	2301      	movs	r3, #1
 801107e:	4631      	mov	r1, r6
 8011080:	4628      	mov	r0, r5
 8011082:	9205      	str	r2, [sp, #20]
 8011084:	47b8      	blx	r7
 8011086:	3001      	adds	r0, #1
 8011088:	f43f ae97 	beq.w	8010dba <_printf_float+0xc2>
 801108c:	9a05      	ldr	r2, [sp, #20]
 801108e:	f10b 0b01 	add.w	fp, fp, #1
 8011092:	e7b9      	b.n	8011008 <_printf_float+0x310>
 8011094:	ee18 3a10 	vmov	r3, s16
 8011098:	4652      	mov	r2, sl
 801109a:	4631      	mov	r1, r6
 801109c:	4628      	mov	r0, r5
 801109e:	47b8      	blx	r7
 80110a0:	3001      	adds	r0, #1
 80110a2:	d1be      	bne.n	8011022 <_printf_float+0x32a>
 80110a4:	e689      	b.n	8010dba <_printf_float+0xc2>
 80110a6:	9a05      	ldr	r2, [sp, #20]
 80110a8:	464b      	mov	r3, r9
 80110aa:	4442      	add	r2, r8
 80110ac:	4631      	mov	r1, r6
 80110ae:	4628      	mov	r0, r5
 80110b0:	47b8      	blx	r7
 80110b2:	3001      	adds	r0, #1
 80110b4:	d1c1      	bne.n	801103a <_printf_float+0x342>
 80110b6:	e680      	b.n	8010dba <_printf_float+0xc2>
 80110b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80110ba:	2a01      	cmp	r2, #1
 80110bc:	dc01      	bgt.n	80110c2 <_printf_float+0x3ca>
 80110be:	07db      	lsls	r3, r3, #31
 80110c0:	d538      	bpl.n	8011134 <_printf_float+0x43c>
 80110c2:	2301      	movs	r3, #1
 80110c4:	4642      	mov	r2, r8
 80110c6:	4631      	mov	r1, r6
 80110c8:	4628      	mov	r0, r5
 80110ca:	47b8      	blx	r7
 80110cc:	3001      	adds	r0, #1
 80110ce:	f43f ae74 	beq.w	8010dba <_printf_float+0xc2>
 80110d2:	ee18 3a10 	vmov	r3, s16
 80110d6:	4652      	mov	r2, sl
 80110d8:	4631      	mov	r1, r6
 80110da:	4628      	mov	r0, r5
 80110dc:	47b8      	blx	r7
 80110de:	3001      	adds	r0, #1
 80110e0:	f43f ae6b 	beq.w	8010dba <_printf_float+0xc2>
 80110e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80110e8:	2200      	movs	r2, #0
 80110ea:	2300      	movs	r3, #0
 80110ec:	f7ef fcfc 	bl	8000ae8 <__aeabi_dcmpeq>
 80110f0:	b9d8      	cbnz	r0, 801112a <_printf_float+0x432>
 80110f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80110f4:	f108 0201 	add.w	r2, r8, #1
 80110f8:	3b01      	subs	r3, #1
 80110fa:	4631      	mov	r1, r6
 80110fc:	4628      	mov	r0, r5
 80110fe:	47b8      	blx	r7
 8011100:	3001      	adds	r0, #1
 8011102:	d10e      	bne.n	8011122 <_printf_float+0x42a>
 8011104:	e659      	b.n	8010dba <_printf_float+0xc2>
 8011106:	2301      	movs	r3, #1
 8011108:	4652      	mov	r2, sl
 801110a:	4631      	mov	r1, r6
 801110c:	4628      	mov	r0, r5
 801110e:	47b8      	blx	r7
 8011110:	3001      	adds	r0, #1
 8011112:	f43f ae52 	beq.w	8010dba <_printf_float+0xc2>
 8011116:	f108 0801 	add.w	r8, r8, #1
 801111a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801111c:	3b01      	subs	r3, #1
 801111e:	4543      	cmp	r3, r8
 8011120:	dcf1      	bgt.n	8011106 <_printf_float+0x40e>
 8011122:	464b      	mov	r3, r9
 8011124:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8011128:	e6dc      	b.n	8010ee4 <_printf_float+0x1ec>
 801112a:	f04f 0800 	mov.w	r8, #0
 801112e:	f104 0a1a 	add.w	sl, r4, #26
 8011132:	e7f2      	b.n	801111a <_printf_float+0x422>
 8011134:	2301      	movs	r3, #1
 8011136:	4642      	mov	r2, r8
 8011138:	e7df      	b.n	80110fa <_printf_float+0x402>
 801113a:	2301      	movs	r3, #1
 801113c:	464a      	mov	r2, r9
 801113e:	4631      	mov	r1, r6
 8011140:	4628      	mov	r0, r5
 8011142:	47b8      	blx	r7
 8011144:	3001      	adds	r0, #1
 8011146:	f43f ae38 	beq.w	8010dba <_printf_float+0xc2>
 801114a:	f108 0801 	add.w	r8, r8, #1
 801114e:	68e3      	ldr	r3, [r4, #12]
 8011150:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011152:	1a5b      	subs	r3, r3, r1
 8011154:	4543      	cmp	r3, r8
 8011156:	dcf0      	bgt.n	801113a <_printf_float+0x442>
 8011158:	e6fa      	b.n	8010f50 <_printf_float+0x258>
 801115a:	f04f 0800 	mov.w	r8, #0
 801115e:	f104 0919 	add.w	r9, r4, #25
 8011162:	e7f4      	b.n	801114e <_printf_float+0x456>

08011164 <_printf_common>:
 8011164:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011168:	4616      	mov	r6, r2
 801116a:	4699      	mov	r9, r3
 801116c:	688a      	ldr	r2, [r1, #8]
 801116e:	690b      	ldr	r3, [r1, #16]
 8011170:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011174:	4293      	cmp	r3, r2
 8011176:	bfb8      	it	lt
 8011178:	4613      	movlt	r3, r2
 801117a:	6033      	str	r3, [r6, #0]
 801117c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011180:	4607      	mov	r7, r0
 8011182:	460c      	mov	r4, r1
 8011184:	b10a      	cbz	r2, 801118a <_printf_common+0x26>
 8011186:	3301      	adds	r3, #1
 8011188:	6033      	str	r3, [r6, #0]
 801118a:	6823      	ldr	r3, [r4, #0]
 801118c:	0699      	lsls	r1, r3, #26
 801118e:	bf42      	ittt	mi
 8011190:	6833      	ldrmi	r3, [r6, #0]
 8011192:	3302      	addmi	r3, #2
 8011194:	6033      	strmi	r3, [r6, #0]
 8011196:	6825      	ldr	r5, [r4, #0]
 8011198:	f015 0506 	ands.w	r5, r5, #6
 801119c:	d106      	bne.n	80111ac <_printf_common+0x48>
 801119e:	f104 0a19 	add.w	sl, r4, #25
 80111a2:	68e3      	ldr	r3, [r4, #12]
 80111a4:	6832      	ldr	r2, [r6, #0]
 80111a6:	1a9b      	subs	r3, r3, r2
 80111a8:	42ab      	cmp	r3, r5
 80111aa:	dc26      	bgt.n	80111fa <_printf_common+0x96>
 80111ac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80111b0:	1e13      	subs	r3, r2, #0
 80111b2:	6822      	ldr	r2, [r4, #0]
 80111b4:	bf18      	it	ne
 80111b6:	2301      	movne	r3, #1
 80111b8:	0692      	lsls	r2, r2, #26
 80111ba:	d42b      	bmi.n	8011214 <_printf_common+0xb0>
 80111bc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80111c0:	4649      	mov	r1, r9
 80111c2:	4638      	mov	r0, r7
 80111c4:	47c0      	blx	r8
 80111c6:	3001      	adds	r0, #1
 80111c8:	d01e      	beq.n	8011208 <_printf_common+0xa4>
 80111ca:	6823      	ldr	r3, [r4, #0]
 80111cc:	68e5      	ldr	r5, [r4, #12]
 80111ce:	6832      	ldr	r2, [r6, #0]
 80111d0:	f003 0306 	and.w	r3, r3, #6
 80111d4:	2b04      	cmp	r3, #4
 80111d6:	bf08      	it	eq
 80111d8:	1aad      	subeq	r5, r5, r2
 80111da:	68a3      	ldr	r3, [r4, #8]
 80111dc:	6922      	ldr	r2, [r4, #16]
 80111de:	bf0c      	ite	eq
 80111e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80111e4:	2500      	movne	r5, #0
 80111e6:	4293      	cmp	r3, r2
 80111e8:	bfc4      	itt	gt
 80111ea:	1a9b      	subgt	r3, r3, r2
 80111ec:	18ed      	addgt	r5, r5, r3
 80111ee:	2600      	movs	r6, #0
 80111f0:	341a      	adds	r4, #26
 80111f2:	42b5      	cmp	r5, r6
 80111f4:	d11a      	bne.n	801122c <_printf_common+0xc8>
 80111f6:	2000      	movs	r0, #0
 80111f8:	e008      	b.n	801120c <_printf_common+0xa8>
 80111fa:	2301      	movs	r3, #1
 80111fc:	4652      	mov	r2, sl
 80111fe:	4649      	mov	r1, r9
 8011200:	4638      	mov	r0, r7
 8011202:	47c0      	blx	r8
 8011204:	3001      	adds	r0, #1
 8011206:	d103      	bne.n	8011210 <_printf_common+0xac>
 8011208:	f04f 30ff 	mov.w	r0, #4294967295
 801120c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011210:	3501      	adds	r5, #1
 8011212:	e7c6      	b.n	80111a2 <_printf_common+0x3e>
 8011214:	18e1      	adds	r1, r4, r3
 8011216:	1c5a      	adds	r2, r3, #1
 8011218:	2030      	movs	r0, #48	; 0x30
 801121a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801121e:	4422      	add	r2, r4
 8011220:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011224:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011228:	3302      	adds	r3, #2
 801122a:	e7c7      	b.n	80111bc <_printf_common+0x58>
 801122c:	2301      	movs	r3, #1
 801122e:	4622      	mov	r2, r4
 8011230:	4649      	mov	r1, r9
 8011232:	4638      	mov	r0, r7
 8011234:	47c0      	blx	r8
 8011236:	3001      	adds	r0, #1
 8011238:	d0e6      	beq.n	8011208 <_printf_common+0xa4>
 801123a:	3601      	adds	r6, #1
 801123c:	e7d9      	b.n	80111f2 <_printf_common+0x8e>
	...

08011240 <_printf_i>:
 8011240:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011244:	7e0f      	ldrb	r7, [r1, #24]
 8011246:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011248:	2f78      	cmp	r7, #120	; 0x78
 801124a:	4691      	mov	r9, r2
 801124c:	4680      	mov	r8, r0
 801124e:	460c      	mov	r4, r1
 8011250:	469a      	mov	sl, r3
 8011252:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8011256:	d807      	bhi.n	8011268 <_printf_i+0x28>
 8011258:	2f62      	cmp	r7, #98	; 0x62
 801125a:	d80a      	bhi.n	8011272 <_printf_i+0x32>
 801125c:	2f00      	cmp	r7, #0
 801125e:	f000 80d8 	beq.w	8011412 <_printf_i+0x1d2>
 8011262:	2f58      	cmp	r7, #88	; 0x58
 8011264:	f000 80a3 	beq.w	80113ae <_printf_i+0x16e>
 8011268:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801126c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8011270:	e03a      	b.n	80112e8 <_printf_i+0xa8>
 8011272:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8011276:	2b15      	cmp	r3, #21
 8011278:	d8f6      	bhi.n	8011268 <_printf_i+0x28>
 801127a:	a101      	add	r1, pc, #4	; (adr r1, 8011280 <_printf_i+0x40>)
 801127c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011280:	080112d9 	.word	0x080112d9
 8011284:	080112ed 	.word	0x080112ed
 8011288:	08011269 	.word	0x08011269
 801128c:	08011269 	.word	0x08011269
 8011290:	08011269 	.word	0x08011269
 8011294:	08011269 	.word	0x08011269
 8011298:	080112ed 	.word	0x080112ed
 801129c:	08011269 	.word	0x08011269
 80112a0:	08011269 	.word	0x08011269
 80112a4:	08011269 	.word	0x08011269
 80112a8:	08011269 	.word	0x08011269
 80112ac:	080113f9 	.word	0x080113f9
 80112b0:	0801131d 	.word	0x0801131d
 80112b4:	080113db 	.word	0x080113db
 80112b8:	08011269 	.word	0x08011269
 80112bc:	08011269 	.word	0x08011269
 80112c0:	0801141b 	.word	0x0801141b
 80112c4:	08011269 	.word	0x08011269
 80112c8:	0801131d 	.word	0x0801131d
 80112cc:	08011269 	.word	0x08011269
 80112d0:	08011269 	.word	0x08011269
 80112d4:	080113e3 	.word	0x080113e3
 80112d8:	682b      	ldr	r3, [r5, #0]
 80112da:	1d1a      	adds	r2, r3, #4
 80112dc:	681b      	ldr	r3, [r3, #0]
 80112de:	602a      	str	r2, [r5, #0]
 80112e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80112e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80112e8:	2301      	movs	r3, #1
 80112ea:	e0a3      	b.n	8011434 <_printf_i+0x1f4>
 80112ec:	6820      	ldr	r0, [r4, #0]
 80112ee:	6829      	ldr	r1, [r5, #0]
 80112f0:	0606      	lsls	r6, r0, #24
 80112f2:	f101 0304 	add.w	r3, r1, #4
 80112f6:	d50a      	bpl.n	801130e <_printf_i+0xce>
 80112f8:	680e      	ldr	r6, [r1, #0]
 80112fa:	602b      	str	r3, [r5, #0]
 80112fc:	2e00      	cmp	r6, #0
 80112fe:	da03      	bge.n	8011308 <_printf_i+0xc8>
 8011300:	232d      	movs	r3, #45	; 0x2d
 8011302:	4276      	negs	r6, r6
 8011304:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011308:	485e      	ldr	r0, [pc, #376]	; (8011484 <_printf_i+0x244>)
 801130a:	230a      	movs	r3, #10
 801130c:	e019      	b.n	8011342 <_printf_i+0x102>
 801130e:	680e      	ldr	r6, [r1, #0]
 8011310:	602b      	str	r3, [r5, #0]
 8011312:	f010 0f40 	tst.w	r0, #64	; 0x40
 8011316:	bf18      	it	ne
 8011318:	b236      	sxthne	r6, r6
 801131a:	e7ef      	b.n	80112fc <_printf_i+0xbc>
 801131c:	682b      	ldr	r3, [r5, #0]
 801131e:	6820      	ldr	r0, [r4, #0]
 8011320:	1d19      	adds	r1, r3, #4
 8011322:	6029      	str	r1, [r5, #0]
 8011324:	0601      	lsls	r1, r0, #24
 8011326:	d501      	bpl.n	801132c <_printf_i+0xec>
 8011328:	681e      	ldr	r6, [r3, #0]
 801132a:	e002      	b.n	8011332 <_printf_i+0xf2>
 801132c:	0646      	lsls	r6, r0, #25
 801132e:	d5fb      	bpl.n	8011328 <_printf_i+0xe8>
 8011330:	881e      	ldrh	r6, [r3, #0]
 8011332:	4854      	ldr	r0, [pc, #336]	; (8011484 <_printf_i+0x244>)
 8011334:	2f6f      	cmp	r7, #111	; 0x6f
 8011336:	bf0c      	ite	eq
 8011338:	2308      	moveq	r3, #8
 801133a:	230a      	movne	r3, #10
 801133c:	2100      	movs	r1, #0
 801133e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011342:	6865      	ldr	r5, [r4, #4]
 8011344:	60a5      	str	r5, [r4, #8]
 8011346:	2d00      	cmp	r5, #0
 8011348:	bfa2      	ittt	ge
 801134a:	6821      	ldrge	r1, [r4, #0]
 801134c:	f021 0104 	bicge.w	r1, r1, #4
 8011350:	6021      	strge	r1, [r4, #0]
 8011352:	b90e      	cbnz	r6, 8011358 <_printf_i+0x118>
 8011354:	2d00      	cmp	r5, #0
 8011356:	d04d      	beq.n	80113f4 <_printf_i+0x1b4>
 8011358:	4615      	mov	r5, r2
 801135a:	fbb6 f1f3 	udiv	r1, r6, r3
 801135e:	fb03 6711 	mls	r7, r3, r1, r6
 8011362:	5dc7      	ldrb	r7, [r0, r7]
 8011364:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8011368:	4637      	mov	r7, r6
 801136a:	42bb      	cmp	r3, r7
 801136c:	460e      	mov	r6, r1
 801136e:	d9f4      	bls.n	801135a <_printf_i+0x11a>
 8011370:	2b08      	cmp	r3, #8
 8011372:	d10b      	bne.n	801138c <_printf_i+0x14c>
 8011374:	6823      	ldr	r3, [r4, #0]
 8011376:	07de      	lsls	r6, r3, #31
 8011378:	d508      	bpl.n	801138c <_printf_i+0x14c>
 801137a:	6923      	ldr	r3, [r4, #16]
 801137c:	6861      	ldr	r1, [r4, #4]
 801137e:	4299      	cmp	r1, r3
 8011380:	bfde      	ittt	le
 8011382:	2330      	movle	r3, #48	; 0x30
 8011384:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011388:	f105 35ff 	addle.w	r5, r5, #4294967295
 801138c:	1b52      	subs	r2, r2, r5
 801138e:	6122      	str	r2, [r4, #16]
 8011390:	f8cd a000 	str.w	sl, [sp]
 8011394:	464b      	mov	r3, r9
 8011396:	aa03      	add	r2, sp, #12
 8011398:	4621      	mov	r1, r4
 801139a:	4640      	mov	r0, r8
 801139c:	f7ff fee2 	bl	8011164 <_printf_common>
 80113a0:	3001      	adds	r0, #1
 80113a2:	d14c      	bne.n	801143e <_printf_i+0x1fe>
 80113a4:	f04f 30ff 	mov.w	r0, #4294967295
 80113a8:	b004      	add	sp, #16
 80113aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80113ae:	4835      	ldr	r0, [pc, #212]	; (8011484 <_printf_i+0x244>)
 80113b0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80113b4:	6829      	ldr	r1, [r5, #0]
 80113b6:	6823      	ldr	r3, [r4, #0]
 80113b8:	f851 6b04 	ldr.w	r6, [r1], #4
 80113bc:	6029      	str	r1, [r5, #0]
 80113be:	061d      	lsls	r5, r3, #24
 80113c0:	d514      	bpl.n	80113ec <_printf_i+0x1ac>
 80113c2:	07df      	lsls	r7, r3, #31
 80113c4:	bf44      	itt	mi
 80113c6:	f043 0320 	orrmi.w	r3, r3, #32
 80113ca:	6023      	strmi	r3, [r4, #0]
 80113cc:	b91e      	cbnz	r6, 80113d6 <_printf_i+0x196>
 80113ce:	6823      	ldr	r3, [r4, #0]
 80113d0:	f023 0320 	bic.w	r3, r3, #32
 80113d4:	6023      	str	r3, [r4, #0]
 80113d6:	2310      	movs	r3, #16
 80113d8:	e7b0      	b.n	801133c <_printf_i+0xfc>
 80113da:	6823      	ldr	r3, [r4, #0]
 80113dc:	f043 0320 	orr.w	r3, r3, #32
 80113e0:	6023      	str	r3, [r4, #0]
 80113e2:	2378      	movs	r3, #120	; 0x78
 80113e4:	4828      	ldr	r0, [pc, #160]	; (8011488 <_printf_i+0x248>)
 80113e6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80113ea:	e7e3      	b.n	80113b4 <_printf_i+0x174>
 80113ec:	0659      	lsls	r1, r3, #25
 80113ee:	bf48      	it	mi
 80113f0:	b2b6      	uxthmi	r6, r6
 80113f2:	e7e6      	b.n	80113c2 <_printf_i+0x182>
 80113f4:	4615      	mov	r5, r2
 80113f6:	e7bb      	b.n	8011370 <_printf_i+0x130>
 80113f8:	682b      	ldr	r3, [r5, #0]
 80113fa:	6826      	ldr	r6, [r4, #0]
 80113fc:	6961      	ldr	r1, [r4, #20]
 80113fe:	1d18      	adds	r0, r3, #4
 8011400:	6028      	str	r0, [r5, #0]
 8011402:	0635      	lsls	r5, r6, #24
 8011404:	681b      	ldr	r3, [r3, #0]
 8011406:	d501      	bpl.n	801140c <_printf_i+0x1cc>
 8011408:	6019      	str	r1, [r3, #0]
 801140a:	e002      	b.n	8011412 <_printf_i+0x1d2>
 801140c:	0670      	lsls	r0, r6, #25
 801140e:	d5fb      	bpl.n	8011408 <_printf_i+0x1c8>
 8011410:	8019      	strh	r1, [r3, #0]
 8011412:	2300      	movs	r3, #0
 8011414:	6123      	str	r3, [r4, #16]
 8011416:	4615      	mov	r5, r2
 8011418:	e7ba      	b.n	8011390 <_printf_i+0x150>
 801141a:	682b      	ldr	r3, [r5, #0]
 801141c:	1d1a      	adds	r2, r3, #4
 801141e:	602a      	str	r2, [r5, #0]
 8011420:	681d      	ldr	r5, [r3, #0]
 8011422:	6862      	ldr	r2, [r4, #4]
 8011424:	2100      	movs	r1, #0
 8011426:	4628      	mov	r0, r5
 8011428:	f7ee feea 	bl	8000200 <memchr>
 801142c:	b108      	cbz	r0, 8011432 <_printf_i+0x1f2>
 801142e:	1b40      	subs	r0, r0, r5
 8011430:	6060      	str	r0, [r4, #4]
 8011432:	6863      	ldr	r3, [r4, #4]
 8011434:	6123      	str	r3, [r4, #16]
 8011436:	2300      	movs	r3, #0
 8011438:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801143c:	e7a8      	b.n	8011390 <_printf_i+0x150>
 801143e:	6923      	ldr	r3, [r4, #16]
 8011440:	462a      	mov	r2, r5
 8011442:	4649      	mov	r1, r9
 8011444:	4640      	mov	r0, r8
 8011446:	47d0      	blx	sl
 8011448:	3001      	adds	r0, #1
 801144a:	d0ab      	beq.n	80113a4 <_printf_i+0x164>
 801144c:	6823      	ldr	r3, [r4, #0]
 801144e:	079b      	lsls	r3, r3, #30
 8011450:	d413      	bmi.n	801147a <_printf_i+0x23a>
 8011452:	68e0      	ldr	r0, [r4, #12]
 8011454:	9b03      	ldr	r3, [sp, #12]
 8011456:	4298      	cmp	r0, r3
 8011458:	bfb8      	it	lt
 801145a:	4618      	movlt	r0, r3
 801145c:	e7a4      	b.n	80113a8 <_printf_i+0x168>
 801145e:	2301      	movs	r3, #1
 8011460:	4632      	mov	r2, r6
 8011462:	4649      	mov	r1, r9
 8011464:	4640      	mov	r0, r8
 8011466:	47d0      	blx	sl
 8011468:	3001      	adds	r0, #1
 801146a:	d09b      	beq.n	80113a4 <_printf_i+0x164>
 801146c:	3501      	adds	r5, #1
 801146e:	68e3      	ldr	r3, [r4, #12]
 8011470:	9903      	ldr	r1, [sp, #12]
 8011472:	1a5b      	subs	r3, r3, r1
 8011474:	42ab      	cmp	r3, r5
 8011476:	dcf2      	bgt.n	801145e <_printf_i+0x21e>
 8011478:	e7eb      	b.n	8011452 <_printf_i+0x212>
 801147a:	2500      	movs	r5, #0
 801147c:	f104 0619 	add.w	r6, r4, #25
 8011480:	e7f5      	b.n	801146e <_printf_i+0x22e>
 8011482:	bf00      	nop
 8011484:	08014a3c 	.word	0x08014a3c
 8011488:	08014a4d 	.word	0x08014a4d

0801148c <iprintf>:
 801148c:	b40f      	push	{r0, r1, r2, r3}
 801148e:	4b0a      	ldr	r3, [pc, #40]	; (80114b8 <iprintf+0x2c>)
 8011490:	b513      	push	{r0, r1, r4, lr}
 8011492:	681c      	ldr	r4, [r3, #0]
 8011494:	b124      	cbz	r4, 80114a0 <iprintf+0x14>
 8011496:	69a3      	ldr	r3, [r4, #24]
 8011498:	b913      	cbnz	r3, 80114a0 <iprintf+0x14>
 801149a:	4620      	mov	r0, r4
 801149c:	f001 faf0 	bl	8012a80 <__sinit>
 80114a0:	ab05      	add	r3, sp, #20
 80114a2:	9a04      	ldr	r2, [sp, #16]
 80114a4:	68a1      	ldr	r1, [r4, #8]
 80114a6:	9301      	str	r3, [sp, #4]
 80114a8:	4620      	mov	r0, r4
 80114aa:	f002 fb17 	bl	8013adc <_vfiprintf_r>
 80114ae:	b002      	add	sp, #8
 80114b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80114b4:	b004      	add	sp, #16
 80114b6:	4770      	bx	lr
 80114b8:	20000050 	.word	0x20000050

080114bc <_puts_r>:
 80114bc:	b570      	push	{r4, r5, r6, lr}
 80114be:	460e      	mov	r6, r1
 80114c0:	4605      	mov	r5, r0
 80114c2:	b118      	cbz	r0, 80114cc <_puts_r+0x10>
 80114c4:	6983      	ldr	r3, [r0, #24]
 80114c6:	b90b      	cbnz	r3, 80114cc <_puts_r+0x10>
 80114c8:	f001 fada 	bl	8012a80 <__sinit>
 80114cc:	69ab      	ldr	r3, [r5, #24]
 80114ce:	68ac      	ldr	r4, [r5, #8]
 80114d0:	b913      	cbnz	r3, 80114d8 <_puts_r+0x1c>
 80114d2:	4628      	mov	r0, r5
 80114d4:	f001 fad4 	bl	8012a80 <__sinit>
 80114d8:	4b2c      	ldr	r3, [pc, #176]	; (801158c <_puts_r+0xd0>)
 80114da:	429c      	cmp	r4, r3
 80114dc:	d120      	bne.n	8011520 <_puts_r+0x64>
 80114de:	686c      	ldr	r4, [r5, #4]
 80114e0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80114e2:	07db      	lsls	r3, r3, #31
 80114e4:	d405      	bmi.n	80114f2 <_puts_r+0x36>
 80114e6:	89a3      	ldrh	r3, [r4, #12]
 80114e8:	0598      	lsls	r0, r3, #22
 80114ea:	d402      	bmi.n	80114f2 <_puts_r+0x36>
 80114ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80114ee:	f001 fb7c 	bl	8012bea <__retarget_lock_acquire_recursive>
 80114f2:	89a3      	ldrh	r3, [r4, #12]
 80114f4:	0719      	lsls	r1, r3, #28
 80114f6:	d51d      	bpl.n	8011534 <_puts_r+0x78>
 80114f8:	6923      	ldr	r3, [r4, #16]
 80114fa:	b1db      	cbz	r3, 8011534 <_puts_r+0x78>
 80114fc:	3e01      	subs	r6, #1
 80114fe:	68a3      	ldr	r3, [r4, #8]
 8011500:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8011504:	3b01      	subs	r3, #1
 8011506:	60a3      	str	r3, [r4, #8]
 8011508:	bb39      	cbnz	r1, 801155a <_puts_r+0x9e>
 801150a:	2b00      	cmp	r3, #0
 801150c:	da38      	bge.n	8011580 <_puts_r+0xc4>
 801150e:	4622      	mov	r2, r4
 8011510:	210a      	movs	r1, #10
 8011512:	4628      	mov	r0, r5
 8011514:	f000 fa20 	bl	8011958 <__swbuf_r>
 8011518:	3001      	adds	r0, #1
 801151a:	d011      	beq.n	8011540 <_puts_r+0x84>
 801151c:	250a      	movs	r5, #10
 801151e:	e011      	b.n	8011544 <_puts_r+0x88>
 8011520:	4b1b      	ldr	r3, [pc, #108]	; (8011590 <_puts_r+0xd4>)
 8011522:	429c      	cmp	r4, r3
 8011524:	d101      	bne.n	801152a <_puts_r+0x6e>
 8011526:	68ac      	ldr	r4, [r5, #8]
 8011528:	e7da      	b.n	80114e0 <_puts_r+0x24>
 801152a:	4b1a      	ldr	r3, [pc, #104]	; (8011594 <_puts_r+0xd8>)
 801152c:	429c      	cmp	r4, r3
 801152e:	bf08      	it	eq
 8011530:	68ec      	ldreq	r4, [r5, #12]
 8011532:	e7d5      	b.n	80114e0 <_puts_r+0x24>
 8011534:	4621      	mov	r1, r4
 8011536:	4628      	mov	r0, r5
 8011538:	f000 fa72 	bl	8011a20 <__swsetup_r>
 801153c:	2800      	cmp	r0, #0
 801153e:	d0dd      	beq.n	80114fc <_puts_r+0x40>
 8011540:	f04f 35ff 	mov.w	r5, #4294967295
 8011544:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011546:	07da      	lsls	r2, r3, #31
 8011548:	d405      	bmi.n	8011556 <_puts_r+0x9a>
 801154a:	89a3      	ldrh	r3, [r4, #12]
 801154c:	059b      	lsls	r3, r3, #22
 801154e:	d402      	bmi.n	8011556 <_puts_r+0x9a>
 8011550:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011552:	f001 fb4b 	bl	8012bec <__retarget_lock_release_recursive>
 8011556:	4628      	mov	r0, r5
 8011558:	bd70      	pop	{r4, r5, r6, pc}
 801155a:	2b00      	cmp	r3, #0
 801155c:	da04      	bge.n	8011568 <_puts_r+0xac>
 801155e:	69a2      	ldr	r2, [r4, #24]
 8011560:	429a      	cmp	r2, r3
 8011562:	dc06      	bgt.n	8011572 <_puts_r+0xb6>
 8011564:	290a      	cmp	r1, #10
 8011566:	d004      	beq.n	8011572 <_puts_r+0xb6>
 8011568:	6823      	ldr	r3, [r4, #0]
 801156a:	1c5a      	adds	r2, r3, #1
 801156c:	6022      	str	r2, [r4, #0]
 801156e:	7019      	strb	r1, [r3, #0]
 8011570:	e7c5      	b.n	80114fe <_puts_r+0x42>
 8011572:	4622      	mov	r2, r4
 8011574:	4628      	mov	r0, r5
 8011576:	f000 f9ef 	bl	8011958 <__swbuf_r>
 801157a:	3001      	adds	r0, #1
 801157c:	d1bf      	bne.n	80114fe <_puts_r+0x42>
 801157e:	e7df      	b.n	8011540 <_puts_r+0x84>
 8011580:	6823      	ldr	r3, [r4, #0]
 8011582:	250a      	movs	r5, #10
 8011584:	1c5a      	adds	r2, r3, #1
 8011586:	6022      	str	r2, [r4, #0]
 8011588:	701d      	strb	r5, [r3, #0]
 801158a:	e7db      	b.n	8011544 <_puts_r+0x88>
 801158c:	08014ca8 	.word	0x08014ca8
 8011590:	08014cc8 	.word	0x08014cc8
 8011594:	08014c88 	.word	0x08014c88

08011598 <puts>:
 8011598:	4b02      	ldr	r3, [pc, #8]	; (80115a4 <puts+0xc>)
 801159a:	4601      	mov	r1, r0
 801159c:	6818      	ldr	r0, [r3, #0]
 801159e:	f7ff bf8d 	b.w	80114bc <_puts_r>
 80115a2:	bf00      	nop
 80115a4:	20000050 	.word	0x20000050

080115a8 <_sbrk_r>:
 80115a8:	b538      	push	{r3, r4, r5, lr}
 80115aa:	4d06      	ldr	r5, [pc, #24]	; (80115c4 <_sbrk_r+0x1c>)
 80115ac:	2300      	movs	r3, #0
 80115ae:	4604      	mov	r4, r0
 80115b0:	4608      	mov	r0, r1
 80115b2:	602b      	str	r3, [r5, #0]
 80115b4:	f7f2 f91e 	bl	80037f4 <_sbrk>
 80115b8:	1c43      	adds	r3, r0, #1
 80115ba:	d102      	bne.n	80115c2 <_sbrk_r+0x1a>
 80115bc:	682b      	ldr	r3, [r5, #0]
 80115be:	b103      	cbz	r3, 80115c2 <_sbrk_r+0x1a>
 80115c0:	6023      	str	r3, [r4, #0]
 80115c2:	bd38      	pop	{r3, r4, r5, pc}
 80115c4:	20005e34 	.word	0x20005e34

080115c8 <_raise_r>:
 80115c8:	291f      	cmp	r1, #31
 80115ca:	b538      	push	{r3, r4, r5, lr}
 80115cc:	4604      	mov	r4, r0
 80115ce:	460d      	mov	r5, r1
 80115d0:	d904      	bls.n	80115dc <_raise_r+0x14>
 80115d2:	2316      	movs	r3, #22
 80115d4:	6003      	str	r3, [r0, #0]
 80115d6:	f04f 30ff 	mov.w	r0, #4294967295
 80115da:	bd38      	pop	{r3, r4, r5, pc}
 80115dc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80115de:	b112      	cbz	r2, 80115e6 <_raise_r+0x1e>
 80115e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80115e4:	b94b      	cbnz	r3, 80115fa <_raise_r+0x32>
 80115e6:	4620      	mov	r0, r4
 80115e8:	f000 f830 	bl	801164c <_getpid_r>
 80115ec:	462a      	mov	r2, r5
 80115ee:	4601      	mov	r1, r0
 80115f0:	4620      	mov	r0, r4
 80115f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80115f6:	f000 b817 	b.w	8011628 <_kill_r>
 80115fa:	2b01      	cmp	r3, #1
 80115fc:	d00a      	beq.n	8011614 <_raise_r+0x4c>
 80115fe:	1c59      	adds	r1, r3, #1
 8011600:	d103      	bne.n	801160a <_raise_r+0x42>
 8011602:	2316      	movs	r3, #22
 8011604:	6003      	str	r3, [r0, #0]
 8011606:	2001      	movs	r0, #1
 8011608:	e7e7      	b.n	80115da <_raise_r+0x12>
 801160a:	2400      	movs	r4, #0
 801160c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8011610:	4628      	mov	r0, r5
 8011612:	4798      	blx	r3
 8011614:	2000      	movs	r0, #0
 8011616:	e7e0      	b.n	80115da <_raise_r+0x12>

08011618 <raise>:
 8011618:	4b02      	ldr	r3, [pc, #8]	; (8011624 <raise+0xc>)
 801161a:	4601      	mov	r1, r0
 801161c:	6818      	ldr	r0, [r3, #0]
 801161e:	f7ff bfd3 	b.w	80115c8 <_raise_r>
 8011622:	bf00      	nop
 8011624:	20000050 	.word	0x20000050

08011628 <_kill_r>:
 8011628:	b538      	push	{r3, r4, r5, lr}
 801162a:	4d07      	ldr	r5, [pc, #28]	; (8011648 <_kill_r+0x20>)
 801162c:	2300      	movs	r3, #0
 801162e:	4604      	mov	r4, r0
 8011630:	4608      	mov	r0, r1
 8011632:	4611      	mov	r1, r2
 8011634:	602b      	str	r3, [r5, #0]
 8011636:	f7f2 f871 	bl	800371c <_kill>
 801163a:	1c43      	adds	r3, r0, #1
 801163c:	d102      	bne.n	8011644 <_kill_r+0x1c>
 801163e:	682b      	ldr	r3, [r5, #0]
 8011640:	b103      	cbz	r3, 8011644 <_kill_r+0x1c>
 8011642:	6023      	str	r3, [r4, #0]
 8011644:	bd38      	pop	{r3, r4, r5, pc}
 8011646:	bf00      	nop
 8011648:	20005e34 	.word	0x20005e34

0801164c <_getpid_r>:
 801164c:	f7f2 b85e 	b.w	800370c <_getpid>

08011650 <siprintf>:
 8011650:	b40e      	push	{r1, r2, r3}
 8011652:	b500      	push	{lr}
 8011654:	b09c      	sub	sp, #112	; 0x70
 8011656:	ab1d      	add	r3, sp, #116	; 0x74
 8011658:	9002      	str	r0, [sp, #8]
 801165a:	9006      	str	r0, [sp, #24]
 801165c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8011660:	4809      	ldr	r0, [pc, #36]	; (8011688 <siprintf+0x38>)
 8011662:	9107      	str	r1, [sp, #28]
 8011664:	9104      	str	r1, [sp, #16]
 8011666:	4909      	ldr	r1, [pc, #36]	; (801168c <siprintf+0x3c>)
 8011668:	f853 2b04 	ldr.w	r2, [r3], #4
 801166c:	9105      	str	r1, [sp, #20]
 801166e:	6800      	ldr	r0, [r0, #0]
 8011670:	9301      	str	r3, [sp, #4]
 8011672:	a902      	add	r1, sp, #8
 8011674:	f001 ff36 	bl	80134e4 <_svfiprintf_r>
 8011678:	9b02      	ldr	r3, [sp, #8]
 801167a:	2200      	movs	r2, #0
 801167c:	701a      	strb	r2, [r3, #0]
 801167e:	b01c      	add	sp, #112	; 0x70
 8011680:	f85d eb04 	ldr.w	lr, [sp], #4
 8011684:	b003      	add	sp, #12
 8011686:	4770      	bx	lr
 8011688:	20000050 	.word	0x20000050
 801168c:	ffff0208 	.word	0xffff0208

08011690 <siscanf>:
 8011690:	b40e      	push	{r1, r2, r3}
 8011692:	b510      	push	{r4, lr}
 8011694:	b09f      	sub	sp, #124	; 0x7c
 8011696:	ac21      	add	r4, sp, #132	; 0x84
 8011698:	f44f 7101 	mov.w	r1, #516	; 0x204
 801169c:	f854 2b04 	ldr.w	r2, [r4], #4
 80116a0:	9201      	str	r2, [sp, #4]
 80116a2:	f8ad 101c 	strh.w	r1, [sp, #28]
 80116a6:	9004      	str	r0, [sp, #16]
 80116a8:	9008      	str	r0, [sp, #32]
 80116aa:	f7ee fd9b 	bl	80001e4 <strlen>
 80116ae:	4b0c      	ldr	r3, [pc, #48]	; (80116e0 <siscanf+0x50>)
 80116b0:	9005      	str	r0, [sp, #20]
 80116b2:	9009      	str	r0, [sp, #36]	; 0x24
 80116b4:	930d      	str	r3, [sp, #52]	; 0x34
 80116b6:	480b      	ldr	r0, [pc, #44]	; (80116e4 <siscanf+0x54>)
 80116b8:	9a01      	ldr	r2, [sp, #4]
 80116ba:	6800      	ldr	r0, [r0, #0]
 80116bc:	9403      	str	r4, [sp, #12]
 80116be:	2300      	movs	r3, #0
 80116c0:	9311      	str	r3, [sp, #68]	; 0x44
 80116c2:	9316      	str	r3, [sp, #88]	; 0x58
 80116c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80116c8:	f8ad 301e 	strh.w	r3, [sp, #30]
 80116cc:	a904      	add	r1, sp, #16
 80116ce:	4623      	mov	r3, r4
 80116d0:	f002 f862 	bl	8013798 <__ssvfiscanf_r>
 80116d4:	b01f      	add	sp, #124	; 0x7c
 80116d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80116da:	b003      	add	sp, #12
 80116dc:	4770      	bx	lr
 80116de:	bf00      	nop
 80116e0:	0801170b 	.word	0x0801170b
 80116e4:	20000050 	.word	0x20000050

080116e8 <__sread>:
 80116e8:	b510      	push	{r4, lr}
 80116ea:	460c      	mov	r4, r1
 80116ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80116f0:	f002 fc76 	bl	8013fe0 <_read_r>
 80116f4:	2800      	cmp	r0, #0
 80116f6:	bfab      	itete	ge
 80116f8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80116fa:	89a3      	ldrhlt	r3, [r4, #12]
 80116fc:	181b      	addge	r3, r3, r0
 80116fe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8011702:	bfac      	ite	ge
 8011704:	6563      	strge	r3, [r4, #84]	; 0x54
 8011706:	81a3      	strhlt	r3, [r4, #12]
 8011708:	bd10      	pop	{r4, pc}

0801170a <__seofread>:
 801170a:	2000      	movs	r0, #0
 801170c:	4770      	bx	lr

0801170e <__swrite>:
 801170e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011712:	461f      	mov	r7, r3
 8011714:	898b      	ldrh	r3, [r1, #12]
 8011716:	05db      	lsls	r3, r3, #23
 8011718:	4605      	mov	r5, r0
 801171a:	460c      	mov	r4, r1
 801171c:	4616      	mov	r6, r2
 801171e:	d505      	bpl.n	801172c <__swrite+0x1e>
 8011720:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011724:	2302      	movs	r3, #2
 8011726:	2200      	movs	r2, #0
 8011728:	f001 fa62 	bl	8012bf0 <_lseek_r>
 801172c:	89a3      	ldrh	r3, [r4, #12]
 801172e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011732:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011736:	81a3      	strh	r3, [r4, #12]
 8011738:	4632      	mov	r2, r6
 801173a:	463b      	mov	r3, r7
 801173c:	4628      	mov	r0, r5
 801173e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011742:	f000 b95b 	b.w	80119fc <_write_r>

08011746 <__sseek>:
 8011746:	b510      	push	{r4, lr}
 8011748:	460c      	mov	r4, r1
 801174a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801174e:	f001 fa4f 	bl	8012bf0 <_lseek_r>
 8011752:	1c43      	adds	r3, r0, #1
 8011754:	89a3      	ldrh	r3, [r4, #12]
 8011756:	bf15      	itete	ne
 8011758:	6560      	strne	r0, [r4, #84]	; 0x54
 801175a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801175e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011762:	81a3      	strheq	r3, [r4, #12]
 8011764:	bf18      	it	ne
 8011766:	81a3      	strhne	r3, [r4, #12]
 8011768:	bd10      	pop	{r4, pc}

0801176a <__sclose>:
 801176a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801176e:	f000 b9e3 	b.w	8011b38 <_close_r>

08011772 <strcpy>:
 8011772:	4603      	mov	r3, r0
 8011774:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011778:	f803 2b01 	strb.w	r2, [r3], #1
 801177c:	2a00      	cmp	r2, #0
 801177e:	d1f9      	bne.n	8011774 <strcpy+0x2>
 8011780:	4770      	bx	lr
	...

08011784 <strtok>:
 8011784:	4b16      	ldr	r3, [pc, #88]	; (80117e0 <strtok+0x5c>)
 8011786:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011788:	681e      	ldr	r6, [r3, #0]
 801178a:	6db4      	ldr	r4, [r6, #88]	; 0x58
 801178c:	4605      	mov	r5, r0
 801178e:	b9fc      	cbnz	r4, 80117d0 <strtok+0x4c>
 8011790:	2050      	movs	r0, #80	; 0x50
 8011792:	9101      	str	r1, [sp, #4]
 8011794:	f7ff f90a 	bl	80109ac <malloc>
 8011798:	9901      	ldr	r1, [sp, #4]
 801179a:	65b0      	str	r0, [r6, #88]	; 0x58
 801179c:	4602      	mov	r2, r0
 801179e:	b920      	cbnz	r0, 80117aa <strtok+0x26>
 80117a0:	4b10      	ldr	r3, [pc, #64]	; (80117e4 <strtok+0x60>)
 80117a2:	4811      	ldr	r0, [pc, #68]	; (80117e8 <strtok+0x64>)
 80117a4:	2157      	movs	r1, #87	; 0x57
 80117a6:	f000 f9a9 	bl	8011afc <__assert_func>
 80117aa:	e9c0 4400 	strd	r4, r4, [r0]
 80117ae:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80117b2:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80117b6:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80117ba:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80117be:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80117c2:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80117c6:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80117ca:	6184      	str	r4, [r0, #24]
 80117cc:	7704      	strb	r4, [r0, #28]
 80117ce:	6244      	str	r4, [r0, #36]	; 0x24
 80117d0:	6db2      	ldr	r2, [r6, #88]	; 0x58
 80117d2:	2301      	movs	r3, #1
 80117d4:	4628      	mov	r0, r5
 80117d6:	b002      	add	sp, #8
 80117d8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80117dc:	f000 b806 	b.w	80117ec <__strtok_r>
 80117e0:	20000050 	.word	0x20000050
 80117e4:	08014a5e 	.word	0x08014a5e
 80117e8:	08014a75 	.word	0x08014a75

080117ec <__strtok_r>:
 80117ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80117ee:	b908      	cbnz	r0, 80117f4 <__strtok_r+0x8>
 80117f0:	6810      	ldr	r0, [r2, #0]
 80117f2:	b188      	cbz	r0, 8011818 <__strtok_r+0x2c>
 80117f4:	4604      	mov	r4, r0
 80117f6:	4620      	mov	r0, r4
 80117f8:	f814 5b01 	ldrb.w	r5, [r4], #1
 80117fc:	460f      	mov	r7, r1
 80117fe:	f817 6b01 	ldrb.w	r6, [r7], #1
 8011802:	b91e      	cbnz	r6, 801180c <__strtok_r+0x20>
 8011804:	b965      	cbnz	r5, 8011820 <__strtok_r+0x34>
 8011806:	6015      	str	r5, [r2, #0]
 8011808:	4628      	mov	r0, r5
 801180a:	e005      	b.n	8011818 <__strtok_r+0x2c>
 801180c:	42b5      	cmp	r5, r6
 801180e:	d1f6      	bne.n	80117fe <__strtok_r+0x12>
 8011810:	2b00      	cmp	r3, #0
 8011812:	d1f0      	bne.n	80117f6 <__strtok_r+0xa>
 8011814:	6014      	str	r4, [r2, #0]
 8011816:	7003      	strb	r3, [r0, #0]
 8011818:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801181a:	461c      	mov	r4, r3
 801181c:	e00c      	b.n	8011838 <__strtok_r+0x4c>
 801181e:	b915      	cbnz	r5, 8011826 <__strtok_r+0x3a>
 8011820:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011824:	460e      	mov	r6, r1
 8011826:	f816 5b01 	ldrb.w	r5, [r6], #1
 801182a:	42ab      	cmp	r3, r5
 801182c:	d1f7      	bne.n	801181e <__strtok_r+0x32>
 801182e:	2b00      	cmp	r3, #0
 8011830:	d0f3      	beq.n	801181a <__strtok_r+0x2e>
 8011832:	2300      	movs	r3, #0
 8011834:	f804 3c01 	strb.w	r3, [r4, #-1]
 8011838:	6014      	str	r4, [r2, #0]
 801183a:	e7ed      	b.n	8011818 <__strtok_r+0x2c>

0801183c <_strtol_l.constprop.0>:
 801183c:	2b01      	cmp	r3, #1
 801183e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011842:	d001      	beq.n	8011848 <_strtol_l.constprop.0+0xc>
 8011844:	2b24      	cmp	r3, #36	; 0x24
 8011846:	d906      	bls.n	8011856 <_strtol_l.constprop.0+0x1a>
 8011848:	f7ff f886 	bl	8010958 <__errno>
 801184c:	2316      	movs	r3, #22
 801184e:	6003      	str	r3, [r0, #0]
 8011850:	2000      	movs	r0, #0
 8011852:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011856:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 801193c <_strtol_l.constprop.0+0x100>
 801185a:	460d      	mov	r5, r1
 801185c:	462e      	mov	r6, r5
 801185e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011862:	f814 700c 	ldrb.w	r7, [r4, ip]
 8011866:	f017 0708 	ands.w	r7, r7, #8
 801186a:	d1f7      	bne.n	801185c <_strtol_l.constprop.0+0x20>
 801186c:	2c2d      	cmp	r4, #45	; 0x2d
 801186e:	d132      	bne.n	80118d6 <_strtol_l.constprop.0+0x9a>
 8011870:	782c      	ldrb	r4, [r5, #0]
 8011872:	2701      	movs	r7, #1
 8011874:	1cb5      	adds	r5, r6, #2
 8011876:	2b00      	cmp	r3, #0
 8011878:	d05b      	beq.n	8011932 <_strtol_l.constprop.0+0xf6>
 801187a:	2b10      	cmp	r3, #16
 801187c:	d109      	bne.n	8011892 <_strtol_l.constprop.0+0x56>
 801187e:	2c30      	cmp	r4, #48	; 0x30
 8011880:	d107      	bne.n	8011892 <_strtol_l.constprop.0+0x56>
 8011882:	782c      	ldrb	r4, [r5, #0]
 8011884:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8011888:	2c58      	cmp	r4, #88	; 0x58
 801188a:	d14d      	bne.n	8011928 <_strtol_l.constprop.0+0xec>
 801188c:	786c      	ldrb	r4, [r5, #1]
 801188e:	2310      	movs	r3, #16
 8011890:	3502      	adds	r5, #2
 8011892:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8011896:	f108 38ff 	add.w	r8, r8, #4294967295
 801189a:	f04f 0c00 	mov.w	ip, #0
 801189e:	fbb8 f9f3 	udiv	r9, r8, r3
 80118a2:	4666      	mov	r6, ip
 80118a4:	fb03 8a19 	mls	sl, r3, r9, r8
 80118a8:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80118ac:	f1be 0f09 	cmp.w	lr, #9
 80118b0:	d816      	bhi.n	80118e0 <_strtol_l.constprop.0+0xa4>
 80118b2:	4674      	mov	r4, lr
 80118b4:	42a3      	cmp	r3, r4
 80118b6:	dd24      	ble.n	8011902 <_strtol_l.constprop.0+0xc6>
 80118b8:	f1bc 0f00 	cmp.w	ip, #0
 80118bc:	db1e      	blt.n	80118fc <_strtol_l.constprop.0+0xc0>
 80118be:	45b1      	cmp	r9, r6
 80118c0:	d31c      	bcc.n	80118fc <_strtol_l.constprop.0+0xc0>
 80118c2:	d101      	bne.n	80118c8 <_strtol_l.constprop.0+0x8c>
 80118c4:	45a2      	cmp	sl, r4
 80118c6:	db19      	blt.n	80118fc <_strtol_l.constprop.0+0xc0>
 80118c8:	fb06 4603 	mla	r6, r6, r3, r4
 80118cc:	f04f 0c01 	mov.w	ip, #1
 80118d0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80118d4:	e7e8      	b.n	80118a8 <_strtol_l.constprop.0+0x6c>
 80118d6:	2c2b      	cmp	r4, #43	; 0x2b
 80118d8:	bf04      	itt	eq
 80118da:	782c      	ldrbeq	r4, [r5, #0]
 80118dc:	1cb5      	addeq	r5, r6, #2
 80118de:	e7ca      	b.n	8011876 <_strtol_l.constprop.0+0x3a>
 80118e0:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80118e4:	f1be 0f19 	cmp.w	lr, #25
 80118e8:	d801      	bhi.n	80118ee <_strtol_l.constprop.0+0xb2>
 80118ea:	3c37      	subs	r4, #55	; 0x37
 80118ec:	e7e2      	b.n	80118b4 <_strtol_l.constprop.0+0x78>
 80118ee:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80118f2:	f1be 0f19 	cmp.w	lr, #25
 80118f6:	d804      	bhi.n	8011902 <_strtol_l.constprop.0+0xc6>
 80118f8:	3c57      	subs	r4, #87	; 0x57
 80118fa:	e7db      	b.n	80118b4 <_strtol_l.constprop.0+0x78>
 80118fc:	f04f 3cff 	mov.w	ip, #4294967295
 8011900:	e7e6      	b.n	80118d0 <_strtol_l.constprop.0+0x94>
 8011902:	f1bc 0f00 	cmp.w	ip, #0
 8011906:	da05      	bge.n	8011914 <_strtol_l.constprop.0+0xd8>
 8011908:	2322      	movs	r3, #34	; 0x22
 801190a:	6003      	str	r3, [r0, #0]
 801190c:	4646      	mov	r6, r8
 801190e:	b942      	cbnz	r2, 8011922 <_strtol_l.constprop.0+0xe6>
 8011910:	4630      	mov	r0, r6
 8011912:	e79e      	b.n	8011852 <_strtol_l.constprop.0+0x16>
 8011914:	b107      	cbz	r7, 8011918 <_strtol_l.constprop.0+0xdc>
 8011916:	4276      	negs	r6, r6
 8011918:	2a00      	cmp	r2, #0
 801191a:	d0f9      	beq.n	8011910 <_strtol_l.constprop.0+0xd4>
 801191c:	f1bc 0f00 	cmp.w	ip, #0
 8011920:	d000      	beq.n	8011924 <_strtol_l.constprop.0+0xe8>
 8011922:	1e69      	subs	r1, r5, #1
 8011924:	6011      	str	r1, [r2, #0]
 8011926:	e7f3      	b.n	8011910 <_strtol_l.constprop.0+0xd4>
 8011928:	2430      	movs	r4, #48	; 0x30
 801192a:	2b00      	cmp	r3, #0
 801192c:	d1b1      	bne.n	8011892 <_strtol_l.constprop.0+0x56>
 801192e:	2308      	movs	r3, #8
 8011930:	e7af      	b.n	8011892 <_strtol_l.constprop.0+0x56>
 8011932:	2c30      	cmp	r4, #48	; 0x30
 8011934:	d0a5      	beq.n	8011882 <_strtol_l.constprop.0+0x46>
 8011936:	230a      	movs	r3, #10
 8011938:	e7ab      	b.n	8011892 <_strtol_l.constprop.0+0x56>
 801193a:	bf00      	nop
 801193c:	08014b0f 	.word	0x08014b0f

08011940 <_strtol_r>:
 8011940:	f7ff bf7c 	b.w	801183c <_strtol_l.constprop.0>

08011944 <strtol>:
 8011944:	4613      	mov	r3, r2
 8011946:	460a      	mov	r2, r1
 8011948:	4601      	mov	r1, r0
 801194a:	4802      	ldr	r0, [pc, #8]	; (8011954 <strtol+0x10>)
 801194c:	6800      	ldr	r0, [r0, #0]
 801194e:	f7ff bf75 	b.w	801183c <_strtol_l.constprop.0>
 8011952:	bf00      	nop
 8011954:	20000050 	.word	0x20000050

08011958 <__swbuf_r>:
 8011958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801195a:	460e      	mov	r6, r1
 801195c:	4614      	mov	r4, r2
 801195e:	4605      	mov	r5, r0
 8011960:	b118      	cbz	r0, 801196a <__swbuf_r+0x12>
 8011962:	6983      	ldr	r3, [r0, #24]
 8011964:	b90b      	cbnz	r3, 801196a <__swbuf_r+0x12>
 8011966:	f001 f88b 	bl	8012a80 <__sinit>
 801196a:	4b21      	ldr	r3, [pc, #132]	; (80119f0 <__swbuf_r+0x98>)
 801196c:	429c      	cmp	r4, r3
 801196e:	d12b      	bne.n	80119c8 <__swbuf_r+0x70>
 8011970:	686c      	ldr	r4, [r5, #4]
 8011972:	69a3      	ldr	r3, [r4, #24]
 8011974:	60a3      	str	r3, [r4, #8]
 8011976:	89a3      	ldrh	r3, [r4, #12]
 8011978:	071a      	lsls	r2, r3, #28
 801197a:	d52f      	bpl.n	80119dc <__swbuf_r+0x84>
 801197c:	6923      	ldr	r3, [r4, #16]
 801197e:	b36b      	cbz	r3, 80119dc <__swbuf_r+0x84>
 8011980:	6923      	ldr	r3, [r4, #16]
 8011982:	6820      	ldr	r0, [r4, #0]
 8011984:	1ac0      	subs	r0, r0, r3
 8011986:	6963      	ldr	r3, [r4, #20]
 8011988:	b2f6      	uxtb	r6, r6
 801198a:	4283      	cmp	r3, r0
 801198c:	4637      	mov	r7, r6
 801198e:	dc04      	bgt.n	801199a <__swbuf_r+0x42>
 8011990:	4621      	mov	r1, r4
 8011992:	4628      	mov	r0, r5
 8011994:	f000 ffe0 	bl	8012958 <_fflush_r>
 8011998:	bb30      	cbnz	r0, 80119e8 <__swbuf_r+0x90>
 801199a:	68a3      	ldr	r3, [r4, #8]
 801199c:	3b01      	subs	r3, #1
 801199e:	60a3      	str	r3, [r4, #8]
 80119a0:	6823      	ldr	r3, [r4, #0]
 80119a2:	1c5a      	adds	r2, r3, #1
 80119a4:	6022      	str	r2, [r4, #0]
 80119a6:	701e      	strb	r6, [r3, #0]
 80119a8:	6963      	ldr	r3, [r4, #20]
 80119aa:	3001      	adds	r0, #1
 80119ac:	4283      	cmp	r3, r0
 80119ae:	d004      	beq.n	80119ba <__swbuf_r+0x62>
 80119b0:	89a3      	ldrh	r3, [r4, #12]
 80119b2:	07db      	lsls	r3, r3, #31
 80119b4:	d506      	bpl.n	80119c4 <__swbuf_r+0x6c>
 80119b6:	2e0a      	cmp	r6, #10
 80119b8:	d104      	bne.n	80119c4 <__swbuf_r+0x6c>
 80119ba:	4621      	mov	r1, r4
 80119bc:	4628      	mov	r0, r5
 80119be:	f000 ffcb 	bl	8012958 <_fflush_r>
 80119c2:	b988      	cbnz	r0, 80119e8 <__swbuf_r+0x90>
 80119c4:	4638      	mov	r0, r7
 80119c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80119c8:	4b0a      	ldr	r3, [pc, #40]	; (80119f4 <__swbuf_r+0x9c>)
 80119ca:	429c      	cmp	r4, r3
 80119cc:	d101      	bne.n	80119d2 <__swbuf_r+0x7a>
 80119ce:	68ac      	ldr	r4, [r5, #8]
 80119d0:	e7cf      	b.n	8011972 <__swbuf_r+0x1a>
 80119d2:	4b09      	ldr	r3, [pc, #36]	; (80119f8 <__swbuf_r+0xa0>)
 80119d4:	429c      	cmp	r4, r3
 80119d6:	bf08      	it	eq
 80119d8:	68ec      	ldreq	r4, [r5, #12]
 80119da:	e7ca      	b.n	8011972 <__swbuf_r+0x1a>
 80119dc:	4621      	mov	r1, r4
 80119de:	4628      	mov	r0, r5
 80119e0:	f000 f81e 	bl	8011a20 <__swsetup_r>
 80119e4:	2800      	cmp	r0, #0
 80119e6:	d0cb      	beq.n	8011980 <__swbuf_r+0x28>
 80119e8:	f04f 37ff 	mov.w	r7, #4294967295
 80119ec:	e7ea      	b.n	80119c4 <__swbuf_r+0x6c>
 80119ee:	bf00      	nop
 80119f0:	08014ca8 	.word	0x08014ca8
 80119f4:	08014cc8 	.word	0x08014cc8
 80119f8:	08014c88 	.word	0x08014c88

080119fc <_write_r>:
 80119fc:	b538      	push	{r3, r4, r5, lr}
 80119fe:	4d07      	ldr	r5, [pc, #28]	; (8011a1c <_write_r+0x20>)
 8011a00:	4604      	mov	r4, r0
 8011a02:	4608      	mov	r0, r1
 8011a04:	4611      	mov	r1, r2
 8011a06:	2200      	movs	r2, #0
 8011a08:	602a      	str	r2, [r5, #0]
 8011a0a:	461a      	mov	r2, r3
 8011a0c:	f7f1 f8ae 	bl	8002b6c <_write>
 8011a10:	1c43      	adds	r3, r0, #1
 8011a12:	d102      	bne.n	8011a1a <_write_r+0x1e>
 8011a14:	682b      	ldr	r3, [r5, #0]
 8011a16:	b103      	cbz	r3, 8011a1a <_write_r+0x1e>
 8011a18:	6023      	str	r3, [r4, #0]
 8011a1a:	bd38      	pop	{r3, r4, r5, pc}
 8011a1c:	20005e34 	.word	0x20005e34

08011a20 <__swsetup_r>:
 8011a20:	4b32      	ldr	r3, [pc, #200]	; (8011aec <__swsetup_r+0xcc>)
 8011a22:	b570      	push	{r4, r5, r6, lr}
 8011a24:	681d      	ldr	r5, [r3, #0]
 8011a26:	4606      	mov	r6, r0
 8011a28:	460c      	mov	r4, r1
 8011a2a:	b125      	cbz	r5, 8011a36 <__swsetup_r+0x16>
 8011a2c:	69ab      	ldr	r3, [r5, #24]
 8011a2e:	b913      	cbnz	r3, 8011a36 <__swsetup_r+0x16>
 8011a30:	4628      	mov	r0, r5
 8011a32:	f001 f825 	bl	8012a80 <__sinit>
 8011a36:	4b2e      	ldr	r3, [pc, #184]	; (8011af0 <__swsetup_r+0xd0>)
 8011a38:	429c      	cmp	r4, r3
 8011a3a:	d10f      	bne.n	8011a5c <__swsetup_r+0x3c>
 8011a3c:	686c      	ldr	r4, [r5, #4]
 8011a3e:	89a3      	ldrh	r3, [r4, #12]
 8011a40:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011a44:	0719      	lsls	r1, r3, #28
 8011a46:	d42c      	bmi.n	8011aa2 <__swsetup_r+0x82>
 8011a48:	06dd      	lsls	r5, r3, #27
 8011a4a:	d411      	bmi.n	8011a70 <__swsetup_r+0x50>
 8011a4c:	2309      	movs	r3, #9
 8011a4e:	6033      	str	r3, [r6, #0]
 8011a50:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8011a54:	81a3      	strh	r3, [r4, #12]
 8011a56:	f04f 30ff 	mov.w	r0, #4294967295
 8011a5a:	e03e      	b.n	8011ada <__swsetup_r+0xba>
 8011a5c:	4b25      	ldr	r3, [pc, #148]	; (8011af4 <__swsetup_r+0xd4>)
 8011a5e:	429c      	cmp	r4, r3
 8011a60:	d101      	bne.n	8011a66 <__swsetup_r+0x46>
 8011a62:	68ac      	ldr	r4, [r5, #8]
 8011a64:	e7eb      	b.n	8011a3e <__swsetup_r+0x1e>
 8011a66:	4b24      	ldr	r3, [pc, #144]	; (8011af8 <__swsetup_r+0xd8>)
 8011a68:	429c      	cmp	r4, r3
 8011a6a:	bf08      	it	eq
 8011a6c:	68ec      	ldreq	r4, [r5, #12]
 8011a6e:	e7e6      	b.n	8011a3e <__swsetup_r+0x1e>
 8011a70:	0758      	lsls	r0, r3, #29
 8011a72:	d512      	bpl.n	8011a9a <__swsetup_r+0x7a>
 8011a74:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011a76:	b141      	cbz	r1, 8011a8a <__swsetup_r+0x6a>
 8011a78:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011a7c:	4299      	cmp	r1, r3
 8011a7e:	d002      	beq.n	8011a86 <__swsetup_r+0x66>
 8011a80:	4630      	mov	r0, r6
 8011a82:	f7fe ffb9 	bl	80109f8 <_free_r>
 8011a86:	2300      	movs	r3, #0
 8011a88:	6363      	str	r3, [r4, #52]	; 0x34
 8011a8a:	89a3      	ldrh	r3, [r4, #12]
 8011a8c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011a90:	81a3      	strh	r3, [r4, #12]
 8011a92:	2300      	movs	r3, #0
 8011a94:	6063      	str	r3, [r4, #4]
 8011a96:	6923      	ldr	r3, [r4, #16]
 8011a98:	6023      	str	r3, [r4, #0]
 8011a9a:	89a3      	ldrh	r3, [r4, #12]
 8011a9c:	f043 0308 	orr.w	r3, r3, #8
 8011aa0:	81a3      	strh	r3, [r4, #12]
 8011aa2:	6923      	ldr	r3, [r4, #16]
 8011aa4:	b94b      	cbnz	r3, 8011aba <__swsetup_r+0x9a>
 8011aa6:	89a3      	ldrh	r3, [r4, #12]
 8011aa8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8011aac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011ab0:	d003      	beq.n	8011aba <__swsetup_r+0x9a>
 8011ab2:	4621      	mov	r1, r4
 8011ab4:	4630      	mov	r0, r6
 8011ab6:	f001 f8d3 	bl	8012c60 <__smakebuf_r>
 8011aba:	89a0      	ldrh	r0, [r4, #12]
 8011abc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011ac0:	f010 0301 	ands.w	r3, r0, #1
 8011ac4:	d00a      	beq.n	8011adc <__swsetup_r+0xbc>
 8011ac6:	2300      	movs	r3, #0
 8011ac8:	60a3      	str	r3, [r4, #8]
 8011aca:	6963      	ldr	r3, [r4, #20]
 8011acc:	425b      	negs	r3, r3
 8011ace:	61a3      	str	r3, [r4, #24]
 8011ad0:	6923      	ldr	r3, [r4, #16]
 8011ad2:	b943      	cbnz	r3, 8011ae6 <__swsetup_r+0xc6>
 8011ad4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8011ad8:	d1ba      	bne.n	8011a50 <__swsetup_r+0x30>
 8011ada:	bd70      	pop	{r4, r5, r6, pc}
 8011adc:	0781      	lsls	r1, r0, #30
 8011ade:	bf58      	it	pl
 8011ae0:	6963      	ldrpl	r3, [r4, #20]
 8011ae2:	60a3      	str	r3, [r4, #8]
 8011ae4:	e7f4      	b.n	8011ad0 <__swsetup_r+0xb0>
 8011ae6:	2000      	movs	r0, #0
 8011ae8:	e7f7      	b.n	8011ada <__swsetup_r+0xba>
 8011aea:	bf00      	nop
 8011aec:	20000050 	.word	0x20000050
 8011af0:	08014ca8 	.word	0x08014ca8
 8011af4:	08014cc8 	.word	0x08014cc8
 8011af8:	08014c88 	.word	0x08014c88

08011afc <__assert_func>:
 8011afc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011afe:	4614      	mov	r4, r2
 8011b00:	461a      	mov	r2, r3
 8011b02:	4b09      	ldr	r3, [pc, #36]	; (8011b28 <__assert_func+0x2c>)
 8011b04:	681b      	ldr	r3, [r3, #0]
 8011b06:	4605      	mov	r5, r0
 8011b08:	68d8      	ldr	r0, [r3, #12]
 8011b0a:	b14c      	cbz	r4, 8011b20 <__assert_func+0x24>
 8011b0c:	4b07      	ldr	r3, [pc, #28]	; (8011b2c <__assert_func+0x30>)
 8011b0e:	9100      	str	r1, [sp, #0]
 8011b10:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011b14:	4906      	ldr	r1, [pc, #24]	; (8011b30 <__assert_func+0x34>)
 8011b16:	462b      	mov	r3, r5
 8011b18:	f001 f830 	bl	8012b7c <fiprintf>
 8011b1c:	f7fe ff10 	bl	8010940 <abort>
 8011b20:	4b04      	ldr	r3, [pc, #16]	; (8011b34 <__assert_func+0x38>)
 8011b22:	461c      	mov	r4, r3
 8011b24:	e7f3      	b.n	8011b0e <__assert_func+0x12>
 8011b26:	bf00      	nop
 8011b28:	20000050 	.word	0x20000050
 8011b2c:	08014ad2 	.word	0x08014ad2
 8011b30:	08014adf 	.word	0x08014adf
 8011b34:	08014b0d 	.word	0x08014b0d

08011b38 <_close_r>:
 8011b38:	b538      	push	{r3, r4, r5, lr}
 8011b3a:	4d06      	ldr	r5, [pc, #24]	; (8011b54 <_close_r+0x1c>)
 8011b3c:	2300      	movs	r3, #0
 8011b3e:	4604      	mov	r4, r0
 8011b40:	4608      	mov	r0, r1
 8011b42:	602b      	str	r3, [r5, #0]
 8011b44:	f7f1 fe21 	bl	800378a <_close>
 8011b48:	1c43      	adds	r3, r0, #1
 8011b4a:	d102      	bne.n	8011b52 <_close_r+0x1a>
 8011b4c:	682b      	ldr	r3, [r5, #0]
 8011b4e:	b103      	cbz	r3, 8011b52 <_close_r+0x1a>
 8011b50:	6023      	str	r3, [r4, #0]
 8011b52:	bd38      	pop	{r3, r4, r5, pc}
 8011b54:	20005e34 	.word	0x20005e34

08011b58 <quorem>:
 8011b58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b5c:	6903      	ldr	r3, [r0, #16]
 8011b5e:	690c      	ldr	r4, [r1, #16]
 8011b60:	42a3      	cmp	r3, r4
 8011b62:	4607      	mov	r7, r0
 8011b64:	f2c0 8081 	blt.w	8011c6a <quorem+0x112>
 8011b68:	3c01      	subs	r4, #1
 8011b6a:	f101 0814 	add.w	r8, r1, #20
 8011b6e:	f100 0514 	add.w	r5, r0, #20
 8011b72:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011b76:	9301      	str	r3, [sp, #4]
 8011b78:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8011b7c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011b80:	3301      	adds	r3, #1
 8011b82:	429a      	cmp	r2, r3
 8011b84:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8011b88:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8011b8c:	fbb2 f6f3 	udiv	r6, r2, r3
 8011b90:	d331      	bcc.n	8011bf6 <quorem+0x9e>
 8011b92:	f04f 0e00 	mov.w	lr, #0
 8011b96:	4640      	mov	r0, r8
 8011b98:	46ac      	mov	ip, r5
 8011b9a:	46f2      	mov	sl, lr
 8011b9c:	f850 2b04 	ldr.w	r2, [r0], #4
 8011ba0:	b293      	uxth	r3, r2
 8011ba2:	fb06 e303 	mla	r3, r6, r3, lr
 8011ba6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8011baa:	b29b      	uxth	r3, r3
 8011bac:	ebaa 0303 	sub.w	r3, sl, r3
 8011bb0:	f8dc a000 	ldr.w	sl, [ip]
 8011bb4:	0c12      	lsrs	r2, r2, #16
 8011bb6:	fa13 f38a 	uxtah	r3, r3, sl
 8011bba:	fb06 e202 	mla	r2, r6, r2, lr
 8011bbe:	9300      	str	r3, [sp, #0]
 8011bc0:	9b00      	ldr	r3, [sp, #0]
 8011bc2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8011bc6:	b292      	uxth	r2, r2
 8011bc8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8011bcc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011bd0:	f8bd 3000 	ldrh.w	r3, [sp]
 8011bd4:	4581      	cmp	r9, r0
 8011bd6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011bda:	f84c 3b04 	str.w	r3, [ip], #4
 8011bde:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8011be2:	d2db      	bcs.n	8011b9c <quorem+0x44>
 8011be4:	f855 300b 	ldr.w	r3, [r5, fp]
 8011be8:	b92b      	cbnz	r3, 8011bf6 <quorem+0x9e>
 8011bea:	9b01      	ldr	r3, [sp, #4]
 8011bec:	3b04      	subs	r3, #4
 8011bee:	429d      	cmp	r5, r3
 8011bf0:	461a      	mov	r2, r3
 8011bf2:	d32e      	bcc.n	8011c52 <quorem+0xfa>
 8011bf4:	613c      	str	r4, [r7, #16]
 8011bf6:	4638      	mov	r0, r7
 8011bf8:	f001 fb00 	bl	80131fc <__mcmp>
 8011bfc:	2800      	cmp	r0, #0
 8011bfe:	db24      	blt.n	8011c4a <quorem+0xf2>
 8011c00:	3601      	adds	r6, #1
 8011c02:	4628      	mov	r0, r5
 8011c04:	f04f 0c00 	mov.w	ip, #0
 8011c08:	f858 2b04 	ldr.w	r2, [r8], #4
 8011c0c:	f8d0 e000 	ldr.w	lr, [r0]
 8011c10:	b293      	uxth	r3, r2
 8011c12:	ebac 0303 	sub.w	r3, ip, r3
 8011c16:	0c12      	lsrs	r2, r2, #16
 8011c18:	fa13 f38e 	uxtah	r3, r3, lr
 8011c1c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8011c20:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011c24:	b29b      	uxth	r3, r3
 8011c26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011c2a:	45c1      	cmp	r9, r8
 8011c2c:	f840 3b04 	str.w	r3, [r0], #4
 8011c30:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8011c34:	d2e8      	bcs.n	8011c08 <quorem+0xb0>
 8011c36:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011c3a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011c3e:	b922      	cbnz	r2, 8011c4a <quorem+0xf2>
 8011c40:	3b04      	subs	r3, #4
 8011c42:	429d      	cmp	r5, r3
 8011c44:	461a      	mov	r2, r3
 8011c46:	d30a      	bcc.n	8011c5e <quorem+0x106>
 8011c48:	613c      	str	r4, [r7, #16]
 8011c4a:	4630      	mov	r0, r6
 8011c4c:	b003      	add	sp, #12
 8011c4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c52:	6812      	ldr	r2, [r2, #0]
 8011c54:	3b04      	subs	r3, #4
 8011c56:	2a00      	cmp	r2, #0
 8011c58:	d1cc      	bne.n	8011bf4 <quorem+0x9c>
 8011c5a:	3c01      	subs	r4, #1
 8011c5c:	e7c7      	b.n	8011bee <quorem+0x96>
 8011c5e:	6812      	ldr	r2, [r2, #0]
 8011c60:	3b04      	subs	r3, #4
 8011c62:	2a00      	cmp	r2, #0
 8011c64:	d1f0      	bne.n	8011c48 <quorem+0xf0>
 8011c66:	3c01      	subs	r4, #1
 8011c68:	e7eb      	b.n	8011c42 <quorem+0xea>
 8011c6a:	2000      	movs	r0, #0
 8011c6c:	e7ee      	b.n	8011c4c <quorem+0xf4>
	...

08011c70 <_dtoa_r>:
 8011c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c74:	ed2d 8b04 	vpush	{d8-d9}
 8011c78:	ec57 6b10 	vmov	r6, r7, d0
 8011c7c:	b093      	sub	sp, #76	; 0x4c
 8011c7e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8011c80:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8011c84:	9106      	str	r1, [sp, #24]
 8011c86:	ee10 aa10 	vmov	sl, s0
 8011c8a:	4604      	mov	r4, r0
 8011c8c:	9209      	str	r2, [sp, #36]	; 0x24
 8011c8e:	930c      	str	r3, [sp, #48]	; 0x30
 8011c90:	46bb      	mov	fp, r7
 8011c92:	b975      	cbnz	r5, 8011cb2 <_dtoa_r+0x42>
 8011c94:	2010      	movs	r0, #16
 8011c96:	f7fe fe89 	bl	80109ac <malloc>
 8011c9a:	4602      	mov	r2, r0
 8011c9c:	6260      	str	r0, [r4, #36]	; 0x24
 8011c9e:	b920      	cbnz	r0, 8011caa <_dtoa_r+0x3a>
 8011ca0:	4ba7      	ldr	r3, [pc, #668]	; (8011f40 <_dtoa_r+0x2d0>)
 8011ca2:	21ea      	movs	r1, #234	; 0xea
 8011ca4:	48a7      	ldr	r0, [pc, #668]	; (8011f44 <_dtoa_r+0x2d4>)
 8011ca6:	f7ff ff29 	bl	8011afc <__assert_func>
 8011caa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8011cae:	6005      	str	r5, [r0, #0]
 8011cb0:	60c5      	str	r5, [r0, #12]
 8011cb2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011cb4:	6819      	ldr	r1, [r3, #0]
 8011cb6:	b151      	cbz	r1, 8011cce <_dtoa_r+0x5e>
 8011cb8:	685a      	ldr	r2, [r3, #4]
 8011cba:	604a      	str	r2, [r1, #4]
 8011cbc:	2301      	movs	r3, #1
 8011cbe:	4093      	lsls	r3, r2
 8011cc0:	608b      	str	r3, [r1, #8]
 8011cc2:	4620      	mov	r0, r4
 8011cc4:	f001 f858 	bl	8012d78 <_Bfree>
 8011cc8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011cca:	2200      	movs	r2, #0
 8011ccc:	601a      	str	r2, [r3, #0]
 8011cce:	1e3b      	subs	r3, r7, #0
 8011cd0:	bfaa      	itet	ge
 8011cd2:	2300      	movge	r3, #0
 8011cd4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8011cd8:	f8c8 3000 	strge.w	r3, [r8]
 8011cdc:	4b9a      	ldr	r3, [pc, #616]	; (8011f48 <_dtoa_r+0x2d8>)
 8011cde:	bfbc      	itt	lt
 8011ce0:	2201      	movlt	r2, #1
 8011ce2:	f8c8 2000 	strlt.w	r2, [r8]
 8011ce6:	ea33 030b 	bics.w	r3, r3, fp
 8011cea:	d11b      	bne.n	8011d24 <_dtoa_r+0xb4>
 8011cec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011cee:	f242 730f 	movw	r3, #9999	; 0x270f
 8011cf2:	6013      	str	r3, [r2, #0]
 8011cf4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011cf8:	4333      	orrs	r3, r6
 8011cfa:	f000 8592 	beq.w	8012822 <_dtoa_r+0xbb2>
 8011cfe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011d00:	b963      	cbnz	r3, 8011d1c <_dtoa_r+0xac>
 8011d02:	4b92      	ldr	r3, [pc, #584]	; (8011f4c <_dtoa_r+0x2dc>)
 8011d04:	e022      	b.n	8011d4c <_dtoa_r+0xdc>
 8011d06:	4b92      	ldr	r3, [pc, #584]	; (8011f50 <_dtoa_r+0x2e0>)
 8011d08:	9301      	str	r3, [sp, #4]
 8011d0a:	3308      	adds	r3, #8
 8011d0c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8011d0e:	6013      	str	r3, [r2, #0]
 8011d10:	9801      	ldr	r0, [sp, #4]
 8011d12:	b013      	add	sp, #76	; 0x4c
 8011d14:	ecbd 8b04 	vpop	{d8-d9}
 8011d18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d1c:	4b8b      	ldr	r3, [pc, #556]	; (8011f4c <_dtoa_r+0x2dc>)
 8011d1e:	9301      	str	r3, [sp, #4]
 8011d20:	3303      	adds	r3, #3
 8011d22:	e7f3      	b.n	8011d0c <_dtoa_r+0x9c>
 8011d24:	2200      	movs	r2, #0
 8011d26:	2300      	movs	r3, #0
 8011d28:	4650      	mov	r0, sl
 8011d2a:	4659      	mov	r1, fp
 8011d2c:	f7ee fedc 	bl	8000ae8 <__aeabi_dcmpeq>
 8011d30:	ec4b ab19 	vmov	d9, sl, fp
 8011d34:	4680      	mov	r8, r0
 8011d36:	b158      	cbz	r0, 8011d50 <_dtoa_r+0xe0>
 8011d38:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011d3a:	2301      	movs	r3, #1
 8011d3c:	6013      	str	r3, [r2, #0]
 8011d3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011d40:	2b00      	cmp	r3, #0
 8011d42:	f000 856b 	beq.w	801281c <_dtoa_r+0xbac>
 8011d46:	4883      	ldr	r0, [pc, #524]	; (8011f54 <_dtoa_r+0x2e4>)
 8011d48:	6018      	str	r0, [r3, #0]
 8011d4a:	1e43      	subs	r3, r0, #1
 8011d4c:	9301      	str	r3, [sp, #4]
 8011d4e:	e7df      	b.n	8011d10 <_dtoa_r+0xa0>
 8011d50:	ec4b ab10 	vmov	d0, sl, fp
 8011d54:	aa10      	add	r2, sp, #64	; 0x40
 8011d56:	a911      	add	r1, sp, #68	; 0x44
 8011d58:	4620      	mov	r0, r4
 8011d5a:	f001 faf5 	bl	8013348 <__d2b>
 8011d5e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8011d62:	ee08 0a10 	vmov	s16, r0
 8011d66:	2d00      	cmp	r5, #0
 8011d68:	f000 8084 	beq.w	8011e74 <_dtoa_r+0x204>
 8011d6c:	ee19 3a90 	vmov	r3, s19
 8011d70:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011d74:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8011d78:	4656      	mov	r6, sl
 8011d7a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8011d7e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8011d82:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8011d86:	4b74      	ldr	r3, [pc, #464]	; (8011f58 <_dtoa_r+0x2e8>)
 8011d88:	2200      	movs	r2, #0
 8011d8a:	4630      	mov	r0, r6
 8011d8c:	4639      	mov	r1, r7
 8011d8e:	f7ee fa8b 	bl	80002a8 <__aeabi_dsub>
 8011d92:	a365      	add	r3, pc, #404	; (adr r3, 8011f28 <_dtoa_r+0x2b8>)
 8011d94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d98:	f7ee fc3e 	bl	8000618 <__aeabi_dmul>
 8011d9c:	a364      	add	r3, pc, #400	; (adr r3, 8011f30 <_dtoa_r+0x2c0>)
 8011d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011da2:	f7ee fa83 	bl	80002ac <__adddf3>
 8011da6:	4606      	mov	r6, r0
 8011da8:	4628      	mov	r0, r5
 8011daa:	460f      	mov	r7, r1
 8011dac:	f7ee fbca 	bl	8000544 <__aeabi_i2d>
 8011db0:	a361      	add	r3, pc, #388	; (adr r3, 8011f38 <_dtoa_r+0x2c8>)
 8011db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011db6:	f7ee fc2f 	bl	8000618 <__aeabi_dmul>
 8011dba:	4602      	mov	r2, r0
 8011dbc:	460b      	mov	r3, r1
 8011dbe:	4630      	mov	r0, r6
 8011dc0:	4639      	mov	r1, r7
 8011dc2:	f7ee fa73 	bl	80002ac <__adddf3>
 8011dc6:	4606      	mov	r6, r0
 8011dc8:	460f      	mov	r7, r1
 8011dca:	f7ee fed5 	bl	8000b78 <__aeabi_d2iz>
 8011dce:	2200      	movs	r2, #0
 8011dd0:	9000      	str	r0, [sp, #0]
 8011dd2:	2300      	movs	r3, #0
 8011dd4:	4630      	mov	r0, r6
 8011dd6:	4639      	mov	r1, r7
 8011dd8:	f7ee fe90 	bl	8000afc <__aeabi_dcmplt>
 8011ddc:	b150      	cbz	r0, 8011df4 <_dtoa_r+0x184>
 8011dde:	9800      	ldr	r0, [sp, #0]
 8011de0:	f7ee fbb0 	bl	8000544 <__aeabi_i2d>
 8011de4:	4632      	mov	r2, r6
 8011de6:	463b      	mov	r3, r7
 8011de8:	f7ee fe7e 	bl	8000ae8 <__aeabi_dcmpeq>
 8011dec:	b910      	cbnz	r0, 8011df4 <_dtoa_r+0x184>
 8011dee:	9b00      	ldr	r3, [sp, #0]
 8011df0:	3b01      	subs	r3, #1
 8011df2:	9300      	str	r3, [sp, #0]
 8011df4:	9b00      	ldr	r3, [sp, #0]
 8011df6:	2b16      	cmp	r3, #22
 8011df8:	d85a      	bhi.n	8011eb0 <_dtoa_r+0x240>
 8011dfa:	9a00      	ldr	r2, [sp, #0]
 8011dfc:	4b57      	ldr	r3, [pc, #348]	; (8011f5c <_dtoa_r+0x2ec>)
 8011dfe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e06:	ec51 0b19 	vmov	r0, r1, d9
 8011e0a:	f7ee fe77 	bl	8000afc <__aeabi_dcmplt>
 8011e0e:	2800      	cmp	r0, #0
 8011e10:	d050      	beq.n	8011eb4 <_dtoa_r+0x244>
 8011e12:	9b00      	ldr	r3, [sp, #0]
 8011e14:	3b01      	subs	r3, #1
 8011e16:	9300      	str	r3, [sp, #0]
 8011e18:	2300      	movs	r3, #0
 8011e1a:	930b      	str	r3, [sp, #44]	; 0x2c
 8011e1c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8011e1e:	1b5d      	subs	r5, r3, r5
 8011e20:	1e6b      	subs	r3, r5, #1
 8011e22:	9305      	str	r3, [sp, #20]
 8011e24:	bf45      	ittet	mi
 8011e26:	f1c5 0301 	rsbmi	r3, r5, #1
 8011e2a:	9304      	strmi	r3, [sp, #16]
 8011e2c:	2300      	movpl	r3, #0
 8011e2e:	2300      	movmi	r3, #0
 8011e30:	bf4c      	ite	mi
 8011e32:	9305      	strmi	r3, [sp, #20]
 8011e34:	9304      	strpl	r3, [sp, #16]
 8011e36:	9b00      	ldr	r3, [sp, #0]
 8011e38:	2b00      	cmp	r3, #0
 8011e3a:	db3d      	blt.n	8011eb8 <_dtoa_r+0x248>
 8011e3c:	9b05      	ldr	r3, [sp, #20]
 8011e3e:	9a00      	ldr	r2, [sp, #0]
 8011e40:	920a      	str	r2, [sp, #40]	; 0x28
 8011e42:	4413      	add	r3, r2
 8011e44:	9305      	str	r3, [sp, #20]
 8011e46:	2300      	movs	r3, #0
 8011e48:	9307      	str	r3, [sp, #28]
 8011e4a:	9b06      	ldr	r3, [sp, #24]
 8011e4c:	2b09      	cmp	r3, #9
 8011e4e:	f200 8089 	bhi.w	8011f64 <_dtoa_r+0x2f4>
 8011e52:	2b05      	cmp	r3, #5
 8011e54:	bfc4      	itt	gt
 8011e56:	3b04      	subgt	r3, #4
 8011e58:	9306      	strgt	r3, [sp, #24]
 8011e5a:	9b06      	ldr	r3, [sp, #24]
 8011e5c:	f1a3 0302 	sub.w	r3, r3, #2
 8011e60:	bfcc      	ite	gt
 8011e62:	2500      	movgt	r5, #0
 8011e64:	2501      	movle	r5, #1
 8011e66:	2b03      	cmp	r3, #3
 8011e68:	f200 8087 	bhi.w	8011f7a <_dtoa_r+0x30a>
 8011e6c:	e8df f003 	tbb	[pc, r3]
 8011e70:	59383a2d 	.word	0x59383a2d
 8011e74:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8011e78:	441d      	add	r5, r3
 8011e7a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8011e7e:	2b20      	cmp	r3, #32
 8011e80:	bfc1      	itttt	gt
 8011e82:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8011e86:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8011e8a:	fa0b f303 	lslgt.w	r3, fp, r3
 8011e8e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8011e92:	bfda      	itte	le
 8011e94:	f1c3 0320 	rsble	r3, r3, #32
 8011e98:	fa06 f003 	lslle.w	r0, r6, r3
 8011e9c:	4318      	orrgt	r0, r3
 8011e9e:	f7ee fb41 	bl	8000524 <__aeabi_ui2d>
 8011ea2:	2301      	movs	r3, #1
 8011ea4:	4606      	mov	r6, r0
 8011ea6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8011eaa:	3d01      	subs	r5, #1
 8011eac:	930e      	str	r3, [sp, #56]	; 0x38
 8011eae:	e76a      	b.n	8011d86 <_dtoa_r+0x116>
 8011eb0:	2301      	movs	r3, #1
 8011eb2:	e7b2      	b.n	8011e1a <_dtoa_r+0x1aa>
 8011eb4:	900b      	str	r0, [sp, #44]	; 0x2c
 8011eb6:	e7b1      	b.n	8011e1c <_dtoa_r+0x1ac>
 8011eb8:	9b04      	ldr	r3, [sp, #16]
 8011eba:	9a00      	ldr	r2, [sp, #0]
 8011ebc:	1a9b      	subs	r3, r3, r2
 8011ebe:	9304      	str	r3, [sp, #16]
 8011ec0:	4253      	negs	r3, r2
 8011ec2:	9307      	str	r3, [sp, #28]
 8011ec4:	2300      	movs	r3, #0
 8011ec6:	930a      	str	r3, [sp, #40]	; 0x28
 8011ec8:	e7bf      	b.n	8011e4a <_dtoa_r+0x1da>
 8011eca:	2300      	movs	r3, #0
 8011ecc:	9308      	str	r3, [sp, #32]
 8011ece:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011ed0:	2b00      	cmp	r3, #0
 8011ed2:	dc55      	bgt.n	8011f80 <_dtoa_r+0x310>
 8011ed4:	2301      	movs	r3, #1
 8011ed6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8011eda:	461a      	mov	r2, r3
 8011edc:	9209      	str	r2, [sp, #36]	; 0x24
 8011ede:	e00c      	b.n	8011efa <_dtoa_r+0x28a>
 8011ee0:	2301      	movs	r3, #1
 8011ee2:	e7f3      	b.n	8011ecc <_dtoa_r+0x25c>
 8011ee4:	2300      	movs	r3, #0
 8011ee6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011ee8:	9308      	str	r3, [sp, #32]
 8011eea:	9b00      	ldr	r3, [sp, #0]
 8011eec:	4413      	add	r3, r2
 8011eee:	9302      	str	r3, [sp, #8]
 8011ef0:	3301      	adds	r3, #1
 8011ef2:	2b01      	cmp	r3, #1
 8011ef4:	9303      	str	r3, [sp, #12]
 8011ef6:	bfb8      	it	lt
 8011ef8:	2301      	movlt	r3, #1
 8011efa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8011efc:	2200      	movs	r2, #0
 8011efe:	6042      	str	r2, [r0, #4]
 8011f00:	2204      	movs	r2, #4
 8011f02:	f102 0614 	add.w	r6, r2, #20
 8011f06:	429e      	cmp	r6, r3
 8011f08:	6841      	ldr	r1, [r0, #4]
 8011f0a:	d93d      	bls.n	8011f88 <_dtoa_r+0x318>
 8011f0c:	4620      	mov	r0, r4
 8011f0e:	f000 fef3 	bl	8012cf8 <_Balloc>
 8011f12:	9001      	str	r0, [sp, #4]
 8011f14:	2800      	cmp	r0, #0
 8011f16:	d13b      	bne.n	8011f90 <_dtoa_r+0x320>
 8011f18:	4b11      	ldr	r3, [pc, #68]	; (8011f60 <_dtoa_r+0x2f0>)
 8011f1a:	4602      	mov	r2, r0
 8011f1c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8011f20:	e6c0      	b.n	8011ca4 <_dtoa_r+0x34>
 8011f22:	2301      	movs	r3, #1
 8011f24:	e7df      	b.n	8011ee6 <_dtoa_r+0x276>
 8011f26:	bf00      	nop
 8011f28:	636f4361 	.word	0x636f4361
 8011f2c:	3fd287a7 	.word	0x3fd287a7
 8011f30:	8b60c8b3 	.word	0x8b60c8b3
 8011f34:	3fc68a28 	.word	0x3fc68a28
 8011f38:	509f79fb 	.word	0x509f79fb
 8011f3c:	3fd34413 	.word	0x3fd34413
 8011f40:	08014a5e 	.word	0x08014a5e
 8011f44:	08014c1c 	.word	0x08014c1c
 8011f48:	7ff00000 	.word	0x7ff00000
 8011f4c:	08014c18 	.word	0x08014c18
 8011f50:	08014c0f 	.word	0x08014c0f
 8011f54:	08014e5a 	.word	0x08014e5a
 8011f58:	3ff80000 	.word	0x3ff80000
 8011f5c:	08014d70 	.word	0x08014d70
 8011f60:	08014c77 	.word	0x08014c77
 8011f64:	2501      	movs	r5, #1
 8011f66:	2300      	movs	r3, #0
 8011f68:	9306      	str	r3, [sp, #24]
 8011f6a:	9508      	str	r5, [sp, #32]
 8011f6c:	f04f 33ff 	mov.w	r3, #4294967295
 8011f70:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8011f74:	2200      	movs	r2, #0
 8011f76:	2312      	movs	r3, #18
 8011f78:	e7b0      	b.n	8011edc <_dtoa_r+0x26c>
 8011f7a:	2301      	movs	r3, #1
 8011f7c:	9308      	str	r3, [sp, #32]
 8011f7e:	e7f5      	b.n	8011f6c <_dtoa_r+0x2fc>
 8011f80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011f82:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8011f86:	e7b8      	b.n	8011efa <_dtoa_r+0x28a>
 8011f88:	3101      	adds	r1, #1
 8011f8a:	6041      	str	r1, [r0, #4]
 8011f8c:	0052      	lsls	r2, r2, #1
 8011f8e:	e7b8      	b.n	8011f02 <_dtoa_r+0x292>
 8011f90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011f92:	9a01      	ldr	r2, [sp, #4]
 8011f94:	601a      	str	r2, [r3, #0]
 8011f96:	9b03      	ldr	r3, [sp, #12]
 8011f98:	2b0e      	cmp	r3, #14
 8011f9a:	f200 809d 	bhi.w	80120d8 <_dtoa_r+0x468>
 8011f9e:	2d00      	cmp	r5, #0
 8011fa0:	f000 809a 	beq.w	80120d8 <_dtoa_r+0x468>
 8011fa4:	9b00      	ldr	r3, [sp, #0]
 8011fa6:	2b00      	cmp	r3, #0
 8011fa8:	dd32      	ble.n	8012010 <_dtoa_r+0x3a0>
 8011faa:	4ab7      	ldr	r2, [pc, #732]	; (8012288 <_dtoa_r+0x618>)
 8011fac:	f003 030f 	and.w	r3, r3, #15
 8011fb0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8011fb4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011fb8:	9b00      	ldr	r3, [sp, #0]
 8011fba:	05d8      	lsls	r0, r3, #23
 8011fbc:	ea4f 1723 	mov.w	r7, r3, asr #4
 8011fc0:	d516      	bpl.n	8011ff0 <_dtoa_r+0x380>
 8011fc2:	4bb2      	ldr	r3, [pc, #712]	; (801228c <_dtoa_r+0x61c>)
 8011fc4:	ec51 0b19 	vmov	r0, r1, d9
 8011fc8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011fcc:	f7ee fc4e 	bl	800086c <__aeabi_ddiv>
 8011fd0:	f007 070f 	and.w	r7, r7, #15
 8011fd4:	4682      	mov	sl, r0
 8011fd6:	468b      	mov	fp, r1
 8011fd8:	2503      	movs	r5, #3
 8011fda:	4eac      	ldr	r6, [pc, #688]	; (801228c <_dtoa_r+0x61c>)
 8011fdc:	b957      	cbnz	r7, 8011ff4 <_dtoa_r+0x384>
 8011fde:	4642      	mov	r2, r8
 8011fe0:	464b      	mov	r3, r9
 8011fe2:	4650      	mov	r0, sl
 8011fe4:	4659      	mov	r1, fp
 8011fe6:	f7ee fc41 	bl	800086c <__aeabi_ddiv>
 8011fea:	4682      	mov	sl, r0
 8011fec:	468b      	mov	fp, r1
 8011fee:	e028      	b.n	8012042 <_dtoa_r+0x3d2>
 8011ff0:	2502      	movs	r5, #2
 8011ff2:	e7f2      	b.n	8011fda <_dtoa_r+0x36a>
 8011ff4:	07f9      	lsls	r1, r7, #31
 8011ff6:	d508      	bpl.n	801200a <_dtoa_r+0x39a>
 8011ff8:	4640      	mov	r0, r8
 8011ffa:	4649      	mov	r1, r9
 8011ffc:	e9d6 2300 	ldrd	r2, r3, [r6]
 8012000:	f7ee fb0a 	bl	8000618 <__aeabi_dmul>
 8012004:	3501      	adds	r5, #1
 8012006:	4680      	mov	r8, r0
 8012008:	4689      	mov	r9, r1
 801200a:	107f      	asrs	r7, r7, #1
 801200c:	3608      	adds	r6, #8
 801200e:	e7e5      	b.n	8011fdc <_dtoa_r+0x36c>
 8012010:	f000 809b 	beq.w	801214a <_dtoa_r+0x4da>
 8012014:	9b00      	ldr	r3, [sp, #0]
 8012016:	4f9d      	ldr	r7, [pc, #628]	; (801228c <_dtoa_r+0x61c>)
 8012018:	425e      	negs	r6, r3
 801201a:	4b9b      	ldr	r3, [pc, #620]	; (8012288 <_dtoa_r+0x618>)
 801201c:	f006 020f 	and.w	r2, r6, #15
 8012020:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012028:	ec51 0b19 	vmov	r0, r1, d9
 801202c:	f7ee faf4 	bl	8000618 <__aeabi_dmul>
 8012030:	1136      	asrs	r6, r6, #4
 8012032:	4682      	mov	sl, r0
 8012034:	468b      	mov	fp, r1
 8012036:	2300      	movs	r3, #0
 8012038:	2502      	movs	r5, #2
 801203a:	2e00      	cmp	r6, #0
 801203c:	d17a      	bne.n	8012134 <_dtoa_r+0x4c4>
 801203e:	2b00      	cmp	r3, #0
 8012040:	d1d3      	bne.n	8011fea <_dtoa_r+0x37a>
 8012042:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012044:	2b00      	cmp	r3, #0
 8012046:	f000 8082 	beq.w	801214e <_dtoa_r+0x4de>
 801204a:	4b91      	ldr	r3, [pc, #580]	; (8012290 <_dtoa_r+0x620>)
 801204c:	2200      	movs	r2, #0
 801204e:	4650      	mov	r0, sl
 8012050:	4659      	mov	r1, fp
 8012052:	f7ee fd53 	bl	8000afc <__aeabi_dcmplt>
 8012056:	2800      	cmp	r0, #0
 8012058:	d079      	beq.n	801214e <_dtoa_r+0x4de>
 801205a:	9b03      	ldr	r3, [sp, #12]
 801205c:	2b00      	cmp	r3, #0
 801205e:	d076      	beq.n	801214e <_dtoa_r+0x4de>
 8012060:	9b02      	ldr	r3, [sp, #8]
 8012062:	2b00      	cmp	r3, #0
 8012064:	dd36      	ble.n	80120d4 <_dtoa_r+0x464>
 8012066:	9b00      	ldr	r3, [sp, #0]
 8012068:	4650      	mov	r0, sl
 801206a:	4659      	mov	r1, fp
 801206c:	1e5f      	subs	r7, r3, #1
 801206e:	2200      	movs	r2, #0
 8012070:	4b88      	ldr	r3, [pc, #544]	; (8012294 <_dtoa_r+0x624>)
 8012072:	f7ee fad1 	bl	8000618 <__aeabi_dmul>
 8012076:	9e02      	ldr	r6, [sp, #8]
 8012078:	4682      	mov	sl, r0
 801207a:	468b      	mov	fp, r1
 801207c:	3501      	adds	r5, #1
 801207e:	4628      	mov	r0, r5
 8012080:	f7ee fa60 	bl	8000544 <__aeabi_i2d>
 8012084:	4652      	mov	r2, sl
 8012086:	465b      	mov	r3, fp
 8012088:	f7ee fac6 	bl	8000618 <__aeabi_dmul>
 801208c:	4b82      	ldr	r3, [pc, #520]	; (8012298 <_dtoa_r+0x628>)
 801208e:	2200      	movs	r2, #0
 8012090:	f7ee f90c 	bl	80002ac <__adddf3>
 8012094:	46d0      	mov	r8, sl
 8012096:	46d9      	mov	r9, fp
 8012098:	4682      	mov	sl, r0
 801209a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 801209e:	2e00      	cmp	r6, #0
 80120a0:	d158      	bne.n	8012154 <_dtoa_r+0x4e4>
 80120a2:	4b7e      	ldr	r3, [pc, #504]	; (801229c <_dtoa_r+0x62c>)
 80120a4:	2200      	movs	r2, #0
 80120a6:	4640      	mov	r0, r8
 80120a8:	4649      	mov	r1, r9
 80120aa:	f7ee f8fd 	bl	80002a8 <__aeabi_dsub>
 80120ae:	4652      	mov	r2, sl
 80120b0:	465b      	mov	r3, fp
 80120b2:	4680      	mov	r8, r0
 80120b4:	4689      	mov	r9, r1
 80120b6:	f7ee fd3f 	bl	8000b38 <__aeabi_dcmpgt>
 80120ba:	2800      	cmp	r0, #0
 80120bc:	f040 8295 	bne.w	80125ea <_dtoa_r+0x97a>
 80120c0:	4652      	mov	r2, sl
 80120c2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80120c6:	4640      	mov	r0, r8
 80120c8:	4649      	mov	r1, r9
 80120ca:	f7ee fd17 	bl	8000afc <__aeabi_dcmplt>
 80120ce:	2800      	cmp	r0, #0
 80120d0:	f040 8289 	bne.w	80125e6 <_dtoa_r+0x976>
 80120d4:	ec5b ab19 	vmov	sl, fp, d9
 80120d8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80120da:	2b00      	cmp	r3, #0
 80120dc:	f2c0 8148 	blt.w	8012370 <_dtoa_r+0x700>
 80120e0:	9a00      	ldr	r2, [sp, #0]
 80120e2:	2a0e      	cmp	r2, #14
 80120e4:	f300 8144 	bgt.w	8012370 <_dtoa_r+0x700>
 80120e8:	4b67      	ldr	r3, [pc, #412]	; (8012288 <_dtoa_r+0x618>)
 80120ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80120ee:	e9d3 8900 	ldrd	r8, r9, [r3]
 80120f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80120f4:	2b00      	cmp	r3, #0
 80120f6:	f280 80d5 	bge.w	80122a4 <_dtoa_r+0x634>
 80120fa:	9b03      	ldr	r3, [sp, #12]
 80120fc:	2b00      	cmp	r3, #0
 80120fe:	f300 80d1 	bgt.w	80122a4 <_dtoa_r+0x634>
 8012102:	f040 826f 	bne.w	80125e4 <_dtoa_r+0x974>
 8012106:	4b65      	ldr	r3, [pc, #404]	; (801229c <_dtoa_r+0x62c>)
 8012108:	2200      	movs	r2, #0
 801210a:	4640      	mov	r0, r8
 801210c:	4649      	mov	r1, r9
 801210e:	f7ee fa83 	bl	8000618 <__aeabi_dmul>
 8012112:	4652      	mov	r2, sl
 8012114:	465b      	mov	r3, fp
 8012116:	f7ee fd05 	bl	8000b24 <__aeabi_dcmpge>
 801211a:	9e03      	ldr	r6, [sp, #12]
 801211c:	4637      	mov	r7, r6
 801211e:	2800      	cmp	r0, #0
 8012120:	f040 8245 	bne.w	80125ae <_dtoa_r+0x93e>
 8012124:	9d01      	ldr	r5, [sp, #4]
 8012126:	2331      	movs	r3, #49	; 0x31
 8012128:	f805 3b01 	strb.w	r3, [r5], #1
 801212c:	9b00      	ldr	r3, [sp, #0]
 801212e:	3301      	adds	r3, #1
 8012130:	9300      	str	r3, [sp, #0]
 8012132:	e240      	b.n	80125b6 <_dtoa_r+0x946>
 8012134:	07f2      	lsls	r2, r6, #31
 8012136:	d505      	bpl.n	8012144 <_dtoa_r+0x4d4>
 8012138:	e9d7 2300 	ldrd	r2, r3, [r7]
 801213c:	f7ee fa6c 	bl	8000618 <__aeabi_dmul>
 8012140:	3501      	adds	r5, #1
 8012142:	2301      	movs	r3, #1
 8012144:	1076      	asrs	r6, r6, #1
 8012146:	3708      	adds	r7, #8
 8012148:	e777      	b.n	801203a <_dtoa_r+0x3ca>
 801214a:	2502      	movs	r5, #2
 801214c:	e779      	b.n	8012042 <_dtoa_r+0x3d2>
 801214e:	9f00      	ldr	r7, [sp, #0]
 8012150:	9e03      	ldr	r6, [sp, #12]
 8012152:	e794      	b.n	801207e <_dtoa_r+0x40e>
 8012154:	9901      	ldr	r1, [sp, #4]
 8012156:	4b4c      	ldr	r3, [pc, #304]	; (8012288 <_dtoa_r+0x618>)
 8012158:	4431      	add	r1, r6
 801215a:	910d      	str	r1, [sp, #52]	; 0x34
 801215c:	9908      	ldr	r1, [sp, #32]
 801215e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8012162:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012166:	2900      	cmp	r1, #0
 8012168:	d043      	beq.n	80121f2 <_dtoa_r+0x582>
 801216a:	494d      	ldr	r1, [pc, #308]	; (80122a0 <_dtoa_r+0x630>)
 801216c:	2000      	movs	r0, #0
 801216e:	f7ee fb7d 	bl	800086c <__aeabi_ddiv>
 8012172:	4652      	mov	r2, sl
 8012174:	465b      	mov	r3, fp
 8012176:	f7ee f897 	bl	80002a8 <__aeabi_dsub>
 801217a:	9d01      	ldr	r5, [sp, #4]
 801217c:	4682      	mov	sl, r0
 801217e:	468b      	mov	fp, r1
 8012180:	4649      	mov	r1, r9
 8012182:	4640      	mov	r0, r8
 8012184:	f7ee fcf8 	bl	8000b78 <__aeabi_d2iz>
 8012188:	4606      	mov	r6, r0
 801218a:	f7ee f9db 	bl	8000544 <__aeabi_i2d>
 801218e:	4602      	mov	r2, r0
 8012190:	460b      	mov	r3, r1
 8012192:	4640      	mov	r0, r8
 8012194:	4649      	mov	r1, r9
 8012196:	f7ee f887 	bl	80002a8 <__aeabi_dsub>
 801219a:	3630      	adds	r6, #48	; 0x30
 801219c:	f805 6b01 	strb.w	r6, [r5], #1
 80121a0:	4652      	mov	r2, sl
 80121a2:	465b      	mov	r3, fp
 80121a4:	4680      	mov	r8, r0
 80121a6:	4689      	mov	r9, r1
 80121a8:	f7ee fca8 	bl	8000afc <__aeabi_dcmplt>
 80121ac:	2800      	cmp	r0, #0
 80121ae:	d163      	bne.n	8012278 <_dtoa_r+0x608>
 80121b0:	4642      	mov	r2, r8
 80121b2:	464b      	mov	r3, r9
 80121b4:	4936      	ldr	r1, [pc, #216]	; (8012290 <_dtoa_r+0x620>)
 80121b6:	2000      	movs	r0, #0
 80121b8:	f7ee f876 	bl	80002a8 <__aeabi_dsub>
 80121bc:	4652      	mov	r2, sl
 80121be:	465b      	mov	r3, fp
 80121c0:	f7ee fc9c 	bl	8000afc <__aeabi_dcmplt>
 80121c4:	2800      	cmp	r0, #0
 80121c6:	f040 80b5 	bne.w	8012334 <_dtoa_r+0x6c4>
 80121ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80121cc:	429d      	cmp	r5, r3
 80121ce:	d081      	beq.n	80120d4 <_dtoa_r+0x464>
 80121d0:	4b30      	ldr	r3, [pc, #192]	; (8012294 <_dtoa_r+0x624>)
 80121d2:	2200      	movs	r2, #0
 80121d4:	4650      	mov	r0, sl
 80121d6:	4659      	mov	r1, fp
 80121d8:	f7ee fa1e 	bl	8000618 <__aeabi_dmul>
 80121dc:	4b2d      	ldr	r3, [pc, #180]	; (8012294 <_dtoa_r+0x624>)
 80121de:	4682      	mov	sl, r0
 80121e0:	468b      	mov	fp, r1
 80121e2:	4640      	mov	r0, r8
 80121e4:	4649      	mov	r1, r9
 80121e6:	2200      	movs	r2, #0
 80121e8:	f7ee fa16 	bl	8000618 <__aeabi_dmul>
 80121ec:	4680      	mov	r8, r0
 80121ee:	4689      	mov	r9, r1
 80121f0:	e7c6      	b.n	8012180 <_dtoa_r+0x510>
 80121f2:	4650      	mov	r0, sl
 80121f4:	4659      	mov	r1, fp
 80121f6:	f7ee fa0f 	bl	8000618 <__aeabi_dmul>
 80121fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80121fc:	9d01      	ldr	r5, [sp, #4]
 80121fe:	930f      	str	r3, [sp, #60]	; 0x3c
 8012200:	4682      	mov	sl, r0
 8012202:	468b      	mov	fp, r1
 8012204:	4649      	mov	r1, r9
 8012206:	4640      	mov	r0, r8
 8012208:	f7ee fcb6 	bl	8000b78 <__aeabi_d2iz>
 801220c:	4606      	mov	r6, r0
 801220e:	f7ee f999 	bl	8000544 <__aeabi_i2d>
 8012212:	3630      	adds	r6, #48	; 0x30
 8012214:	4602      	mov	r2, r0
 8012216:	460b      	mov	r3, r1
 8012218:	4640      	mov	r0, r8
 801221a:	4649      	mov	r1, r9
 801221c:	f7ee f844 	bl	80002a8 <__aeabi_dsub>
 8012220:	f805 6b01 	strb.w	r6, [r5], #1
 8012224:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012226:	429d      	cmp	r5, r3
 8012228:	4680      	mov	r8, r0
 801222a:	4689      	mov	r9, r1
 801222c:	f04f 0200 	mov.w	r2, #0
 8012230:	d124      	bne.n	801227c <_dtoa_r+0x60c>
 8012232:	4b1b      	ldr	r3, [pc, #108]	; (80122a0 <_dtoa_r+0x630>)
 8012234:	4650      	mov	r0, sl
 8012236:	4659      	mov	r1, fp
 8012238:	f7ee f838 	bl	80002ac <__adddf3>
 801223c:	4602      	mov	r2, r0
 801223e:	460b      	mov	r3, r1
 8012240:	4640      	mov	r0, r8
 8012242:	4649      	mov	r1, r9
 8012244:	f7ee fc78 	bl	8000b38 <__aeabi_dcmpgt>
 8012248:	2800      	cmp	r0, #0
 801224a:	d173      	bne.n	8012334 <_dtoa_r+0x6c4>
 801224c:	4652      	mov	r2, sl
 801224e:	465b      	mov	r3, fp
 8012250:	4913      	ldr	r1, [pc, #76]	; (80122a0 <_dtoa_r+0x630>)
 8012252:	2000      	movs	r0, #0
 8012254:	f7ee f828 	bl	80002a8 <__aeabi_dsub>
 8012258:	4602      	mov	r2, r0
 801225a:	460b      	mov	r3, r1
 801225c:	4640      	mov	r0, r8
 801225e:	4649      	mov	r1, r9
 8012260:	f7ee fc4c 	bl	8000afc <__aeabi_dcmplt>
 8012264:	2800      	cmp	r0, #0
 8012266:	f43f af35 	beq.w	80120d4 <_dtoa_r+0x464>
 801226a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801226c:	1e6b      	subs	r3, r5, #1
 801226e:	930f      	str	r3, [sp, #60]	; 0x3c
 8012270:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8012274:	2b30      	cmp	r3, #48	; 0x30
 8012276:	d0f8      	beq.n	801226a <_dtoa_r+0x5fa>
 8012278:	9700      	str	r7, [sp, #0]
 801227a:	e049      	b.n	8012310 <_dtoa_r+0x6a0>
 801227c:	4b05      	ldr	r3, [pc, #20]	; (8012294 <_dtoa_r+0x624>)
 801227e:	f7ee f9cb 	bl	8000618 <__aeabi_dmul>
 8012282:	4680      	mov	r8, r0
 8012284:	4689      	mov	r9, r1
 8012286:	e7bd      	b.n	8012204 <_dtoa_r+0x594>
 8012288:	08014d70 	.word	0x08014d70
 801228c:	08014d48 	.word	0x08014d48
 8012290:	3ff00000 	.word	0x3ff00000
 8012294:	40240000 	.word	0x40240000
 8012298:	401c0000 	.word	0x401c0000
 801229c:	40140000 	.word	0x40140000
 80122a0:	3fe00000 	.word	0x3fe00000
 80122a4:	9d01      	ldr	r5, [sp, #4]
 80122a6:	4656      	mov	r6, sl
 80122a8:	465f      	mov	r7, fp
 80122aa:	4642      	mov	r2, r8
 80122ac:	464b      	mov	r3, r9
 80122ae:	4630      	mov	r0, r6
 80122b0:	4639      	mov	r1, r7
 80122b2:	f7ee fadb 	bl	800086c <__aeabi_ddiv>
 80122b6:	f7ee fc5f 	bl	8000b78 <__aeabi_d2iz>
 80122ba:	4682      	mov	sl, r0
 80122bc:	f7ee f942 	bl	8000544 <__aeabi_i2d>
 80122c0:	4642      	mov	r2, r8
 80122c2:	464b      	mov	r3, r9
 80122c4:	f7ee f9a8 	bl	8000618 <__aeabi_dmul>
 80122c8:	4602      	mov	r2, r0
 80122ca:	460b      	mov	r3, r1
 80122cc:	4630      	mov	r0, r6
 80122ce:	4639      	mov	r1, r7
 80122d0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80122d4:	f7ed ffe8 	bl	80002a8 <__aeabi_dsub>
 80122d8:	f805 6b01 	strb.w	r6, [r5], #1
 80122dc:	9e01      	ldr	r6, [sp, #4]
 80122de:	9f03      	ldr	r7, [sp, #12]
 80122e0:	1bae      	subs	r6, r5, r6
 80122e2:	42b7      	cmp	r7, r6
 80122e4:	4602      	mov	r2, r0
 80122e6:	460b      	mov	r3, r1
 80122e8:	d135      	bne.n	8012356 <_dtoa_r+0x6e6>
 80122ea:	f7ed ffdf 	bl	80002ac <__adddf3>
 80122ee:	4642      	mov	r2, r8
 80122f0:	464b      	mov	r3, r9
 80122f2:	4606      	mov	r6, r0
 80122f4:	460f      	mov	r7, r1
 80122f6:	f7ee fc1f 	bl	8000b38 <__aeabi_dcmpgt>
 80122fa:	b9d0      	cbnz	r0, 8012332 <_dtoa_r+0x6c2>
 80122fc:	4642      	mov	r2, r8
 80122fe:	464b      	mov	r3, r9
 8012300:	4630      	mov	r0, r6
 8012302:	4639      	mov	r1, r7
 8012304:	f7ee fbf0 	bl	8000ae8 <__aeabi_dcmpeq>
 8012308:	b110      	cbz	r0, 8012310 <_dtoa_r+0x6a0>
 801230a:	f01a 0f01 	tst.w	sl, #1
 801230e:	d110      	bne.n	8012332 <_dtoa_r+0x6c2>
 8012310:	4620      	mov	r0, r4
 8012312:	ee18 1a10 	vmov	r1, s16
 8012316:	f000 fd2f 	bl	8012d78 <_Bfree>
 801231a:	2300      	movs	r3, #0
 801231c:	9800      	ldr	r0, [sp, #0]
 801231e:	702b      	strb	r3, [r5, #0]
 8012320:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012322:	3001      	adds	r0, #1
 8012324:	6018      	str	r0, [r3, #0]
 8012326:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012328:	2b00      	cmp	r3, #0
 801232a:	f43f acf1 	beq.w	8011d10 <_dtoa_r+0xa0>
 801232e:	601d      	str	r5, [r3, #0]
 8012330:	e4ee      	b.n	8011d10 <_dtoa_r+0xa0>
 8012332:	9f00      	ldr	r7, [sp, #0]
 8012334:	462b      	mov	r3, r5
 8012336:	461d      	mov	r5, r3
 8012338:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801233c:	2a39      	cmp	r2, #57	; 0x39
 801233e:	d106      	bne.n	801234e <_dtoa_r+0x6de>
 8012340:	9a01      	ldr	r2, [sp, #4]
 8012342:	429a      	cmp	r2, r3
 8012344:	d1f7      	bne.n	8012336 <_dtoa_r+0x6c6>
 8012346:	9901      	ldr	r1, [sp, #4]
 8012348:	2230      	movs	r2, #48	; 0x30
 801234a:	3701      	adds	r7, #1
 801234c:	700a      	strb	r2, [r1, #0]
 801234e:	781a      	ldrb	r2, [r3, #0]
 8012350:	3201      	adds	r2, #1
 8012352:	701a      	strb	r2, [r3, #0]
 8012354:	e790      	b.n	8012278 <_dtoa_r+0x608>
 8012356:	4ba6      	ldr	r3, [pc, #664]	; (80125f0 <_dtoa_r+0x980>)
 8012358:	2200      	movs	r2, #0
 801235a:	f7ee f95d 	bl	8000618 <__aeabi_dmul>
 801235e:	2200      	movs	r2, #0
 8012360:	2300      	movs	r3, #0
 8012362:	4606      	mov	r6, r0
 8012364:	460f      	mov	r7, r1
 8012366:	f7ee fbbf 	bl	8000ae8 <__aeabi_dcmpeq>
 801236a:	2800      	cmp	r0, #0
 801236c:	d09d      	beq.n	80122aa <_dtoa_r+0x63a>
 801236e:	e7cf      	b.n	8012310 <_dtoa_r+0x6a0>
 8012370:	9a08      	ldr	r2, [sp, #32]
 8012372:	2a00      	cmp	r2, #0
 8012374:	f000 80d7 	beq.w	8012526 <_dtoa_r+0x8b6>
 8012378:	9a06      	ldr	r2, [sp, #24]
 801237a:	2a01      	cmp	r2, #1
 801237c:	f300 80ba 	bgt.w	80124f4 <_dtoa_r+0x884>
 8012380:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012382:	2a00      	cmp	r2, #0
 8012384:	f000 80b2 	beq.w	80124ec <_dtoa_r+0x87c>
 8012388:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801238c:	9e07      	ldr	r6, [sp, #28]
 801238e:	9d04      	ldr	r5, [sp, #16]
 8012390:	9a04      	ldr	r2, [sp, #16]
 8012392:	441a      	add	r2, r3
 8012394:	9204      	str	r2, [sp, #16]
 8012396:	9a05      	ldr	r2, [sp, #20]
 8012398:	2101      	movs	r1, #1
 801239a:	441a      	add	r2, r3
 801239c:	4620      	mov	r0, r4
 801239e:	9205      	str	r2, [sp, #20]
 80123a0:	f000 fda2 	bl	8012ee8 <__i2b>
 80123a4:	4607      	mov	r7, r0
 80123a6:	2d00      	cmp	r5, #0
 80123a8:	dd0c      	ble.n	80123c4 <_dtoa_r+0x754>
 80123aa:	9b05      	ldr	r3, [sp, #20]
 80123ac:	2b00      	cmp	r3, #0
 80123ae:	dd09      	ble.n	80123c4 <_dtoa_r+0x754>
 80123b0:	42ab      	cmp	r3, r5
 80123b2:	9a04      	ldr	r2, [sp, #16]
 80123b4:	bfa8      	it	ge
 80123b6:	462b      	movge	r3, r5
 80123b8:	1ad2      	subs	r2, r2, r3
 80123ba:	9204      	str	r2, [sp, #16]
 80123bc:	9a05      	ldr	r2, [sp, #20]
 80123be:	1aed      	subs	r5, r5, r3
 80123c0:	1ad3      	subs	r3, r2, r3
 80123c2:	9305      	str	r3, [sp, #20]
 80123c4:	9b07      	ldr	r3, [sp, #28]
 80123c6:	b31b      	cbz	r3, 8012410 <_dtoa_r+0x7a0>
 80123c8:	9b08      	ldr	r3, [sp, #32]
 80123ca:	2b00      	cmp	r3, #0
 80123cc:	f000 80af 	beq.w	801252e <_dtoa_r+0x8be>
 80123d0:	2e00      	cmp	r6, #0
 80123d2:	dd13      	ble.n	80123fc <_dtoa_r+0x78c>
 80123d4:	4639      	mov	r1, r7
 80123d6:	4632      	mov	r2, r6
 80123d8:	4620      	mov	r0, r4
 80123da:	f000 fe45 	bl	8013068 <__pow5mult>
 80123de:	ee18 2a10 	vmov	r2, s16
 80123e2:	4601      	mov	r1, r0
 80123e4:	4607      	mov	r7, r0
 80123e6:	4620      	mov	r0, r4
 80123e8:	f000 fd94 	bl	8012f14 <__multiply>
 80123ec:	ee18 1a10 	vmov	r1, s16
 80123f0:	4680      	mov	r8, r0
 80123f2:	4620      	mov	r0, r4
 80123f4:	f000 fcc0 	bl	8012d78 <_Bfree>
 80123f8:	ee08 8a10 	vmov	s16, r8
 80123fc:	9b07      	ldr	r3, [sp, #28]
 80123fe:	1b9a      	subs	r2, r3, r6
 8012400:	d006      	beq.n	8012410 <_dtoa_r+0x7a0>
 8012402:	ee18 1a10 	vmov	r1, s16
 8012406:	4620      	mov	r0, r4
 8012408:	f000 fe2e 	bl	8013068 <__pow5mult>
 801240c:	ee08 0a10 	vmov	s16, r0
 8012410:	2101      	movs	r1, #1
 8012412:	4620      	mov	r0, r4
 8012414:	f000 fd68 	bl	8012ee8 <__i2b>
 8012418:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801241a:	2b00      	cmp	r3, #0
 801241c:	4606      	mov	r6, r0
 801241e:	f340 8088 	ble.w	8012532 <_dtoa_r+0x8c2>
 8012422:	461a      	mov	r2, r3
 8012424:	4601      	mov	r1, r0
 8012426:	4620      	mov	r0, r4
 8012428:	f000 fe1e 	bl	8013068 <__pow5mult>
 801242c:	9b06      	ldr	r3, [sp, #24]
 801242e:	2b01      	cmp	r3, #1
 8012430:	4606      	mov	r6, r0
 8012432:	f340 8081 	ble.w	8012538 <_dtoa_r+0x8c8>
 8012436:	f04f 0800 	mov.w	r8, #0
 801243a:	6933      	ldr	r3, [r6, #16]
 801243c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8012440:	6918      	ldr	r0, [r3, #16]
 8012442:	f000 fd01 	bl	8012e48 <__hi0bits>
 8012446:	f1c0 0020 	rsb	r0, r0, #32
 801244a:	9b05      	ldr	r3, [sp, #20]
 801244c:	4418      	add	r0, r3
 801244e:	f010 001f 	ands.w	r0, r0, #31
 8012452:	f000 8092 	beq.w	801257a <_dtoa_r+0x90a>
 8012456:	f1c0 0320 	rsb	r3, r0, #32
 801245a:	2b04      	cmp	r3, #4
 801245c:	f340 808a 	ble.w	8012574 <_dtoa_r+0x904>
 8012460:	f1c0 001c 	rsb	r0, r0, #28
 8012464:	9b04      	ldr	r3, [sp, #16]
 8012466:	4403      	add	r3, r0
 8012468:	9304      	str	r3, [sp, #16]
 801246a:	9b05      	ldr	r3, [sp, #20]
 801246c:	4403      	add	r3, r0
 801246e:	4405      	add	r5, r0
 8012470:	9305      	str	r3, [sp, #20]
 8012472:	9b04      	ldr	r3, [sp, #16]
 8012474:	2b00      	cmp	r3, #0
 8012476:	dd07      	ble.n	8012488 <_dtoa_r+0x818>
 8012478:	ee18 1a10 	vmov	r1, s16
 801247c:	461a      	mov	r2, r3
 801247e:	4620      	mov	r0, r4
 8012480:	f000 fe4c 	bl	801311c <__lshift>
 8012484:	ee08 0a10 	vmov	s16, r0
 8012488:	9b05      	ldr	r3, [sp, #20]
 801248a:	2b00      	cmp	r3, #0
 801248c:	dd05      	ble.n	801249a <_dtoa_r+0x82a>
 801248e:	4631      	mov	r1, r6
 8012490:	461a      	mov	r2, r3
 8012492:	4620      	mov	r0, r4
 8012494:	f000 fe42 	bl	801311c <__lshift>
 8012498:	4606      	mov	r6, r0
 801249a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801249c:	2b00      	cmp	r3, #0
 801249e:	d06e      	beq.n	801257e <_dtoa_r+0x90e>
 80124a0:	ee18 0a10 	vmov	r0, s16
 80124a4:	4631      	mov	r1, r6
 80124a6:	f000 fea9 	bl	80131fc <__mcmp>
 80124aa:	2800      	cmp	r0, #0
 80124ac:	da67      	bge.n	801257e <_dtoa_r+0x90e>
 80124ae:	9b00      	ldr	r3, [sp, #0]
 80124b0:	3b01      	subs	r3, #1
 80124b2:	ee18 1a10 	vmov	r1, s16
 80124b6:	9300      	str	r3, [sp, #0]
 80124b8:	220a      	movs	r2, #10
 80124ba:	2300      	movs	r3, #0
 80124bc:	4620      	mov	r0, r4
 80124be:	f000 fc7d 	bl	8012dbc <__multadd>
 80124c2:	9b08      	ldr	r3, [sp, #32]
 80124c4:	ee08 0a10 	vmov	s16, r0
 80124c8:	2b00      	cmp	r3, #0
 80124ca:	f000 81b1 	beq.w	8012830 <_dtoa_r+0xbc0>
 80124ce:	2300      	movs	r3, #0
 80124d0:	4639      	mov	r1, r7
 80124d2:	220a      	movs	r2, #10
 80124d4:	4620      	mov	r0, r4
 80124d6:	f000 fc71 	bl	8012dbc <__multadd>
 80124da:	9b02      	ldr	r3, [sp, #8]
 80124dc:	2b00      	cmp	r3, #0
 80124de:	4607      	mov	r7, r0
 80124e0:	f300 808e 	bgt.w	8012600 <_dtoa_r+0x990>
 80124e4:	9b06      	ldr	r3, [sp, #24]
 80124e6:	2b02      	cmp	r3, #2
 80124e8:	dc51      	bgt.n	801258e <_dtoa_r+0x91e>
 80124ea:	e089      	b.n	8012600 <_dtoa_r+0x990>
 80124ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80124ee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80124f2:	e74b      	b.n	801238c <_dtoa_r+0x71c>
 80124f4:	9b03      	ldr	r3, [sp, #12]
 80124f6:	1e5e      	subs	r6, r3, #1
 80124f8:	9b07      	ldr	r3, [sp, #28]
 80124fa:	42b3      	cmp	r3, r6
 80124fc:	bfbf      	itttt	lt
 80124fe:	9b07      	ldrlt	r3, [sp, #28]
 8012500:	9607      	strlt	r6, [sp, #28]
 8012502:	1af2      	sublt	r2, r6, r3
 8012504:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8012506:	bfb6      	itet	lt
 8012508:	189b      	addlt	r3, r3, r2
 801250a:	1b9e      	subge	r6, r3, r6
 801250c:	930a      	strlt	r3, [sp, #40]	; 0x28
 801250e:	9b03      	ldr	r3, [sp, #12]
 8012510:	bfb8      	it	lt
 8012512:	2600      	movlt	r6, #0
 8012514:	2b00      	cmp	r3, #0
 8012516:	bfb7      	itett	lt
 8012518:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 801251c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8012520:	1a9d      	sublt	r5, r3, r2
 8012522:	2300      	movlt	r3, #0
 8012524:	e734      	b.n	8012390 <_dtoa_r+0x720>
 8012526:	9e07      	ldr	r6, [sp, #28]
 8012528:	9d04      	ldr	r5, [sp, #16]
 801252a:	9f08      	ldr	r7, [sp, #32]
 801252c:	e73b      	b.n	80123a6 <_dtoa_r+0x736>
 801252e:	9a07      	ldr	r2, [sp, #28]
 8012530:	e767      	b.n	8012402 <_dtoa_r+0x792>
 8012532:	9b06      	ldr	r3, [sp, #24]
 8012534:	2b01      	cmp	r3, #1
 8012536:	dc18      	bgt.n	801256a <_dtoa_r+0x8fa>
 8012538:	f1ba 0f00 	cmp.w	sl, #0
 801253c:	d115      	bne.n	801256a <_dtoa_r+0x8fa>
 801253e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012542:	b993      	cbnz	r3, 801256a <_dtoa_r+0x8fa>
 8012544:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8012548:	0d1b      	lsrs	r3, r3, #20
 801254a:	051b      	lsls	r3, r3, #20
 801254c:	b183      	cbz	r3, 8012570 <_dtoa_r+0x900>
 801254e:	9b04      	ldr	r3, [sp, #16]
 8012550:	3301      	adds	r3, #1
 8012552:	9304      	str	r3, [sp, #16]
 8012554:	9b05      	ldr	r3, [sp, #20]
 8012556:	3301      	adds	r3, #1
 8012558:	9305      	str	r3, [sp, #20]
 801255a:	f04f 0801 	mov.w	r8, #1
 801255e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012560:	2b00      	cmp	r3, #0
 8012562:	f47f af6a 	bne.w	801243a <_dtoa_r+0x7ca>
 8012566:	2001      	movs	r0, #1
 8012568:	e76f      	b.n	801244a <_dtoa_r+0x7da>
 801256a:	f04f 0800 	mov.w	r8, #0
 801256e:	e7f6      	b.n	801255e <_dtoa_r+0x8ee>
 8012570:	4698      	mov	r8, r3
 8012572:	e7f4      	b.n	801255e <_dtoa_r+0x8ee>
 8012574:	f43f af7d 	beq.w	8012472 <_dtoa_r+0x802>
 8012578:	4618      	mov	r0, r3
 801257a:	301c      	adds	r0, #28
 801257c:	e772      	b.n	8012464 <_dtoa_r+0x7f4>
 801257e:	9b03      	ldr	r3, [sp, #12]
 8012580:	2b00      	cmp	r3, #0
 8012582:	dc37      	bgt.n	80125f4 <_dtoa_r+0x984>
 8012584:	9b06      	ldr	r3, [sp, #24]
 8012586:	2b02      	cmp	r3, #2
 8012588:	dd34      	ble.n	80125f4 <_dtoa_r+0x984>
 801258a:	9b03      	ldr	r3, [sp, #12]
 801258c:	9302      	str	r3, [sp, #8]
 801258e:	9b02      	ldr	r3, [sp, #8]
 8012590:	b96b      	cbnz	r3, 80125ae <_dtoa_r+0x93e>
 8012592:	4631      	mov	r1, r6
 8012594:	2205      	movs	r2, #5
 8012596:	4620      	mov	r0, r4
 8012598:	f000 fc10 	bl	8012dbc <__multadd>
 801259c:	4601      	mov	r1, r0
 801259e:	4606      	mov	r6, r0
 80125a0:	ee18 0a10 	vmov	r0, s16
 80125a4:	f000 fe2a 	bl	80131fc <__mcmp>
 80125a8:	2800      	cmp	r0, #0
 80125aa:	f73f adbb 	bgt.w	8012124 <_dtoa_r+0x4b4>
 80125ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80125b0:	9d01      	ldr	r5, [sp, #4]
 80125b2:	43db      	mvns	r3, r3
 80125b4:	9300      	str	r3, [sp, #0]
 80125b6:	f04f 0800 	mov.w	r8, #0
 80125ba:	4631      	mov	r1, r6
 80125bc:	4620      	mov	r0, r4
 80125be:	f000 fbdb 	bl	8012d78 <_Bfree>
 80125c2:	2f00      	cmp	r7, #0
 80125c4:	f43f aea4 	beq.w	8012310 <_dtoa_r+0x6a0>
 80125c8:	f1b8 0f00 	cmp.w	r8, #0
 80125cc:	d005      	beq.n	80125da <_dtoa_r+0x96a>
 80125ce:	45b8      	cmp	r8, r7
 80125d0:	d003      	beq.n	80125da <_dtoa_r+0x96a>
 80125d2:	4641      	mov	r1, r8
 80125d4:	4620      	mov	r0, r4
 80125d6:	f000 fbcf 	bl	8012d78 <_Bfree>
 80125da:	4639      	mov	r1, r7
 80125dc:	4620      	mov	r0, r4
 80125de:	f000 fbcb 	bl	8012d78 <_Bfree>
 80125e2:	e695      	b.n	8012310 <_dtoa_r+0x6a0>
 80125e4:	2600      	movs	r6, #0
 80125e6:	4637      	mov	r7, r6
 80125e8:	e7e1      	b.n	80125ae <_dtoa_r+0x93e>
 80125ea:	9700      	str	r7, [sp, #0]
 80125ec:	4637      	mov	r7, r6
 80125ee:	e599      	b.n	8012124 <_dtoa_r+0x4b4>
 80125f0:	40240000 	.word	0x40240000
 80125f4:	9b08      	ldr	r3, [sp, #32]
 80125f6:	2b00      	cmp	r3, #0
 80125f8:	f000 80ca 	beq.w	8012790 <_dtoa_r+0xb20>
 80125fc:	9b03      	ldr	r3, [sp, #12]
 80125fe:	9302      	str	r3, [sp, #8]
 8012600:	2d00      	cmp	r5, #0
 8012602:	dd05      	ble.n	8012610 <_dtoa_r+0x9a0>
 8012604:	4639      	mov	r1, r7
 8012606:	462a      	mov	r2, r5
 8012608:	4620      	mov	r0, r4
 801260a:	f000 fd87 	bl	801311c <__lshift>
 801260e:	4607      	mov	r7, r0
 8012610:	f1b8 0f00 	cmp.w	r8, #0
 8012614:	d05b      	beq.n	80126ce <_dtoa_r+0xa5e>
 8012616:	6879      	ldr	r1, [r7, #4]
 8012618:	4620      	mov	r0, r4
 801261a:	f000 fb6d 	bl	8012cf8 <_Balloc>
 801261e:	4605      	mov	r5, r0
 8012620:	b928      	cbnz	r0, 801262e <_dtoa_r+0x9be>
 8012622:	4b87      	ldr	r3, [pc, #540]	; (8012840 <_dtoa_r+0xbd0>)
 8012624:	4602      	mov	r2, r0
 8012626:	f240 21ea 	movw	r1, #746	; 0x2ea
 801262a:	f7ff bb3b 	b.w	8011ca4 <_dtoa_r+0x34>
 801262e:	693a      	ldr	r2, [r7, #16]
 8012630:	3202      	adds	r2, #2
 8012632:	0092      	lsls	r2, r2, #2
 8012634:	f107 010c 	add.w	r1, r7, #12
 8012638:	300c      	adds	r0, #12
 801263a:	f7fe f9c7 	bl	80109cc <memcpy>
 801263e:	2201      	movs	r2, #1
 8012640:	4629      	mov	r1, r5
 8012642:	4620      	mov	r0, r4
 8012644:	f000 fd6a 	bl	801311c <__lshift>
 8012648:	9b01      	ldr	r3, [sp, #4]
 801264a:	f103 0901 	add.w	r9, r3, #1
 801264e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8012652:	4413      	add	r3, r2
 8012654:	9305      	str	r3, [sp, #20]
 8012656:	f00a 0301 	and.w	r3, sl, #1
 801265a:	46b8      	mov	r8, r7
 801265c:	9304      	str	r3, [sp, #16]
 801265e:	4607      	mov	r7, r0
 8012660:	4631      	mov	r1, r6
 8012662:	ee18 0a10 	vmov	r0, s16
 8012666:	f7ff fa77 	bl	8011b58 <quorem>
 801266a:	4641      	mov	r1, r8
 801266c:	9002      	str	r0, [sp, #8]
 801266e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8012672:	ee18 0a10 	vmov	r0, s16
 8012676:	f000 fdc1 	bl	80131fc <__mcmp>
 801267a:	463a      	mov	r2, r7
 801267c:	9003      	str	r0, [sp, #12]
 801267e:	4631      	mov	r1, r6
 8012680:	4620      	mov	r0, r4
 8012682:	f000 fdd7 	bl	8013234 <__mdiff>
 8012686:	68c2      	ldr	r2, [r0, #12]
 8012688:	f109 3bff 	add.w	fp, r9, #4294967295
 801268c:	4605      	mov	r5, r0
 801268e:	bb02      	cbnz	r2, 80126d2 <_dtoa_r+0xa62>
 8012690:	4601      	mov	r1, r0
 8012692:	ee18 0a10 	vmov	r0, s16
 8012696:	f000 fdb1 	bl	80131fc <__mcmp>
 801269a:	4602      	mov	r2, r0
 801269c:	4629      	mov	r1, r5
 801269e:	4620      	mov	r0, r4
 80126a0:	9207      	str	r2, [sp, #28]
 80126a2:	f000 fb69 	bl	8012d78 <_Bfree>
 80126a6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80126aa:	ea43 0102 	orr.w	r1, r3, r2
 80126ae:	9b04      	ldr	r3, [sp, #16]
 80126b0:	430b      	orrs	r3, r1
 80126b2:	464d      	mov	r5, r9
 80126b4:	d10f      	bne.n	80126d6 <_dtoa_r+0xa66>
 80126b6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80126ba:	d02a      	beq.n	8012712 <_dtoa_r+0xaa2>
 80126bc:	9b03      	ldr	r3, [sp, #12]
 80126be:	2b00      	cmp	r3, #0
 80126c0:	dd02      	ble.n	80126c8 <_dtoa_r+0xa58>
 80126c2:	9b02      	ldr	r3, [sp, #8]
 80126c4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80126c8:	f88b a000 	strb.w	sl, [fp]
 80126cc:	e775      	b.n	80125ba <_dtoa_r+0x94a>
 80126ce:	4638      	mov	r0, r7
 80126d0:	e7ba      	b.n	8012648 <_dtoa_r+0x9d8>
 80126d2:	2201      	movs	r2, #1
 80126d4:	e7e2      	b.n	801269c <_dtoa_r+0xa2c>
 80126d6:	9b03      	ldr	r3, [sp, #12]
 80126d8:	2b00      	cmp	r3, #0
 80126da:	db04      	blt.n	80126e6 <_dtoa_r+0xa76>
 80126dc:	9906      	ldr	r1, [sp, #24]
 80126de:	430b      	orrs	r3, r1
 80126e0:	9904      	ldr	r1, [sp, #16]
 80126e2:	430b      	orrs	r3, r1
 80126e4:	d122      	bne.n	801272c <_dtoa_r+0xabc>
 80126e6:	2a00      	cmp	r2, #0
 80126e8:	ddee      	ble.n	80126c8 <_dtoa_r+0xa58>
 80126ea:	ee18 1a10 	vmov	r1, s16
 80126ee:	2201      	movs	r2, #1
 80126f0:	4620      	mov	r0, r4
 80126f2:	f000 fd13 	bl	801311c <__lshift>
 80126f6:	4631      	mov	r1, r6
 80126f8:	ee08 0a10 	vmov	s16, r0
 80126fc:	f000 fd7e 	bl	80131fc <__mcmp>
 8012700:	2800      	cmp	r0, #0
 8012702:	dc03      	bgt.n	801270c <_dtoa_r+0xa9c>
 8012704:	d1e0      	bne.n	80126c8 <_dtoa_r+0xa58>
 8012706:	f01a 0f01 	tst.w	sl, #1
 801270a:	d0dd      	beq.n	80126c8 <_dtoa_r+0xa58>
 801270c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8012710:	d1d7      	bne.n	80126c2 <_dtoa_r+0xa52>
 8012712:	2339      	movs	r3, #57	; 0x39
 8012714:	f88b 3000 	strb.w	r3, [fp]
 8012718:	462b      	mov	r3, r5
 801271a:	461d      	mov	r5, r3
 801271c:	3b01      	subs	r3, #1
 801271e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8012722:	2a39      	cmp	r2, #57	; 0x39
 8012724:	d071      	beq.n	801280a <_dtoa_r+0xb9a>
 8012726:	3201      	adds	r2, #1
 8012728:	701a      	strb	r2, [r3, #0]
 801272a:	e746      	b.n	80125ba <_dtoa_r+0x94a>
 801272c:	2a00      	cmp	r2, #0
 801272e:	dd07      	ble.n	8012740 <_dtoa_r+0xad0>
 8012730:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8012734:	d0ed      	beq.n	8012712 <_dtoa_r+0xaa2>
 8012736:	f10a 0301 	add.w	r3, sl, #1
 801273a:	f88b 3000 	strb.w	r3, [fp]
 801273e:	e73c      	b.n	80125ba <_dtoa_r+0x94a>
 8012740:	9b05      	ldr	r3, [sp, #20]
 8012742:	f809 ac01 	strb.w	sl, [r9, #-1]
 8012746:	4599      	cmp	r9, r3
 8012748:	d047      	beq.n	80127da <_dtoa_r+0xb6a>
 801274a:	ee18 1a10 	vmov	r1, s16
 801274e:	2300      	movs	r3, #0
 8012750:	220a      	movs	r2, #10
 8012752:	4620      	mov	r0, r4
 8012754:	f000 fb32 	bl	8012dbc <__multadd>
 8012758:	45b8      	cmp	r8, r7
 801275a:	ee08 0a10 	vmov	s16, r0
 801275e:	f04f 0300 	mov.w	r3, #0
 8012762:	f04f 020a 	mov.w	r2, #10
 8012766:	4641      	mov	r1, r8
 8012768:	4620      	mov	r0, r4
 801276a:	d106      	bne.n	801277a <_dtoa_r+0xb0a>
 801276c:	f000 fb26 	bl	8012dbc <__multadd>
 8012770:	4680      	mov	r8, r0
 8012772:	4607      	mov	r7, r0
 8012774:	f109 0901 	add.w	r9, r9, #1
 8012778:	e772      	b.n	8012660 <_dtoa_r+0x9f0>
 801277a:	f000 fb1f 	bl	8012dbc <__multadd>
 801277e:	4639      	mov	r1, r7
 8012780:	4680      	mov	r8, r0
 8012782:	2300      	movs	r3, #0
 8012784:	220a      	movs	r2, #10
 8012786:	4620      	mov	r0, r4
 8012788:	f000 fb18 	bl	8012dbc <__multadd>
 801278c:	4607      	mov	r7, r0
 801278e:	e7f1      	b.n	8012774 <_dtoa_r+0xb04>
 8012790:	9b03      	ldr	r3, [sp, #12]
 8012792:	9302      	str	r3, [sp, #8]
 8012794:	9d01      	ldr	r5, [sp, #4]
 8012796:	ee18 0a10 	vmov	r0, s16
 801279a:	4631      	mov	r1, r6
 801279c:	f7ff f9dc 	bl	8011b58 <quorem>
 80127a0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80127a4:	9b01      	ldr	r3, [sp, #4]
 80127a6:	f805 ab01 	strb.w	sl, [r5], #1
 80127aa:	1aea      	subs	r2, r5, r3
 80127ac:	9b02      	ldr	r3, [sp, #8]
 80127ae:	4293      	cmp	r3, r2
 80127b0:	dd09      	ble.n	80127c6 <_dtoa_r+0xb56>
 80127b2:	ee18 1a10 	vmov	r1, s16
 80127b6:	2300      	movs	r3, #0
 80127b8:	220a      	movs	r2, #10
 80127ba:	4620      	mov	r0, r4
 80127bc:	f000 fafe 	bl	8012dbc <__multadd>
 80127c0:	ee08 0a10 	vmov	s16, r0
 80127c4:	e7e7      	b.n	8012796 <_dtoa_r+0xb26>
 80127c6:	9b02      	ldr	r3, [sp, #8]
 80127c8:	2b00      	cmp	r3, #0
 80127ca:	bfc8      	it	gt
 80127cc:	461d      	movgt	r5, r3
 80127ce:	9b01      	ldr	r3, [sp, #4]
 80127d0:	bfd8      	it	le
 80127d2:	2501      	movle	r5, #1
 80127d4:	441d      	add	r5, r3
 80127d6:	f04f 0800 	mov.w	r8, #0
 80127da:	ee18 1a10 	vmov	r1, s16
 80127de:	2201      	movs	r2, #1
 80127e0:	4620      	mov	r0, r4
 80127e2:	f000 fc9b 	bl	801311c <__lshift>
 80127e6:	4631      	mov	r1, r6
 80127e8:	ee08 0a10 	vmov	s16, r0
 80127ec:	f000 fd06 	bl	80131fc <__mcmp>
 80127f0:	2800      	cmp	r0, #0
 80127f2:	dc91      	bgt.n	8012718 <_dtoa_r+0xaa8>
 80127f4:	d102      	bne.n	80127fc <_dtoa_r+0xb8c>
 80127f6:	f01a 0f01 	tst.w	sl, #1
 80127fa:	d18d      	bne.n	8012718 <_dtoa_r+0xaa8>
 80127fc:	462b      	mov	r3, r5
 80127fe:	461d      	mov	r5, r3
 8012800:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012804:	2a30      	cmp	r2, #48	; 0x30
 8012806:	d0fa      	beq.n	80127fe <_dtoa_r+0xb8e>
 8012808:	e6d7      	b.n	80125ba <_dtoa_r+0x94a>
 801280a:	9a01      	ldr	r2, [sp, #4]
 801280c:	429a      	cmp	r2, r3
 801280e:	d184      	bne.n	801271a <_dtoa_r+0xaaa>
 8012810:	9b00      	ldr	r3, [sp, #0]
 8012812:	3301      	adds	r3, #1
 8012814:	9300      	str	r3, [sp, #0]
 8012816:	2331      	movs	r3, #49	; 0x31
 8012818:	7013      	strb	r3, [r2, #0]
 801281a:	e6ce      	b.n	80125ba <_dtoa_r+0x94a>
 801281c:	4b09      	ldr	r3, [pc, #36]	; (8012844 <_dtoa_r+0xbd4>)
 801281e:	f7ff ba95 	b.w	8011d4c <_dtoa_r+0xdc>
 8012822:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012824:	2b00      	cmp	r3, #0
 8012826:	f47f aa6e 	bne.w	8011d06 <_dtoa_r+0x96>
 801282a:	4b07      	ldr	r3, [pc, #28]	; (8012848 <_dtoa_r+0xbd8>)
 801282c:	f7ff ba8e 	b.w	8011d4c <_dtoa_r+0xdc>
 8012830:	9b02      	ldr	r3, [sp, #8]
 8012832:	2b00      	cmp	r3, #0
 8012834:	dcae      	bgt.n	8012794 <_dtoa_r+0xb24>
 8012836:	9b06      	ldr	r3, [sp, #24]
 8012838:	2b02      	cmp	r3, #2
 801283a:	f73f aea8 	bgt.w	801258e <_dtoa_r+0x91e>
 801283e:	e7a9      	b.n	8012794 <_dtoa_r+0xb24>
 8012840:	08014c77 	.word	0x08014c77
 8012844:	08014e59 	.word	0x08014e59
 8012848:	08014c0f 	.word	0x08014c0f

0801284c <__sflush_r>:
 801284c:	898a      	ldrh	r2, [r1, #12]
 801284e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012852:	4605      	mov	r5, r0
 8012854:	0710      	lsls	r0, r2, #28
 8012856:	460c      	mov	r4, r1
 8012858:	d458      	bmi.n	801290c <__sflush_r+0xc0>
 801285a:	684b      	ldr	r3, [r1, #4]
 801285c:	2b00      	cmp	r3, #0
 801285e:	dc05      	bgt.n	801286c <__sflush_r+0x20>
 8012860:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8012862:	2b00      	cmp	r3, #0
 8012864:	dc02      	bgt.n	801286c <__sflush_r+0x20>
 8012866:	2000      	movs	r0, #0
 8012868:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801286c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801286e:	2e00      	cmp	r6, #0
 8012870:	d0f9      	beq.n	8012866 <__sflush_r+0x1a>
 8012872:	2300      	movs	r3, #0
 8012874:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8012878:	682f      	ldr	r7, [r5, #0]
 801287a:	602b      	str	r3, [r5, #0]
 801287c:	d032      	beq.n	80128e4 <__sflush_r+0x98>
 801287e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8012880:	89a3      	ldrh	r3, [r4, #12]
 8012882:	075a      	lsls	r2, r3, #29
 8012884:	d505      	bpl.n	8012892 <__sflush_r+0x46>
 8012886:	6863      	ldr	r3, [r4, #4]
 8012888:	1ac0      	subs	r0, r0, r3
 801288a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801288c:	b10b      	cbz	r3, 8012892 <__sflush_r+0x46>
 801288e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8012890:	1ac0      	subs	r0, r0, r3
 8012892:	2300      	movs	r3, #0
 8012894:	4602      	mov	r2, r0
 8012896:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012898:	6a21      	ldr	r1, [r4, #32]
 801289a:	4628      	mov	r0, r5
 801289c:	47b0      	blx	r6
 801289e:	1c43      	adds	r3, r0, #1
 80128a0:	89a3      	ldrh	r3, [r4, #12]
 80128a2:	d106      	bne.n	80128b2 <__sflush_r+0x66>
 80128a4:	6829      	ldr	r1, [r5, #0]
 80128a6:	291d      	cmp	r1, #29
 80128a8:	d82c      	bhi.n	8012904 <__sflush_r+0xb8>
 80128aa:	4a2a      	ldr	r2, [pc, #168]	; (8012954 <__sflush_r+0x108>)
 80128ac:	40ca      	lsrs	r2, r1
 80128ae:	07d6      	lsls	r6, r2, #31
 80128b0:	d528      	bpl.n	8012904 <__sflush_r+0xb8>
 80128b2:	2200      	movs	r2, #0
 80128b4:	6062      	str	r2, [r4, #4]
 80128b6:	04d9      	lsls	r1, r3, #19
 80128b8:	6922      	ldr	r2, [r4, #16]
 80128ba:	6022      	str	r2, [r4, #0]
 80128bc:	d504      	bpl.n	80128c8 <__sflush_r+0x7c>
 80128be:	1c42      	adds	r2, r0, #1
 80128c0:	d101      	bne.n	80128c6 <__sflush_r+0x7a>
 80128c2:	682b      	ldr	r3, [r5, #0]
 80128c4:	b903      	cbnz	r3, 80128c8 <__sflush_r+0x7c>
 80128c6:	6560      	str	r0, [r4, #84]	; 0x54
 80128c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80128ca:	602f      	str	r7, [r5, #0]
 80128cc:	2900      	cmp	r1, #0
 80128ce:	d0ca      	beq.n	8012866 <__sflush_r+0x1a>
 80128d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80128d4:	4299      	cmp	r1, r3
 80128d6:	d002      	beq.n	80128de <__sflush_r+0x92>
 80128d8:	4628      	mov	r0, r5
 80128da:	f7fe f88d 	bl	80109f8 <_free_r>
 80128de:	2000      	movs	r0, #0
 80128e0:	6360      	str	r0, [r4, #52]	; 0x34
 80128e2:	e7c1      	b.n	8012868 <__sflush_r+0x1c>
 80128e4:	6a21      	ldr	r1, [r4, #32]
 80128e6:	2301      	movs	r3, #1
 80128e8:	4628      	mov	r0, r5
 80128ea:	47b0      	blx	r6
 80128ec:	1c41      	adds	r1, r0, #1
 80128ee:	d1c7      	bne.n	8012880 <__sflush_r+0x34>
 80128f0:	682b      	ldr	r3, [r5, #0]
 80128f2:	2b00      	cmp	r3, #0
 80128f4:	d0c4      	beq.n	8012880 <__sflush_r+0x34>
 80128f6:	2b1d      	cmp	r3, #29
 80128f8:	d001      	beq.n	80128fe <__sflush_r+0xb2>
 80128fa:	2b16      	cmp	r3, #22
 80128fc:	d101      	bne.n	8012902 <__sflush_r+0xb6>
 80128fe:	602f      	str	r7, [r5, #0]
 8012900:	e7b1      	b.n	8012866 <__sflush_r+0x1a>
 8012902:	89a3      	ldrh	r3, [r4, #12]
 8012904:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012908:	81a3      	strh	r3, [r4, #12]
 801290a:	e7ad      	b.n	8012868 <__sflush_r+0x1c>
 801290c:	690f      	ldr	r7, [r1, #16]
 801290e:	2f00      	cmp	r7, #0
 8012910:	d0a9      	beq.n	8012866 <__sflush_r+0x1a>
 8012912:	0793      	lsls	r3, r2, #30
 8012914:	680e      	ldr	r6, [r1, #0]
 8012916:	bf08      	it	eq
 8012918:	694b      	ldreq	r3, [r1, #20]
 801291a:	600f      	str	r7, [r1, #0]
 801291c:	bf18      	it	ne
 801291e:	2300      	movne	r3, #0
 8012920:	eba6 0807 	sub.w	r8, r6, r7
 8012924:	608b      	str	r3, [r1, #8]
 8012926:	f1b8 0f00 	cmp.w	r8, #0
 801292a:	dd9c      	ble.n	8012866 <__sflush_r+0x1a>
 801292c:	6a21      	ldr	r1, [r4, #32]
 801292e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8012930:	4643      	mov	r3, r8
 8012932:	463a      	mov	r2, r7
 8012934:	4628      	mov	r0, r5
 8012936:	47b0      	blx	r6
 8012938:	2800      	cmp	r0, #0
 801293a:	dc06      	bgt.n	801294a <__sflush_r+0xfe>
 801293c:	89a3      	ldrh	r3, [r4, #12]
 801293e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012942:	81a3      	strh	r3, [r4, #12]
 8012944:	f04f 30ff 	mov.w	r0, #4294967295
 8012948:	e78e      	b.n	8012868 <__sflush_r+0x1c>
 801294a:	4407      	add	r7, r0
 801294c:	eba8 0800 	sub.w	r8, r8, r0
 8012950:	e7e9      	b.n	8012926 <__sflush_r+0xda>
 8012952:	bf00      	nop
 8012954:	20400001 	.word	0x20400001

08012958 <_fflush_r>:
 8012958:	b538      	push	{r3, r4, r5, lr}
 801295a:	690b      	ldr	r3, [r1, #16]
 801295c:	4605      	mov	r5, r0
 801295e:	460c      	mov	r4, r1
 8012960:	b913      	cbnz	r3, 8012968 <_fflush_r+0x10>
 8012962:	2500      	movs	r5, #0
 8012964:	4628      	mov	r0, r5
 8012966:	bd38      	pop	{r3, r4, r5, pc}
 8012968:	b118      	cbz	r0, 8012972 <_fflush_r+0x1a>
 801296a:	6983      	ldr	r3, [r0, #24]
 801296c:	b90b      	cbnz	r3, 8012972 <_fflush_r+0x1a>
 801296e:	f000 f887 	bl	8012a80 <__sinit>
 8012972:	4b14      	ldr	r3, [pc, #80]	; (80129c4 <_fflush_r+0x6c>)
 8012974:	429c      	cmp	r4, r3
 8012976:	d11b      	bne.n	80129b0 <_fflush_r+0x58>
 8012978:	686c      	ldr	r4, [r5, #4]
 801297a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801297e:	2b00      	cmp	r3, #0
 8012980:	d0ef      	beq.n	8012962 <_fflush_r+0xa>
 8012982:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8012984:	07d0      	lsls	r0, r2, #31
 8012986:	d404      	bmi.n	8012992 <_fflush_r+0x3a>
 8012988:	0599      	lsls	r1, r3, #22
 801298a:	d402      	bmi.n	8012992 <_fflush_r+0x3a>
 801298c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801298e:	f000 f92c 	bl	8012bea <__retarget_lock_acquire_recursive>
 8012992:	4628      	mov	r0, r5
 8012994:	4621      	mov	r1, r4
 8012996:	f7ff ff59 	bl	801284c <__sflush_r>
 801299a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801299c:	07da      	lsls	r2, r3, #31
 801299e:	4605      	mov	r5, r0
 80129a0:	d4e0      	bmi.n	8012964 <_fflush_r+0xc>
 80129a2:	89a3      	ldrh	r3, [r4, #12]
 80129a4:	059b      	lsls	r3, r3, #22
 80129a6:	d4dd      	bmi.n	8012964 <_fflush_r+0xc>
 80129a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80129aa:	f000 f91f 	bl	8012bec <__retarget_lock_release_recursive>
 80129ae:	e7d9      	b.n	8012964 <_fflush_r+0xc>
 80129b0:	4b05      	ldr	r3, [pc, #20]	; (80129c8 <_fflush_r+0x70>)
 80129b2:	429c      	cmp	r4, r3
 80129b4:	d101      	bne.n	80129ba <_fflush_r+0x62>
 80129b6:	68ac      	ldr	r4, [r5, #8]
 80129b8:	e7df      	b.n	801297a <_fflush_r+0x22>
 80129ba:	4b04      	ldr	r3, [pc, #16]	; (80129cc <_fflush_r+0x74>)
 80129bc:	429c      	cmp	r4, r3
 80129be:	bf08      	it	eq
 80129c0:	68ec      	ldreq	r4, [r5, #12]
 80129c2:	e7da      	b.n	801297a <_fflush_r+0x22>
 80129c4:	08014ca8 	.word	0x08014ca8
 80129c8:	08014cc8 	.word	0x08014cc8
 80129cc:	08014c88 	.word	0x08014c88

080129d0 <std>:
 80129d0:	2300      	movs	r3, #0
 80129d2:	b510      	push	{r4, lr}
 80129d4:	4604      	mov	r4, r0
 80129d6:	e9c0 3300 	strd	r3, r3, [r0]
 80129da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80129de:	6083      	str	r3, [r0, #8]
 80129e0:	8181      	strh	r1, [r0, #12]
 80129e2:	6643      	str	r3, [r0, #100]	; 0x64
 80129e4:	81c2      	strh	r2, [r0, #14]
 80129e6:	6183      	str	r3, [r0, #24]
 80129e8:	4619      	mov	r1, r3
 80129ea:	2208      	movs	r2, #8
 80129ec:	305c      	adds	r0, #92	; 0x5c
 80129ee:	f7fd fffb 	bl	80109e8 <memset>
 80129f2:	4b05      	ldr	r3, [pc, #20]	; (8012a08 <std+0x38>)
 80129f4:	6263      	str	r3, [r4, #36]	; 0x24
 80129f6:	4b05      	ldr	r3, [pc, #20]	; (8012a0c <std+0x3c>)
 80129f8:	62a3      	str	r3, [r4, #40]	; 0x28
 80129fa:	4b05      	ldr	r3, [pc, #20]	; (8012a10 <std+0x40>)
 80129fc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80129fe:	4b05      	ldr	r3, [pc, #20]	; (8012a14 <std+0x44>)
 8012a00:	6224      	str	r4, [r4, #32]
 8012a02:	6323      	str	r3, [r4, #48]	; 0x30
 8012a04:	bd10      	pop	{r4, pc}
 8012a06:	bf00      	nop
 8012a08:	080116e9 	.word	0x080116e9
 8012a0c:	0801170f 	.word	0x0801170f
 8012a10:	08011747 	.word	0x08011747
 8012a14:	0801176b 	.word	0x0801176b

08012a18 <_cleanup_r>:
 8012a18:	4901      	ldr	r1, [pc, #4]	; (8012a20 <_cleanup_r+0x8>)
 8012a1a:	f000 b8c1 	b.w	8012ba0 <_fwalk_reent>
 8012a1e:	bf00      	nop
 8012a20:	08012959 	.word	0x08012959

08012a24 <__sfmoreglue>:
 8012a24:	b570      	push	{r4, r5, r6, lr}
 8012a26:	2268      	movs	r2, #104	; 0x68
 8012a28:	1e4d      	subs	r5, r1, #1
 8012a2a:	4355      	muls	r5, r2
 8012a2c:	460e      	mov	r6, r1
 8012a2e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8012a32:	f7fe f84d 	bl	8010ad0 <_malloc_r>
 8012a36:	4604      	mov	r4, r0
 8012a38:	b140      	cbz	r0, 8012a4c <__sfmoreglue+0x28>
 8012a3a:	2100      	movs	r1, #0
 8012a3c:	e9c0 1600 	strd	r1, r6, [r0]
 8012a40:	300c      	adds	r0, #12
 8012a42:	60a0      	str	r0, [r4, #8]
 8012a44:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8012a48:	f7fd ffce 	bl	80109e8 <memset>
 8012a4c:	4620      	mov	r0, r4
 8012a4e:	bd70      	pop	{r4, r5, r6, pc}

08012a50 <__sfp_lock_acquire>:
 8012a50:	4801      	ldr	r0, [pc, #4]	; (8012a58 <__sfp_lock_acquire+0x8>)
 8012a52:	f000 b8ca 	b.w	8012bea <__retarget_lock_acquire_recursive>
 8012a56:	bf00      	nop
 8012a58:	20005e31 	.word	0x20005e31

08012a5c <__sfp_lock_release>:
 8012a5c:	4801      	ldr	r0, [pc, #4]	; (8012a64 <__sfp_lock_release+0x8>)
 8012a5e:	f000 b8c5 	b.w	8012bec <__retarget_lock_release_recursive>
 8012a62:	bf00      	nop
 8012a64:	20005e31 	.word	0x20005e31

08012a68 <__sinit_lock_acquire>:
 8012a68:	4801      	ldr	r0, [pc, #4]	; (8012a70 <__sinit_lock_acquire+0x8>)
 8012a6a:	f000 b8be 	b.w	8012bea <__retarget_lock_acquire_recursive>
 8012a6e:	bf00      	nop
 8012a70:	20005e32 	.word	0x20005e32

08012a74 <__sinit_lock_release>:
 8012a74:	4801      	ldr	r0, [pc, #4]	; (8012a7c <__sinit_lock_release+0x8>)
 8012a76:	f000 b8b9 	b.w	8012bec <__retarget_lock_release_recursive>
 8012a7a:	bf00      	nop
 8012a7c:	20005e32 	.word	0x20005e32

08012a80 <__sinit>:
 8012a80:	b510      	push	{r4, lr}
 8012a82:	4604      	mov	r4, r0
 8012a84:	f7ff fff0 	bl	8012a68 <__sinit_lock_acquire>
 8012a88:	69a3      	ldr	r3, [r4, #24]
 8012a8a:	b11b      	cbz	r3, 8012a94 <__sinit+0x14>
 8012a8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012a90:	f7ff bff0 	b.w	8012a74 <__sinit_lock_release>
 8012a94:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8012a98:	6523      	str	r3, [r4, #80]	; 0x50
 8012a9a:	4b13      	ldr	r3, [pc, #76]	; (8012ae8 <__sinit+0x68>)
 8012a9c:	4a13      	ldr	r2, [pc, #76]	; (8012aec <__sinit+0x6c>)
 8012a9e:	681b      	ldr	r3, [r3, #0]
 8012aa0:	62a2      	str	r2, [r4, #40]	; 0x28
 8012aa2:	42a3      	cmp	r3, r4
 8012aa4:	bf04      	itt	eq
 8012aa6:	2301      	moveq	r3, #1
 8012aa8:	61a3      	streq	r3, [r4, #24]
 8012aaa:	4620      	mov	r0, r4
 8012aac:	f000 f820 	bl	8012af0 <__sfp>
 8012ab0:	6060      	str	r0, [r4, #4]
 8012ab2:	4620      	mov	r0, r4
 8012ab4:	f000 f81c 	bl	8012af0 <__sfp>
 8012ab8:	60a0      	str	r0, [r4, #8]
 8012aba:	4620      	mov	r0, r4
 8012abc:	f000 f818 	bl	8012af0 <__sfp>
 8012ac0:	2200      	movs	r2, #0
 8012ac2:	60e0      	str	r0, [r4, #12]
 8012ac4:	2104      	movs	r1, #4
 8012ac6:	6860      	ldr	r0, [r4, #4]
 8012ac8:	f7ff ff82 	bl	80129d0 <std>
 8012acc:	68a0      	ldr	r0, [r4, #8]
 8012ace:	2201      	movs	r2, #1
 8012ad0:	2109      	movs	r1, #9
 8012ad2:	f7ff ff7d 	bl	80129d0 <std>
 8012ad6:	68e0      	ldr	r0, [r4, #12]
 8012ad8:	2202      	movs	r2, #2
 8012ada:	2112      	movs	r1, #18
 8012adc:	f7ff ff78 	bl	80129d0 <std>
 8012ae0:	2301      	movs	r3, #1
 8012ae2:	61a3      	str	r3, [r4, #24]
 8012ae4:	e7d2      	b.n	8012a8c <__sinit+0xc>
 8012ae6:	bf00      	nop
 8012ae8:	08014a28 	.word	0x08014a28
 8012aec:	08012a19 	.word	0x08012a19

08012af0 <__sfp>:
 8012af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012af2:	4607      	mov	r7, r0
 8012af4:	f7ff ffac 	bl	8012a50 <__sfp_lock_acquire>
 8012af8:	4b1e      	ldr	r3, [pc, #120]	; (8012b74 <__sfp+0x84>)
 8012afa:	681e      	ldr	r6, [r3, #0]
 8012afc:	69b3      	ldr	r3, [r6, #24]
 8012afe:	b913      	cbnz	r3, 8012b06 <__sfp+0x16>
 8012b00:	4630      	mov	r0, r6
 8012b02:	f7ff ffbd 	bl	8012a80 <__sinit>
 8012b06:	3648      	adds	r6, #72	; 0x48
 8012b08:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8012b0c:	3b01      	subs	r3, #1
 8012b0e:	d503      	bpl.n	8012b18 <__sfp+0x28>
 8012b10:	6833      	ldr	r3, [r6, #0]
 8012b12:	b30b      	cbz	r3, 8012b58 <__sfp+0x68>
 8012b14:	6836      	ldr	r6, [r6, #0]
 8012b16:	e7f7      	b.n	8012b08 <__sfp+0x18>
 8012b18:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8012b1c:	b9d5      	cbnz	r5, 8012b54 <__sfp+0x64>
 8012b1e:	4b16      	ldr	r3, [pc, #88]	; (8012b78 <__sfp+0x88>)
 8012b20:	60e3      	str	r3, [r4, #12]
 8012b22:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8012b26:	6665      	str	r5, [r4, #100]	; 0x64
 8012b28:	f000 f85e 	bl	8012be8 <__retarget_lock_init_recursive>
 8012b2c:	f7ff ff96 	bl	8012a5c <__sfp_lock_release>
 8012b30:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8012b34:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8012b38:	6025      	str	r5, [r4, #0]
 8012b3a:	61a5      	str	r5, [r4, #24]
 8012b3c:	2208      	movs	r2, #8
 8012b3e:	4629      	mov	r1, r5
 8012b40:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8012b44:	f7fd ff50 	bl	80109e8 <memset>
 8012b48:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8012b4c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8012b50:	4620      	mov	r0, r4
 8012b52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012b54:	3468      	adds	r4, #104	; 0x68
 8012b56:	e7d9      	b.n	8012b0c <__sfp+0x1c>
 8012b58:	2104      	movs	r1, #4
 8012b5a:	4638      	mov	r0, r7
 8012b5c:	f7ff ff62 	bl	8012a24 <__sfmoreglue>
 8012b60:	4604      	mov	r4, r0
 8012b62:	6030      	str	r0, [r6, #0]
 8012b64:	2800      	cmp	r0, #0
 8012b66:	d1d5      	bne.n	8012b14 <__sfp+0x24>
 8012b68:	f7ff ff78 	bl	8012a5c <__sfp_lock_release>
 8012b6c:	230c      	movs	r3, #12
 8012b6e:	603b      	str	r3, [r7, #0]
 8012b70:	e7ee      	b.n	8012b50 <__sfp+0x60>
 8012b72:	bf00      	nop
 8012b74:	08014a28 	.word	0x08014a28
 8012b78:	ffff0001 	.word	0xffff0001

08012b7c <fiprintf>:
 8012b7c:	b40e      	push	{r1, r2, r3}
 8012b7e:	b503      	push	{r0, r1, lr}
 8012b80:	4601      	mov	r1, r0
 8012b82:	ab03      	add	r3, sp, #12
 8012b84:	4805      	ldr	r0, [pc, #20]	; (8012b9c <fiprintf+0x20>)
 8012b86:	f853 2b04 	ldr.w	r2, [r3], #4
 8012b8a:	6800      	ldr	r0, [r0, #0]
 8012b8c:	9301      	str	r3, [sp, #4]
 8012b8e:	f000 ffa5 	bl	8013adc <_vfiprintf_r>
 8012b92:	b002      	add	sp, #8
 8012b94:	f85d eb04 	ldr.w	lr, [sp], #4
 8012b98:	b003      	add	sp, #12
 8012b9a:	4770      	bx	lr
 8012b9c:	20000050 	.word	0x20000050

08012ba0 <_fwalk_reent>:
 8012ba0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012ba4:	4606      	mov	r6, r0
 8012ba6:	4688      	mov	r8, r1
 8012ba8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8012bac:	2700      	movs	r7, #0
 8012bae:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012bb2:	f1b9 0901 	subs.w	r9, r9, #1
 8012bb6:	d505      	bpl.n	8012bc4 <_fwalk_reent+0x24>
 8012bb8:	6824      	ldr	r4, [r4, #0]
 8012bba:	2c00      	cmp	r4, #0
 8012bbc:	d1f7      	bne.n	8012bae <_fwalk_reent+0xe>
 8012bbe:	4638      	mov	r0, r7
 8012bc0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012bc4:	89ab      	ldrh	r3, [r5, #12]
 8012bc6:	2b01      	cmp	r3, #1
 8012bc8:	d907      	bls.n	8012bda <_fwalk_reent+0x3a>
 8012bca:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012bce:	3301      	adds	r3, #1
 8012bd0:	d003      	beq.n	8012bda <_fwalk_reent+0x3a>
 8012bd2:	4629      	mov	r1, r5
 8012bd4:	4630      	mov	r0, r6
 8012bd6:	47c0      	blx	r8
 8012bd8:	4307      	orrs	r7, r0
 8012bda:	3568      	adds	r5, #104	; 0x68
 8012bdc:	e7e9      	b.n	8012bb2 <_fwalk_reent+0x12>
	...

08012be0 <_localeconv_r>:
 8012be0:	4800      	ldr	r0, [pc, #0]	; (8012be4 <_localeconv_r+0x4>)
 8012be2:	4770      	bx	lr
 8012be4:	200001a4 	.word	0x200001a4

08012be8 <__retarget_lock_init_recursive>:
 8012be8:	4770      	bx	lr

08012bea <__retarget_lock_acquire_recursive>:
 8012bea:	4770      	bx	lr

08012bec <__retarget_lock_release_recursive>:
 8012bec:	4770      	bx	lr
	...

08012bf0 <_lseek_r>:
 8012bf0:	b538      	push	{r3, r4, r5, lr}
 8012bf2:	4d07      	ldr	r5, [pc, #28]	; (8012c10 <_lseek_r+0x20>)
 8012bf4:	4604      	mov	r4, r0
 8012bf6:	4608      	mov	r0, r1
 8012bf8:	4611      	mov	r1, r2
 8012bfa:	2200      	movs	r2, #0
 8012bfc:	602a      	str	r2, [r5, #0]
 8012bfe:	461a      	mov	r2, r3
 8012c00:	f7f0 fdea 	bl	80037d8 <_lseek>
 8012c04:	1c43      	adds	r3, r0, #1
 8012c06:	d102      	bne.n	8012c0e <_lseek_r+0x1e>
 8012c08:	682b      	ldr	r3, [r5, #0]
 8012c0a:	b103      	cbz	r3, 8012c0e <_lseek_r+0x1e>
 8012c0c:	6023      	str	r3, [r4, #0]
 8012c0e:	bd38      	pop	{r3, r4, r5, pc}
 8012c10:	20005e34 	.word	0x20005e34

08012c14 <__swhatbuf_r>:
 8012c14:	b570      	push	{r4, r5, r6, lr}
 8012c16:	460e      	mov	r6, r1
 8012c18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c1c:	2900      	cmp	r1, #0
 8012c1e:	b096      	sub	sp, #88	; 0x58
 8012c20:	4614      	mov	r4, r2
 8012c22:	461d      	mov	r5, r3
 8012c24:	da08      	bge.n	8012c38 <__swhatbuf_r+0x24>
 8012c26:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8012c2a:	2200      	movs	r2, #0
 8012c2c:	602a      	str	r2, [r5, #0]
 8012c2e:	061a      	lsls	r2, r3, #24
 8012c30:	d410      	bmi.n	8012c54 <__swhatbuf_r+0x40>
 8012c32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012c36:	e00e      	b.n	8012c56 <__swhatbuf_r+0x42>
 8012c38:	466a      	mov	r2, sp
 8012c3a:	f001 fac9 	bl	80141d0 <_fstat_r>
 8012c3e:	2800      	cmp	r0, #0
 8012c40:	dbf1      	blt.n	8012c26 <__swhatbuf_r+0x12>
 8012c42:	9a01      	ldr	r2, [sp, #4]
 8012c44:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8012c48:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8012c4c:	425a      	negs	r2, r3
 8012c4e:	415a      	adcs	r2, r3
 8012c50:	602a      	str	r2, [r5, #0]
 8012c52:	e7ee      	b.n	8012c32 <__swhatbuf_r+0x1e>
 8012c54:	2340      	movs	r3, #64	; 0x40
 8012c56:	2000      	movs	r0, #0
 8012c58:	6023      	str	r3, [r4, #0]
 8012c5a:	b016      	add	sp, #88	; 0x58
 8012c5c:	bd70      	pop	{r4, r5, r6, pc}
	...

08012c60 <__smakebuf_r>:
 8012c60:	898b      	ldrh	r3, [r1, #12]
 8012c62:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012c64:	079d      	lsls	r5, r3, #30
 8012c66:	4606      	mov	r6, r0
 8012c68:	460c      	mov	r4, r1
 8012c6a:	d507      	bpl.n	8012c7c <__smakebuf_r+0x1c>
 8012c6c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012c70:	6023      	str	r3, [r4, #0]
 8012c72:	6123      	str	r3, [r4, #16]
 8012c74:	2301      	movs	r3, #1
 8012c76:	6163      	str	r3, [r4, #20]
 8012c78:	b002      	add	sp, #8
 8012c7a:	bd70      	pop	{r4, r5, r6, pc}
 8012c7c:	ab01      	add	r3, sp, #4
 8012c7e:	466a      	mov	r2, sp
 8012c80:	f7ff ffc8 	bl	8012c14 <__swhatbuf_r>
 8012c84:	9900      	ldr	r1, [sp, #0]
 8012c86:	4605      	mov	r5, r0
 8012c88:	4630      	mov	r0, r6
 8012c8a:	f7fd ff21 	bl	8010ad0 <_malloc_r>
 8012c8e:	b948      	cbnz	r0, 8012ca4 <__smakebuf_r+0x44>
 8012c90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012c94:	059a      	lsls	r2, r3, #22
 8012c96:	d4ef      	bmi.n	8012c78 <__smakebuf_r+0x18>
 8012c98:	f023 0303 	bic.w	r3, r3, #3
 8012c9c:	f043 0302 	orr.w	r3, r3, #2
 8012ca0:	81a3      	strh	r3, [r4, #12]
 8012ca2:	e7e3      	b.n	8012c6c <__smakebuf_r+0xc>
 8012ca4:	4b0d      	ldr	r3, [pc, #52]	; (8012cdc <__smakebuf_r+0x7c>)
 8012ca6:	62b3      	str	r3, [r6, #40]	; 0x28
 8012ca8:	89a3      	ldrh	r3, [r4, #12]
 8012caa:	6020      	str	r0, [r4, #0]
 8012cac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012cb0:	81a3      	strh	r3, [r4, #12]
 8012cb2:	9b00      	ldr	r3, [sp, #0]
 8012cb4:	6163      	str	r3, [r4, #20]
 8012cb6:	9b01      	ldr	r3, [sp, #4]
 8012cb8:	6120      	str	r0, [r4, #16]
 8012cba:	b15b      	cbz	r3, 8012cd4 <__smakebuf_r+0x74>
 8012cbc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012cc0:	4630      	mov	r0, r6
 8012cc2:	f001 fa97 	bl	80141f4 <_isatty_r>
 8012cc6:	b128      	cbz	r0, 8012cd4 <__smakebuf_r+0x74>
 8012cc8:	89a3      	ldrh	r3, [r4, #12]
 8012cca:	f023 0303 	bic.w	r3, r3, #3
 8012cce:	f043 0301 	orr.w	r3, r3, #1
 8012cd2:	81a3      	strh	r3, [r4, #12]
 8012cd4:	89a0      	ldrh	r0, [r4, #12]
 8012cd6:	4305      	orrs	r5, r0
 8012cd8:	81a5      	strh	r5, [r4, #12]
 8012cda:	e7cd      	b.n	8012c78 <__smakebuf_r+0x18>
 8012cdc:	08012a19 	.word	0x08012a19

08012ce0 <__malloc_lock>:
 8012ce0:	4801      	ldr	r0, [pc, #4]	; (8012ce8 <__malloc_lock+0x8>)
 8012ce2:	f7ff bf82 	b.w	8012bea <__retarget_lock_acquire_recursive>
 8012ce6:	bf00      	nop
 8012ce8:	20005e30 	.word	0x20005e30

08012cec <__malloc_unlock>:
 8012cec:	4801      	ldr	r0, [pc, #4]	; (8012cf4 <__malloc_unlock+0x8>)
 8012cee:	f7ff bf7d 	b.w	8012bec <__retarget_lock_release_recursive>
 8012cf2:	bf00      	nop
 8012cf4:	20005e30 	.word	0x20005e30

08012cf8 <_Balloc>:
 8012cf8:	b570      	push	{r4, r5, r6, lr}
 8012cfa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8012cfc:	4604      	mov	r4, r0
 8012cfe:	460d      	mov	r5, r1
 8012d00:	b976      	cbnz	r6, 8012d20 <_Balloc+0x28>
 8012d02:	2010      	movs	r0, #16
 8012d04:	f7fd fe52 	bl	80109ac <malloc>
 8012d08:	4602      	mov	r2, r0
 8012d0a:	6260      	str	r0, [r4, #36]	; 0x24
 8012d0c:	b920      	cbnz	r0, 8012d18 <_Balloc+0x20>
 8012d0e:	4b18      	ldr	r3, [pc, #96]	; (8012d70 <_Balloc+0x78>)
 8012d10:	4818      	ldr	r0, [pc, #96]	; (8012d74 <_Balloc+0x7c>)
 8012d12:	2166      	movs	r1, #102	; 0x66
 8012d14:	f7fe fef2 	bl	8011afc <__assert_func>
 8012d18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012d1c:	6006      	str	r6, [r0, #0]
 8012d1e:	60c6      	str	r6, [r0, #12]
 8012d20:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8012d22:	68f3      	ldr	r3, [r6, #12]
 8012d24:	b183      	cbz	r3, 8012d48 <_Balloc+0x50>
 8012d26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012d28:	68db      	ldr	r3, [r3, #12]
 8012d2a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012d2e:	b9b8      	cbnz	r0, 8012d60 <_Balloc+0x68>
 8012d30:	2101      	movs	r1, #1
 8012d32:	fa01 f605 	lsl.w	r6, r1, r5
 8012d36:	1d72      	adds	r2, r6, #5
 8012d38:	0092      	lsls	r2, r2, #2
 8012d3a:	4620      	mov	r0, r4
 8012d3c:	f000 fb60 	bl	8013400 <_calloc_r>
 8012d40:	b160      	cbz	r0, 8012d5c <_Balloc+0x64>
 8012d42:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8012d46:	e00e      	b.n	8012d66 <_Balloc+0x6e>
 8012d48:	2221      	movs	r2, #33	; 0x21
 8012d4a:	2104      	movs	r1, #4
 8012d4c:	4620      	mov	r0, r4
 8012d4e:	f000 fb57 	bl	8013400 <_calloc_r>
 8012d52:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012d54:	60f0      	str	r0, [r6, #12]
 8012d56:	68db      	ldr	r3, [r3, #12]
 8012d58:	2b00      	cmp	r3, #0
 8012d5a:	d1e4      	bne.n	8012d26 <_Balloc+0x2e>
 8012d5c:	2000      	movs	r0, #0
 8012d5e:	bd70      	pop	{r4, r5, r6, pc}
 8012d60:	6802      	ldr	r2, [r0, #0]
 8012d62:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012d66:	2300      	movs	r3, #0
 8012d68:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012d6c:	e7f7      	b.n	8012d5e <_Balloc+0x66>
 8012d6e:	bf00      	nop
 8012d70:	08014a5e 	.word	0x08014a5e
 8012d74:	08014ce8 	.word	0x08014ce8

08012d78 <_Bfree>:
 8012d78:	b570      	push	{r4, r5, r6, lr}
 8012d7a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8012d7c:	4605      	mov	r5, r0
 8012d7e:	460c      	mov	r4, r1
 8012d80:	b976      	cbnz	r6, 8012da0 <_Bfree+0x28>
 8012d82:	2010      	movs	r0, #16
 8012d84:	f7fd fe12 	bl	80109ac <malloc>
 8012d88:	4602      	mov	r2, r0
 8012d8a:	6268      	str	r0, [r5, #36]	; 0x24
 8012d8c:	b920      	cbnz	r0, 8012d98 <_Bfree+0x20>
 8012d8e:	4b09      	ldr	r3, [pc, #36]	; (8012db4 <_Bfree+0x3c>)
 8012d90:	4809      	ldr	r0, [pc, #36]	; (8012db8 <_Bfree+0x40>)
 8012d92:	218a      	movs	r1, #138	; 0x8a
 8012d94:	f7fe feb2 	bl	8011afc <__assert_func>
 8012d98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012d9c:	6006      	str	r6, [r0, #0]
 8012d9e:	60c6      	str	r6, [r0, #12]
 8012da0:	b13c      	cbz	r4, 8012db2 <_Bfree+0x3a>
 8012da2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8012da4:	6862      	ldr	r2, [r4, #4]
 8012da6:	68db      	ldr	r3, [r3, #12]
 8012da8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012dac:	6021      	str	r1, [r4, #0]
 8012dae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8012db2:	bd70      	pop	{r4, r5, r6, pc}
 8012db4:	08014a5e 	.word	0x08014a5e
 8012db8:	08014ce8 	.word	0x08014ce8

08012dbc <__multadd>:
 8012dbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012dc0:	690d      	ldr	r5, [r1, #16]
 8012dc2:	4607      	mov	r7, r0
 8012dc4:	460c      	mov	r4, r1
 8012dc6:	461e      	mov	r6, r3
 8012dc8:	f101 0c14 	add.w	ip, r1, #20
 8012dcc:	2000      	movs	r0, #0
 8012dce:	f8dc 3000 	ldr.w	r3, [ip]
 8012dd2:	b299      	uxth	r1, r3
 8012dd4:	fb02 6101 	mla	r1, r2, r1, r6
 8012dd8:	0c1e      	lsrs	r6, r3, #16
 8012dda:	0c0b      	lsrs	r3, r1, #16
 8012ddc:	fb02 3306 	mla	r3, r2, r6, r3
 8012de0:	b289      	uxth	r1, r1
 8012de2:	3001      	adds	r0, #1
 8012de4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012de8:	4285      	cmp	r5, r0
 8012dea:	f84c 1b04 	str.w	r1, [ip], #4
 8012dee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8012df2:	dcec      	bgt.n	8012dce <__multadd+0x12>
 8012df4:	b30e      	cbz	r6, 8012e3a <__multadd+0x7e>
 8012df6:	68a3      	ldr	r3, [r4, #8]
 8012df8:	42ab      	cmp	r3, r5
 8012dfa:	dc19      	bgt.n	8012e30 <__multadd+0x74>
 8012dfc:	6861      	ldr	r1, [r4, #4]
 8012dfe:	4638      	mov	r0, r7
 8012e00:	3101      	adds	r1, #1
 8012e02:	f7ff ff79 	bl	8012cf8 <_Balloc>
 8012e06:	4680      	mov	r8, r0
 8012e08:	b928      	cbnz	r0, 8012e16 <__multadd+0x5a>
 8012e0a:	4602      	mov	r2, r0
 8012e0c:	4b0c      	ldr	r3, [pc, #48]	; (8012e40 <__multadd+0x84>)
 8012e0e:	480d      	ldr	r0, [pc, #52]	; (8012e44 <__multadd+0x88>)
 8012e10:	21b5      	movs	r1, #181	; 0xb5
 8012e12:	f7fe fe73 	bl	8011afc <__assert_func>
 8012e16:	6922      	ldr	r2, [r4, #16]
 8012e18:	3202      	adds	r2, #2
 8012e1a:	f104 010c 	add.w	r1, r4, #12
 8012e1e:	0092      	lsls	r2, r2, #2
 8012e20:	300c      	adds	r0, #12
 8012e22:	f7fd fdd3 	bl	80109cc <memcpy>
 8012e26:	4621      	mov	r1, r4
 8012e28:	4638      	mov	r0, r7
 8012e2a:	f7ff ffa5 	bl	8012d78 <_Bfree>
 8012e2e:	4644      	mov	r4, r8
 8012e30:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8012e34:	3501      	adds	r5, #1
 8012e36:	615e      	str	r6, [r3, #20]
 8012e38:	6125      	str	r5, [r4, #16]
 8012e3a:	4620      	mov	r0, r4
 8012e3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012e40:	08014c77 	.word	0x08014c77
 8012e44:	08014ce8 	.word	0x08014ce8

08012e48 <__hi0bits>:
 8012e48:	0c03      	lsrs	r3, r0, #16
 8012e4a:	041b      	lsls	r3, r3, #16
 8012e4c:	b9d3      	cbnz	r3, 8012e84 <__hi0bits+0x3c>
 8012e4e:	0400      	lsls	r0, r0, #16
 8012e50:	2310      	movs	r3, #16
 8012e52:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8012e56:	bf04      	itt	eq
 8012e58:	0200      	lsleq	r0, r0, #8
 8012e5a:	3308      	addeq	r3, #8
 8012e5c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8012e60:	bf04      	itt	eq
 8012e62:	0100      	lsleq	r0, r0, #4
 8012e64:	3304      	addeq	r3, #4
 8012e66:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8012e6a:	bf04      	itt	eq
 8012e6c:	0080      	lsleq	r0, r0, #2
 8012e6e:	3302      	addeq	r3, #2
 8012e70:	2800      	cmp	r0, #0
 8012e72:	db05      	blt.n	8012e80 <__hi0bits+0x38>
 8012e74:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8012e78:	f103 0301 	add.w	r3, r3, #1
 8012e7c:	bf08      	it	eq
 8012e7e:	2320      	moveq	r3, #32
 8012e80:	4618      	mov	r0, r3
 8012e82:	4770      	bx	lr
 8012e84:	2300      	movs	r3, #0
 8012e86:	e7e4      	b.n	8012e52 <__hi0bits+0xa>

08012e88 <__lo0bits>:
 8012e88:	6803      	ldr	r3, [r0, #0]
 8012e8a:	f013 0207 	ands.w	r2, r3, #7
 8012e8e:	4601      	mov	r1, r0
 8012e90:	d00b      	beq.n	8012eaa <__lo0bits+0x22>
 8012e92:	07da      	lsls	r2, r3, #31
 8012e94:	d423      	bmi.n	8012ede <__lo0bits+0x56>
 8012e96:	0798      	lsls	r0, r3, #30
 8012e98:	bf49      	itett	mi
 8012e9a:	085b      	lsrmi	r3, r3, #1
 8012e9c:	089b      	lsrpl	r3, r3, #2
 8012e9e:	2001      	movmi	r0, #1
 8012ea0:	600b      	strmi	r3, [r1, #0]
 8012ea2:	bf5c      	itt	pl
 8012ea4:	600b      	strpl	r3, [r1, #0]
 8012ea6:	2002      	movpl	r0, #2
 8012ea8:	4770      	bx	lr
 8012eaa:	b298      	uxth	r0, r3
 8012eac:	b9a8      	cbnz	r0, 8012eda <__lo0bits+0x52>
 8012eae:	0c1b      	lsrs	r3, r3, #16
 8012eb0:	2010      	movs	r0, #16
 8012eb2:	b2da      	uxtb	r2, r3
 8012eb4:	b90a      	cbnz	r2, 8012eba <__lo0bits+0x32>
 8012eb6:	3008      	adds	r0, #8
 8012eb8:	0a1b      	lsrs	r3, r3, #8
 8012eba:	071a      	lsls	r2, r3, #28
 8012ebc:	bf04      	itt	eq
 8012ebe:	091b      	lsreq	r3, r3, #4
 8012ec0:	3004      	addeq	r0, #4
 8012ec2:	079a      	lsls	r2, r3, #30
 8012ec4:	bf04      	itt	eq
 8012ec6:	089b      	lsreq	r3, r3, #2
 8012ec8:	3002      	addeq	r0, #2
 8012eca:	07da      	lsls	r2, r3, #31
 8012ecc:	d403      	bmi.n	8012ed6 <__lo0bits+0x4e>
 8012ece:	085b      	lsrs	r3, r3, #1
 8012ed0:	f100 0001 	add.w	r0, r0, #1
 8012ed4:	d005      	beq.n	8012ee2 <__lo0bits+0x5a>
 8012ed6:	600b      	str	r3, [r1, #0]
 8012ed8:	4770      	bx	lr
 8012eda:	4610      	mov	r0, r2
 8012edc:	e7e9      	b.n	8012eb2 <__lo0bits+0x2a>
 8012ede:	2000      	movs	r0, #0
 8012ee0:	4770      	bx	lr
 8012ee2:	2020      	movs	r0, #32
 8012ee4:	4770      	bx	lr
	...

08012ee8 <__i2b>:
 8012ee8:	b510      	push	{r4, lr}
 8012eea:	460c      	mov	r4, r1
 8012eec:	2101      	movs	r1, #1
 8012eee:	f7ff ff03 	bl	8012cf8 <_Balloc>
 8012ef2:	4602      	mov	r2, r0
 8012ef4:	b928      	cbnz	r0, 8012f02 <__i2b+0x1a>
 8012ef6:	4b05      	ldr	r3, [pc, #20]	; (8012f0c <__i2b+0x24>)
 8012ef8:	4805      	ldr	r0, [pc, #20]	; (8012f10 <__i2b+0x28>)
 8012efa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8012efe:	f7fe fdfd 	bl	8011afc <__assert_func>
 8012f02:	2301      	movs	r3, #1
 8012f04:	6144      	str	r4, [r0, #20]
 8012f06:	6103      	str	r3, [r0, #16]
 8012f08:	bd10      	pop	{r4, pc}
 8012f0a:	bf00      	nop
 8012f0c:	08014c77 	.word	0x08014c77
 8012f10:	08014ce8 	.word	0x08014ce8

08012f14 <__multiply>:
 8012f14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f18:	4691      	mov	r9, r2
 8012f1a:	690a      	ldr	r2, [r1, #16]
 8012f1c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8012f20:	429a      	cmp	r2, r3
 8012f22:	bfb8      	it	lt
 8012f24:	460b      	movlt	r3, r1
 8012f26:	460c      	mov	r4, r1
 8012f28:	bfbc      	itt	lt
 8012f2a:	464c      	movlt	r4, r9
 8012f2c:	4699      	movlt	r9, r3
 8012f2e:	6927      	ldr	r7, [r4, #16]
 8012f30:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8012f34:	68a3      	ldr	r3, [r4, #8]
 8012f36:	6861      	ldr	r1, [r4, #4]
 8012f38:	eb07 060a 	add.w	r6, r7, sl
 8012f3c:	42b3      	cmp	r3, r6
 8012f3e:	b085      	sub	sp, #20
 8012f40:	bfb8      	it	lt
 8012f42:	3101      	addlt	r1, #1
 8012f44:	f7ff fed8 	bl	8012cf8 <_Balloc>
 8012f48:	b930      	cbnz	r0, 8012f58 <__multiply+0x44>
 8012f4a:	4602      	mov	r2, r0
 8012f4c:	4b44      	ldr	r3, [pc, #272]	; (8013060 <__multiply+0x14c>)
 8012f4e:	4845      	ldr	r0, [pc, #276]	; (8013064 <__multiply+0x150>)
 8012f50:	f240 115d 	movw	r1, #349	; 0x15d
 8012f54:	f7fe fdd2 	bl	8011afc <__assert_func>
 8012f58:	f100 0514 	add.w	r5, r0, #20
 8012f5c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8012f60:	462b      	mov	r3, r5
 8012f62:	2200      	movs	r2, #0
 8012f64:	4543      	cmp	r3, r8
 8012f66:	d321      	bcc.n	8012fac <__multiply+0x98>
 8012f68:	f104 0314 	add.w	r3, r4, #20
 8012f6c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8012f70:	f109 0314 	add.w	r3, r9, #20
 8012f74:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8012f78:	9202      	str	r2, [sp, #8]
 8012f7a:	1b3a      	subs	r2, r7, r4
 8012f7c:	3a15      	subs	r2, #21
 8012f7e:	f022 0203 	bic.w	r2, r2, #3
 8012f82:	3204      	adds	r2, #4
 8012f84:	f104 0115 	add.w	r1, r4, #21
 8012f88:	428f      	cmp	r7, r1
 8012f8a:	bf38      	it	cc
 8012f8c:	2204      	movcc	r2, #4
 8012f8e:	9201      	str	r2, [sp, #4]
 8012f90:	9a02      	ldr	r2, [sp, #8]
 8012f92:	9303      	str	r3, [sp, #12]
 8012f94:	429a      	cmp	r2, r3
 8012f96:	d80c      	bhi.n	8012fb2 <__multiply+0x9e>
 8012f98:	2e00      	cmp	r6, #0
 8012f9a:	dd03      	ble.n	8012fa4 <__multiply+0x90>
 8012f9c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8012fa0:	2b00      	cmp	r3, #0
 8012fa2:	d05a      	beq.n	801305a <__multiply+0x146>
 8012fa4:	6106      	str	r6, [r0, #16]
 8012fa6:	b005      	add	sp, #20
 8012fa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012fac:	f843 2b04 	str.w	r2, [r3], #4
 8012fb0:	e7d8      	b.n	8012f64 <__multiply+0x50>
 8012fb2:	f8b3 a000 	ldrh.w	sl, [r3]
 8012fb6:	f1ba 0f00 	cmp.w	sl, #0
 8012fba:	d024      	beq.n	8013006 <__multiply+0xf2>
 8012fbc:	f104 0e14 	add.w	lr, r4, #20
 8012fc0:	46a9      	mov	r9, r5
 8012fc2:	f04f 0c00 	mov.w	ip, #0
 8012fc6:	f85e 2b04 	ldr.w	r2, [lr], #4
 8012fca:	f8d9 1000 	ldr.w	r1, [r9]
 8012fce:	fa1f fb82 	uxth.w	fp, r2
 8012fd2:	b289      	uxth	r1, r1
 8012fd4:	fb0a 110b 	mla	r1, sl, fp, r1
 8012fd8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8012fdc:	f8d9 2000 	ldr.w	r2, [r9]
 8012fe0:	4461      	add	r1, ip
 8012fe2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8012fe6:	fb0a c20b 	mla	r2, sl, fp, ip
 8012fea:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8012fee:	b289      	uxth	r1, r1
 8012ff0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8012ff4:	4577      	cmp	r7, lr
 8012ff6:	f849 1b04 	str.w	r1, [r9], #4
 8012ffa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8012ffe:	d8e2      	bhi.n	8012fc6 <__multiply+0xb2>
 8013000:	9a01      	ldr	r2, [sp, #4]
 8013002:	f845 c002 	str.w	ip, [r5, r2]
 8013006:	9a03      	ldr	r2, [sp, #12]
 8013008:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801300c:	3304      	adds	r3, #4
 801300e:	f1b9 0f00 	cmp.w	r9, #0
 8013012:	d020      	beq.n	8013056 <__multiply+0x142>
 8013014:	6829      	ldr	r1, [r5, #0]
 8013016:	f104 0c14 	add.w	ip, r4, #20
 801301a:	46ae      	mov	lr, r5
 801301c:	f04f 0a00 	mov.w	sl, #0
 8013020:	f8bc b000 	ldrh.w	fp, [ip]
 8013024:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8013028:	fb09 220b 	mla	r2, r9, fp, r2
 801302c:	4492      	add	sl, r2
 801302e:	b289      	uxth	r1, r1
 8013030:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8013034:	f84e 1b04 	str.w	r1, [lr], #4
 8013038:	f85c 2b04 	ldr.w	r2, [ip], #4
 801303c:	f8be 1000 	ldrh.w	r1, [lr]
 8013040:	0c12      	lsrs	r2, r2, #16
 8013042:	fb09 1102 	mla	r1, r9, r2, r1
 8013046:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 801304a:	4567      	cmp	r7, ip
 801304c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8013050:	d8e6      	bhi.n	8013020 <__multiply+0x10c>
 8013052:	9a01      	ldr	r2, [sp, #4]
 8013054:	50a9      	str	r1, [r5, r2]
 8013056:	3504      	adds	r5, #4
 8013058:	e79a      	b.n	8012f90 <__multiply+0x7c>
 801305a:	3e01      	subs	r6, #1
 801305c:	e79c      	b.n	8012f98 <__multiply+0x84>
 801305e:	bf00      	nop
 8013060:	08014c77 	.word	0x08014c77
 8013064:	08014ce8 	.word	0x08014ce8

08013068 <__pow5mult>:
 8013068:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801306c:	4615      	mov	r5, r2
 801306e:	f012 0203 	ands.w	r2, r2, #3
 8013072:	4606      	mov	r6, r0
 8013074:	460f      	mov	r7, r1
 8013076:	d007      	beq.n	8013088 <__pow5mult+0x20>
 8013078:	4c25      	ldr	r4, [pc, #148]	; (8013110 <__pow5mult+0xa8>)
 801307a:	3a01      	subs	r2, #1
 801307c:	2300      	movs	r3, #0
 801307e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013082:	f7ff fe9b 	bl	8012dbc <__multadd>
 8013086:	4607      	mov	r7, r0
 8013088:	10ad      	asrs	r5, r5, #2
 801308a:	d03d      	beq.n	8013108 <__pow5mult+0xa0>
 801308c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801308e:	b97c      	cbnz	r4, 80130b0 <__pow5mult+0x48>
 8013090:	2010      	movs	r0, #16
 8013092:	f7fd fc8b 	bl	80109ac <malloc>
 8013096:	4602      	mov	r2, r0
 8013098:	6270      	str	r0, [r6, #36]	; 0x24
 801309a:	b928      	cbnz	r0, 80130a8 <__pow5mult+0x40>
 801309c:	4b1d      	ldr	r3, [pc, #116]	; (8013114 <__pow5mult+0xac>)
 801309e:	481e      	ldr	r0, [pc, #120]	; (8013118 <__pow5mult+0xb0>)
 80130a0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80130a4:	f7fe fd2a 	bl	8011afc <__assert_func>
 80130a8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80130ac:	6004      	str	r4, [r0, #0]
 80130ae:	60c4      	str	r4, [r0, #12]
 80130b0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80130b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80130b8:	b94c      	cbnz	r4, 80130ce <__pow5mult+0x66>
 80130ba:	f240 2171 	movw	r1, #625	; 0x271
 80130be:	4630      	mov	r0, r6
 80130c0:	f7ff ff12 	bl	8012ee8 <__i2b>
 80130c4:	2300      	movs	r3, #0
 80130c6:	f8c8 0008 	str.w	r0, [r8, #8]
 80130ca:	4604      	mov	r4, r0
 80130cc:	6003      	str	r3, [r0, #0]
 80130ce:	f04f 0900 	mov.w	r9, #0
 80130d2:	07eb      	lsls	r3, r5, #31
 80130d4:	d50a      	bpl.n	80130ec <__pow5mult+0x84>
 80130d6:	4639      	mov	r1, r7
 80130d8:	4622      	mov	r2, r4
 80130da:	4630      	mov	r0, r6
 80130dc:	f7ff ff1a 	bl	8012f14 <__multiply>
 80130e0:	4639      	mov	r1, r7
 80130e2:	4680      	mov	r8, r0
 80130e4:	4630      	mov	r0, r6
 80130e6:	f7ff fe47 	bl	8012d78 <_Bfree>
 80130ea:	4647      	mov	r7, r8
 80130ec:	106d      	asrs	r5, r5, #1
 80130ee:	d00b      	beq.n	8013108 <__pow5mult+0xa0>
 80130f0:	6820      	ldr	r0, [r4, #0]
 80130f2:	b938      	cbnz	r0, 8013104 <__pow5mult+0x9c>
 80130f4:	4622      	mov	r2, r4
 80130f6:	4621      	mov	r1, r4
 80130f8:	4630      	mov	r0, r6
 80130fa:	f7ff ff0b 	bl	8012f14 <__multiply>
 80130fe:	6020      	str	r0, [r4, #0]
 8013100:	f8c0 9000 	str.w	r9, [r0]
 8013104:	4604      	mov	r4, r0
 8013106:	e7e4      	b.n	80130d2 <__pow5mult+0x6a>
 8013108:	4638      	mov	r0, r7
 801310a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801310e:	bf00      	nop
 8013110:	08014e38 	.word	0x08014e38
 8013114:	08014a5e 	.word	0x08014a5e
 8013118:	08014ce8 	.word	0x08014ce8

0801311c <__lshift>:
 801311c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013120:	460c      	mov	r4, r1
 8013122:	6849      	ldr	r1, [r1, #4]
 8013124:	6923      	ldr	r3, [r4, #16]
 8013126:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801312a:	68a3      	ldr	r3, [r4, #8]
 801312c:	4607      	mov	r7, r0
 801312e:	4691      	mov	r9, r2
 8013130:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013134:	f108 0601 	add.w	r6, r8, #1
 8013138:	42b3      	cmp	r3, r6
 801313a:	db0b      	blt.n	8013154 <__lshift+0x38>
 801313c:	4638      	mov	r0, r7
 801313e:	f7ff fddb 	bl	8012cf8 <_Balloc>
 8013142:	4605      	mov	r5, r0
 8013144:	b948      	cbnz	r0, 801315a <__lshift+0x3e>
 8013146:	4602      	mov	r2, r0
 8013148:	4b2a      	ldr	r3, [pc, #168]	; (80131f4 <__lshift+0xd8>)
 801314a:	482b      	ldr	r0, [pc, #172]	; (80131f8 <__lshift+0xdc>)
 801314c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8013150:	f7fe fcd4 	bl	8011afc <__assert_func>
 8013154:	3101      	adds	r1, #1
 8013156:	005b      	lsls	r3, r3, #1
 8013158:	e7ee      	b.n	8013138 <__lshift+0x1c>
 801315a:	2300      	movs	r3, #0
 801315c:	f100 0114 	add.w	r1, r0, #20
 8013160:	f100 0210 	add.w	r2, r0, #16
 8013164:	4618      	mov	r0, r3
 8013166:	4553      	cmp	r3, sl
 8013168:	db37      	blt.n	80131da <__lshift+0xbe>
 801316a:	6920      	ldr	r0, [r4, #16]
 801316c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013170:	f104 0314 	add.w	r3, r4, #20
 8013174:	f019 091f 	ands.w	r9, r9, #31
 8013178:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801317c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8013180:	d02f      	beq.n	80131e2 <__lshift+0xc6>
 8013182:	f1c9 0e20 	rsb	lr, r9, #32
 8013186:	468a      	mov	sl, r1
 8013188:	f04f 0c00 	mov.w	ip, #0
 801318c:	681a      	ldr	r2, [r3, #0]
 801318e:	fa02 f209 	lsl.w	r2, r2, r9
 8013192:	ea42 020c 	orr.w	r2, r2, ip
 8013196:	f84a 2b04 	str.w	r2, [sl], #4
 801319a:	f853 2b04 	ldr.w	r2, [r3], #4
 801319e:	4298      	cmp	r0, r3
 80131a0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80131a4:	d8f2      	bhi.n	801318c <__lshift+0x70>
 80131a6:	1b03      	subs	r3, r0, r4
 80131a8:	3b15      	subs	r3, #21
 80131aa:	f023 0303 	bic.w	r3, r3, #3
 80131ae:	3304      	adds	r3, #4
 80131b0:	f104 0215 	add.w	r2, r4, #21
 80131b4:	4290      	cmp	r0, r2
 80131b6:	bf38      	it	cc
 80131b8:	2304      	movcc	r3, #4
 80131ba:	f841 c003 	str.w	ip, [r1, r3]
 80131be:	f1bc 0f00 	cmp.w	ip, #0
 80131c2:	d001      	beq.n	80131c8 <__lshift+0xac>
 80131c4:	f108 0602 	add.w	r6, r8, #2
 80131c8:	3e01      	subs	r6, #1
 80131ca:	4638      	mov	r0, r7
 80131cc:	612e      	str	r6, [r5, #16]
 80131ce:	4621      	mov	r1, r4
 80131d0:	f7ff fdd2 	bl	8012d78 <_Bfree>
 80131d4:	4628      	mov	r0, r5
 80131d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80131da:	f842 0f04 	str.w	r0, [r2, #4]!
 80131de:	3301      	adds	r3, #1
 80131e0:	e7c1      	b.n	8013166 <__lshift+0x4a>
 80131e2:	3904      	subs	r1, #4
 80131e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80131e8:	f841 2f04 	str.w	r2, [r1, #4]!
 80131ec:	4298      	cmp	r0, r3
 80131ee:	d8f9      	bhi.n	80131e4 <__lshift+0xc8>
 80131f0:	e7ea      	b.n	80131c8 <__lshift+0xac>
 80131f2:	bf00      	nop
 80131f4:	08014c77 	.word	0x08014c77
 80131f8:	08014ce8 	.word	0x08014ce8

080131fc <__mcmp>:
 80131fc:	b530      	push	{r4, r5, lr}
 80131fe:	6902      	ldr	r2, [r0, #16]
 8013200:	690c      	ldr	r4, [r1, #16]
 8013202:	1b12      	subs	r2, r2, r4
 8013204:	d10e      	bne.n	8013224 <__mcmp+0x28>
 8013206:	f100 0314 	add.w	r3, r0, #20
 801320a:	3114      	adds	r1, #20
 801320c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8013210:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8013214:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8013218:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801321c:	42a5      	cmp	r5, r4
 801321e:	d003      	beq.n	8013228 <__mcmp+0x2c>
 8013220:	d305      	bcc.n	801322e <__mcmp+0x32>
 8013222:	2201      	movs	r2, #1
 8013224:	4610      	mov	r0, r2
 8013226:	bd30      	pop	{r4, r5, pc}
 8013228:	4283      	cmp	r3, r0
 801322a:	d3f3      	bcc.n	8013214 <__mcmp+0x18>
 801322c:	e7fa      	b.n	8013224 <__mcmp+0x28>
 801322e:	f04f 32ff 	mov.w	r2, #4294967295
 8013232:	e7f7      	b.n	8013224 <__mcmp+0x28>

08013234 <__mdiff>:
 8013234:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013238:	460c      	mov	r4, r1
 801323a:	4606      	mov	r6, r0
 801323c:	4611      	mov	r1, r2
 801323e:	4620      	mov	r0, r4
 8013240:	4690      	mov	r8, r2
 8013242:	f7ff ffdb 	bl	80131fc <__mcmp>
 8013246:	1e05      	subs	r5, r0, #0
 8013248:	d110      	bne.n	801326c <__mdiff+0x38>
 801324a:	4629      	mov	r1, r5
 801324c:	4630      	mov	r0, r6
 801324e:	f7ff fd53 	bl	8012cf8 <_Balloc>
 8013252:	b930      	cbnz	r0, 8013262 <__mdiff+0x2e>
 8013254:	4b3a      	ldr	r3, [pc, #232]	; (8013340 <__mdiff+0x10c>)
 8013256:	4602      	mov	r2, r0
 8013258:	f240 2132 	movw	r1, #562	; 0x232
 801325c:	4839      	ldr	r0, [pc, #228]	; (8013344 <__mdiff+0x110>)
 801325e:	f7fe fc4d 	bl	8011afc <__assert_func>
 8013262:	2301      	movs	r3, #1
 8013264:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013268:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801326c:	bfa4      	itt	ge
 801326e:	4643      	movge	r3, r8
 8013270:	46a0      	movge	r8, r4
 8013272:	4630      	mov	r0, r6
 8013274:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8013278:	bfa6      	itte	ge
 801327a:	461c      	movge	r4, r3
 801327c:	2500      	movge	r5, #0
 801327e:	2501      	movlt	r5, #1
 8013280:	f7ff fd3a 	bl	8012cf8 <_Balloc>
 8013284:	b920      	cbnz	r0, 8013290 <__mdiff+0x5c>
 8013286:	4b2e      	ldr	r3, [pc, #184]	; (8013340 <__mdiff+0x10c>)
 8013288:	4602      	mov	r2, r0
 801328a:	f44f 7110 	mov.w	r1, #576	; 0x240
 801328e:	e7e5      	b.n	801325c <__mdiff+0x28>
 8013290:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8013294:	6926      	ldr	r6, [r4, #16]
 8013296:	60c5      	str	r5, [r0, #12]
 8013298:	f104 0914 	add.w	r9, r4, #20
 801329c:	f108 0514 	add.w	r5, r8, #20
 80132a0:	f100 0e14 	add.w	lr, r0, #20
 80132a4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80132a8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80132ac:	f108 0210 	add.w	r2, r8, #16
 80132b0:	46f2      	mov	sl, lr
 80132b2:	2100      	movs	r1, #0
 80132b4:	f859 3b04 	ldr.w	r3, [r9], #4
 80132b8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80132bc:	fa1f f883 	uxth.w	r8, r3
 80132c0:	fa11 f18b 	uxtah	r1, r1, fp
 80132c4:	0c1b      	lsrs	r3, r3, #16
 80132c6:	eba1 0808 	sub.w	r8, r1, r8
 80132ca:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80132ce:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80132d2:	fa1f f888 	uxth.w	r8, r8
 80132d6:	1419      	asrs	r1, r3, #16
 80132d8:	454e      	cmp	r6, r9
 80132da:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80132de:	f84a 3b04 	str.w	r3, [sl], #4
 80132e2:	d8e7      	bhi.n	80132b4 <__mdiff+0x80>
 80132e4:	1b33      	subs	r3, r6, r4
 80132e6:	3b15      	subs	r3, #21
 80132e8:	f023 0303 	bic.w	r3, r3, #3
 80132ec:	3304      	adds	r3, #4
 80132ee:	3415      	adds	r4, #21
 80132f0:	42a6      	cmp	r6, r4
 80132f2:	bf38      	it	cc
 80132f4:	2304      	movcc	r3, #4
 80132f6:	441d      	add	r5, r3
 80132f8:	4473      	add	r3, lr
 80132fa:	469e      	mov	lr, r3
 80132fc:	462e      	mov	r6, r5
 80132fe:	4566      	cmp	r6, ip
 8013300:	d30e      	bcc.n	8013320 <__mdiff+0xec>
 8013302:	f10c 0203 	add.w	r2, ip, #3
 8013306:	1b52      	subs	r2, r2, r5
 8013308:	f022 0203 	bic.w	r2, r2, #3
 801330c:	3d03      	subs	r5, #3
 801330e:	45ac      	cmp	ip, r5
 8013310:	bf38      	it	cc
 8013312:	2200      	movcc	r2, #0
 8013314:	441a      	add	r2, r3
 8013316:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801331a:	b17b      	cbz	r3, 801333c <__mdiff+0x108>
 801331c:	6107      	str	r7, [r0, #16]
 801331e:	e7a3      	b.n	8013268 <__mdiff+0x34>
 8013320:	f856 8b04 	ldr.w	r8, [r6], #4
 8013324:	fa11 f288 	uxtah	r2, r1, r8
 8013328:	1414      	asrs	r4, r2, #16
 801332a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801332e:	b292      	uxth	r2, r2
 8013330:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8013334:	f84e 2b04 	str.w	r2, [lr], #4
 8013338:	1421      	asrs	r1, r4, #16
 801333a:	e7e0      	b.n	80132fe <__mdiff+0xca>
 801333c:	3f01      	subs	r7, #1
 801333e:	e7ea      	b.n	8013316 <__mdiff+0xe2>
 8013340:	08014c77 	.word	0x08014c77
 8013344:	08014ce8 	.word	0x08014ce8

08013348 <__d2b>:
 8013348:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801334c:	4689      	mov	r9, r1
 801334e:	2101      	movs	r1, #1
 8013350:	ec57 6b10 	vmov	r6, r7, d0
 8013354:	4690      	mov	r8, r2
 8013356:	f7ff fccf 	bl	8012cf8 <_Balloc>
 801335a:	4604      	mov	r4, r0
 801335c:	b930      	cbnz	r0, 801336c <__d2b+0x24>
 801335e:	4602      	mov	r2, r0
 8013360:	4b25      	ldr	r3, [pc, #148]	; (80133f8 <__d2b+0xb0>)
 8013362:	4826      	ldr	r0, [pc, #152]	; (80133fc <__d2b+0xb4>)
 8013364:	f240 310a 	movw	r1, #778	; 0x30a
 8013368:	f7fe fbc8 	bl	8011afc <__assert_func>
 801336c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8013370:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8013374:	bb35      	cbnz	r5, 80133c4 <__d2b+0x7c>
 8013376:	2e00      	cmp	r6, #0
 8013378:	9301      	str	r3, [sp, #4]
 801337a:	d028      	beq.n	80133ce <__d2b+0x86>
 801337c:	4668      	mov	r0, sp
 801337e:	9600      	str	r6, [sp, #0]
 8013380:	f7ff fd82 	bl	8012e88 <__lo0bits>
 8013384:	9900      	ldr	r1, [sp, #0]
 8013386:	b300      	cbz	r0, 80133ca <__d2b+0x82>
 8013388:	9a01      	ldr	r2, [sp, #4]
 801338a:	f1c0 0320 	rsb	r3, r0, #32
 801338e:	fa02 f303 	lsl.w	r3, r2, r3
 8013392:	430b      	orrs	r3, r1
 8013394:	40c2      	lsrs	r2, r0
 8013396:	6163      	str	r3, [r4, #20]
 8013398:	9201      	str	r2, [sp, #4]
 801339a:	9b01      	ldr	r3, [sp, #4]
 801339c:	61a3      	str	r3, [r4, #24]
 801339e:	2b00      	cmp	r3, #0
 80133a0:	bf14      	ite	ne
 80133a2:	2202      	movne	r2, #2
 80133a4:	2201      	moveq	r2, #1
 80133a6:	6122      	str	r2, [r4, #16]
 80133a8:	b1d5      	cbz	r5, 80133e0 <__d2b+0x98>
 80133aa:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80133ae:	4405      	add	r5, r0
 80133b0:	f8c9 5000 	str.w	r5, [r9]
 80133b4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80133b8:	f8c8 0000 	str.w	r0, [r8]
 80133bc:	4620      	mov	r0, r4
 80133be:	b003      	add	sp, #12
 80133c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80133c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80133c8:	e7d5      	b.n	8013376 <__d2b+0x2e>
 80133ca:	6161      	str	r1, [r4, #20]
 80133cc:	e7e5      	b.n	801339a <__d2b+0x52>
 80133ce:	a801      	add	r0, sp, #4
 80133d0:	f7ff fd5a 	bl	8012e88 <__lo0bits>
 80133d4:	9b01      	ldr	r3, [sp, #4]
 80133d6:	6163      	str	r3, [r4, #20]
 80133d8:	2201      	movs	r2, #1
 80133da:	6122      	str	r2, [r4, #16]
 80133dc:	3020      	adds	r0, #32
 80133de:	e7e3      	b.n	80133a8 <__d2b+0x60>
 80133e0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80133e4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80133e8:	f8c9 0000 	str.w	r0, [r9]
 80133ec:	6918      	ldr	r0, [r3, #16]
 80133ee:	f7ff fd2b 	bl	8012e48 <__hi0bits>
 80133f2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80133f6:	e7df      	b.n	80133b8 <__d2b+0x70>
 80133f8:	08014c77 	.word	0x08014c77
 80133fc:	08014ce8 	.word	0x08014ce8

08013400 <_calloc_r>:
 8013400:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013402:	fba1 2402 	umull	r2, r4, r1, r2
 8013406:	b94c      	cbnz	r4, 801341c <_calloc_r+0x1c>
 8013408:	4611      	mov	r1, r2
 801340a:	9201      	str	r2, [sp, #4]
 801340c:	f7fd fb60 	bl	8010ad0 <_malloc_r>
 8013410:	9a01      	ldr	r2, [sp, #4]
 8013412:	4605      	mov	r5, r0
 8013414:	b930      	cbnz	r0, 8013424 <_calloc_r+0x24>
 8013416:	4628      	mov	r0, r5
 8013418:	b003      	add	sp, #12
 801341a:	bd30      	pop	{r4, r5, pc}
 801341c:	220c      	movs	r2, #12
 801341e:	6002      	str	r2, [r0, #0]
 8013420:	2500      	movs	r5, #0
 8013422:	e7f8      	b.n	8013416 <_calloc_r+0x16>
 8013424:	4621      	mov	r1, r4
 8013426:	f7fd fadf 	bl	80109e8 <memset>
 801342a:	e7f4      	b.n	8013416 <_calloc_r+0x16>

0801342c <__ssputs_r>:
 801342c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013430:	688e      	ldr	r6, [r1, #8]
 8013432:	429e      	cmp	r6, r3
 8013434:	4682      	mov	sl, r0
 8013436:	460c      	mov	r4, r1
 8013438:	4690      	mov	r8, r2
 801343a:	461f      	mov	r7, r3
 801343c:	d838      	bhi.n	80134b0 <__ssputs_r+0x84>
 801343e:	898a      	ldrh	r2, [r1, #12]
 8013440:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8013444:	d032      	beq.n	80134ac <__ssputs_r+0x80>
 8013446:	6825      	ldr	r5, [r4, #0]
 8013448:	6909      	ldr	r1, [r1, #16]
 801344a:	eba5 0901 	sub.w	r9, r5, r1
 801344e:	6965      	ldr	r5, [r4, #20]
 8013450:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013454:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013458:	3301      	adds	r3, #1
 801345a:	444b      	add	r3, r9
 801345c:	106d      	asrs	r5, r5, #1
 801345e:	429d      	cmp	r5, r3
 8013460:	bf38      	it	cc
 8013462:	461d      	movcc	r5, r3
 8013464:	0553      	lsls	r3, r2, #21
 8013466:	d531      	bpl.n	80134cc <__ssputs_r+0xa0>
 8013468:	4629      	mov	r1, r5
 801346a:	f7fd fb31 	bl	8010ad0 <_malloc_r>
 801346e:	4606      	mov	r6, r0
 8013470:	b950      	cbnz	r0, 8013488 <__ssputs_r+0x5c>
 8013472:	230c      	movs	r3, #12
 8013474:	f8ca 3000 	str.w	r3, [sl]
 8013478:	89a3      	ldrh	r3, [r4, #12]
 801347a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801347e:	81a3      	strh	r3, [r4, #12]
 8013480:	f04f 30ff 	mov.w	r0, #4294967295
 8013484:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013488:	6921      	ldr	r1, [r4, #16]
 801348a:	464a      	mov	r2, r9
 801348c:	f7fd fa9e 	bl	80109cc <memcpy>
 8013490:	89a3      	ldrh	r3, [r4, #12]
 8013492:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8013496:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801349a:	81a3      	strh	r3, [r4, #12]
 801349c:	6126      	str	r6, [r4, #16]
 801349e:	6165      	str	r5, [r4, #20]
 80134a0:	444e      	add	r6, r9
 80134a2:	eba5 0509 	sub.w	r5, r5, r9
 80134a6:	6026      	str	r6, [r4, #0]
 80134a8:	60a5      	str	r5, [r4, #8]
 80134aa:	463e      	mov	r6, r7
 80134ac:	42be      	cmp	r6, r7
 80134ae:	d900      	bls.n	80134b2 <__ssputs_r+0x86>
 80134b0:	463e      	mov	r6, r7
 80134b2:	6820      	ldr	r0, [r4, #0]
 80134b4:	4632      	mov	r2, r6
 80134b6:	4641      	mov	r1, r8
 80134b8:	f000 febe 	bl	8014238 <memmove>
 80134bc:	68a3      	ldr	r3, [r4, #8]
 80134be:	1b9b      	subs	r3, r3, r6
 80134c0:	60a3      	str	r3, [r4, #8]
 80134c2:	6823      	ldr	r3, [r4, #0]
 80134c4:	4433      	add	r3, r6
 80134c6:	6023      	str	r3, [r4, #0]
 80134c8:	2000      	movs	r0, #0
 80134ca:	e7db      	b.n	8013484 <__ssputs_r+0x58>
 80134cc:	462a      	mov	r2, r5
 80134ce:	f000 fecd 	bl	801426c <_realloc_r>
 80134d2:	4606      	mov	r6, r0
 80134d4:	2800      	cmp	r0, #0
 80134d6:	d1e1      	bne.n	801349c <__ssputs_r+0x70>
 80134d8:	6921      	ldr	r1, [r4, #16]
 80134da:	4650      	mov	r0, sl
 80134dc:	f7fd fa8c 	bl	80109f8 <_free_r>
 80134e0:	e7c7      	b.n	8013472 <__ssputs_r+0x46>
	...

080134e4 <_svfiprintf_r>:
 80134e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134e8:	4698      	mov	r8, r3
 80134ea:	898b      	ldrh	r3, [r1, #12]
 80134ec:	061b      	lsls	r3, r3, #24
 80134ee:	b09d      	sub	sp, #116	; 0x74
 80134f0:	4607      	mov	r7, r0
 80134f2:	460d      	mov	r5, r1
 80134f4:	4614      	mov	r4, r2
 80134f6:	d50e      	bpl.n	8013516 <_svfiprintf_r+0x32>
 80134f8:	690b      	ldr	r3, [r1, #16]
 80134fa:	b963      	cbnz	r3, 8013516 <_svfiprintf_r+0x32>
 80134fc:	2140      	movs	r1, #64	; 0x40
 80134fe:	f7fd fae7 	bl	8010ad0 <_malloc_r>
 8013502:	6028      	str	r0, [r5, #0]
 8013504:	6128      	str	r0, [r5, #16]
 8013506:	b920      	cbnz	r0, 8013512 <_svfiprintf_r+0x2e>
 8013508:	230c      	movs	r3, #12
 801350a:	603b      	str	r3, [r7, #0]
 801350c:	f04f 30ff 	mov.w	r0, #4294967295
 8013510:	e0d1      	b.n	80136b6 <_svfiprintf_r+0x1d2>
 8013512:	2340      	movs	r3, #64	; 0x40
 8013514:	616b      	str	r3, [r5, #20]
 8013516:	2300      	movs	r3, #0
 8013518:	9309      	str	r3, [sp, #36]	; 0x24
 801351a:	2320      	movs	r3, #32
 801351c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013520:	f8cd 800c 	str.w	r8, [sp, #12]
 8013524:	2330      	movs	r3, #48	; 0x30
 8013526:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80136d0 <_svfiprintf_r+0x1ec>
 801352a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801352e:	f04f 0901 	mov.w	r9, #1
 8013532:	4623      	mov	r3, r4
 8013534:	469a      	mov	sl, r3
 8013536:	f813 2b01 	ldrb.w	r2, [r3], #1
 801353a:	b10a      	cbz	r2, 8013540 <_svfiprintf_r+0x5c>
 801353c:	2a25      	cmp	r2, #37	; 0x25
 801353e:	d1f9      	bne.n	8013534 <_svfiprintf_r+0x50>
 8013540:	ebba 0b04 	subs.w	fp, sl, r4
 8013544:	d00b      	beq.n	801355e <_svfiprintf_r+0x7a>
 8013546:	465b      	mov	r3, fp
 8013548:	4622      	mov	r2, r4
 801354a:	4629      	mov	r1, r5
 801354c:	4638      	mov	r0, r7
 801354e:	f7ff ff6d 	bl	801342c <__ssputs_r>
 8013552:	3001      	adds	r0, #1
 8013554:	f000 80aa 	beq.w	80136ac <_svfiprintf_r+0x1c8>
 8013558:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801355a:	445a      	add	r2, fp
 801355c:	9209      	str	r2, [sp, #36]	; 0x24
 801355e:	f89a 3000 	ldrb.w	r3, [sl]
 8013562:	2b00      	cmp	r3, #0
 8013564:	f000 80a2 	beq.w	80136ac <_svfiprintf_r+0x1c8>
 8013568:	2300      	movs	r3, #0
 801356a:	f04f 32ff 	mov.w	r2, #4294967295
 801356e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013572:	f10a 0a01 	add.w	sl, sl, #1
 8013576:	9304      	str	r3, [sp, #16]
 8013578:	9307      	str	r3, [sp, #28]
 801357a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801357e:	931a      	str	r3, [sp, #104]	; 0x68
 8013580:	4654      	mov	r4, sl
 8013582:	2205      	movs	r2, #5
 8013584:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013588:	4851      	ldr	r0, [pc, #324]	; (80136d0 <_svfiprintf_r+0x1ec>)
 801358a:	f7ec fe39 	bl	8000200 <memchr>
 801358e:	9a04      	ldr	r2, [sp, #16]
 8013590:	b9d8      	cbnz	r0, 80135ca <_svfiprintf_r+0xe6>
 8013592:	06d0      	lsls	r0, r2, #27
 8013594:	bf44      	itt	mi
 8013596:	2320      	movmi	r3, #32
 8013598:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801359c:	0711      	lsls	r1, r2, #28
 801359e:	bf44      	itt	mi
 80135a0:	232b      	movmi	r3, #43	; 0x2b
 80135a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80135a6:	f89a 3000 	ldrb.w	r3, [sl]
 80135aa:	2b2a      	cmp	r3, #42	; 0x2a
 80135ac:	d015      	beq.n	80135da <_svfiprintf_r+0xf6>
 80135ae:	9a07      	ldr	r2, [sp, #28]
 80135b0:	4654      	mov	r4, sl
 80135b2:	2000      	movs	r0, #0
 80135b4:	f04f 0c0a 	mov.w	ip, #10
 80135b8:	4621      	mov	r1, r4
 80135ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80135be:	3b30      	subs	r3, #48	; 0x30
 80135c0:	2b09      	cmp	r3, #9
 80135c2:	d94e      	bls.n	8013662 <_svfiprintf_r+0x17e>
 80135c4:	b1b0      	cbz	r0, 80135f4 <_svfiprintf_r+0x110>
 80135c6:	9207      	str	r2, [sp, #28]
 80135c8:	e014      	b.n	80135f4 <_svfiprintf_r+0x110>
 80135ca:	eba0 0308 	sub.w	r3, r0, r8
 80135ce:	fa09 f303 	lsl.w	r3, r9, r3
 80135d2:	4313      	orrs	r3, r2
 80135d4:	9304      	str	r3, [sp, #16]
 80135d6:	46a2      	mov	sl, r4
 80135d8:	e7d2      	b.n	8013580 <_svfiprintf_r+0x9c>
 80135da:	9b03      	ldr	r3, [sp, #12]
 80135dc:	1d19      	adds	r1, r3, #4
 80135de:	681b      	ldr	r3, [r3, #0]
 80135e0:	9103      	str	r1, [sp, #12]
 80135e2:	2b00      	cmp	r3, #0
 80135e4:	bfbb      	ittet	lt
 80135e6:	425b      	neglt	r3, r3
 80135e8:	f042 0202 	orrlt.w	r2, r2, #2
 80135ec:	9307      	strge	r3, [sp, #28]
 80135ee:	9307      	strlt	r3, [sp, #28]
 80135f0:	bfb8      	it	lt
 80135f2:	9204      	strlt	r2, [sp, #16]
 80135f4:	7823      	ldrb	r3, [r4, #0]
 80135f6:	2b2e      	cmp	r3, #46	; 0x2e
 80135f8:	d10c      	bne.n	8013614 <_svfiprintf_r+0x130>
 80135fa:	7863      	ldrb	r3, [r4, #1]
 80135fc:	2b2a      	cmp	r3, #42	; 0x2a
 80135fe:	d135      	bne.n	801366c <_svfiprintf_r+0x188>
 8013600:	9b03      	ldr	r3, [sp, #12]
 8013602:	1d1a      	adds	r2, r3, #4
 8013604:	681b      	ldr	r3, [r3, #0]
 8013606:	9203      	str	r2, [sp, #12]
 8013608:	2b00      	cmp	r3, #0
 801360a:	bfb8      	it	lt
 801360c:	f04f 33ff 	movlt.w	r3, #4294967295
 8013610:	3402      	adds	r4, #2
 8013612:	9305      	str	r3, [sp, #20]
 8013614:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80136e0 <_svfiprintf_r+0x1fc>
 8013618:	7821      	ldrb	r1, [r4, #0]
 801361a:	2203      	movs	r2, #3
 801361c:	4650      	mov	r0, sl
 801361e:	f7ec fdef 	bl	8000200 <memchr>
 8013622:	b140      	cbz	r0, 8013636 <_svfiprintf_r+0x152>
 8013624:	2340      	movs	r3, #64	; 0x40
 8013626:	eba0 000a 	sub.w	r0, r0, sl
 801362a:	fa03 f000 	lsl.w	r0, r3, r0
 801362e:	9b04      	ldr	r3, [sp, #16]
 8013630:	4303      	orrs	r3, r0
 8013632:	3401      	adds	r4, #1
 8013634:	9304      	str	r3, [sp, #16]
 8013636:	f814 1b01 	ldrb.w	r1, [r4], #1
 801363a:	4826      	ldr	r0, [pc, #152]	; (80136d4 <_svfiprintf_r+0x1f0>)
 801363c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013640:	2206      	movs	r2, #6
 8013642:	f7ec fddd 	bl	8000200 <memchr>
 8013646:	2800      	cmp	r0, #0
 8013648:	d038      	beq.n	80136bc <_svfiprintf_r+0x1d8>
 801364a:	4b23      	ldr	r3, [pc, #140]	; (80136d8 <_svfiprintf_r+0x1f4>)
 801364c:	bb1b      	cbnz	r3, 8013696 <_svfiprintf_r+0x1b2>
 801364e:	9b03      	ldr	r3, [sp, #12]
 8013650:	3307      	adds	r3, #7
 8013652:	f023 0307 	bic.w	r3, r3, #7
 8013656:	3308      	adds	r3, #8
 8013658:	9303      	str	r3, [sp, #12]
 801365a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801365c:	4433      	add	r3, r6
 801365e:	9309      	str	r3, [sp, #36]	; 0x24
 8013660:	e767      	b.n	8013532 <_svfiprintf_r+0x4e>
 8013662:	fb0c 3202 	mla	r2, ip, r2, r3
 8013666:	460c      	mov	r4, r1
 8013668:	2001      	movs	r0, #1
 801366a:	e7a5      	b.n	80135b8 <_svfiprintf_r+0xd4>
 801366c:	2300      	movs	r3, #0
 801366e:	3401      	adds	r4, #1
 8013670:	9305      	str	r3, [sp, #20]
 8013672:	4619      	mov	r1, r3
 8013674:	f04f 0c0a 	mov.w	ip, #10
 8013678:	4620      	mov	r0, r4
 801367a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801367e:	3a30      	subs	r2, #48	; 0x30
 8013680:	2a09      	cmp	r2, #9
 8013682:	d903      	bls.n	801368c <_svfiprintf_r+0x1a8>
 8013684:	2b00      	cmp	r3, #0
 8013686:	d0c5      	beq.n	8013614 <_svfiprintf_r+0x130>
 8013688:	9105      	str	r1, [sp, #20]
 801368a:	e7c3      	b.n	8013614 <_svfiprintf_r+0x130>
 801368c:	fb0c 2101 	mla	r1, ip, r1, r2
 8013690:	4604      	mov	r4, r0
 8013692:	2301      	movs	r3, #1
 8013694:	e7f0      	b.n	8013678 <_svfiprintf_r+0x194>
 8013696:	ab03      	add	r3, sp, #12
 8013698:	9300      	str	r3, [sp, #0]
 801369a:	462a      	mov	r2, r5
 801369c:	4b0f      	ldr	r3, [pc, #60]	; (80136dc <_svfiprintf_r+0x1f8>)
 801369e:	a904      	add	r1, sp, #16
 80136a0:	4638      	mov	r0, r7
 80136a2:	f7fd fb29 	bl	8010cf8 <_printf_float>
 80136a6:	1c42      	adds	r2, r0, #1
 80136a8:	4606      	mov	r6, r0
 80136aa:	d1d6      	bne.n	801365a <_svfiprintf_r+0x176>
 80136ac:	89ab      	ldrh	r3, [r5, #12]
 80136ae:	065b      	lsls	r3, r3, #25
 80136b0:	f53f af2c 	bmi.w	801350c <_svfiprintf_r+0x28>
 80136b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80136b6:	b01d      	add	sp, #116	; 0x74
 80136b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80136bc:	ab03      	add	r3, sp, #12
 80136be:	9300      	str	r3, [sp, #0]
 80136c0:	462a      	mov	r2, r5
 80136c2:	4b06      	ldr	r3, [pc, #24]	; (80136dc <_svfiprintf_r+0x1f8>)
 80136c4:	a904      	add	r1, sp, #16
 80136c6:	4638      	mov	r0, r7
 80136c8:	f7fd fdba 	bl	8011240 <_printf_i>
 80136cc:	e7eb      	b.n	80136a6 <_svfiprintf_r+0x1c2>
 80136ce:	bf00      	nop
 80136d0:	08014e44 	.word	0x08014e44
 80136d4:	08014e4e 	.word	0x08014e4e
 80136d8:	08010cf9 	.word	0x08010cf9
 80136dc:	0801342d 	.word	0x0801342d
 80136e0:	08014e4a 	.word	0x08014e4a

080136e4 <_sungetc_r>:
 80136e4:	b538      	push	{r3, r4, r5, lr}
 80136e6:	1c4b      	adds	r3, r1, #1
 80136e8:	4614      	mov	r4, r2
 80136ea:	d103      	bne.n	80136f4 <_sungetc_r+0x10>
 80136ec:	f04f 35ff 	mov.w	r5, #4294967295
 80136f0:	4628      	mov	r0, r5
 80136f2:	bd38      	pop	{r3, r4, r5, pc}
 80136f4:	8993      	ldrh	r3, [r2, #12]
 80136f6:	f023 0320 	bic.w	r3, r3, #32
 80136fa:	8193      	strh	r3, [r2, #12]
 80136fc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80136fe:	6852      	ldr	r2, [r2, #4]
 8013700:	b2cd      	uxtb	r5, r1
 8013702:	b18b      	cbz	r3, 8013728 <_sungetc_r+0x44>
 8013704:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8013706:	4293      	cmp	r3, r2
 8013708:	dd08      	ble.n	801371c <_sungetc_r+0x38>
 801370a:	6823      	ldr	r3, [r4, #0]
 801370c:	1e5a      	subs	r2, r3, #1
 801370e:	6022      	str	r2, [r4, #0]
 8013710:	f803 5c01 	strb.w	r5, [r3, #-1]
 8013714:	6863      	ldr	r3, [r4, #4]
 8013716:	3301      	adds	r3, #1
 8013718:	6063      	str	r3, [r4, #4]
 801371a:	e7e9      	b.n	80136f0 <_sungetc_r+0xc>
 801371c:	4621      	mov	r1, r4
 801371e:	f000 fd1d 	bl	801415c <__submore>
 8013722:	2800      	cmp	r0, #0
 8013724:	d0f1      	beq.n	801370a <_sungetc_r+0x26>
 8013726:	e7e1      	b.n	80136ec <_sungetc_r+0x8>
 8013728:	6921      	ldr	r1, [r4, #16]
 801372a:	6823      	ldr	r3, [r4, #0]
 801372c:	b151      	cbz	r1, 8013744 <_sungetc_r+0x60>
 801372e:	4299      	cmp	r1, r3
 8013730:	d208      	bcs.n	8013744 <_sungetc_r+0x60>
 8013732:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8013736:	42a9      	cmp	r1, r5
 8013738:	d104      	bne.n	8013744 <_sungetc_r+0x60>
 801373a:	3b01      	subs	r3, #1
 801373c:	3201      	adds	r2, #1
 801373e:	6023      	str	r3, [r4, #0]
 8013740:	6062      	str	r2, [r4, #4]
 8013742:	e7d5      	b.n	80136f0 <_sungetc_r+0xc>
 8013744:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8013748:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801374c:	6363      	str	r3, [r4, #52]	; 0x34
 801374e:	2303      	movs	r3, #3
 8013750:	63a3      	str	r3, [r4, #56]	; 0x38
 8013752:	4623      	mov	r3, r4
 8013754:	f803 5f46 	strb.w	r5, [r3, #70]!
 8013758:	6023      	str	r3, [r4, #0]
 801375a:	2301      	movs	r3, #1
 801375c:	e7dc      	b.n	8013718 <_sungetc_r+0x34>

0801375e <__ssrefill_r>:
 801375e:	b510      	push	{r4, lr}
 8013760:	460c      	mov	r4, r1
 8013762:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8013764:	b169      	cbz	r1, 8013782 <__ssrefill_r+0x24>
 8013766:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801376a:	4299      	cmp	r1, r3
 801376c:	d001      	beq.n	8013772 <__ssrefill_r+0x14>
 801376e:	f7fd f943 	bl	80109f8 <_free_r>
 8013772:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013774:	6063      	str	r3, [r4, #4]
 8013776:	2000      	movs	r0, #0
 8013778:	6360      	str	r0, [r4, #52]	; 0x34
 801377a:	b113      	cbz	r3, 8013782 <__ssrefill_r+0x24>
 801377c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801377e:	6023      	str	r3, [r4, #0]
 8013780:	bd10      	pop	{r4, pc}
 8013782:	6923      	ldr	r3, [r4, #16]
 8013784:	6023      	str	r3, [r4, #0]
 8013786:	2300      	movs	r3, #0
 8013788:	6063      	str	r3, [r4, #4]
 801378a:	89a3      	ldrh	r3, [r4, #12]
 801378c:	f043 0320 	orr.w	r3, r3, #32
 8013790:	81a3      	strh	r3, [r4, #12]
 8013792:	f04f 30ff 	mov.w	r0, #4294967295
 8013796:	e7f3      	b.n	8013780 <__ssrefill_r+0x22>

08013798 <__ssvfiscanf_r>:
 8013798:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801379c:	460c      	mov	r4, r1
 801379e:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 80137a2:	2100      	movs	r1, #0
 80137a4:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 80137a8:	49a6      	ldr	r1, [pc, #664]	; (8013a44 <__ssvfiscanf_r+0x2ac>)
 80137aa:	91a0      	str	r1, [sp, #640]	; 0x280
 80137ac:	f10d 0804 	add.w	r8, sp, #4
 80137b0:	49a5      	ldr	r1, [pc, #660]	; (8013a48 <__ssvfiscanf_r+0x2b0>)
 80137b2:	4fa6      	ldr	r7, [pc, #664]	; (8013a4c <__ssvfiscanf_r+0x2b4>)
 80137b4:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8013a50 <__ssvfiscanf_r+0x2b8>
 80137b8:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80137bc:	4606      	mov	r6, r0
 80137be:	91a1      	str	r1, [sp, #644]	; 0x284
 80137c0:	9300      	str	r3, [sp, #0]
 80137c2:	7813      	ldrb	r3, [r2, #0]
 80137c4:	2b00      	cmp	r3, #0
 80137c6:	f000 815a 	beq.w	8013a7e <__ssvfiscanf_r+0x2e6>
 80137ca:	5dd9      	ldrb	r1, [r3, r7]
 80137cc:	f011 0108 	ands.w	r1, r1, #8
 80137d0:	f102 0501 	add.w	r5, r2, #1
 80137d4:	d019      	beq.n	801380a <__ssvfiscanf_r+0x72>
 80137d6:	6863      	ldr	r3, [r4, #4]
 80137d8:	2b00      	cmp	r3, #0
 80137da:	dd0f      	ble.n	80137fc <__ssvfiscanf_r+0x64>
 80137dc:	6823      	ldr	r3, [r4, #0]
 80137de:	781a      	ldrb	r2, [r3, #0]
 80137e0:	5cba      	ldrb	r2, [r7, r2]
 80137e2:	0712      	lsls	r2, r2, #28
 80137e4:	d401      	bmi.n	80137ea <__ssvfiscanf_r+0x52>
 80137e6:	462a      	mov	r2, r5
 80137e8:	e7eb      	b.n	80137c2 <__ssvfiscanf_r+0x2a>
 80137ea:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80137ec:	3201      	adds	r2, #1
 80137ee:	9245      	str	r2, [sp, #276]	; 0x114
 80137f0:	6862      	ldr	r2, [r4, #4]
 80137f2:	3301      	adds	r3, #1
 80137f4:	3a01      	subs	r2, #1
 80137f6:	6062      	str	r2, [r4, #4]
 80137f8:	6023      	str	r3, [r4, #0]
 80137fa:	e7ec      	b.n	80137d6 <__ssvfiscanf_r+0x3e>
 80137fc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80137fe:	4621      	mov	r1, r4
 8013800:	4630      	mov	r0, r6
 8013802:	4798      	blx	r3
 8013804:	2800      	cmp	r0, #0
 8013806:	d0e9      	beq.n	80137dc <__ssvfiscanf_r+0x44>
 8013808:	e7ed      	b.n	80137e6 <__ssvfiscanf_r+0x4e>
 801380a:	2b25      	cmp	r3, #37	; 0x25
 801380c:	d012      	beq.n	8013834 <__ssvfiscanf_r+0x9c>
 801380e:	469a      	mov	sl, r3
 8013810:	6863      	ldr	r3, [r4, #4]
 8013812:	2b00      	cmp	r3, #0
 8013814:	f340 8091 	ble.w	801393a <__ssvfiscanf_r+0x1a2>
 8013818:	6822      	ldr	r2, [r4, #0]
 801381a:	7813      	ldrb	r3, [r2, #0]
 801381c:	4553      	cmp	r3, sl
 801381e:	f040 812e 	bne.w	8013a7e <__ssvfiscanf_r+0x2e6>
 8013822:	6863      	ldr	r3, [r4, #4]
 8013824:	3b01      	subs	r3, #1
 8013826:	6063      	str	r3, [r4, #4]
 8013828:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801382a:	3201      	adds	r2, #1
 801382c:	3301      	adds	r3, #1
 801382e:	6022      	str	r2, [r4, #0]
 8013830:	9345      	str	r3, [sp, #276]	; 0x114
 8013832:	e7d8      	b.n	80137e6 <__ssvfiscanf_r+0x4e>
 8013834:	9141      	str	r1, [sp, #260]	; 0x104
 8013836:	9143      	str	r1, [sp, #268]	; 0x10c
 8013838:	7853      	ldrb	r3, [r2, #1]
 801383a:	2b2a      	cmp	r3, #42	; 0x2a
 801383c:	bf02      	ittt	eq
 801383e:	2310      	moveq	r3, #16
 8013840:	1c95      	addeq	r5, r2, #2
 8013842:	9341      	streq	r3, [sp, #260]	; 0x104
 8013844:	220a      	movs	r2, #10
 8013846:	46aa      	mov	sl, r5
 8013848:	f81a 1b01 	ldrb.w	r1, [sl], #1
 801384c:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8013850:	2b09      	cmp	r3, #9
 8013852:	d91d      	bls.n	8013890 <__ssvfiscanf_r+0xf8>
 8013854:	487e      	ldr	r0, [pc, #504]	; (8013a50 <__ssvfiscanf_r+0x2b8>)
 8013856:	2203      	movs	r2, #3
 8013858:	f7ec fcd2 	bl	8000200 <memchr>
 801385c:	b140      	cbz	r0, 8013870 <__ssvfiscanf_r+0xd8>
 801385e:	2301      	movs	r3, #1
 8013860:	eba0 0009 	sub.w	r0, r0, r9
 8013864:	fa03 f000 	lsl.w	r0, r3, r0
 8013868:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801386a:	4318      	orrs	r0, r3
 801386c:	9041      	str	r0, [sp, #260]	; 0x104
 801386e:	4655      	mov	r5, sl
 8013870:	f815 3b01 	ldrb.w	r3, [r5], #1
 8013874:	2b78      	cmp	r3, #120	; 0x78
 8013876:	d806      	bhi.n	8013886 <__ssvfiscanf_r+0xee>
 8013878:	2b57      	cmp	r3, #87	; 0x57
 801387a:	d810      	bhi.n	801389e <__ssvfiscanf_r+0x106>
 801387c:	2b25      	cmp	r3, #37	; 0x25
 801387e:	d0c6      	beq.n	801380e <__ssvfiscanf_r+0x76>
 8013880:	d856      	bhi.n	8013930 <__ssvfiscanf_r+0x198>
 8013882:	2b00      	cmp	r3, #0
 8013884:	d064      	beq.n	8013950 <__ssvfiscanf_r+0x1b8>
 8013886:	2303      	movs	r3, #3
 8013888:	9347      	str	r3, [sp, #284]	; 0x11c
 801388a:	230a      	movs	r3, #10
 801388c:	9342      	str	r3, [sp, #264]	; 0x108
 801388e:	e071      	b.n	8013974 <__ssvfiscanf_r+0x1dc>
 8013890:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8013892:	fb02 1103 	mla	r1, r2, r3, r1
 8013896:	3930      	subs	r1, #48	; 0x30
 8013898:	9143      	str	r1, [sp, #268]	; 0x10c
 801389a:	4655      	mov	r5, sl
 801389c:	e7d3      	b.n	8013846 <__ssvfiscanf_r+0xae>
 801389e:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 80138a2:	2a20      	cmp	r2, #32
 80138a4:	d8ef      	bhi.n	8013886 <__ssvfiscanf_r+0xee>
 80138a6:	a101      	add	r1, pc, #4	; (adr r1, 80138ac <__ssvfiscanf_r+0x114>)
 80138a8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80138ac:	0801395f 	.word	0x0801395f
 80138b0:	08013887 	.word	0x08013887
 80138b4:	08013887 	.word	0x08013887
 80138b8:	080139bd 	.word	0x080139bd
 80138bc:	08013887 	.word	0x08013887
 80138c0:	08013887 	.word	0x08013887
 80138c4:	08013887 	.word	0x08013887
 80138c8:	08013887 	.word	0x08013887
 80138cc:	08013887 	.word	0x08013887
 80138d0:	08013887 	.word	0x08013887
 80138d4:	08013887 	.word	0x08013887
 80138d8:	080139d3 	.word	0x080139d3
 80138dc:	080139a9 	.word	0x080139a9
 80138e0:	08013937 	.word	0x08013937
 80138e4:	08013937 	.word	0x08013937
 80138e8:	08013937 	.word	0x08013937
 80138ec:	08013887 	.word	0x08013887
 80138f0:	080139ad 	.word	0x080139ad
 80138f4:	08013887 	.word	0x08013887
 80138f8:	08013887 	.word	0x08013887
 80138fc:	08013887 	.word	0x08013887
 8013900:	08013887 	.word	0x08013887
 8013904:	080139e3 	.word	0x080139e3
 8013908:	080139b5 	.word	0x080139b5
 801390c:	08013957 	.word	0x08013957
 8013910:	08013887 	.word	0x08013887
 8013914:	08013887 	.word	0x08013887
 8013918:	080139df 	.word	0x080139df
 801391c:	08013887 	.word	0x08013887
 8013920:	080139a9 	.word	0x080139a9
 8013924:	08013887 	.word	0x08013887
 8013928:	08013887 	.word	0x08013887
 801392c:	0801395f 	.word	0x0801395f
 8013930:	3b45      	subs	r3, #69	; 0x45
 8013932:	2b02      	cmp	r3, #2
 8013934:	d8a7      	bhi.n	8013886 <__ssvfiscanf_r+0xee>
 8013936:	2305      	movs	r3, #5
 8013938:	e01b      	b.n	8013972 <__ssvfiscanf_r+0x1da>
 801393a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801393c:	4621      	mov	r1, r4
 801393e:	4630      	mov	r0, r6
 8013940:	4798      	blx	r3
 8013942:	2800      	cmp	r0, #0
 8013944:	f43f af68 	beq.w	8013818 <__ssvfiscanf_r+0x80>
 8013948:	9844      	ldr	r0, [sp, #272]	; 0x110
 801394a:	2800      	cmp	r0, #0
 801394c:	f040 808d 	bne.w	8013a6a <__ssvfiscanf_r+0x2d2>
 8013950:	f04f 30ff 	mov.w	r0, #4294967295
 8013954:	e08f      	b.n	8013a76 <__ssvfiscanf_r+0x2de>
 8013956:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8013958:	f042 0220 	orr.w	r2, r2, #32
 801395c:	9241      	str	r2, [sp, #260]	; 0x104
 801395e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8013960:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8013964:	9241      	str	r2, [sp, #260]	; 0x104
 8013966:	2210      	movs	r2, #16
 8013968:	2b6f      	cmp	r3, #111	; 0x6f
 801396a:	9242      	str	r2, [sp, #264]	; 0x108
 801396c:	bf34      	ite	cc
 801396e:	2303      	movcc	r3, #3
 8013970:	2304      	movcs	r3, #4
 8013972:	9347      	str	r3, [sp, #284]	; 0x11c
 8013974:	6863      	ldr	r3, [r4, #4]
 8013976:	2b00      	cmp	r3, #0
 8013978:	dd42      	ble.n	8013a00 <__ssvfiscanf_r+0x268>
 801397a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801397c:	0659      	lsls	r1, r3, #25
 801397e:	d404      	bmi.n	801398a <__ssvfiscanf_r+0x1f2>
 8013980:	6823      	ldr	r3, [r4, #0]
 8013982:	781a      	ldrb	r2, [r3, #0]
 8013984:	5cba      	ldrb	r2, [r7, r2]
 8013986:	0712      	lsls	r2, r2, #28
 8013988:	d441      	bmi.n	8013a0e <__ssvfiscanf_r+0x276>
 801398a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 801398c:	2b02      	cmp	r3, #2
 801398e:	dc50      	bgt.n	8013a32 <__ssvfiscanf_r+0x29a>
 8013990:	466b      	mov	r3, sp
 8013992:	4622      	mov	r2, r4
 8013994:	a941      	add	r1, sp, #260	; 0x104
 8013996:	4630      	mov	r0, r6
 8013998:	f000 f9d0 	bl	8013d3c <_scanf_chars>
 801399c:	2801      	cmp	r0, #1
 801399e:	d06e      	beq.n	8013a7e <__ssvfiscanf_r+0x2e6>
 80139a0:	2802      	cmp	r0, #2
 80139a2:	f47f af20 	bne.w	80137e6 <__ssvfiscanf_r+0x4e>
 80139a6:	e7cf      	b.n	8013948 <__ssvfiscanf_r+0x1b0>
 80139a8:	220a      	movs	r2, #10
 80139aa:	e7dd      	b.n	8013968 <__ssvfiscanf_r+0x1d0>
 80139ac:	2300      	movs	r3, #0
 80139ae:	9342      	str	r3, [sp, #264]	; 0x108
 80139b0:	2303      	movs	r3, #3
 80139b2:	e7de      	b.n	8013972 <__ssvfiscanf_r+0x1da>
 80139b4:	2308      	movs	r3, #8
 80139b6:	9342      	str	r3, [sp, #264]	; 0x108
 80139b8:	2304      	movs	r3, #4
 80139ba:	e7da      	b.n	8013972 <__ssvfiscanf_r+0x1da>
 80139bc:	4629      	mov	r1, r5
 80139be:	4640      	mov	r0, r8
 80139c0:	f000 fb20 	bl	8014004 <__sccl>
 80139c4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80139c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80139ca:	9341      	str	r3, [sp, #260]	; 0x104
 80139cc:	4605      	mov	r5, r0
 80139ce:	2301      	movs	r3, #1
 80139d0:	e7cf      	b.n	8013972 <__ssvfiscanf_r+0x1da>
 80139d2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80139d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80139d8:	9341      	str	r3, [sp, #260]	; 0x104
 80139da:	2300      	movs	r3, #0
 80139dc:	e7c9      	b.n	8013972 <__ssvfiscanf_r+0x1da>
 80139de:	2302      	movs	r3, #2
 80139e0:	e7c7      	b.n	8013972 <__ssvfiscanf_r+0x1da>
 80139e2:	9841      	ldr	r0, [sp, #260]	; 0x104
 80139e4:	06c3      	lsls	r3, r0, #27
 80139e6:	f53f aefe 	bmi.w	80137e6 <__ssvfiscanf_r+0x4e>
 80139ea:	9b00      	ldr	r3, [sp, #0]
 80139ec:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80139ee:	1d19      	adds	r1, r3, #4
 80139f0:	9100      	str	r1, [sp, #0]
 80139f2:	681b      	ldr	r3, [r3, #0]
 80139f4:	f010 0f01 	tst.w	r0, #1
 80139f8:	bf14      	ite	ne
 80139fa:	801a      	strhne	r2, [r3, #0]
 80139fc:	601a      	streq	r2, [r3, #0]
 80139fe:	e6f2      	b.n	80137e6 <__ssvfiscanf_r+0x4e>
 8013a00:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8013a02:	4621      	mov	r1, r4
 8013a04:	4630      	mov	r0, r6
 8013a06:	4798      	blx	r3
 8013a08:	2800      	cmp	r0, #0
 8013a0a:	d0b6      	beq.n	801397a <__ssvfiscanf_r+0x1e2>
 8013a0c:	e79c      	b.n	8013948 <__ssvfiscanf_r+0x1b0>
 8013a0e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8013a10:	3201      	adds	r2, #1
 8013a12:	9245      	str	r2, [sp, #276]	; 0x114
 8013a14:	6862      	ldr	r2, [r4, #4]
 8013a16:	3a01      	subs	r2, #1
 8013a18:	2a00      	cmp	r2, #0
 8013a1a:	6062      	str	r2, [r4, #4]
 8013a1c:	dd02      	ble.n	8013a24 <__ssvfiscanf_r+0x28c>
 8013a1e:	3301      	adds	r3, #1
 8013a20:	6023      	str	r3, [r4, #0]
 8013a22:	e7ad      	b.n	8013980 <__ssvfiscanf_r+0x1e8>
 8013a24:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8013a26:	4621      	mov	r1, r4
 8013a28:	4630      	mov	r0, r6
 8013a2a:	4798      	blx	r3
 8013a2c:	2800      	cmp	r0, #0
 8013a2e:	d0a7      	beq.n	8013980 <__ssvfiscanf_r+0x1e8>
 8013a30:	e78a      	b.n	8013948 <__ssvfiscanf_r+0x1b0>
 8013a32:	2b04      	cmp	r3, #4
 8013a34:	dc0e      	bgt.n	8013a54 <__ssvfiscanf_r+0x2bc>
 8013a36:	466b      	mov	r3, sp
 8013a38:	4622      	mov	r2, r4
 8013a3a:	a941      	add	r1, sp, #260	; 0x104
 8013a3c:	4630      	mov	r0, r6
 8013a3e:	f000 f9d7 	bl	8013df0 <_scanf_i>
 8013a42:	e7ab      	b.n	801399c <__ssvfiscanf_r+0x204>
 8013a44:	080136e5 	.word	0x080136e5
 8013a48:	0801375f 	.word	0x0801375f
 8013a4c:	08014b0f 	.word	0x08014b0f
 8013a50:	08014e4a 	.word	0x08014e4a
 8013a54:	4b0b      	ldr	r3, [pc, #44]	; (8013a84 <__ssvfiscanf_r+0x2ec>)
 8013a56:	2b00      	cmp	r3, #0
 8013a58:	f43f aec5 	beq.w	80137e6 <__ssvfiscanf_r+0x4e>
 8013a5c:	466b      	mov	r3, sp
 8013a5e:	4622      	mov	r2, r4
 8013a60:	a941      	add	r1, sp, #260	; 0x104
 8013a62:	4630      	mov	r0, r6
 8013a64:	f3af 8000 	nop.w
 8013a68:	e798      	b.n	801399c <__ssvfiscanf_r+0x204>
 8013a6a:	89a3      	ldrh	r3, [r4, #12]
 8013a6c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8013a70:	bf18      	it	ne
 8013a72:	f04f 30ff 	movne.w	r0, #4294967295
 8013a76:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8013a7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013a7e:	9844      	ldr	r0, [sp, #272]	; 0x110
 8013a80:	e7f9      	b.n	8013a76 <__ssvfiscanf_r+0x2de>
 8013a82:	bf00      	nop
 8013a84:	00000000 	.word	0x00000000

08013a88 <__sfputc_r>:
 8013a88:	6893      	ldr	r3, [r2, #8]
 8013a8a:	3b01      	subs	r3, #1
 8013a8c:	2b00      	cmp	r3, #0
 8013a8e:	b410      	push	{r4}
 8013a90:	6093      	str	r3, [r2, #8]
 8013a92:	da08      	bge.n	8013aa6 <__sfputc_r+0x1e>
 8013a94:	6994      	ldr	r4, [r2, #24]
 8013a96:	42a3      	cmp	r3, r4
 8013a98:	db01      	blt.n	8013a9e <__sfputc_r+0x16>
 8013a9a:	290a      	cmp	r1, #10
 8013a9c:	d103      	bne.n	8013aa6 <__sfputc_r+0x1e>
 8013a9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013aa2:	f7fd bf59 	b.w	8011958 <__swbuf_r>
 8013aa6:	6813      	ldr	r3, [r2, #0]
 8013aa8:	1c58      	adds	r0, r3, #1
 8013aaa:	6010      	str	r0, [r2, #0]
 8013aac:	7019      	strb	r1, [r3, #0]
 8013aae:	4608      	mov	r0, r1
 8013ab0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013ab4:	4770      	bx	lr

08013ab6 <__sfputs_r>:
 8013ab6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013ab8:	4606      	mov	r6, r0
 8013aba:	460f      	mov	r7, r1
 8013abc:	4614      	mov	r4, r2
 8013abe:	18d5      	adds	r5, r2, r3
 8013ac0:	42ac      	cmp	r4, r5
 8013ac2:	d101      	bne.n	8013ac8 <__sfputs_r+0x12>
 8013ac4:	2000      	movs	r0, #0
 8013ac6:	e007      	b.n	8013ad8 <__sfputs_r+0x22>
 8013ac8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013acc:	463a      	mov	r2, r7
 8013ace:	4630      	mov	r0, r6
 8013ad0:	f7ff ffda 	bl	8013a88 <__sfputc_r>
 8013ad4:	1c43      	adds	r3, r0, #1
 8013ad6:	d1f3      	bne.n	8013ac0 <__sfputs_r+0xa>
 8013ad8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013adc <_vfiprintf_r>:
 8013adc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ae0:	460d      	mov	r5, r1
 8013ae2:	b09d      	sub	sp, #116	; 0x74
 8013ae4:	4614      	mov	r4, r2
 8013ae6:	4698      	mov	r8, r3
 8013ae8:	4606      	mov	r6, r0
 8013aea:	b118      	cbz	r0, 8013af4 <_vfiprintf_r+0x18>
 8013aec:	6983      	ldr	r3, [r0, #24]
 8013aee:	b90b      	cbnz	r3, 8013af4 <_vfiprintf_r+0x18>
 8013af0:	f7fe ffc6 	bl	8012a80 <__sinit>
 8013af4:	4b89      	ldr	r3, [pc, #548]	; (8013d1c <_vfiprintf_r+0x240>)
 8013af6:	429d      	cmp	r5, r3
 8013af8:	d11b      	bne.n	8013b32 <_vfiprintf_r+0x56>
 8013afa:	6875      	ldr	r5, [r6, #4]
 8013afc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013afe:	07d9      	lsls	r1, r3, #31
 8013b00:	d405      	bmi.n	8013b0e <_vfiprintf_r+0x32>
 8013b02:	89ab      	ldrh	r3, [r5, #12]
 8013b04:	059a      	lsls	r2, r3, #22
 8013b06:	d402      	bmi.n	8013b0e <_vfiprintf_r+0x32>
 8013b08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013b0a:	f7ff f86e 	bl	8012bea <__retarget_lock_acquire_recursive>
 8013b0e:	89ab      	ldrh	r3, [r5, #12]
 8013b10:	071b      	lsls	r3, r3, #28
 8013b12:	d501      	bpl.n	8013b18 <_vfiprintf_r+0x3c>
 8013b14:	692b      	ldr	r3, [r5, #16]
 8013b16:	b9eb      	cbnz	r3, 8013b54 <_vfiprintf_r+0x78>
 8013b18:	4629      	mov	r1, r5
 8013b1a:	4630      	mov	r0, r6
 8013b1c:	f7fd ff80 	bl	8011a20 <__swsetup_r>
 8013b20:	b1c0      	cbz	r0, 8013b54 <_vfiprintf_r+0x78>
 8013b22:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013b24:	07dc      	lsls	r4, r3, #31
 8013b26:	d50e      	bpl.n	8013b46 <_vfiprintf_r+0x6a>
 8013b28:	f04f 30ff 	mov.w	r0, #4294967295
 8013b2c:	b01d      	add	sp, #116	; 0x74
 8013b2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013b32:	4b7b      	ldr	r3, [pc, #492]	; (8013d20 <_vfiprintf_r+0x244>)
 8013b34:	429d      	cmp	r5, r3
 8013b36:	d101      	bne.n	8013b3c <_vfiprintf_r+0x60>
 8013b38:	68b5      	ldr	r5, [r6, #8]
 8013b3a:	e7df      	b.n	8013afc <_vfiprintf_r+0x20>
 8013b3c:	4b79      	ldr	r3, [pc, #484]	; (8013d24 <_vfiprintf_r+0x248>)
 8013b3e:	429d      	cmp	r5, r3
 8013b40:	bf08      	it	eq
 8013b42:	68f5      	ldreq	r5, [r6, #12]
 8013b44:	e7da      	b.n	8013afc <_vfiprintf_r+0x20>
 8013b46:	89ab      	ldrh	r3, [r5, #12]
 8013b48:	0598      	lsls	r0, r3, #22
 8013b4a:	d4ed      	bmi.n	8013b28 <_vfiprintf_r+0x4c>
 8013b4c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013b4e:	f7ff f84d 	bl	8012bec <__retarget_lock_release_recursive>
 8013b52:	e7e9      	b.n	8013b28 <_vfiprintf_r+0x4c>
 8013b54:	2300      	movs	r3, #0
 8013b56:	9309      	str	r3, [sp, #36]	; 0x24
 8013b58:	2320      	movs	r3, #32
 8013b5a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013b5e:	f8cd 800c 	str.w	r8, [sp, #12]
 8013b62:	2330      	movs	r3, #48	; 0x30
 8013b64:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8013d28 <_vfiprintf_r+0x24c>
 8013b68:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013b6c:	f04f 0901 	mov.w	r9, #1
 8013b70:	4623      	mov	r3, r4
 8013b72:	469a      	mov	sl, r3
 8013b74:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013b78:	b10a      	cbz	r2, 8013b7e <_vfiprintf_r+0xa2>
 8013b7a:	2a25      	cmp	r2, #37	; 0x25
 8013b7c:	d1f9      	bne.n	8013b72 <_vfiprintf_r+0x96>
 8013b7e:	ebba 0b04 	subs.w	fp, sl, r4
 8013b82:	d00b      	beq.n	8013b9c <_vfiprintf_r+0xc0>
 8013b84:	465b      	mov	r3, fp
 8013b86:	4622      	mov	r2, r4
 8013b88:	4629      	mov	r1, r5
 8013b8a:	4630      	mov	r0, r6
 8013b8c:	f7ff ff93 	bl	8013ab6 <__sfputs_r>
 8013b90:	3001      	adds	r0, #1
 8013b92:	f000 80aa 	beq.w	8013cea <_vfiprintf_r+0x20e>
 8013b96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013b98:	445a      	add	r2, fp
 8013b9a:	9209      	str	r2, [sp, #36]	; 0x24
 8013b9c:	f89a 3000 	ldrb.w	r3, [sl]
 8013ba0:	2b00      	cmp	r3, #0
 8013ba2:	f000 80a2 	beq.w	8013cea <_vfiprintf_r+0x20e>
 8013ba6:	2300      	movs	r3, #0
 8013ba8:	f04f 32ff 	mov.w	r2, #4294967295
 8013bac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013bb0:	f10a 0a01 	add.w	sl, sl, #1
 8013bb4:	9304      	str	r3, [sp, #16]
 8013bb6:	9307      	str	r3, [sp, #28]
 8013bb8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013bbc:	931a      	str	r3, [sp, #104]	; 0x68
 8013bbe:	4654      	mov	r4, sl
 8013bc0:	2205      	movs	r2, #5
 8013bc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013bc6:	4858      	ldr	r0, [pc, #352]	; (8013d28 <_vfiprintf_r+0x24c>)
 8013bc8:	f7ec fb1a 	bl	8000200 <memchr>
 8013bcc:	9a04      	ldr	r2, [sp, #16]
 8013bce:	b9d8      	cbnz	r0, 8013c08 <_vfiprintf_r+0x12c>
 8013bd0:	06d1      	lsls	r1, r2, #27
 8013bd2:	bf44      	itt	mi
 8013bd4:	2320      	movmi	r3, #32
 8013bd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013bda:	0713      	lsls	r3, r2, #28
 8013bdc:	bf44      	itt	mi
 8013bde:	232b      	movmi	r3, #43	; 0x2b
 8013be0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013be4:	f89a 3000 	ldrb.w	r3, [sl]
 8013be8:	2b2a      	cmp	r3, #42	; 0x2a
 8013bea:	d015      	beq.n	8013c18 <_vfiprintf_r+0x13c>
 8013bec:	9a07      	ldr	r2, [sp, #28]
 8013bee:	4654      	mov	r4, sl
 8013bf0:	2000      	movs	r0, #0
 8013bf2:	f04f 0c0a 	mov.w	ip, #10
 8013bf6:	4621      	mov	r1, r4
 8013bf8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013bfc:	3b30      	subs	r3, #48	; 0x30
 8013bfe:	2b09      	cmp	r3, #9
 8013c00:	d94e      	bls.n	8013ca0 <_vfiprintf_r+0x1c4>
 8013c02:	b1b0      	cbz	r0, 8013c32 <_vfiprintf_r+0x156>
 8013c04:	9207      	str	r2, [sp, #28]
 8013c06:	e014      	b.n	8013c32 <_vfiprintf_r+0x156>
 8013c08:	eba0 0308 	sub.w	r3, r0, r8
 8013c0c:	fa09 f303 	lsl.w	r3, r9, r3
 8013c10:	4313      	orrs	r3, r2
 8013c12:	9304      	str	r3, [sp, #16]
 8013c14:	46a2      	mov	sl, r4
 8013c16:	e7d2      	b.n	8013bbe <_vfiprintf_r+0xe2>
 8013c18:	9b03      	ldr	r3, [sp, #12]
 8013c1a:	1d19      	adds	r1, r3, #4
 8013c1c:	681b      	ldr	r3, [r3, #0]
 8013c1e:	9103      	str	r1, [sp, #12]
 8013c20:	2b00      	cmp	r3, #0
 8013c22:	bfbb      	ittet	lt
 8013c24:	425b      	neglt	r3, r3
 8013c26:	f042 0202 	orrlt.w	r2, r2, #2
 8013c2a:	9307      	strge	r3, [sp, #28]
 8013c2c:	9307      	strlt	r3, [sp, #28]
 8013c2e:	bfb8      	it	lt
 8013c30:	9204      	strlt	r2, [sp, #16]
 8013c32:	7823      	ldrb	r3, [r4, #0]
 8013c34:	2b2e      	cmp	r3, #46	; 0x2e
 8013c36:	d10c      	bne.n	8013c52 <_vfiprintf_r+0x176>
 8013c38:	7863      	ldrb	r3, [r4, #1]
 8013c3a:	2b2a      	cmp	r3, #42	; 0x2a
 8013c3c:	d135      	bne.n	8013caa <_vfiprintf_r+0x1ce>
 8013c3e:	9b03      	ldr	r3, [sp, #12]
 8013c40:	1d1a      	adds	r2, r3, #4
 8013c42:	681b      	ldr	r3, [r3, #0]
 8013c44:	9203      	str	r2, [sp, #12]
 8013c46:	2b00      	cmp	r3, #0
 8013c48:	bfb8      	it	lt
 8013c4a:	f04f 33ff 	movlt.w	r3, #4294967295
 8013c4e:	3402      	adds	r4, #2
 8013c50:	9305      	str	r3, [sp, #20]
 8013c52:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8013d38 <_vfiprintf_r+0x25c>
 8013c56:	7821      	ldrb	r1, [r4, #0]
 8013c58:	2203      	movs	r2, #3
 8013c5a:	4650      	mov	r0, sl
 8013c5c:	f7ec fad0 	bl	8000200 <memchr>
 8013c60:	b140      	cbz	r0, 8013c74 <_vfiprintf_r+0x198>
 8013c62:	2340      	movs	r3, #64	; 0x40
 8013c64:	eba0 000a 	sub.w	r0, r0, sl
 8013c68:	fa03 f000 	lsl.w	r0, r3, r0
 8013c6c:	9b04      	ldr	r3, [sp, #16]
 8013c6e:	4303      	orrs	r3, r0
 8013c70:	3401      	adds	r4, #1
 8013c72:	9304      	str	r3, [sp, #16]
 8013c74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013c78:	482c      	ldr	r0, [pc, #176]	; (8013d2c <_vfiprintf_r+0x250>)
 8013c7a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013c7e:	2206      	movs	r2, #6
 8013c80:	f7ec fabe 	bl	8000200 <memchr>
 8013c84:	2800      	cmp	r0, #0
 8013c86:	d03f      	beq.n	8013d08 <_vfiprintf_r+0x22c>
 8013c88:	4b29      	ldr	r3, [pc, #164]	; (8013d30 <_vfiprintf_r+0x254>)
 8013c8a:	bb1b      	cbnz	r3, 8013cd4 <_vfiprintf_r+0x1f8>
 8013c8c:	9b03      	ldr	r3, [sp, #12]
 8013c8e:	3307      	adds	r3, #7
 8013c90:	f023 0307 	bic.w	r3, r3, #7
 8013c94:	3308      	adds	r3, #8
 8013c96:	9303      	str	r3, [sp, #12]
 8013c98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013c9a:	443b      	add	r3, r7
 8013c9c:	9309      	str	r3, [sp, #36]	; 0x24
 8013c9e:	e767      	b.n	8013b70 <_vfiprintf_r+0x94>
 8013ca0:	fb0c 3202 	mla	r2, ip, r2, r3
 8013ca4:	460c      	mov	r4, r1
 8013ca6:	2001      	movs	r0, #1
 8013ca8:	e7a5      	b.n	8013bf6 <_vfiprintf_r+0x11a>
 8013caa:	2300      	movs	r3, #0
 8013cac:	3401      	adds	r4, #1
 8013cae:	9305      	str	r3, [sp, #20]
 8013cb0:	4619      	mov	r1, r3
 8013cb2:	f04f 0c0a 	mov.w	ip, #10
 8013cb6:	4620      	mov	r0, r4
 8013cb8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013cbc:	3a30      	subs	r2, #48	; 0x30
 8013cbe:	2a09      	cmp	r2, #9
 8013cc0:	d903      	bls.n	8013cca <_vfiprintf_r+0x1ee>
 8013cc2:	2b00      	cmp	r3, #0
 8013cc4:	d0c5      	beq.n	8013c52 <_vfiprintf_r+0x176>
 8013cc6:	9105      	str	r1, [sp, #20]
 8013cc8:	e7c3      	b.n	8013c52 <_vfiprintf_r+0x176>
 8013cca:	fb0c 2101 	mla	r1, ip, r1, r2
 8013cce:	4604      	mov	r4, r0
 8013cd0:	2301      	movs	r3, #1
 8013cd2:	e7f0      	b.n	8013cb6 <_vfiprintf_r+0x1da>
 8013cd4:	ab03      	add	r3, sp, #12
 8013cd6:	9300      	str	r3, [sp, #0]
 8013cd8:	462a      	mov	r2, r5
 8013cda:	4b16      	ldr	r3, [pc, #88]	; (8013d34 <_vfiprintf_r+0x258>)
 8013cdc:	a904      	add	r1, sp, #16
 8013cde:	4630      	mov	r0, r6
 8013ce0:	f7fd f80a 	bl	8010cf8 <_printf_float>
 8013ce4:	4607      	mov	r7, r0
 8013ce6:	1c78      	adds	r0, r7, #1
 8013ce8:	d1d6      	bne.n	8013c98 <_vfiprintf_r+0x1bc>
 8013cea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013cec:	07d9      	lsls	r1, r3, #31
 8013cee:	d405      	bmi.n	8013cfc <_vfiprintf_r+0x220>
 8013cf0:	89ab      	ldrh	r3, [r5, #12]
 8013cf2:	059a      	lsls	r2, r3, #22
 8013cf4:	d402      	bmi.n	8013cfc <_vfiprintf_r+0x220>
 8013cf6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013cf8:	f7fe ff78 	bl	8012bec <__retarget_lock_release_recursive>
 8013cfc:	89ab      	ldrh	r3, [r5, #12]
 8013cfe:	065b      	lsls	r3, r3, #25
 8013d00:	f53f af12 	bmi.w	8013b28 <_vfiprintf_r+0x4c>
 8013d04:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013d06:	e711      	b.n	8013b2c <_vfiprintf_r+0x50>
 8013d08:	ab03      	add	r3, sp, #12
 8013d0a:	9300      	str	r3, [sp, #0]
 8013d0c:	462a      	mov	r2, r5
 8013d0e:	4b09      	ldr	r3, [pc, #36]	; (8013d34 <_vfiprintf_r+0x258>)
 8013d10:	a904      	add	r1, sp, #16
 8013d12:	4630      	mov	r0, r6
 8013d14:	f7fd fa94 	bl	8011240 <_printf_i>
 8013d18:	e7e4      	b.n	8013ce4 <_vfiprintf_r+0x208>
 8013d1a:	bf00      	nop
 8013d1c:	08014ca8 	.word	0x08014ca8
 8013d20:	08014cc8 	.word	0x08014cc8
 8013d24:	08014c88 	.word	0x08014c88
 8013d28:	08014e44 	.word	0x08014e44
 8013d2c:	08014e4e 	.word	0x08014e4e
 8013d30:	08010cf9 	.word	0x08010cf9
 8013d34:	08013ab7 	.word	0x08013ab7
 8013d38:	08014e4a 	.word	0x08014e4a

08013d3c <_scanf_chars>:
 8013d3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013d40:	4615      	mov	r5, r2
 8013d42:	688a      	ldr	r2, [r1, #8]
 8013d44:	4680      	mov	r8, r0
 8013d46:	460c      	mov	r4, r1
 8013d48:	b932      	cbnz	r2, 8013d58 <_scanf_chars+0x1c>
 8013d4a:	698a      	ldr	r2, [r1, #24]
 8013d4c:	2a00      	cmp	r2, #0
 8013d4e:	bf0c      	ite	eq
 8013d50:	2201      	moveq	r2, #1
 8013d52:	f04f 32ff 	movne.w	r2, #4294967295
 8013d56:	608a      	str	r2, [r1, #8]
 8013d58:	6822      	ldr	r2, [r4, #0]
 8013d5a:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8013dec <_scanf_chars+0xb0>
 8013d5e:	06d1      	lsls	r1, r2, #27
 8013d60:	bf5f      	itttt	pl
 8013d62:	681a      	ldrpl	r2, [r3, #0]
 8013d64:	1d11      	addpl	r1, r2, #4
 8013d66:	6019      	strpl	r1, [r3, #0]
 8013d68:	6816      	ldrpl	r6, [r2, #0]
 8013d6a:	2700      	movs	r7, #0
 8013d6c:	69a0      	ldr	r0, [r4, #24]
 8013d6e:	b188      	cbz	r0, 8013d94 <_scanf_chars+0x58>
 8013d70:	2801      	cmp	r0, #1
 8013d72:	d107      	bne.n	8013d84 <_scanf_chars+0x48>
 8013d74:	682a      	ldr	r2, [r5, #0]
 8013d76:	7811      	ldrb	r1, [r2, #0]
 8013d78:	6962      	ldr	r2, [r4, #20]
 8013d7a:	5c52      	ldrb	r2, [r2, r1]
 8013d7c:	b952      	cbnz	r2, 8013d94 <_scanf_chars+0x58>
 8013d7e:	2f00      	cmp	r7, #0
 8013d80:	d031      	beq.n	8013de6 <_scanf_chars+0xaa>
 8013d82:	e022      	b.n	8013dca <_scanf_chars+0x8e>
 8013d84:	2802      	cmp	r0, #2
 8013d86:	d120      	bne.n	8013dca <_scanf_chars+0x8e>
 8013d88:	682b      	ldr	r3, [r5, #0]
 8013d8a:	781b      	ldrb	r3, [r3, #0]
 8013d8c:	f813 3009 	ldrb.w	r3, [r3, r9]
 8013d90:	071b      	lsls	r3, r3, #28
 8013d92:	d41a      	bmi.n	8013dca <_scanf_chars+0x8e>
 8013d94:	6823      	ldr	r3, [r4, #0]
 8013d96:	06da      	lsls	r2, r3, #27
 8013d98:	bf5e      	ittt	pl
 8013d9a:	682b      	ldrpl	r3, [r5, #0]
 8013d9c:	781b      	ldrbpl	r3, [r3, #0]
 8013d9e:	f806 3b01 	strbpl.w	r3, [r6], #1
 8013da2:	682a      	ldr	r2, [r5, #0]
 8013da4:	686b      	ldr	r3, [r5, #4]
 8013da6:	3201      	adds	r2, #1
 8013da8:	602a      	str	r2, [r5, #0]
 8013daa:	68a2      	ldr	r2, [r4, #8]
 8013dac:	3b01      	subs	r3, #1
 8013dae:	3a01      	subs	r2, #1
 8013db0:	606b      	str	r3, [r5, #4]
 8013db2:	3701      	adds	r7, #1
 8013db4:	60a2      	str	r2, [r4, #8]
 8013db6:	b142      	cbz	r2, 8013dca <_scanf_chars+0x8e>
 8013db8:	2b00      	cmp	r3, #0
 8013dba:	dcd7      	bgt.n	8013d6c <_scanf_chars+0x30>
 8013dbc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8013dc0:	4629      	mov	r1, r5
 8013dc2:	4640      	mov	r0, r8
 8013dc4:	4798      	blx	r3
 8013dc6:	2800      	cmp	r0, #0
 8013dc8:	d0d0      	beq.n	8013d6c <_scanf_chars+0x30>
 8013dca:	6823      	ldr	r3, [r4, #0]
 8013dcc:	f013 0310 	ands.w	r3, r3, #16
 8013dd0:	d105      	bne.n	8013dde <_scanf_chars+0xa2>
 8013dd2:	68e2      	ldr	r2, [r4, #12]
 8013dd4:	3201      	adds	r2, #1
 8013dd6:	60e2      	str	r2, [r4, #12]
 8013dd8:	69a2      	ldr	r2, [r4, #24]
 8013dda:	b102      	cbz	r2, 8013dde <_scanf_chars+0xa2>
 8013ddc:	7033      	strb	r3, [r6, #0]
 8013dde:	6923      	ldr	r3, [r4, #16]
 8013de0:	443b      	add	r3, r7
 8013de2:	6123      	str	r3, [r4, #16]
 8013de4:	2000      	movs	r0, #0
 8013de6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013dea:	bf00      	nop
 8013dec:	08014b0f 	.word	0x08014b0f

08013df0 <_scanf_i>:
 8013df0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013df4:	4698      	mov	r8, r3
 8013df6:	4b76      	ldr	r3, [pc, #472]	; (8013fd0 <_scanf_i+0x1e0>)
 8013df8:	460c      	mov	r4, r1
 8013dfa:	4682      	mov	sl, r0
 8013dfc:	4616      	mov	r6, r2
 8013dfe:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8013e02:	b087      	sub	sp, #28
 8013e04:	ab03      	add	r3, sp, #12
 8013e06:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013e0a:	4b72      	ldr	r3, [pc, #456]	; (8013fd4 <_scanf_i+0x1e4>)
 8013e0c:	69a1      	ldr	r1, [r4, #24]
 8013e0e:	4a72      	ldr	r2, [pc, #456]	; (8013fd8 <_scanf_i+0x1e8>)
 8013e10:	2903      	cmp	r1, #3
 8013e12:	bf18      	it	ne
 8013e14:	461a      	movne	r2, r3
 8013e16:	68a3      	ldr	r3, [r4, #8]
 8013e18:	9201      	str	r2, [sp, #4]
 8013e1a:	1e5a      	subs	r2, r3, #1
 8013e1c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8013e20:	bf88      	it	hi
 8013e22:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8013e26:	4627      	mov	r7, r4
 8013e28:	bf82      	ittt	hi
 8013e2a:	eb03 0905 	addhi.w	r9, r3, r5
 8013e2e:	f240 135d 	movwhi	r3, #349	; 0x15d
 8013e32:	60a3      	strhi	r3, [r4, #8]
 8013e34:	f857 3b1c 	ldr.w	r3, [r7], #28
 8013e38:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8013e3c:	bf98      	it	ls
 8013e3e:	f04f 0900 	movls.w	r9, #0
 8013e42:	6023      	str	r3, [r4, #0]
 8013e44:	463d      	mov	r5, r7
 8013e46:	f04f 0b00 	mov.w	fp, #0
 8013e4a:	6831      	ldr	r1, [r6, #0]
 8013e4c:	ab03      	add	r3, sp, #12
 8013e4e:	7809      	ldrb	r1, [r1, #0]
 8013e50:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8013e54:	2202      	movs	r2, #2
 8013e56:	f7ec f9d3 	bl	8000200 <memchr>
 8013e5a:	b328      	cbz	r0, 8013ea8 <_scanf_i+0xb8>
 8013e5c:	f1bb 0f01 	cmp.w	fp, #1
 8013e60:	d159      	bne.n	8013f16 <_scanf_i+0x126>
 8013e62:	6862      	ldr	r2, [r4, #4]
 8013e64:	b92a      	cbnz	r2, 8013e72 <_scanf_i+0x82>
 8013e66:	6822      	ldr	r2, [r4, #0]
 8013e68:	2308      	movs	r3, #8
 8013e6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8013e6e:	6063      	str	r3, [r4, #4]
 8013e70:	6022      	str	r2, [r4, #0]
 8013e72:	6822      	ldr	r2, [r4, #0]
 8013e74:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8013e78:	6022      	str	r2, [r4, #0]
 8013e7a:	68a2      	ldr	r2, [r4, #8]
 8013e7c:	1e51      	subs	r1, r2, #1
 8013e7e:	60a1      	str	r1, [r4, #8]
 8013e80:	b192      	cbz	r2, 8013ea8 <_scanf_i+0xb8>
 8013e82:	6832      	ldr	r2, [r6, #0]
 8013e84:	1c51      	adds	r1, r2, #1
 8013e86:	6031      	str	r1, [r6, #0]
 8013e88:	7812      	ldrb	r2, [r2, #0]
 8013e8a:	f805 2b01 	strb.w	r2, [r5], #1
 8013e8e:	6872      	ldr	r2, [r6, #4]
 8013e90:	3a01      	subs	r2, #1
 8013e92:	2a00      	cmp	r2, #0
 8013e94:	6072      	str	r2, [r6, #4]
 8013e96:	dc07      	bgt.n	8013ea8 <_scanf_i+0xb8>
 8013e98:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8013e9c:	4631      	mov	r1, r6
 8013e9e:	4650      	mov	r0, sl
 8013ea0:	4790      	blx	r2
 8013ea2:	2800      	cmp	r0, #0
 8013ea4:	f040 8085 	bne.w	8013fb2 <_scanf_i+0x1c2>
 8013ea8:	f10b 0b01 	add.w	fp, fp, #1
 8013eac:	f1bb 0f03 	cmp.w	fp, #3
 8013eb0:	d1cb      	bne.n	8013e4a <_scanf_i+0x5a>
 8013eb2:	6863      	ldr	r3, [r4, #4]
 8013eb4:	b90b      	cbnz	r3, 8013eba <_scanf_i+0xca>
 8013eb6:	230a      	movs	r3, #10
 8013eb8:	6063      	str	r3, [r4, #4]
 8013eba:	6863      	ldr	r3, [r4, #4]
 8013ebc:	4947      	ldr	r1, [pc, #284]	; (8013fdc <_scanf_i+0x1ec>)
 8013ebe:	6960      	ldr	r0, [r4, #20]
 8013ec0:	1ac9      	subs	r1, r1, r3
 8013ec2:	f000 f89f 	bl	8014004 <__sccl>
 8013ec6:	f04f 0b00 	mov.w	fp, #0
 8013eca:	68a3      	ldr	r3, [r4, #8]
 8013ecc:	6822      	ldr	r2, [r4, #0]
 8013ece:	2b00      	cmp	r3, #0
 8013ed0:	d03d      	beq.n	8013f4e <_scanf_i+0x15e>
 8013ed2:	6831      	ldr	r1, [r6, #0]
 8013ed4:	6960      	ldr	r0, [r4, #20]
 8013ed6:	f891 c000 	ldrb.w	ip, [r1]
 8013eda:	f810 000c 	ldrb.w	r0, [r0, ip]
 8013ede:	2800      	cmp	r0, #0
 8013ee0:	d035      	beq.n	8013f4e <_scanf_i+0x15e>
 8013ee2:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8013ee6:	d124      	bne.n	8013f32 <_scanf_i+0x142>
 8013ee8:	0510      	lsls	r0, r2, #20
 8013eea:	d522      	bpl.n	8013f32 <_scanf_i+0x142>
 8013eec:	f10b 0b01 	add.w	fp, fp, #1
 8013ef0:	f1b9 0f00 	cmp.w	r9, #0
 8013ef4:	d003      	beq.n	8013efe <_scanf_i+0x10e>
 8013ef6:	3301      	adds	r3, #1
 8013ef8:	f109 39ff 	add.w	r9, r9, #4294967295
 8013efc:	60a3      	str	r3, [r4, #8]
 8013efe:	6873      	ldr	r3, [r6, #4]
 8013f00:	3b01      	subs	r3, #1
 8013f02:	2b00      	cmp	r3, #0
 8013f04:	6073      	str	r3, [r6, #4]
 8013f06:	dd1b      	ble.n	8013f40 <_scanf_i+0x150>
 8013f08:	6833      	ldr	r3, [r6, #0]
 8013f0a:	3301      	adds	r3, #1
 8013f0c:	6033      	str	r3, [r6, #0]
 8013f0e:	68a3      	ldr	r3, [r4, #8]
 8013f10:	3b01      	subs	r3, #1
 8013f12:	60a3      	str	r3, [r4, #8]
 8013f14:	e7d9      	b.n	8013eca <_scanf_i+0xda>
 8013f16:	f1bb 0f02 	cmp.w	fp, #2
 8013f1a:	d1ae      	bne.n	8013e7a <_scanf_i+0x8a>
 8013f1c:	6822      	ldr	r2, [r4, #0]
 8013f1e:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8013f22:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8013f26:	d1bf      	bne.n	8013ea8 <_scanf_i+0xb8>
 8013f28:	2310      	movs	r3, #16
 8013f2a:	6063      	str	r3, [r4, #4]
 8013f2c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8013f30:	e7a2      	b.n	8013e78 <_scanf_i+0x88>
 8013f32:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8013f36:	6022      	str	r2, [r4, #0]
 8013f38:	780b      	ldrb	r3, [r1, #0]
 8013f3a:	f805 3b01 	strb.w	r3, [r5], #1
 8013f3e:	e7de      	b.n	8013efe <_scanf_i+0x10e>
 8013f40:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8013f44:	4631      	mov	r1, r6
 8013f46:	4650      	mov	r0, sl
 8013f48:	4798      	blx	r3
 8013f4a:	2800      	cmp	r0, #0
 8013f4c:	d0df      	beq.n	8013f0e <_scanf_i+0x11e>
 8013f4e:	6823      	ldr	r3, [r4, #0]
 8013f50:	05db      	lsls	r3, r3, #23
 8013f52:	d50d      	bpl.n	8013f70 <_scanf_i+0x180>
 8013f54:	42bd      	cmp	r5, r7
 8013f56:	d909      	bls.n	8013f6c <_scanf_i+0x17c>
 8013f58:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8013f5c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013f60:	4632      	mov	r2, r6
 8013f62:	4650      	mov	r0, sl
 8013f64:	4798      	blx	r3
 8013f66:	f105 39ff 	add.w	r9, r5, #4294967295
 8013f6a:	464d      	mov	r5, r9
 8013f6c:	42bd      	cmp	r5, r7
 8013f6e:	d02d      	beq.n	8013fcc <_scanf_i+0x1dc>
 8013f70:	6822      	ldr	r2, [r4, #0]
 8013f72:	f012 0210 	ands.w	r2, r2, #16
 8013f76:	d113      	bne.n	8013fa0 <_scanf_i+0x1b0>
 8013f78:	702a      	strb	r2, [r5, #0]
 8013f7a:	6863      	ldr	r3, [r4, #4]
 8013f7c:	9e01      	ldr	r6, [sp, #4]
 8013f7e:	4639      	mov	r1, r7
 8013f80:	4650      	mov	r0, sl
 8013f82:	47b0      	blx	r6
 8013f84:	6821      	ldr	r1, [r4, #0]
 8013f86:	f8d8 3000 	ldr.w	r3, [r8]
 8013f8a:	f011 0f20 	tst.w	r1, #32
 8013f8e:	d013      	beq.n	8013fb8 <_scanf_i+0x1c8>
 8013f90:	1d1a      	adds	r2, r3, #4
 8013f92:	f8c8 2000 	str.w	r2, [r8]
 8013f96:	681b      	ldr	r3, [r3, #0]
 8013f98:	6018      	str	r0, [r3, #0]
 8013f9a:	68e3      	ldr	r3, [r4, #12]
 8013f9c:	3301      	adds	r3, #1
 8013f9e:	60e3      	str	r3, [r4, #12]
 8013fa0:	1bed      	subs	r5, r5, r7
 8013fa2:	44ab      	add	fp, r5
 8013fa4:	6925      	ldr	r5, [r4, #16]
 8013fa6:	445d      	add	r5, fp
 8013fa8:	6125      	str	r5, [r4, #16]
 8013faa:	2000      	movs	r0, #0
 8013fac:	b007      	add	sp, #28
 8013fae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013fb2:	f04f 0b00 	mov.w	fp, #0
 8013fb6:	e7ca      	b.n	8013f4e <_scanf_i+0x15e>
 8013fb8:	1d1a      	adds	r2, r3, #4
 8013fba:	f8c8 2000 	str.w	r2, [r8]
 8013fbe:	681b      	ldr	r3, [r3, #0]
 8013fc0:	f011 0f01 	tst.w	r1, #1
 8013fc4:	bf14      	ite	ne
 8013fc6:	8018      	strhne	r0, [r3, #0]
 8013fc8:	6018      	streq	r0, [r3, #0]
 8013fca:	e7e6      	b.n	8013f9a <_scanf_i+0x1aa>
 8013fcc:	2001      	movs	r0, #1
 8013fce:	e7ed      	b.n	8013fac <_scanf_i+0x1bc>
 8013fd0:	080147d8 	.word	0x080147d8
 8013fd4:	08014159 	.word	0x08014159
 8013fd8:	08011941 	.word	0x08011941
 8013fdc:	08014e6e 	.word	0x08014e6e

08013fe0 <_read_r>:
 8013fe0:	b538      	push	{r3, r4, r5, lr}
 8013fe2:	4d07      	ldr	r5, [pc, #28]	; (8014000 <_read_r+0x20>)
 8013fe4:	4604      	mov	r4, r0
 8013fe6:	4608      	mov	r0, r1
 8013fe8:	4611      	mov	r1, r2
 8013fea:	2200      	movs	r2, #0
 8013fec:	602a      	str	r2, [r5, #0]
 8013fee:	461a      	mov	r2, r3
 8013ff0:	f7ef fbae 	bl	8003750 <_read>
 8013ff4:	1c43      	adds	r3, r0, #1
 8013ff6:	d102      	bne.n	8013ffe <_read_r+0x1e>
 8013ff8:	682b      	ldr	r3, [r5, #0]
 8013ffa:	b103      	cbz	r3, 8013ffe <_read_r+0x1e>
 8013ffc:	6023      	str	r3, [r4, #0]
 8013ffe:	bd38      	pop	{r3, r4, r5, pc}
 8014000:	20005e34 	.word	0x20005e34

08014004 <__sccl>:
 8014004:	b570      	push	{r4, r5, r6, lr}
 8014006:	780b      	ldrb	r3, [r1, #0]
 8014008:	4604      	mov	r4, r0
 801400a:	2b5e      	cmp	r3, #94	; 0x5e
 801400c:	bf0b      	itete	eq
 801400e:	784b      	ldrbeq	r3, [r1, #1]
 8014010:	1c48      	addne	r0, r1, #1
 8014012:	1c88      	addeq	r0, r1, #2
 8014014:	2200      	movne	r2, #0
 8014016:	bf08      	it	eq
 8014018:	2201      	moveq	r2, #1
 801401a:	1e61      	subs	r1, r4, #1
 801401c:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8014020:	f801 2f01 	strb.w	r2, [r1, #1]!
 8014024:	42a9      	cmp	r1, r5
 8014026:	d1fb      	bne.n	8014020 <__sccl+0x1c>
 8014028:	b90b      	cbnz	r3, 801402e <__sccl+0x2a>
 801402a:	3801      	subs	r0, #1
 801402c:	bd70      	pop	{r4, r5, r6, pc}
 801402e:	f082 0201 	eor.w	r2, r2, #1
 8014032:	54e2      	strb	r2, [r4, r3]
 8014034:	4605      	mov	r5, r0
 8014036:	4628      	mov	r0, r5
 8014038:	f810 1b01 	ldrb.w	r1, [r0], #1
 801403c:	292d      	cmp	r1, #45	; 0x2d
 801403e:	d006      	beq.n	801404e <__sccl+0x4a>
 8014040:	295d      	cmp	r1, #93	; 0x5d
 8014042:	d0f3      	beq.n	801402c <__sccl+0x28>
 8014044:	b909      	cbnz	r1, 801404a <__sccl+0x46>
 8014046:	4628      	mov	r0, r5
 8014048:	e7f0      	b.n	801402c <__sccl+0x28>
 801404a:	460b      	mov	r3, r1
 801404c:	e7f1      	b.n	8014032 <__sccl+0x2e>
 801404e:	786e      	ldrb	r6, [r5, #1]
 8014050:	2e5d      	cmp	r6, #93	; 0x5d
 8014052:	d0fa      	beq.n	801404a <__sccl+0x46>
 8014054:	42b3      	cmp	r3, r6
 8014056:	dcf8      	bgt.n	801404a <__sccl+0x46>
 8014058:	3502      	adds	r5, #2
 801405a:	4619      	mov	r1, r3
 801405c:	3101      	adds	r1, #1
 801405e:	428e      	cmp	r6, r1
 8014060:	5462      	strb	r2, [r4, r1]
 8014062:	dcfb      	bgt.n	801405c <__sccl+0x58>
 8014064:	1af1      	subs	r1, r6, r3
 8014066:	3901      	subs	r1, #1
 8014068:	1c58      	adds	r0, r3, #1
 801406a:	42b3      	cmp	r3, r6
 801406c:	bfa8      	it	ge
 801406e:	2100      	movge	r1, #0
 8014070:	1843      	adds	r3, r0, r1
 8014072:	e7e0      	b.n	8014036 <__sccl+0x32>

08014074 <_strtoul_l.constprop.0>:
 8014074:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014078:	4f36      	ldr	r7, [pc, #216]	; (8014154 <_strtoul_l.constprop.0+0xe0>)
 801407a:	4686      	mov	lr, r0
 801407c:	460d      	mov	r5, r1
 801407e:	4628      	mov	r0, r5
 8014080:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014084:	5de6      	ldrb	r6, [r4, r7]
 8014086:	f016 0608 	ands.w	r6, r6, #8
 801408a:	d1f8      	bne.n	801407e <_strtoul_l.constprop.0+0xa>
 801408c:	2c2d      	cmp	r4, #45	; 0x2d
 801408e:	d12f      	bne.n	80140f0 <_strtoul_l.constprop.0+0x7c>
 8014090:	782c      	ldrb	r4, [r5, #0]
 8014092:	2601      	movs	r6, #1
 8014094:	1c85      	adds	r5, r0, #2
 8014096:	2b00      	cmp	r3, #0
 8014098:	d057      	beq.n	801414a <_strtoul_l.constprop.0+0xd6>
 801409a:	2b10      	cmp	r3, #16
 801409c:	d109      	bne.n	80140b2 <_strtoul_l.constprop.0+0x3e>
 801409e:	2c30      	cmp	r4, #48	; 0x30
 80140a0:	d107      	bne.n	80140b2 <_strtoul_l.constprop.0+0x3e>
 80140a2:	7828      	ldrb	r0, [r5, #0]
 80140a4:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80140a8:	2858      	cmp	r0, #88	; 0x58
 80140aa:	d149      	bne.n	8014140 <_strtoul_l.constprop.0+0xcc>
 80140ac:	786c      	ldrb	r4, [r5, #1]
 80140ae:	2310      	movs	r3, #16
 80140b0:	3502      	adds	r5, #2
 80140b2:	f04f 38ff 	mov.w	r8, #4294967295
 80140b6:	2700      	movs	r7, #0
 80140b8:	fbb8 f8f3 	udiv	r8, r8, r3
 80140bc:	fb03 f908 	mul.w	r9, r3, r8
 80140c0:	ea6f 0909 	mvn.w	r9, r9
 80140c4:	4638      	mov	r0, r7
 80140c6:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80140ca:	f1bc 0f09 	cmp.w	ip, #9
 80140ce:	d814      	bhi.n	80140fa <_strtoul_l.constprop.0+0x86>
 80140d0:	4664      	mov	r4, ip
 80140d2:	42a3      	cmp	r3, r4
 80140d4:	dd22      	ble.n	801411c <_strtoul_l.constprop.0+0xa8>
 80140d6:	2f00      	cmp	r7, #0
 80140d8:	db1d      	blt.n	8014116 <_strtoul_l.constprop.0+0xa2>
 80140da:	4580      	cmp	r8, r0
 80140dc:	d31b      	bcc.n	8014116 <_strtoul_l.constprop.0+0xa2>
 80140de:	d101      	bne.n	80140e4 <_strtoul_l.constprop.0+0x70>
 80140e0:	45a1      	cmp	r9, r4
 80140e2:	db18      	blt.n	8014116 <_strtoul_l.constprop.0+0xa2>
 80140e4:	fb00 4003 	mla	r0, r0, r3, r4
 80140e8:	2701      	movs	r7, #1
 80140ea:	f815 4b01 	ldrb.w	r4, [r5], #1
 80140ee:	e7ea      	b.n	80140c6 <_strtoul_l.constprop.0+0x52>
 80140f0:	2c2b      	cmp	r4, #43	; 0x2b
 80140f2:	bf04      	itt	eq
 80140f4:	782c      	ldrbeq	r4, [r5, #0]
 80140f6:	1c85      	addeq	r5, r0, #2
 80140f8:	e7cd      	b.n	8014096 <_strtoul_l.constprop.0+0x22>
 80140fa:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80140fe:	f1bc 0f19 	cmp.w	ip, #25
 8014102:	d801      	bhi.n	8014108 <_strtoul_l.constprop.0+0x94>
 8014104:	3c37      	subs	r4, #55	; 0x37
 8014106:	e7e4      	b.n	80140d2 <_strtoul_l.constprop.0+0x5e>
 8014108:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 801410c:	f1bc 0f19 	cmp.w	ip, #25
 8014110:	d804      	bhi.n	801411c <_strtoul_l.constprop.0+0xa8>
 8014112:	3c57      	subs	r4, #87	; 0x57
 8014114:	e7dd      	b.n	80140d2 <_strtoul_l.constprop.0+0x5e>
 8014116:	f04f 37ff 	mov.w	r7, #4294967295
 801411a:	e7e6      	b.n	80140ea <_strtoul_l.constprop.0+0x76>
 801411c:	2f00      	cmp	r7, #0
 801411e:	da07      	bge.n	8014130 <_strtoul_l.constprop.0+0xbc>
 8014120:	2322      	movs	r3, #34	; 0x22
 8014122:	f8ce 3000 	str.w	r3, [lr]
 8014126:	f04f 30ff 	mov.w	r0, #4294967295
 801412a:	b932      	cbnz	r2, 801413a <_strtoul_l.constprop.0+0xc6>
 801412c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014130:	b106      	cbz	r6, 8014134 <_strtoul_l.constprop.0+0xc0>
 8014132:	4240      	negs	r0, r0
 8014134:	2a00      	cmp	r2, #0
 8014136:	d0f9      	beq.n	801412c <_strtoul_l.constprop.0+0xb8>
 8014138:	b107      	cbz	r7, 801413c <_strtoul_l.constprop.0+0xc8>
 801413a:	1e69      	subs	r1, r5, #1
 801413c:	6011      	str	r1, [r2, #0]
 801413e:	e7f5      	b.n	801412c <_strtoul_l.constprop.0+0xb8>
 8014140:	2430      	movs	r4, #48	; 0x30
 8014142:	2b00      	cmp	r3, #0
 8014144:	d1b5      	bne.n	80140b2 <_strtoul_l.constprop.0+0x3e>
 8014146:	2308      	movs	r3, #8
 8014148:	e7b3      	b.n	80140b2 <_strtoul_l.constprop.0+0x3e>
 801414a:	2c30      	cmp	r4, #48	; 0x30
 801414c:	d0a9      	beq.n	80140a2 <_strtoul_l.constprop.0+0x2e>
 801414e:	230a      	movs	r3, #10
 8014150:	e7af      	b.n	80140b2 <_strtoul_l.constprop.0+0x3e>
 8014152:	bf00      	nop
 8014154:	08014b0f 	.word	0x08014b0f

08014158 <_strtoul_r>:
 8014158:	f7ff bf8c 	b.w	8014074 <_strtoul_l.constprop.0>

0801415c <__submore>:
 801415c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014160:	460c      	mov	r4, r1
 8014162:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8014164:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014168:	4299      	cmp	r1, r3
 801416a:	d11d      	bne.n	80141a8 <__submore+0x4c>
 801416c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8014170:	f7fc fcae 	bl	8010ad0 <_malloc_r>
 8014174:	b918      	cbnz	r0, 801417e <__submore+0x22>
 8014176:	f04f 30ff 	mov.w	r0, #4294967295
 801417a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801417e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8014182:	63a3      	str	r3, [r4, #56]	; 0x38
 8014184:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8014188:	6360      	str	r0, [r4, #52]	; 0x34
 801418a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 801418e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8014192:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8014196:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801419a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 801419e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 80141a2:	6020      	str	r0, [r4, #0]
 80141a4:	2000      	movs	r0, #0
 80141a6:	e7e8      	b.n	801417a <__submore+0x1e>
 80141a8:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80141aa:	0077      	lsls	r7, r6, #1
 80141ac:	463a      	mov	r2, r7
 80141ae:	f000 f85d 	bl	801426c <_realloc_r>
 80141b2:	4605      	mov	r5, r0
 80141b4:	2800      	cmp	r0, #0
 80141b6:	d0de      	beq.n	8014176 <__submore+0x1a>
 80141b8:	eb00 0806 	add.w	r8, r0, r6
 80141bc:	4601      	mov	r1, r0
 80141be:	4632      	mov	r2, r6
 80141c0:	4640      	mov	r0, r8
 80141c2:	f7fc fc03 	bl	80109cc <memcpy>
 80141c6:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 80141ca:	f8c4 8000 	str.w	r8, [r4]
 80141ce:	e7e9      	b.n	80141a4 <__submore+0x48>

080141d0 <_fstat_r>:
 80141d0:	b538      	push	{r3, r4, r5, lr}
 80141d2:	4d07      	ldr	r5, [pc, #28]	; (80141f0 <_fstat_r+0x20>)
 80141d4:	2300      	movs	r3, #0
 80141d6:	4604      	mov	r4, r0
 80141d8:	4608      	mov	r0, r1
 80141da:	4611      	mov	r1, r2
 80141dc:	602b      	str	r3, [r5, #0]
 80141de:	f7ef fae0 	bl	80037a2 <_fstat>
 80141e2:	1c43      	adds	r3, r0, #1
 80141e4:	d102      	bne.n	80141ec <_fstat_r+0x1c>
 80141e6:	682b      	ldr	r3, [r5, #0]
 80141e8:	b103      	cbz	r3, 80141ec <_fstat_r+0x1c>
 80141ea:	6023      	str	r3, [r4, #0]
 80141ec:	bd38      	pop	{r3, r4, r5, pc}
 80141ee:	bf00      	nop
 80141f0:	20005e34 	.word	0x20005e34

080141f4 <_isatty_r>:
 80141f4:	b538      	push	{r3, r4, r5, lr}
 80141f6:	4d06      	ldr	r5, [pc, #24]	; (8014210 <_isatty_r+0x1c>)
 80141f8:	2300      	movs	r3, #0
 80141fa:	4604      	mov	r4, r0
 80141fc:	4608      	mov	r0, r1
 80141fe:	602b      	str	r3, [r5, #0]
 8014200:	f7ef fadf 	bl	80037c2 <_isatty>
 8014204:	1c43      	adds	r3, r0, #1
 8014206:	d102      	bne.n	801420e <_isatty_r+0x1a>
 8014208:	682b      	ldr	r3, [r5, #0]
 801420a:	b103      	cbz	r3, 801420e <_isatty_r+0x1a>
 801420c:	6023      	str	r3, [r4, #0]
 801420e:	bd38      	pop	{r3, r4, r5, pc}
 8014210:	20005e34 	.word	0x20005e34

08014214 <__ascii_mbtowc>:
 8014214:	b082      	sub	sp, #8
 8014216:	b901      	cbnz	r1, 801421a <__ascii_mbtowc+0x6>
 8014218:	a901      	add	r1, sp, #4
 801421a:	b142      	cbz	r2, 801422e <__ascii_mbtowc+0x1a>
 801421c:	b14b      	cbz	r3, 8014232 <__ascii_mbtowc+0x1e>
 801421e:	7813      	ldrb	r3, [r2, #0]
 8014220:	600b      	str	r3, [r1, #0]
 8014222:	7812      	ldrb	r2, [r2, #0]
 8014224:	1e10      	subs	r0, r2, #0
 8014226:	bf18      	it	ne
 8014228:	2001      	movne	r0, #1
 801422a:	b002      	add	sp, #8
 801422c:	4770      	bx	lr
 801422e:	4610      	mov	r0, r2
 8014230:	e7fb      	b.n	801422a <__ascii_mbtowc+0x16>
 8014232:	f06f 0001 	mvn.w	r0, #1
 8014236:	e7f8      	b.n	801422a <__ascii_mbtowc+0x16>

08014238 <memmove>:
 8014238:	4288      	cmp	r0, r1
 801423a:	b510      	push	{r4, lr}
 801423c:	eb01 0402 	add.w	r4, r1, r2
 8014240:	d902      	bls.n	8014248 <memmove+0x10>
 8014242:	4284      	cmp	r4, r0
 8014244:	4623      	mov	r3, r4
 8014246:	d807      	bhi.n	8014258 <memmove+0x20>
 8014248:	1e43      	subs	r3, r0, #1
 801424a:	42a1      	cmp	r1, r4
 801424c:	d008      	beq.n	8014260 <memmove+0x28>
 801424e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014252:	f803 2f01 	strb.w	r2, [r3, #1]!
 8014256:	e7f8      	b.n	801424a <memmove+0x12>
 8014258:	4402      	add	r2, r0
 801425a:	4601      	mov	r1, r0
 801425c:	428a      	cmp	r2, r1
 801425e:	d100      	bne.n	8014262 <memmove+0x2a>
 8014260:	bd10      	pop	{r4, pc}
 8014262:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8014266:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801426a:	e7f7      	b.n	801425c <memmove+0x24>

0801426c <_realloc_r>:
 801426c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014270:	4680      	mov	r8, r0
 8014272:	4614      	mov	r4, r2
 8014274:	460e      	mov	r6, r1
 8014276:	b921      	cbnz	r1, 8014282 <_realloc_r+0x16>
 8014278:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801427c:	4611      	mov	r1, r2
 801427e:	f7fc bc27 	b.w	8010ad0 <_malloc_r>
 8014282:	b92a      	cbnz	r2, 8014290 <_realloc_r+0x24>
 8014284:	f7fc fbb8 	bl	80109f8 <_free_r>
 8014288:	4625      	mov	r5, r4
 801428a:	4628      	mov	r0, r5
 801428c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014290:	f000 f828 	bl	80142e4 <_malloc_usable_size_r>
 8014294:	4284      	cmp	r4, r0
 8014296:	4607      	mov	r7, r0
 8014298:	d802      	bhi.n	80142a0 <_realloc_r+0x34>
 801429a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801429e:	d812      	bhi.n	80142c6 <_realloc_r+0x5a>
 80142a0:	4621      	mov	r1, r4
 80142a2:	4640      	mov	r0, r8
 80142a4:	f7fc fc14 	bl	8010ad0 <_malloc_r>
 80142a8:	4605      	mov	r5, r0
 80142aa:	2800      	cmp	r0, #0
 80142ac:	d0ed      	beq.n	801428a <_realloc_r+0x1e>
 80142ae:	42bc      	cmp	r4, r7
 80142b0:	4622      	mov	r2, r4
 80142b2:	4631      	mov	r1, r6
 80142b4:	bf28      	it	cs
 80142b6:	463a      	movcs	r2, r7
 80142b8:	f7fc fb88 	bl	80109cc <memcpy>
 80142bc:	4631      	mov	r1, r6
 80142be:	4640      	mov	r0, r8
 80142c0:	f7fc fb9a 	bl	80109f8 <_free_r>
 80142c4:	e7e1      	b.n	801428a <_realloc_r+0x1e>
 80142c6:	4635      	mov	r5, r6
 80142c8:	e7df      	b.n	801428a <_realloc_r+0x1e>

080142ca <__ascii_wctomb>:
 80142ca:	b149      	cbz	r1, 80142e0 <__ascii_wctomb+0x16>
 80142cc:	2aff      	cmp	r2, #255	; 0xff
 80142ce:	bf85      	ittet	hi
 80142d0:	238a      	movhi	r3, #138	; 0x8a
 80142d2:	6003      	strhi	r3, [r0, #0]
 80142d4:	700a      	strbls	r2, [r1, #0]
 80142d6:	f04f 30ff 	movhi.w	r0, #4294967295
 80142da:	bf98      	it	ls
 80142dc:	2001      	movls	r0, #1
 80142de:	4770      	bx	lr
 80142e0:	4608      	mov	r0, r1
 80142e2:	4770      	bx	lr

080142e4 <_malloc_usable_size_r>:
 80142e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80142e8:	1f18      	subs	r0, r3, #4
 80142ea:	2b00      	cmp	r3, #0
 80142ec:	bfbc      	itt	lt
 80142ee:	580b      	ldrlt	r3, [r1, r0]
 80142f0:	18c0      	addlt	r0, r0, r3
 80142f2:	4770      	bx	lr

080142f4 <_init>:
 80142f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80142f6:	bf00      	nop
 80142f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80142fa:	bc08      	pop	{r3}
 80142fc:	469e      	mov	lr, r3
 80142fe:	4770      	bx	lr

08014300 <_fini>:
 8014300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014302:	bf00      	nop
 8014304:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014306:	bc08      	pop	{r3}
 8014308:	469e      	mov	lr, r3
 801430a:	4770      	bx	lr
