$date
	Sat Oct 22 22:39:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#889519
b110 !
1"
#889522
b110 &
b110 %
1$
#889523
0"
#889526
b11 &
b11 %
#889530
b1010 &
b1010 %
#889534
b101 &
b101 %
#889538
b10000 &
b10000 %
#889542
b1000 &
b1000 %
#889546
b100 &
b100 %
#889550
b10 &
b10 %
#889554
b1 &
b1 %
1#
#889558
b0 &
0#
b0 %
0$
#1882677
b1100 !
1"
#1882678
b1100 &
b1100 %
1$
#1882679
0"
#1882682
b110 &
b110 %
#1882686
b11 &
b11 %
#1882690
b1010 &
b1010 %
#1882694
b101 &
b101 %
#1882698
b10000 &
b10000 %
#1882702
b1000 &
b1000 %
#1882706
b100 &
b100 %
#1882710
b10 &
b10 %
#1882714
b1 &
b1 %
1#
#1882718
b0 &
0#
b0 %
0$
#2840467
b10100 !
1"
#2840470
b10100 &
b10100 %
1$
#2840471
0"
#2840474
b1010 &
b1010 %
#2840478
b101 &
b101 %
#2840482
b10000 &
b10000 %
#2840486
b1000 &
b1000 %
#2840490
b100 &
b100 %
#2840494
b10 &
b10 %
#2840498
b1 &
b1 %
1#
#2840502
b0 &
0#
b0 %
0$
#4500012
