[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ClassParam/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/ClassParam/dut.sv:1:1: No timescale set for "pack".
[INF:CP0300] Compilation...
[INF:CP0302] ${SURELOG_DIR}/tests/ClassParam/dut.sv:3:1: Compile class "pack::uvm_port_base".
[INF:CP0302] ${SURELOG_DIR}/tests/ClassParam/dut.sv:7:4: Compile class "pack::uvm_port_base::embedded".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ClassDefn                                              2
ClassTypespec                                          2
Constant                                               3
Design                                                 1
Function                                               1
IODecl                                                 1
Identifier                                             4
IntTypespec                                            1
Operation                                              1
Package                                                1
ParamAssign                                            2
Parameter                                              2
RefObj                                                 1
RefTypespec                                            1
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ClassParam/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/ClassParam/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllPackages:
\_Package: pack (pack), file:${SURELOG_DIR}/tests/ClassParam/dut.sv, line:1:1, endln:14:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (pack)
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/ClassParam/dut.sv, line:1:1, endln:14:11
    |vpiName:pack
  |vpiInternalScope:
  \_ClassDefn: (pack::uvm_port_base), file:${SURELOG_DIR}/tests/ClassParam/dut.sv, line:3:1, endln:12:9
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/ClassParam/dut.sv, line:1:1, endln:14:11
    |vpiName:
    \_Identifier: (uvm_port_base)
      |vpiParent:
      \_ClassDefn: (pack::uvm_port_base), file:${SURELOG_DIR}/tests/ClassParam/dut.sv, line:3:1, endln:12:9
      |vpiName:uvm_port_base
    |vpiFullName:pack::uvm_port_base
    |vpiParameter:
    \_Parameter: (pack::uvm_port_base::p1), line:4:11, endln:4:18
      |vpiParent:
      \_ClassDefn: (pack::uvm_port_base), file:${SURELOG_DIR}/tests/ClassParam/dut.sv, line:3:1, endln:12:9
      |UINT:10
      |vpiName:p1
      |vpiFullName:pack::uvm_port_base::p1
    |vpiParameter:
    \_Parameter: (pack::uvm_port_base::p2), line:5:12, endln:5:23
      |vpiParent:
      \_ClassDefn: (pack::uvm_port_base), file:${SURELOG_DIR}/tests/ClassParam/dut.sv, line:3:1, endln:12:9
      |vpiLocalParam:1
      |vpiName:p2
      |vpiFullName:pack::uvm_port_base::p2
    |vpiParamAssign:
    \_ParamAssign: , line:4:11, endln:4:18
      |vpiParent:
      \_ClassDefn: (pack::uvm_port_base), file:${SURELOG_DIR}/tests/ClassParam/dut.sv, line:3:1, endln:12:9
      |vpiRhs:
      \_Constant: , line:4:16, endln:4:18
        |vpiParent:
        \_ParamAssign: , line:4:11, endln:4:18
        |vpiDecompile:10
        |vpiSize:64
        |UINT:10
        |vpiConstType:9
      |vpiLhs:
      \_Parameter: (pack::uvm_port_base::p1), line:4:11, endln:4:18
    |vpiParamAssign:
    \_ParamAssign: , line:5:12, endln:5:23
      |vpiParent:
      \_ClassDefn: (pack::uvm_port_base), file:${SURELOG_DIR}/tests/ClassParam/dut.sv, line:3:1, endln:12:9
      |vpiRhs:
      \_Operation: , line:5:17, endln:5:23
        |vpiParent:
        \_ParamAssign: , line:5:12, endln:5:23
        |vpiOpType:25
        |vpiOperand:
        \_Constant: , line:5:17, endln:5:18
          |vpiParent:
          \_Operation: , line:5:17, endln:5:23
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiOperand:
        \_RefObj: (pack::uvm_port_base::p1), line:5:21, endln:5:23
          |vpiParent:
          \_Operation: , line:5:17, endln:5:23
          |vpiName:p1
          |vpiFullName:pack::uvm_port_base::p1
          |vpiActual:
          \_Parameter: (pack::uvm_port_base::p1), line:4:11, endln:4:18
      |vpiLhs:
      \_Parameter: (pack::uvm_port_base::p2), line:5:12, endln:5:23
  |vpiInternalScope:
  \_ClassDefn: (pack::uvm_port_base::embedded), file:${SURELOG_DIR}/tests/ClassParam/dut.sv, line:7:4, endln:10:12
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/ClassParam/dut.sv, line:1:1, endln:14:11
    |vpiName:
    \_Identifier: (embedded)
      |vpiParent:
      \_ClassDefn: (pack::uvm_port_base::embedded), file:${SURELOG_DIR}/tests/ClassParam/dut.sv, line:7:4, endln:10:12
      |vpiName:embedded
    |vpiFullName:pack::uvm_port_base::embedded
    |vpiInternalScope:
    \_Function: (pack::embedded::new), line:8:6, endln:9:17
      |vpiParent:
      \_ClassDefn: (pack::uvm_port_base::embedded), file:${SURELOG_DIR}/tests/ClassParam/dut.sv, line:7:4, endln:10:12
      |vpiName:
      \_Identifier: (new)
        |vpiParent:
        \_Function: (pack::embedded::new), line:8:6, endln:9:17
        |vpiName:new
      |vpiFullName:pack::embedded::new
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (pack::embedded::new), line:8:6, endln:9:17
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (bound), line:8:24, endln:8:29
        |vpiParent:
        \_Function: (pack::embedded::new), line:8:6, endln:9:17
        |vpiDirection:1
        |vpiName:bound
        |vpiExpr:
        \_Constant: , line:8:32, endln:8:33
          |vpiParent:
          \_IODecl: (bound), line:8:24, endln:8:29
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (pack::embedded::new::bound), line:8:20, endln:8:23
          |vpiParent:
          \_IODecl: (bound), line:8:24, endln:8:29
          |vpiFullName:pack::embedded::new::bound
          |vpiActual:
          \_IntTypespec: 
    |vpiImportTypespec:
    \_Function: (pack::embedded::new), line:8:6, endln:9:17
    |vpiMethod:
    \_Function: (pack::embedded::new), line:8:6, endln:9:17
  |vpiTypedef:
  \_ClassTypespec: (uvm_port_base)
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/ClassParam/dut.sv, line:1:1, endln:14:11
    |vpiName:uvm_port_base
    |vpiClassDefn:
    \_ClassDefn: (pack::uvm_port_base), file:${SURELOG_DIR}/tests/ClassParam/dut.sv, line:3:1, endln:12:9
  |vpiTypedef:
  \_ClassTypespec: (embedded)
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/ClassParam/dut.sv, line:1:1, endln:14:11
    |vpiName:embedded
    |vpiClassDefn:
    \_ClassDefn: (pack::uvm_port_base::embedded), file:${SURELOG_DIR}/tests/ClassParam/dut.sv, line:7:4, endln:10:12
  |vpiImportTypespec:
  \_ClassDefn: (pack::uvm_port_base), file:${SURELOG_DIR}/tests/ClassParam/dut.sv, line:3:1, endln:12:9
  |vpiImportTypespec:
  \_ClassTypespec: (uvm_port_base)
  |vpiImportTypespec:
  \_ClassDefn: (pack::uvm_port_base::embedded), file:${SURELOG_DIR}/tests/ClassParam/dut.sv, line:7:4, endln:10:12
  |vpiImportTypespec:
  \_ClassTypespec: (embedded)
  |vpiDefName:pack
  |vpiClassDefn:
  \_ClassDefn: (pack::uvm_port_base), file:${SURELOG_DIR}/tests/ClassParam/dut.sv, line:3:1, endln:12:9
  |vpiClassDefn:
  \_ClassDefn: (pack::uvm_port_base::embedded), file:${SURELOG_DIR}/tests/ClassParam/dut.sv, line:7:4, endln:10:12
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
