{
  "module_name": "vce_4_0_default.h",
  "hash_id": "8f18e90d2423cbb559a499cb53965ae905156230ac1254a7e062c76573476c08",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/vce/vce_4_0_default.h",
  "human_readable_source": " \n#ifndef _vce_4_0_DEFAULT_HEADER\n#define _vce_4_0_DEFAULT_HEADER\n\n\n\n#define mmVCE_STATUS_DEFAULT                                                     0x00000000\n#define mmVCE_VCPU_CNTL_DEFAULT                                                  0x00200000\n#define mmVCE_VCPU_CACHE_OFFSET0_DEFAULT                                         0x00000000\n#define mmVCE_VCPU_CACHE_SIZE0_DEFAULT                                           0x00000000\n#define mmVCE_VCPU_CACHE_OFFSET1_DEFAULT                                         0x00000000\n#define mmVCE_VCPU_CACHE_SIZE1_DEFAULT                                           0x00000000\n#define mmVCE_VCPU_CACHE_OFFSET2_DEFAULT                                         0x00000000\n#define mmVCE_VCPU_CACHE_SIZE2_DEFAULT                                           0x00000000\n#define mmVCE_VCPU_CACHE_OFFSET3_DEFAULT                                         0x00000000\n#define mmVCE_VCPU_CACHE_SIZE3_DEFAULT                                           0x00000000\n#define mmVCE_VCPU_CACHE_OFFSET4_DEFAULT                                         0x00000000\n#define mmVCE_VCPU_CACHE_SIZE4_DEFAULT                                           0x00000000\n#define mmVCE_VCPU_CACHE_OFFSET5_DEFAULT                                         0x00000000\n#define mmVCE_VCPU_CACHE_SIZE5_DEFAULT                                           0x00000000\n#define mmVCE_VCPU_CACHE_OFFSET6_DEFAULT                                         0x00000000\n#define mmVCE_VCPU_CACHE_SIZE6_DEFAULT                                           0x00000000\n#define mmVCE_VCPU_CACHE_OFFSET7_DEFAULT                                         0x00000000\n#define mmVCE_VCPU_CACHE_SIZE7_DEFAULT                                           0x00000000\n#define mmVCE_VCPU_CACHE_OFFSET8_DEFAULT                                         0x00000000\n#define mmVCE_VCPU_CACHE_SIZE8_DEFAULT                                           0x00000000\n#define mmVCE_SOFT_RESET_DEFAULT                                                 0x00000001\n#define mmVCE_RB_BASE_LO2_DEFAULT                                                0x00000000\n#define mmVCE_RB_BASE_HI2_DEFAULT                                                0x00000000\n#define mmVCE_RB_SIZE2_DEFAULT                                                   0x00000000\n#define mmVCE_RB_RPTR2_DEFAULT                                                   0x00000000\n#define mmVCE_RB_WPTR2_DEFAULT                                                   0x00000000\n#define mmVCE_RB_BASE_LO_DEFAULT                                                 0x00000000\n#define mmVCE_RB_BASE_HI_DEFAULT                                                 0x00000000\n#define mmVCE_RB_SIZE_DEFAULT                                                    0x00000000\n#define mmVCE_RB_RPTR_DEFAULT                                                    0x00000000\n#define mmVCE_RB_WPTR_DEFAULT                                                    0x00000000\n#define mmVCE_RB_ARB_CTRL_DEFAULT                                                0x00010000\n#define mmVCE_CLOCK_GATING_A_DEFAULT                                             0x00000040\n#define mmVCE_CLOCK_GATING_B_DEFAULT                                             0x01ef0100\n#define mmVCE_RB_BASE_LO3_DEFAULT                                                0x00000000\n#define mmVCE_RB_BASE_HI3_DEFAULT                                                0x00000000\n#define mmVCE_RB_SIZE3_DEFAULT                                                   0x00000000\n#define mmVCE_RB_RPTR3_DEFAULT                                                   0x00000000\n#define mmVCE_RB_WPTR3_DEFAULT                                                   0x00000000\n#define mmVCE_SYS_INT_EN_DEFAULT                                                 0x00000000\n#define mmVCE_SYS_INT_ACK_DEFAULT                                                0x00000000\n#define mmVCE_SYS_INT_STATUS_DEFAULT                                             0x00000000\n\n\n\n#define mmVCE_UENC_CLOCK_GATING_DEFAULT                                          0xffc00040\n#define mmVCE_UENC_REG_CLOCK_GATING_DEFAULT                                      0x000007ff\n#define mmVCE_UENC_CLOCK_GATING_2_DEFAULT                                        0x00010000\n\n\n\n#define mmVCE_LMI_VCPU_CACHE_40BIT_BAR_DEFAULT                                   0x00000000\n#define mmVCE_LMI_CTRL2_DEFAULT                                                  0x00000000\n#define mmVCE_LMI_SWAP_CNTL3_DEFAULT                                             0x00000000\n#define mmVCE_LMI_CTRL_DEFAULT                                                   0x00104000\n#define mmVCE_LMI_STATUS_DEFAULT                                                 0x00003f7f\n#define mmVCE_LMI_VM_CTRL_DEFAULT                                                0x00000000\n#define mmVCE_LMI_SWAP_CNTL_DEFAULT                                              0x00000000\n#define mmVCE_LMI_SWAP_CNTL1_DEFAULT                                             0x00000000\n#define mmVCE_LMI_SWAP_CNTL2_DEFAULT                                             0x00000000\n#define mmVCE_LMI_CACHE_CTRL_DEFAULT                                             0x00000000\n#define mmVCE_LMI_VCPU_CACHE_64BIT_BAR0_DEFAULT                                  0x00000000\n#define mmVCE_LMI_VCPU_CACHE_64BIT_BAR1_DEFAULT                                  0x00000000\n#define mmVCE_LMI_VCPU_CACHE_64BIT_BAR2_DEFAULT                                  0x00000000\n#define mmVCE_LMI_VCPU_CACHE_64BIT_BAR3_DEFAULT                                  0x00000000\n#define mmVCE_LMI_VCPU_CACHE_64BIT_BAR4_DEFAULT                                  0x00000000\n#define mmVCE_LMI_VCPU_CACHE_64BIT_BAR5_DEFAULT                                  0x00000000\n#define mmVCE_LMI_VCPU_CACHE_64BIT_BAR6_DEFAULT                                  0x00000000\n#define mmVCE_LMI_VCPU_CACHE_64BIT_BAR7_DEFAULT                                  0x00000000\n#define mmVCE_LMI_VCPU_CACHE_40BIT_BAR0_DEFAULT                                  0x00000000\n#define mmVCE_LMI_VCPU_CACHE_40BIT_BAR1_DEFAULT                                  0x00000000\n#define mmVCE_LMI_VCPU_CACHE_40BIT_BAR2_DEFAULT                                  0x00000000\n#define mmVCE_LMI_VCPU_CACHE_40BIT_BAR3_DEFAULT                                  0x00000000\n#define mmVCE_LMI_VCPU_CACHE_40BIT_BAR4_DEFAULT                                  0x00000000\n#define mmVCE_LMI_VCPU_CACHE_40BIT_BAR5_DEFAULT                                  0x00000000\n#define mmVCE_LMI_VCPU_CACHE_40BIT_BAR6_DEFAULT                                  0x00000000\n#define mmVCE_LMI_VCPU_CACHE_40BIT_BAR7_DEFAULT                                  0x00000000\n\n\n\n#define mmVCE_MMSCH_VF_VMID_DEFAULT                                              0x00000000\n#define mmVCE_MMSCH_VF_CTX_ADDR_LO_DEFAULT                                       0x00000000\n#define mmVCE_MMSCH_VF_CTX_ADDR_HI_DEFAULT                                       0x00000000\n#define mmVCE_MMSCH_VF_CTX_SIZE_DEFAULT                                          0x00000000\n#define mmVCE_MMSCH_VF_GPCOM_ADDR_LO_DEFAULT                                     0x00000000\n#define mmVCE_MMSCH_VF_GPCOM_ADDR_HI_DEFAULT                                     0x00000000\n#define mmVCE_MMSCH_VF_GPCOM_SIZE_DEFAULT                                        0x00000000\n#define mmVCE_MMSCH_VF_MAILBOX_HOST_DEFAULT                                      0x00000000\n#define mmVCE_MMSCH_VF_MAILBOX_RESP_DEFAULT                                      0x00000000\n\n\n\n#define mmVCE_HW_VERSION_DEFAULT                                                 0x00000000\n\n\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}