{
    "BENCHMARKS": {
        "spacewiresystemc": {
            "status": "active",
            "top": "SPW_TOP",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/Communication_Controllers/spacewiresystemc/trunk/rtl/RTL_VA/SPW_TOP.sv",
           "CLOCK_DATA": {
            "Clock1": "CLOCK"
           }
        },
        "usb_ft232h_avalon": {
            "status": "active",
            "top": "usb_ft232h",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/Communication_Controllers/usb_ft232h_avalon-mm_interface/trunk/hw/usb_ft232h.sv",
           "CLOCK_DATA": {
            "Clock1": "clk_i",
            "Clock2": "usb_clk_i"
           }
        },
        "wb2axi4": {
            "status": "active",
            "top": "axi2wb",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/Communication_Controllers/wb2axi4/trunk/rtl/axi2wb.sv",
           "CLOCK_DATA": {
            "Clock1": "axi_clk",
            "Clock2": "wb_clk"
           }
        },
        "wb2axip": {
            "status": "active",
            "top": "wbm2axisp",
            "top_rtl_file":  "RTL_Benchmark/Verilog/OpenCores_designs/Communication_Controller/wb2axi4/trunk/rtl/wbm2axisp.v",
           "CLOCK_DATA": {
            "Clock1": "axi_clk",
            "Clock2": "wb_clk"
           }
        }
        
    }
}