{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "DE0_CV_QSYS.qsys DE0_CV_QSYS.BAK.qsys " "Backing up file \"DE0_CV_QSYS.qsys\" to \"DE0_CV_QSYS.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1513284772322 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd DE0_CV_QSYS.BAK.vhd " "Backing up file \"DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd\" to \"DE0_CV_QSYS.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1513284772339 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys DE0_CV_QSYS.qsys " "Started upgrading IP component Qsys with file \"DE0_CV_QSYS.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1513284772340 ""}
{ "Info" "" "" "2017.12.14.21:53:10 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2017.12.14.21:53:10 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1513284790997 ""}
{ "Info" "" "" "2017.12.14.21:53:11 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2017.12.14.21:53:11 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1513284791007 ""}
{ "Info" "DE0_CV_QSYS_generation.rpt" "" "2017.12.14.21:53:21 Info: Saving generation log to G:/DE0_CV/DE0_CV_QSYS" {  } {  } 0 0 "2017.12.14.21:53:21 Info: Saving generation log to G:/DE0_CV/DE0_CV_QSYS" 0 0 "Shell" 0 -1 1513284801941 ""}
{ "Info" "" "" "2017.12.14.21:53:21 Info: Starting: Create simulation model" {  } {  } 0 0 "2017.12.14.21:53:21 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1513284801942 ""}
{ "Info" "" "" "2017.12.14.21:53:21 Info: qsys-generate G:\\DE0_CV\\DE0_CV_QSYS.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=G:\\DE0_CV\\DE0_CV_QSYS\\simulation --family=\"Cyclone V\" --part=5CEBA4F23C7" {  } {  } 0 0 "2017.12.14.21:53:21 Info: qsys-generate G:\\DE0_CV\\DE0_CV_QSYS.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=G:\\DE0_CV\\DE0_CV_QSYS\\simulation --family=\"Cyclone V\" --part=5CEBA4F23C7" 0 0 "Shell" 0 -1 1513284801947 ""}
{ "Info" "DE0_CV_QSYS.qsys" "" "2017.12.14.21:53:21 Info: Loading DE0_CV" {  } {  } 0 0 "2017.12.14.21:53:21 Info: Loading DE0_CV" 0 0 "Shell" 0 -1 1513284801996 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Reading input file" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Reading input file" 0 0 "Shell" 0 -1 1513284802066 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Adding clk_50 \[clock_source 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Adding clk_50 \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1513284802072 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Parameterizing module clk_50" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1513284802073 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1513284802073 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1513284802074 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Adding keys \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Adding keys \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1513284802075 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Parameterizing module keys" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Parameterizing module keys" 0 0 "Shell" 0 -1 1513284802076 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Adding leds \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Adding leds \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1513284802076 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Parameterizing module leds" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Parameterizing module leds" 0 0 "Shell" 0 -1 1513284802078 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Adding mm_clock_crossing_bridge_0 \[altera_avalon_mm_clock_crossing_bridge 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Adding mm_clock_crossing_bridge_0 \[altera_avalon_mm_clock_crossing_bridge 17.1\]" 0 0 "Shell" 0 -1 1513284802078 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Parameterizing module mm_clock_crossing_bridge_0" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Parameterizing module mm_clock_crossing_bridge_0" 0 0 "Shell" 0 -1 1513284802079 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Adding nios2_qsys \[altera_nios2_gen2 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Adding nios2_qsys \[altera_nios2_gen2 17.1\]" 0 0 "Shell" 0 -1 1513284802080 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Parameterizing module nios2_qsys" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Parameterizing module nios2_qsys" 0 0 "Shell" 0 -1 1513284802082 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Adding onchip_mem \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Adding onchip_mem \[altera_avalon_onchip_memory2 17.1\]" 0 0 "Shell" 0 -1 1513284802093 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Parameterizing module onchip_mem" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Parameterizing module onchip_mem" 0 0 "Shell" 0 -1 1513284802094 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Adding pll \[altera_pll 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Adding pll \[altera_pll 17.1\]" 0 0 "Shell" 0 -1 1513284802095 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Parameterizing module pll" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Parameterizing module pll" 0 0 "Shell" 0 -1 1513284802097 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]" 0 0 "Shell" 0 -1 1513284802100 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Parameterizing module sdram" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1513284802100 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Adding seg7_digits \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Adding seg7_digits \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1513284802102 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Parameterizing module seg7_digits" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Parameterizing module seg7_digits" 0 0 "Shell" 0 -1 1513284802103 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Adding switches \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Adding switches \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1513284802103 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Parameterizing module switches" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Parameterizing module switches" 0 0 "Shell" 0 -1 1513284802104 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" 0 0 "Shell" 0 -1 1513284802105 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1513284802105 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Adding timer \[altera_avalon_timer 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Adding timer \[altera_avalon_timer 17.1\]" 0 0 "Shell" 0 -1 1513284802106 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Parameterizing module timer" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Parameterizing module timer" 0 0 "Shell" 0 -1 1513284802106 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Adding transmitter \[eln 1.0\]" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Adding transmitter \[eln 1.0\]" 0 0 "Shell" 0 -1 1513284802107 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Parameterizing module transmitter" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Parameterizing module transmitter" 0 0 "Shell" 0 -1 1513284802107 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Building connections" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Building connections" 0 0 "Shell" 0 -1 1513284802108 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Parameterizing connections" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1513284802113 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Validating" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Validating" 0 0 "Shell" 0 -1 1513284802116 ""}
{ "Info" "" "" "2017.12.14.21:53:22 Info: Done reading input file" {  } {  } 0 0 "2017.12.14.21:53:22 Info: Done reading input file" 0 0 "Shell" 0 -1 1513284802517 ""}
{ "Info" "" "" "2017.12.14.21:53:23 Info: DE0_CV_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.12.14.21:53:23 Info: DE0_CV_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1513284803102 ""}
{ "Info" "" "" "2017.12.14.21:53:23 Info: DE0_CV_QSYS.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.12.14.21:53:23 Info: DE0_CV_QSYS.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1513284803102 ""}
{ "Info" "" "" "2017.12.14.21:53:23 Info: DE0_CV_QSYS.pll: The legal reference clock frequency is 5.0 MHz..700.0 MHz" {  } {  } 0 0 "2017.12.14.21:53:23 Info: DE0_CV_QSYS.pll: The legal reference clock frequency is 5.0 MHz..700.0 MHz" 0 0 "Shell" 0 -1 1513284803103 ""}
{ "Warning" "" "" "2017.12.14.21:53:23 Warning: DE0_CV_QSYS.pll: Able to implement PLL - Actual settings differ from Requested settings" {  } {  } 0 0 "2017.12.14.21:53:23 Warning: DE0_CV_QSYS.pll: Able to implement PLL - Actual settings differ from Requested settings" 0 0 "Shell" 0 -1 1513284803103 ""}
{ "Info" "" "" "2017.12.14.21:53:23 Info: DE0_CV_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2017.12.14.21:53:23 Info: DE0_CV_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1513284803104 ""}
{ "Info" "" "" "2017.12.14.21:53:23 Info: DE0_CV_QSYS.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.12.14.21:53:23 Info: DE0_CV_QSYS.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1513284803104 ""}
{ "Info" "" "" "2017.12.14.21:53:23 Info: DE0_CV_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2017.12.14.21:53:23 Info: DE0_CV_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1513284803104 ""}
{ "Info" "" "" "2017.12.14.21:53:23 Info: DE0_CV_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2017.12.14.21:53:23 Info: DE0_CV_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1513284803105 ""}
{ "Info" "" "" "2017.12.14.21:53:23 Info: DE0_CV_QSYS: Generating DE0_CV_QSYS \"DE0_CV_QSYS\" for SIM_VHDL" {  } {  } 0 0 "2017.12.14.21:53:23 Info: DE0_CV_QSYS: Generating DE0_CV_QSYS \"DE0_CV_QSYS\" for SIM_VHDL" 0 0 "Shell" 0 -1 1513284803768 ""}
{ "Info" "" "" "2017.12.14.21:53:29 Info: jtag_uart: Starting RTL generation for module 'DE0_CV_QSYS_jtag_uart'" {  } {  } 0 0 "2017.12.14.21:53:29 Info: jtag_uart: Starting RTL generation for module 'DE0_CV_QSYS_jtag_uart'" 0 0 "Shell" 0 -1 1513284809981 ""}
{ "Info" "  ]" "" "2017.12.14.21:53:29 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE0_CV_QSYS_jtag_uart --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0002_jtag_uart_gen//DE0_CV_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0002_jtag_uart_gen" {  } {  } 0 0 "2017.12.14.21:53:29 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE0_CV_QSYS_jtag_uart --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0002_jtag_uart_gen//DE0_CV_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0002_jtag_uart_gen" 0 0 "Shell" 0 -1 1513284809981 ""}
{ "Info" "" "" "2017.12.14.21:53:31 Info: jtag_uart: Done RTL generation for module 'DE0_CV_QSYS_jtag_uart'" {  } {  } 0 0 "2017.12.14.21:53:31 Info: jtag_uart: Done RTL generation for module 'DE0_CV_QSYS_jtag_uart'" 0 0 "Shell" 0 -1 1513284811306 ""}
{ "Info" "" "" "2017.12.14.21:53:31 Info: jtag_uart: \"DE0_CV_QSYS\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2017.12.14.21:53:31 Info: jtag_uart: \"DE0_CV_QSYS\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1513284811314 ""}
{ "Info" "" "" "2017.12.14.21:53:31 Info: keys: Starting RTL generation for module 'DE0_CV_QSYS_keys'" {  } {  } 0 0 "2017.12.14.21:53:31 Info: keys: Starting RTL generation for module 'DE0_CV_QSYS_keys'" 0 0 "Shell" 0 -1 1513284811366 ""}
{ "Info" "  ]" "" "2017.12.14.21:53:31 Info: keys:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_CV_QSYS_keys --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0003_keys_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0003_keys_gen//DE0_CV_QSYS_keys_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0003_keys_gen" {  } {  } 0 0 "2017.12.14.21:53:31 Info: keys:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_CV_QSYS_keys --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0003_keys_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0003_keys_gen//DE0_CV_QSYS_keys_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0003_keys_gen" 0 0 "Shell" 0 -1 1513284811366 ""}
{ "Info" "" "" "2017.12.14.21:53:31 Info: keys: Done RTL generation for module 'DE0_CV_QSYS_keys'" {  } {  } 0 0 "2017.12.14.21:53:31 Info: keys: Done RTL generation for module 'DE0_CV_QSYS_keys'" 0 0 "Shell" 0 -1 1513284811687 ""}
{ "Info" "" "" "2017.12.14.21:53:31 Info: keys: \"DE0_CV_QSYS\" instantiated altera_avalon_pio \"keys\"" {  } {  } 0 0 "2017.12.14.21:53:31 Info: keys: \"DE0_CV_QSYS\" instantiated altera_avalon_pio \"keys\"" 0 0 "Shell" 0 -1 1513284811692 ""}
{ "Info" "" "" "2017.12.14.21:53:31 Info: leds: Starting RTL generation for module 'DE0_CV_QSYS_leds'" {  } {  } 0 0 "2017.12.14.21:53:31 Info: leds: Starting RTL generation for module 'DE0_CV_QSYS_leds'" 0 0 "Shell" 0 -1 1513284811726 ""}
{ "Info" "  ]" "" "2017.12.14.21:53:31 Info: leds:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_CV_QSYS_leds --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0004_leds_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0004_leds_gen//DE0_CV_QSYS_leds_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0004_leds_gen" {  } {  } 0 0 "2017.12.14.21:53:31 Info: leds:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_CV_QSYS_leds --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0004_leds_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0004_leds_gen//DE0_CV_QSYS_leds_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0004_leds_gen" 0 0 "Shell" 0 -1 1513284811730 ""}
{ "Info" "" "" "2017.12.14.21:53:31 Info: leds: Done RTL generation for module 'DE0_CV_QSYS_leds'" {  } {  } 0 0 "2017.12.14.21:53:31 Info: leds: Done RTL generation for module 'DE0_CV_QSYS_leds'" 0 0 "Shell" 0 -1 1513284811964 ""}
{ "Info" "" "" "2017.12.14.21:53:31 Info: leds: \"DE0_CV_QSYS\" instantiated altera_avalon_pio \"leds\"" {  } {  } 0 0 "2017.12.14.21:53:31 Info: leds: \"DE0_CV_QSYS\" instantiated altera_avalon_pio \"leds\"" 0 0 "Shell" 0 -1 1513284811968 ""}
{ "Info" "" "" "2017.12.14.21:53:32 Info: mm_clock_crossing_bridge_0: \"DE0_CV_QSYS\" instantiated altera_avalon_mm_clock_crossing_bridge \"mm_clock_crossing_bridge_0\"" {  } {  } 0 0 "2017.12.14.21:53:32 Info: mm_clock_crossing_bridge_0: \"DE0_CV_QSYS\" instantiated altera_avalon_mm_clock_crossing_bridge \"mm_clock_crossing_bridge_0\"" 0 0 "Shell" 0 -1 1513284812099 ""}
{ "Info" "" "" "2017.12.14.21:53:32 Info: nios2_qsys: \"DE0_CV_QSYS\" instantiated altera_nios2_gen2 \"nios2_qsys\"" {  } {  } 0 0 "2017.12.14.21:53:32 Info: nios2_qsys: \"DE0_CV_QSYS\" instantiated altera_nios2_gen2 \"nios2_qsys\"" 0 0 "Shell" 0 -1 1513284812252 ""}
{ "Info" "" "" "2017.12.14.21:53:32 Info: onchip_mem: Starting RTL generation for module 'DE0_CV_QSYS_onchip_mem'" {  } {  } 0 0 "2017.12.14.21:53:32 Info: onchip_mem: Starting RTL generation for module 'DE0_CV_QSYS_onchip_mem'" 0 0 "Shell" 0 -1 1513284812288 ""}
{ "Info" "  ]" "" "2017.12.14.21:53:32 Info: onchip_mem:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE0_CV_QSYS_onchip_mem --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0006_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0006_onchip_mem_gen//DE0_CV_QSYS_onchip_mem_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0006_onchip_mem_gen" {  } {  } 0 0 "2017.12.14.21:53:32 Info: onchip_mem:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE0_CV_QSYS_onchip_mem --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0006_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0006_onchip_mem_gen//DE0_CV_QSYS_onchip_mem_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0006_onchip_mem_gen" 0 0 "Shell" 0 -1 1513284812289 ""}
{ "Info" "" "" "2017.12.14.21:53:33 Info: onchip_mem: Done RTL generation for module 'DE0_CV_QSYS_onchip_mem'" {  } {  } 0 0 "2017.12.14.21:53:33 Info: onchip_mem: Done RTL generation for module 'DE0_CV_QSYS_onchip_mem'" 0 0 "Shell" 0 -1 1513284813076 ""}
{ "Info" "" "" "2017.12.14.21:53:33 Info: onchip_mem: \"DE0_CV_QSYS\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\"" {  } {  } 0 0 "2017.12.14.21:53:33 Info: onchip_mem: \"DE0_CV_QSYS\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\"" 0 0 "Shell" 0 -1 1513284813088 ""}
{ "Info" "" "" "2017.12.14.21:53:33 Info: pll: Generating simgen model" {  } {  } 0 0 "2017.12.14.21:53:33 Info: pll: Generating simgen model" 0 0 "Shell" 0 -1 1513284813183 ""}
{ "Info" "DE0_CV_QSYS_pll.v Line: 91\n    Info (12134): Parameter "fractional_vco_multiplier" = "false"\n    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"\n    Info (12134): Parameter "operation_mode" = "normal"\n    Info (12134): Parameter "number_of_clocks" = "3"\n    Info (12134): Parameter "output_clock_frequency0" = "143.000000 MHz"\n    Info (12134): Parameter "phase_shift0" = "0 ps"\n    Info (12134): Parameter "duty_cycle0" = "50"\n    Info (12134): Parameter "output_clock_frequency1" = "143.000000 MHz"\n    Info (12134): Parameter "phase_shift1" = "-3846 ps"\n    Info (12134): Parameter "duty_cycle1" = "50"\n    Info (12134): Parameter "output_clock_frequency2" = "1.498951 MHz"\n    Info (12134): Parameter "phase_shift2" = "0 ps"\n    Info (12134): Parameter "duty_cycle2" = "50"\n    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"\n    Info (12134): Parameter "phase_shift3" = "0 ps"\n    Info (12134): Parameter "duty_cycle3" = "50"\n    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"\n    Info (12134): Parameter "phase_shift4" = "0 ps"\n    Info (12134): Parameter "duty_cycle4" = "50"\n    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"\n    Info (12134): Parameter "phase_shift5" = "0 ps"\n    Info (12134): Parameter "duty_cycle5" = "50"\n    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"\n    Info (12134): Parameter "phase_shift6" = "0 ps"\n    Info (12134): Parameter "duty_cycle6" = "50"\n    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"\n    Info (12134): Parameter "phase_shift7" = "0 ps"\n    Info (12134): Parameter "duty_cycle7" = "50"\n    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"\n    Info (12134): Parameter "phase_shift8" = "0 ps"\n    Info (12134): Parameter "duty_cycle8" = "50"\n    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"\n    Info (12134): Parameter "phase_shift9" = "0 ps"\n    Info (12134): Parameter "duty_cycle9" = "50"\n    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"\n    Info (12134): Parameter "phase_shift10" = "0 ps"\n    Info (12134): Parameter "duty_cycle10" = "50"\n    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"\n    Info (12134): Parameter "phase_shift11" = "0 ps"\n    Info (12134): Parameter "duty_cycle11" = "50"\n    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"\n    Info (12134): Parameter "phase_shift12" = "0 ps"\n    Info (12134): Parameter "duty_cycle12" = "50"\n    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"\n    Info (12134): Parameter "phase_shift13" = "0 ps"\n    Info (12134): Parameter "duty_cycle13" = "50"\n    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"\n    Info (12134): Parameter "phase_shift14" = "0 ps"\n    Info (12134): Parameter "duty_cycle14" = "50"\n    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"\n    Info (12134): Parameter "phase_shift15" = "0 ps"\n    Info (12134): Parameter "duty_cycle15" = "50"\n    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"\n    Info (12134): Parameter "phase_shift16" = "0 ps"\n    Info (12134): Parameter "duty_cycle16" = "50"\n    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"\n    Info (12134): Parameter "phase_shift17" = "0 ps"\n    Info (12134): Parameter "duty_cycle17" = "50"\n    Info (12134): Parameter "pll_type" = "General"\n    Info (12134): Parameter "pll_subtype" = "General"\nInfo (281010): Generating sgate simulator netlist using Simgen\nSIMGEN_PROGRESS Start of Model generation -- 0% complete\nSIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete\nSIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete\nSIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\n    Info: Peak virtual memory: 698 megabytes\n    Info: Processing ended: Thu Dec 14 21:53:49 2017\n    Info: Elapsed time: 00:00:13\n    Info: Total CPU time (on all processors): 00:00:01\nInfo (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful\nInfo: Quartus Prime Shell was successful. 0 errors, 0 warnings\n    Info: Peak virtual memory: 570 megabytes\n    Info: Processing ended: Thu Dec 14 21:53:49 2017\n    Info: Elapsed time: 00:00:15\n    Info: Total CPU time (on all processors): 00:00:02" "" "2017.12.14.21:53:51 Info: pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition\n    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Thu Dec 14 21:53:34 2017\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition\n    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Thu Dec 14 21:53:36 2017\nInfo: Command: quartus_map DE0_CV_QSYS_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys_pll.v\n    Info (12023): Found entity 1: DE0_CV_QSYS_pll File: C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0007_pll_gen/DE0_CV_QSYS_pll.v Line: 2\nInfo (12127): Elaborating entity \"DE0_CV_QSYS_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0007_pll_gen/DE0_CV_QSYS_pll.v Line: 91\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0007_pll_gen/DE0_CV_QSYS_pll.v Line: 91\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0007_pll_gen" {  } {  } 0 0 "2017.12.14.21:53:51 Info: pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition\n    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Thu Dec 14 21:53:34 2017\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition\n    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Thu Dec 14 21:53:36 2017\nInfo: Command: quartus_map DE0_CV_QSYS_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys_pll.v\n    Info (12023): Found entity 1: DE0_CV_QSYS_pll File: C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0007_pll_gen/DE0_CV_QSYS_pll.v Line: 2\nInfo (12127): Elaborating entity \"DE0_CV_QSYS_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0007_pll_gen/DE0_CV_QSYS_pll.v Line: 91\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0007_pll_gen/DE0_CV_QSYS_pll.v Line: 91\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0007_pll_gen" 0 0 "Shell" 0 -1 1513284831226 ""}
{ "Info" "" "" "2017.12.14.21:53:51 Info: pll: Simgen was successful" {  } {  } 0 0 "2017.12.14.21:53:51 Info: pll: Simgen was successful" 0 0 "Shell" 0 -1 1513284831227 ""}
{ "Info" "" "" "2017.12.14.21:53:51 Info: pll: \"DE0_CV_QSYS\" instantiated altera_pll \"pll\"" {  } {  } 0 0 "2017.12.14.21:53:51 Info: pll: \"DE0_CV_QSYS\" instantiated altera_pll \"pll\"" 0 0 "Shell" 0 -1 1513284831243 ""}
{ "Info" "" "" "2017.12.14.21:53:51 Info: sdram: Starting RTL generation for module 'DE0_CV_QSYS_sdram'" {  } {  } 0 0 "2017.12.14.21:53:51 Info: sdram: Starting RTL generation for module 'DE0_CV_QSYS_sdram'" 0 0 "Shell" 0 -1 1513284831276 ""}
{ "Info" "  ]" "" "2017.12.14.21:53:51 Info: sdram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE0_CV_QSYS_sdram --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0008_sdram_gen//DE0_CV_QSYS_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0008_sdram_gen" {  } {  } 0 0 "2017.12.14.21:53:51 Info: sdram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE0_CV_QSYS_sdram --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0008_sdram_gen//DE0_CV_QSYS_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0008_sdram_gen" 0 0 "Shell" 0 -1 1513284831276 ""}
{ "Info" "" "" "2017.12.14.21:53:51 Info: sdram: Done RTL generation for module 'DE0_CV_QSYS_sdram'" {  } {  } 0 0 "2017.12.14.21:53:51 Info: sdram: Done RTL generation for module 'DE0_CV_QSYS_sdram'" 0 0 "Shell" 0 -1 1513284831886 ""}
{ "Info" "" "" "2017.12.14.21:53:51 Info: sdram: \"DE0_CV_QSYS\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 0 "2017.12.14.21:53:51 Info: sdram: \"DE0_CV_QSYS\" instantiated altera_avalon_new_sdram_controller \"sdram\"" 0 0 "Shell" 0 -1 1513284831891 ""}
{ "Info" "" "" "2017.12.14.21:53:51 Info: seg7_digits: Starting RTL generation for module 'DE0_CV_QSYS_seg7_digits'" {  } {  } 0 0 "2017.12.14.21:53:51 Info: seg7_digits: Starting RTL generation for module 'DE0_CV_QSYS_seg7_digits'" 0 0 "Shell" 0 -1 1513284831978 ""}
{ "Info" "  ]" "" "2017.12.14.21:53:51 Info: seg7_digits:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_CV_QSYS_seg7_digits --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0009_seg7_digits_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0009_seg7_digits_gen//DE0_CV_QSYS_seg7_digits_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0009_seg7_digits_gen" {  } {  } 0 0 "2017.12.14.21:53:51 Info: seg7_digits:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_CV_QSYS_seg7_digits --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0009_seg7_digits_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0009_seg7_digits_gen//DE0_CV_QSYS_seg7_digits_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0009_seg7_digits_gen" 0 0 "Shell" 0 -1 1513284831978 ""}
{ "Info" "" "" "2017.12.14.21:53:52 Info: seg7_digits: Done RTL generation for module 'DE0_CV_QSYS_seg7_digits'" {  } {  } 0 0 "2017.12.14.21:53:52 Info: seg7_digits: Done RTL generation for module 'DE0_CV_QSYS_seg7_digits'" 0 0 "Shell" 0 -1 1513284832219 ""}
{ "Info" "" "" "2017.12.14.21:53:52 Info: seg7_digits: \"DE0_CV_QSYS\" instantiated altera_avalon_pio \"seg7_digits\"" {  } {  } 0 0 "2017.12.14.21:53:52 Info: seg7_digits: \"DE0_CV_QSYS\" instantiated altera_avalon_pio \"seg7_digits\"" 0 0 "Shell" 0 -1 1513284832223 ""}
{ "Info" "" "" "2017.12.14.21:53:52 Info: switches: Starting RTL generation for module 'DE0_CV_QSYS_switches'" {  } {  } 0 0 "2017.12.14.21:53:52 Info: switches: Starting RTL generation for module 'DE0_CV_QSYS_switches'" 0 0 "Shell" 0 -1 1513284832254 ""}
{ "Info" "  ]" "" "2017.12.14.21:53:52 Info: switches:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_CV_QSYS_switches --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0010_switches_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0010_switches_gen//DE0_CV_QSYS_switches_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0010_switches_gen" {  } {  } 0 0 "2017.12.14.21:53:52 Info: switches:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_CV_QSYS_switches --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0010_switches_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0010_switches_gen//DE0_CV_QSYS_switches_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0010_switches_gen" 0 0 "Shell" 0 -1 1513284832255 ""}
{ "Info" "" "" "2017.12.14.21:53:52 Info: switches: Done RTL generation for module 'DE0_CV_QSYS_switches'" {  } {  } 0 0 "2017.12.14.21:53:52 Info: switches: Done RTL generation for module 'DE0_CV_QSYS_switches'" 0 0 "Shell" 0 -1 1513284832485 ""}
{ "Info" "" "" "2017.12.14.21:53:52 Info: switches: \"DE0_CV_QSYS\" instantiated altera_avalon_pio \"switches\"" {  } {  } 0 0 "2017.12.14.21:53:52 Info: switches: \"DE0_CV_QSYS\" instantiated altera_avalon_pio \"switches\"" 0 0 "Shell" 0 -1 1513284832488 ""}
{ "Info" "" "" "2017.12.14.21:53:52 Info: sysid_qsys: \"DE0_CV_QSYS\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2017.12.14.21:53:52 Info: sysid_qsys: \"DE0_CV_QSYS\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1513284832514 ""}
{ "Info" "" "" "2017.12.14.21:53:52 Info: timer: Starting RTL generation for module 'DE0_CV_QSYS_timer'" {  } {  } 0 0 "2017.12.14.21:53:52 Info: timer: Starting RTL generation for module 'DE0_CV_QSYS_timer'" 0 0 "Shell" 0 -1 1513284832522 ""}
{ "Info" "  ]" "" "2017.12.14.21:53:52 Info: timer:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE0_CV_QSYS_timer --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0012_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0012_timer_gen//DE0_CV_QSYS_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0012_timer_gen" {  } {  } 0 0 "2017.12.14.21:53:52 Info: timer:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE0_CV_QSYS_timer --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0012_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0012_timer_gen//DE0_CV_QSYS_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0012_timer_gen" 0 0 "Shell" 0 -1 1513284832522 ""}
{ "Info" "" "" "2017.12.14.21:53:52 Info: timer: Done RTL generation for module 'DE0_CV_QSYS_timer'" {  } {  } 0 0 "2017.12.14.21:53:52 Info: timer: Done RTL generation for module 'DE0_CV_QSYS_timer'" 0 0 "Shell" 0 -1 1513284832835 ""}
{ "Info" "" "" "2017.12.14.21:53:52 Info: timer: \"DE0_CV_QSYS\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 0 "2017.12.14.21:53:52 Info: timer: \"DE0_CV_QSYS\" instantiated altera_avalon_timer \"timer\"" 0 0 "Shell" 0 -1 1513284832839 ""}
{ "Error" "" "" "2017.12.14.21:53:52 Error: transmitter: eln does not support generation for VHDL Simulation. Generation is available for: Quartus Synthesis." {  } {  } 0 0 "2017.12.14.21:53:52 Error: transmitter: eln does not support generation for VHDL Simulation. Generation is available for: Quartus Synthesis." 0 0 "Shell" 0 -1 1513284832841 ""}
{ "Error" "" "" "2017.12.14.21:53:52 Error: Generation stopped, 12 or more modules remaining" {  } {  } 0 0 "2017.12.14.21:53:52 Error: Generation stopped, 12 or more modules remaining" 0 0 "Shell" 0 -1 1513284832842 ""}
{ "Info" "" "" "2017.12.14.21:53:52 Info: DE0_CV_QSYS: Done \"DE0_CV_QSYS\" with 20 modules, 20 files" {  } {  } 0 0 "2017.12.14.21:53:52 Info: DE0_CV_QSYS: Done \"DE0_CV_QSYS\" with 20 modules, 20 files" 0 0 "Shell" 0 -1 1513284832842 ""}
{ "Error" "" "" "2017.12.14.21:53:52 Error: qsys-generate failed with exit code 1: 2 Errors, 1 Warning" {  } {  } 0 0 "2017.12.14.21:53:52 Error: qsys-generate failed with exit code 1: 2 Errors, 1 Warning" 0 0 "Shell" 0 -1 1513284832918 ""}
{ "Info" "" "" "2017.12.14.21:53:52 Info: Finished: Create simulation model" {  } {  } 0 0 "2017.12.14.21:53:52 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1513284832918 ""}
{ "Info" "" "" "2017.12.14.21:53:52 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2017.12.14.21:53:52 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1513284832918 ""}
{ "Info" " --use-relative-paths=true" "" "2017.12.14.21:53:52 Info: sim-script-gen --spd=G:\\DE0_CV\\DE0_CV_QSYS\\DE0_CV_QSYS.spd --output-directory=G:/DE0_CV/DE0_CV_QSYS/simulation" {  } {  } 0 0 "2017.12.14.21:53:52 Info: sim-script-gen --spd=G:\\DE0_CV\\DE0_CV_QSYS\\DE0_CV_QSYS.spd --output-directory=G:/DE0_CV/DE0_CV_QSYS/simulation" 0 0 "Shell" 0 -1 1513284832919 ""}
{ "Info" " --use-relative-paths=true" "" "2017.12.14.21:53:52 Info: Doing: ip-make-simscript --spd=G:\\DE0_CV\\DE0_CV_QSYS\\DE0_CV_QSYS.spd --output-directory=G:/DE0_CV/DE0_CV_QSYS/simulation" {  } {  } 0 0 "2017.12.14.21:53:52 Info: Doing: ip-make-simscript --spd=G:\\DE0_CV\\DE0_CV_QSYS\\DE0_CV_QSYS.spd --output-directory=G:/DE0_CV/DE0_CV_QSYS/simulation" 0 0 "Shell" 0 -1 1513284832923 ""}
{ "Info" " directory:" "" "2017.12.14.21:53:53 Info: Generating the following file(s) for MODELSIM simulator in G:/DE0_CV/DE0_CV_QSYS/simulation" {  } {  } 0 0 "2017.12.14.21:53:53 Info: Generating the following file(s) for MODELSIM simulator in G:/DE0_CV/DE0_CV_QSYS/simulation" 0 0 "Shell" 0 -1 1513284833958 ""}
{ "Info" "msim_setup.tcl" "" "2017.12.14.21:53:53 Info:     mentor" {  } {  } 0 0 "2017.12.14.21:53:53 Info:     mentor" 0 0 "Shell" 0 -1 1513284833970 ""}
{ "Info" "altera_syn_attributes.vhd is required for simulation" "" "2017.12.14.21:53:53 Info: Skipping VCS script generation since VHDL file \$QUARTUS_INSTALL_DIR/eda/sim_lib" {  } {  } 0 0 "2017.12.14.21:53:53 Info: Skipping VCS script generation since VHDL file \$QUARTUS_INSTALL_DIR/eda/sim_lib" 0 0 "Shell" 0 -1 1513284833973 ""}
{ "Info" " directory:" "" "2017.12.14.21:53:53 Info: Generating the following file(s) for VCSMX simulator in G:/DE0_CV/DE0_CV_QSYS/simulation" {  } {  } 0 0 "2017.12.14.21:53:53 Info: Generating the following file(s) for VCSMX simulator in G:/DE0_CV/DE0_CV_QSYS/simulation" 0 0 "Shell" 0 -1 1513284833980 ""}
{ "Info" "synopsys_sim.setup" "" "2017.12.14.21:53:53 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.12.14.21:53:53 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1513284833988 ""}
{ "Info" "vcsmx_setup.sh" "" "2017.12.14.21:53:54 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.12.14.21:53:54 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1513284834016 ""}
{ "Info" " directory:" "" "2017.12.14.21:53:54 Info: Generating the following file(s) for NCSIM simulator in G:/DE0_CV/DE0_CV_QSYS/simulation" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Generating the following file(s) for NCSIM simulator in G:/DE0_CV/DE0_CV_QSYS/simulation" 0 0 "Shell" 0 -1 1513284834062 ""}
{ "Info" "cds.lib" "" "2017.12.14.21:53:54 Info:     cadence" {  } {  } 0 0 "2017.12.14.21:53:54 Info:     cadence" 0 0 "Shell" 0 -1 1513284834062 ""}
{ "Info" "hdl.var" "" "2017.12.14.21:53:54 Info:     cadence" {  } {  } 0 0 "2017.12.14.21:53:54 Info:     cadence" 0 0 "Shell" 0 -1 1513284834089 ""}
{ "Info" "ncsim_setup.sh" "" "2017.12.14.21:53:54 Info:     cadence" {  } {  } 0 0 "2017.12.14.21:53:54 Info:     cadence" 0 0 "Shell" 0 -1 1513284834096 ""}
{ "Info" " directory" "" "2017.12.14.21:53:54 Info:     12 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2017.12.14.21:53:54 Info:     12 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1513284834096 ""}
{ "Info" " directory:" "" "2017.12.14.21:53:54 Info: Generating the following file(s) for RIVIERA simulator in G:/DE0_CV/DE0_CV_QSYS/simulation" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Generating the following file(s) for RIVIERA simulator in G:/DE0_CV/DE0_CV_QSYS/simulation" 0 0 "Shell" 0 -1 1513284834100 ""}
{ "Info" "rivierapro_setup.tcl" "" "2017.12.14.21:53:54 Info:     aldec" {  } {  } 0 0 "2017.12.14.21:53:54 Info:     aldec" 0 0 "Shell" 0 -1 1513284834103 ""}
{ "Info" "." "" "2017.12.14.21:53:54 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under G:/DE0_CV/DE0_CV_QSYS/simulation" {  } {  } 0 0 "2017.12.14.21:53:54 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under G:/DE0_CV/DE0_CV_QSYS/simulation" 0 0 "Shell" 0 -1 1513284834103 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2017.12.14.21:53:54 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1513284834103 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2017.12.14.21:53:54 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1513284834103 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1513284834104 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: qsys-generate G:\\DE0_CV\\DE0_CV_QSYS.qsys --block-symbol-file --output-directory=G:\\DE0_CV\\DE0_CV_QSYS --family=\"Cyclone V\" --part=5CEBA4F23C7" {  } {  } 0 0 "2017.12.14.21:53:54 Info: qsys-generate G:\\DE0_CV\\DE0_CV_QSYS.qsys --block-symbol-file --output-directory=G:\\DE0_CV\\DE0_CV_QSYS --family=\"Cyclone V\" --part=5CEBA4F23C7" 0 0 "Shell" 0 -1 1513284834104 ""}
{ "Info" "DE0_CV_QSYS.qsys" "" "2017.12.14.21:53:54 Info: Loading DE0_CV" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Loading DE0_CV" 0 0 "Shell" 0 -1 1513284834107 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Reading input file" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Reading input file" 0 0 "Shell" 0 -1 1513284834171 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Adding clk_50 \[clock_source 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Adding clk_50 \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1513284834173 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Parameterizing module clk_50" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1513284834174 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1513284834174 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1513284834175 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Adding keys \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Adding keys \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1513284834175 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Parameterizing module keys" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Parameterizing module keys" 0 0 "Shell" 0 -1 1513284834175 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Adding leds \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Adding leds \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1513284834176 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Parameterizing module leds" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Parameterizing module leds" 0 0 "Shell" 0 -1 1513284834176 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Adding mm_clock_crossing_bridge_0 \[altera_avalon_mm_clock_crossing_bridge 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Adding mm_clock_crossing_bridge_0 \[altera_avalon_mm_clock_crossing_bridge 17.1\]" 0 0 "Shell" 0 -1 1513284834176 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Parameterizing module mm_clock_crossing_bridge_0" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Parameterizing module mm_clock_crossing_bridge_0" 0 0 "Shell" 0 -1 1513284834177 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Adding nios2_qsys \[altera_nios2_gen2 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Adding nios2_qsys \[altera_nios2_gen2 17.1\]" 0 0 "Shell" 0 -1 1513284834177 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Parameterizing module nios2_qsys" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Parameterizing module nios2_qsys" 0 0 "Shell" 0 -1 1513284834178 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Adding onchip_mem \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Adding onchip_mem \[altera_avalon_onchip_memory2 17.1\]" 0 0 "Shell" 0 -1 1513284834179 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Parameterizing module onchip_mem" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Parameterizing module onchip_mem" 0 0 "Shell" 0 -1 1513284834179 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Adding pll \[altera_pll 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Adding pll \[altera_pll 17.1\]" 0 0 "Shell" 0 -1 1513284834180 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Parameterizing module pll" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Parameterizing module pll" 0 0 "Shell" 0 -1 1513284834181 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]" 0 0 "Shell" 0 -1 1513284834183 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Parameterizing module sdram" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1513284834183 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Adding seg7_digits \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Adding seg7_digits \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1513284834184 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Parameterizing module seg7_digits" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Parameterizing module seg7_digits" 0 0 "Shell" 0 -1 1513284834184 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Adding switches \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Adding switches \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1513284834185 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Parameterizing module switches" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Parameterizing module switches" 0 0 "Shell" 0 -1 1513284834185 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" 0 0 "Shell" 0 -1 1513284834185 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1513284834186 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Adding timer \[altera_avalon_timer 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Adding timer \[altera_avalon_timer 17.1\]" 0 0 "Shell" 0 -1 1513284834186 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Parameterizing module timer" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Parameterizing module timer" 0 0 "Shell" 0 -1 1513284834186 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Adding transmitter \[eln 1.0\]" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Adding transmitter \[eln 1.0\]" 0 0 "Shell" 0 -1 1513284834187 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Parameterizing module transmitter" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Parameterizing module transmitter" 0 0 "Shell" 0 -1 1513284834187 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Building connections" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Building connections" 0 0 "Shell" 0 -1 1513284834187 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Parameterizing connections" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1513284834190 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Validating" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Validating" 0 0 "Shell" 0 -1 1513284834191 ""}
{ "Info" "" "" "2017.12.14.21:53:54 Info: Done reading input file" {  } {  } 0 0 "2017.12.14.21:53:54 Info: Done reading input file" 0 0 "Shell" 0 -1 1513284834535 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: DE0_CV_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.12.14.21:53:55 Info: DE0_CV_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1513284835012 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: DE0_CV_QSYS.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.12.14.21:53:55 Info: DE0_CV_QSYS.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1513284835013 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: DE0_CV_QSYS.pll: The legal reference clock frequency is 5.0 MHz..700.0 MHz" {  } {  } 0 0 "2017.12.14.21:53:55 Info: DE0_CV_QSYS.pll: The legal reference clock frequency is 5.0 MHz..700.0 MHz" 0 0 "Shell" 0 -1 1513284835014 ""}
{ "Warning" "" "" "2017.12.14.21:53:55 Warning: DE0_CV_QSYS.pll: Able to implement PLL - Actual settings differ from Requested settings" {  } {  } 0 0 "2017.12.14.21:53:55 Warning: DE0_CV_QSYS.pll: Able to implement PLL - Actual settings differ from Requested settings" 0 0 "Shell" 0 -1 1513284835014 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: DE0_CV_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2017.12.14.21:53:55 Info: DE0_CV_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1513284835015 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: DE0_CV_QSYS.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.12.14.21:53:55 Info: DE0_CV_QSYS.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1513284835016 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: DE0_CV_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2017.12.14.21:53:55 Info: DE0_CV_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1513284835016 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: DE0_CV_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2017.12.14.21:53:55 Info: DE0_CV_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1513284835017 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.12.14.21:53:55 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1513284835627 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1513284835628 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info:" {  } {  } 0 0 "2017.12.14.21:53:55 Info:" 0 0 "Shell" 0 -1 1513284835628 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1513284835628 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: qsys-generate G:\\DE0_CV\\DE0_CV_QSYS.qsys --synthesis=VHDL --output-directory=G:\\DE0_CV\\DE0_CV_QSYS\\synthesis --family=\"Cyclone V\" --part=5CEBA4F23C7" {  } {  } 0 0 "2017.12.14.21:53:55 Info: qsys-generate G:\\DE0_CV\\DE0_CV_QSYS.qsys --synthesis=VHDL --output-directory=G:\\DE0_CV\\DE0_CV_QSYS\\synthesis --family=\"Cyclone V\" --part=5CEBA4F23C7" 0 0 "Shell" 0 -1 1513284835628 ""}
{ "Info" "DE0_CV_QSYS.qsys" "" "2017.12.14.21:53:55 Info: Loading DE0_CV" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Loading DE0_CV" 0 0 "Shell" 0 -1 1513284835632 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Reading input file" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Reading input file" 0 0 "Shell" 0 -1 1513284835692 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Adding clk_50 \[clock_source 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Adding clk_50 \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1513284835694 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Parameterizing module clk_50" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1513284835695 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1513284835695 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1513284835695 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Adding keys \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Adding keys \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1513284835696 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Parameterizing module keys" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Parameterizing module keys" 0 0 "Shell" 0 -1 1513284835696 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Adding leds \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Adding leds \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1513284835697 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Parameterizing module leds" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Parameterizing module leds" 0 0 "Shell" 0 -1 1513284835697 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Adding mm_clock_crossing_bridge_0 \[altera_avalon_mm_clock_crossing_bridge 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Adding mm_clock_crossing_bridge_0 \[altera_avalon_mm_clock_crossing_bridge 17.1\]" 0 0 "Shell" 0 -1 1513284835698 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Parameterizing module mm_clock_crossing_bridge_0" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Parameterizing module mm_clock_crossing_bridge_0" 0 0 "Shell" 0 -1 1513284835698 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Adding nios2_qsys \[altera_nios2_gen2 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Adding nios2_qsys \[altera_nios2_gen2 17.1\]" 0 0 "Shell" 0 -1 1513284835699 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Parameterizing module nios2_qsys" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Parameterizing module nios2_qsys" 0 0 "Shell" 0 -1 1513284835700 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Adding onchip_mem \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Adding onchip_mem \[altera_avalon_onchip_memory2 17.1\]" 0 0 "Shell" 0 -1 1513284835701 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Parameterizing module onchip_mem" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Parameterizing module onchip_mem" 0 0 "Shell" 0 -1 1513284835701 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Adding pll \[altera_pll 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Adding pll \[altera_pll 17.1\]" 0 0 "Shell" 0 -1 1513284835702 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Parameterizing module pll" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Parameterizing module pll" 0 0 "Shell" 0 -1 1513284835702 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]" 0 0 "Shell" 0 -1 1513284835704 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Parameterizing module sdram" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1513284835704 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Adding seg7_digits \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Adding seg7_digits \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1513284835705 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Parameterizing module seg7_digits" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Parameterizing module seg7_digits" 0 0 "Shell" 0 -1 1513284835705 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Adding switches \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Adding switches \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1513284835706 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Parameterizing module switches" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Parameterizing module switches" 0 0 "Shell" 0 -1 1513284835706 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" 0 0 "Shell" 0 -1 1513284835706 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1513284835706 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Adding timer \[altera_avalon_timer 17.1\]" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Adding timer \[altera_avalon_timer 17.1\]" 0 0 "Shell" 0 -1 1513284835707 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Parameterizing module timer" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Parameterizing module timer" 0 0 "Shell" 0 -1 1513284835707 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Adding transmitter \[eln 1.0\]" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Adding transmitter \[eln 1.0\]" 0 0 "Shell" 0 -1 1513284835707 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Parameterizing module transmitter" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Parameterizing module transmitter" 0 0 "Shell" 0 -1 1513284835707 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Building connections" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Building connections" 0 0 "Shell" 0 -1 1513284835708 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Parameterizing connections" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1513284835710 ""}
{ "Info" "" "" "2017.12.14.21:53:55 Info: Validating" {  } {  } 0 0 "2017.12.14.21:53:55 Info: Validating" 0 0 "Shell" 0 -1 1513284835711 ""}
{ "Info" "" "" "2017.12.14.21:53:56 Info: Done reading input file" {  } {  } 0 0 "2017.12.14.21:53:56 Info: Done reading input file" 0 0 "Shell" 0 -1 1513284836072 ""}
{ "Info" "" "" "2017.12.14.21:53:56 Info: DE0_CV_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.12.14.21:53:56 Info: DE0_CV_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1513284836539 ""}
{ "Info" "" "" "2017.12.14.21:53:56 Info: DE0_CV_QSYS.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.12.14.21:53:56 Info: DE0_CV_QSYS.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1513284836539 ""}
{ "Info" "" "" "2017.12.14.21:53:56 Info: DE0_CV_QSYS.pll: The legal reference clock frequency is 5.0 MHz..700.0 MHz" {  } {  } 0 0 "2017.12.14.21:53:56 Info: DE0_CV_QSYS.pll: The legal reference clock frequency is 5.0 MHz..700.0 MHz" 0 0 "Shell" 0 -1 1513284836540 ""}
{ "Warning" "" "" "2017.12.14.21:53:56 Warning: DE0_CV_QSYS.pll: Able to implement PLL - Actual settings differ from Requested settings" {  } {  } 0 0 "2017.12.14.21:53:56 Warning: DE0_CV_QSYS.pll: Able to implement PLL - Actual settings differ from Requested settings" 0 0 "Shell" 0 -1 1513284836541 ""}
{ "Info" "" "" "2017.12.14.21:53:56 Info: DE0_CV_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2017.12.14.21:53:56 Info: DE0_CV_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1513284836541 ""}
{ "Info" "" "" "2017.12.14.21:53:56 Info: DE0_CV_QSYS.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.12.14.21:53:56 Info: DE0_CV_QSYS.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1513284836541 ""}
{ "Info" "" "" "2017.12.14.21:53:56 Info: DE0_CV_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2017.12.14.21:53:56 Info: DE0_CV_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1513284836542 ""}
{ "Info" "" "" "2017.12.14.21:53:56 Info: DE0_CV_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2017.12.14.21:53:56 Info: DE0_CV_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1513284836542 ""}
{ "Info" "" "" "2017.12.14.21:53:56 Info: DE0_CV_QSYS: Generating DE0_CV_QSYS \"DE0_CV_QSYS\" for QUARTUS_SYNTH" {  } {  } 0 0 "2017.12.14.21:53:56 Info: DE0_CV_QSYS: Generating DE0_CV_QSYS \"DE0_CV_QSYS\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1513284836953 ""}
{ "Info" "" "" "2017.12.14.21:54:01 Info: jtag_uart: Starting RTL generation for module 'DE0_CV_QSYS_jtag_uart'" {  } {  } 0 0 "2017.12.14.21:54:01 Info: jtag_uart: Starting RTL generation for module 'DE0_CV_QSYS_jtag_uart'" 0 0 "Shell" 0 -1 1513284841240 ""}
{ "Info" "DE0_CV_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2017.12.14.21:54:01 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE0_CV_QSYS_jtag_uart --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0014_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0014_jtag_uart_gen/" {  } {  } 0 0 "2017.12.14.21:54:01 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE0_CV_QSYS_jtag_uart --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0014_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0014_jtag_uart_gen/" 0 0 "Shell" 0 -1 1513284841240 ""}
{ "Info" "" "" "2017.12.14.21:54:01 Info: jtag_uart: Done RTL generation for module 'DE0_CV_QSYS_jtag_uart'" {  } {  } 0 0 "2017.12.14.21:54:01 Info: jtag_uart: Done RTL generation for module 'DE0_CV_QSYS_jtag_uart'" 0 0 "Shell" 0 -1 1513284841607 ""}
{ "Info" "" "" "2017.12.14.21:54:01 Info: jtag_uart: \"DE0_CV_QSYS\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2017.12.14.21:54:01 Info: jtag_uart: \"DE0_CV_QSYS\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1513284841613 ""}
{ "Info" "" "" "2017.12.14.21:54:01 Info: keys: Starting RTL generation for module 'DE0_CV_QSYS_keys'" {  } {  } 0 0 "2017.12.14.21:54:01 Info: keys: Starting RTL generation for module 'DE0_CV_QSYS_keys'" 0 0 "Shell" 0 -1 1513284841658 ""}
{ "Info" "DE0_CV_QSYS_keys_component_configuration.pl  --do_build_sim=0  ]" "" "2017.12.14.21:54:01 Info: keys:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_CV_QSYS_keys --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0015_keys_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0015_keys_gen/" {  } {  } 0 0 "2017.12.14.21:54:01 Info: keys:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_CV_QSYS_keys --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0015_keys_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0015_keys_gen/" 0 0 "Shell" 0 -1 1513284841658 ""}
{ "Info" "" "" "2017.12.14.21:54:01 Info: keys: Done RTL generation for module 'DE0_CV_QSYS_keys'" {  } {  } 0 0 "2017.12.14.21:54:01 Info: keys: Done RTL generation for module 'DE0_CV_QSYS_keys'" 0 0 "Shell" 0 -1 1513284841948 ""}
{ "Info" "" "" "2017.12.14.21:54:01 Info: keys: \"DE0_CV_QSYS\" instantiated altera_avalon_pio \"keys\"" {  } {  } 0 0 "2017.12.14.21:54:01 Info: keys: \"DE0_CV_QSYS\" instantiated altera_avalon_pio \"keys\"" 0 0 "Shell" 0 -1 1513284841952 ""}
{ "Info" "" "" "2017.12.14.21:54:01 Info: leds: Starting RTL generation for module 'DE0_CV_QSYS_leds'" {  } {  } 0 0 "2017.12.14.21:54:01 Info: leds: Starting RTL generation for module 'DE0_CV_QSYS_leds'" 0 0 "Shell" 0 -1 1513284841992 ""}
{ "Info" "DE0_CV_QSYS_leds_component_configuration.pl  --do_build_sim=0  ]" "" "2017.12.14.21:54:01 Info: leds:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_CV_QSYS_leds --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0016_leds_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0016_leds_gen/" {  } {  } 0 0 "2017.12.14.21:54:01 Info: leds:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_CV_QSYS_leds --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0016_leds_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0016_leds_gen/" 0 0 "Shell" 0 -1 1513284841993 ""}
{ "Info" "" "" "2017.12.14.21:54:02 Info: leds: Done RTL generation for module 'DE0_CV_QSYS_leds'" {  } {  } 0 0 "2017.12.14.21:54:02 Info: leds: Done RTL generation for module 'DE0_CV_QSYS_leds'" 0 0 "Shell" 0 -1 1513284842238 ""}
{ "Info" "" "" "2017.12.14.21:54:02 Info: leds: \"DE0_CV_QSYS\" instantiated altera_avalon_pio \"leds\"" {  } {  } 0 0 "2017.12.14.21:54:02 Info: leds: \"DE0_CV_QSYS\" instantiated altera_avalon_pio \"leds\"" 0 0 "Shell" 0 -1 1513284842241 ""}
{ "Info" "" "" "2017.12.14.21:54:02 Info: mm_clock_crossing_bridge_0: \"DE0_CV_QSYS\" instantiated altera_avalon_mm_clock_crossing_bridge \"mm_clock_crossing_bridge_0\"" {  } {  } 0 0 "2017.12.14.21:54:02 Info: mm_clock_crossing_bridge_0: \"DE0_CV_QSYS\" instantiated altera_avalon_mm_clock_crossing_bridge \"mm_clock_crossing_bridge_0\"" 0 0 "Shell" 0 -1 1513284842259 ""}
{ "Info" "" "" "2017.12.14.21:54:02 Info: nios2_qsys: \"DE0_CV_QSYS\" instantiated altera_nios2_gen2 \"nios2_qsys\"" {  } {  } 0 0 "2017.12.14.21:54:02 Info: nios2_qsys: \"DE0_CV_QSYS\" instantiated altera_nios2_gen2 \"nios2_qsys\"" 0 0 "Shell" 0 -1 1513284842394 ""}
{ "Info" "" "" "2017.12.14.21:54:02 Info: onchip_mem: Starting RTL generation for module 'DE0_CV_QSYS_onchip_mem'" {  } {  } 0 0 "2017.12.14.21:54:02 Info: onchip_mem: Starting RTL generation for module 'DE0_CV_QSYS_onchip_mem'" 0 0 "Shell" 0 -1 1513284842430 ""}
{ "Info" "DE0_CV_QSYS_onchip_mem_component_configuration.pl  --do_build_sim=0  ]" "" "2017.12.14.21:54:02 Info: onchip_mem:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE0_CV_QSYS_onchip_mem --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0018_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0018_onchip_mem_gen/" {  } {  } 0 0 "2017.12.14.21:54:02 Info: onchip_mem:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE0_CV_QSYS_onchip_mem --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0018_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0018_onchip_mem_gen/" 0 0 "Shell" 0 -1 1513284842431 ""}
{ "Info" "" "" "2017.12.14.21:54:03 Info: onchip_mem: Done RTL generation for module 'DE0_CV_QSYS_onchip_mem'" {  } {  } 0 0 "2017.12.14.21:54:03 Info: onchip_mem: Done RTL generation for module 'DE0_CV_QSYS_onchip_mem'" 0 0 "Shell" 0 -1 1513284843188 ""}
{ "Info" "" "" "2017.12.14.21:54:03 Info: onchip_mem: \"DE0_CV_QSYS\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\"" {  } {  } 0 0 "2017.12.14.21:54:03 Info: onchip_mem: \"DE0_CV_QSYS\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\"" 0 0 "Shell" 0 -1 1513284843198 ""}
{ "Info" "" "" "2017.12.14.21:54:03 Info: pll: \"DE0_CV_QSYS\" instantiated altera_pll \"pll\"" {  } {  } 0 0 "2017.12.14.21:54:03 Info: pll: \"DE0_CV_QSYS\" instantiated altera_pll \"pll\"" 0 0 "Shell" 0 -1 1513284843246 ""}
{ "Info" "" "" "2017.12.14.21:54:03 Info: sdram: Starting RTL generation for module 'DE0_CV_QSYS_sdram'" {  } {  } 0 0 "2017.12.14.21:54:03 Info: sdram: Starting RTL generation for module 'DE0_CV_QSYS_sdram'" 0 0 "Shell" 0 -1 1513284843276 ""}
{ "Info" "DE0_CV_QSYS_sdram_component_configuration.pl  --do_build_sim=0  ]" "" "2017.12.14.21:54:03 Info: sdram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE0_CV_QSYS_sdram --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0020_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0020_sdram_gen/" {  } {  } 0 0 "2017.12.14.21:54:03 Info: sdram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE0_CV_QSYS_sdram --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0020_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0020_sdram_gen/" 0 0 "Shell" 0 -1 1513284843277 ""}
{ "Info" "" "" "2017.12.14.21:54:03 Info: sdram: Done RTL generation for module 'DE0_CV_QSYS_sdram'" {  } {  } 0 0 "2017.12.14.21:54:03 Info: sdram: Done RTL generation for module 'DE0_CV_QSYS_sdram'" 0 0 "Shell" 0 -1 1513284843845 ""}
{ "Info" "" "" "2017.12.14.21:54:03 Info: sdram: \"DE0_CV_QSYS\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 0 "2017.12.14.21:54:03 Info: sdram: \"DE0_CV_QSYS\" instantiated altera_avalon_new_sdram_controller \"sdram\"" 0 0 "Shell" 0 -1 1513284843850 ""}
{ "Info" "" "" "2017.12.14.21:54:03 Info: seg7_digits: Starting RTL generation for module 'DE0_CV_QSYS_seg7_digits'" {  } {  } 0 0 "2017.12.14.21:54:03 Info: seg7_digits: Starting RTL generation for module 'DE0_CV_QSYS_seg7_digits'" 0 0 "Shell" 0 -1 1513284843895 ""}
{ "Info" "DE0_CV_QSYS_seg7_digits_component_configuration.pl  --do_build_sim=0  ]" "" "2017.12.14.21:54:03 Info: seg7_digits:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_CV_QSYS_seg7_digits --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0021_seg7_digits_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0021_seg7_digits_gen/" {  } {  } 0 0 "2017.12.14.21:54:03 Info: seg7_digits:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_CV_QSYS_seg7_digits --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0021_seg7_digits_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0021_seg7_digits_gen/" 0 0 "Shell" 0 -1 1513284843895 ""}
{ "Info" "" "" "2017.12.14.21:54:04 Info: seg7_digits: Done RTL generation for module 'DE0_CV_QSYS_seg7_digits'" {  } {  } 0 0 "2017.12.14.21:54:04 Info: seg7_digits: Done RTL generation for module 'DE0_CV_QSYS_seg7_digits'" 0 0 "Shell" 0 -1 1513284844136 ""}
{ "Info" "" "" "2017.12.14.21:54:04 Info: seg7_digits: \"DE0_CV_QSYS\" instantiated altera_avalon_pio \"seg7_digits\"" {  } {  } 0 0 "2017.12.14.21:54:04 Info: seg7_digits: \"DE0_CV_QSYS\" instantiated altera_avalon_pio \"seg7_digits\"" 0 0 "Shell" 0 -1 1513284844140 ""}
{ "Info" "" "" "2017.12.14.21:54:04 Info: switches: Starting RTL generation for module 'DE0_CV_QSYS_switches'" {  } {  } 0 0 "2017.12.14.21:54:04 Info: switches: Starting RTL generation for module 'DE0_CV_QSYS_switches'" 0 0 "Shell" 0 -1 1513284844171 ""}
{ "Info" "DE0_CV_QSYS_switches_component_configuration.pl  --do_build_sim=0  ]" "" "2017.12.14.21:54:04 Info: switches:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_CV_QSYS_switches --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0022_switches_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0022_switches_gen/" {  } {  } 0 0 "2017.12.14.21:54:04 Info: switches:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_CV_QSYS_switches --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0022_switches_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0022_switches_gen/" 0 0 "Shell" 0 -1 1513284844171 ""}
{ "Info" "" "" "2017.12.14.21:54:04 Info: switches: Done RTL generation for module 'DE0_CV_QSYS_switches'" {  } {  } 0 0 "2017.12.14.21:54:04 Info: switches: Done RTL generation for module 'DE0_CV_QSYS_switches'" 0 0 "Shell" 0 -1 1513284844397 ""}
{ "Info" "" "" "2017.12.14.21:54:04 Info: switches: \"DE0_CV_QSYS\" instantiated altera_avalon_pio \"switches\"" {  } {  } 0 0 "2017.12.14.21:54:04 Info: switches: \"DE0_CV_QSYS\" instantiated altera_avalon_pio \"switches\"" 0 0 "Shell" 0 -1 1513284844402 ""}
{ "Info" "" "" "2017.12.14.21:54:04 Info: sysid_qsys: \"DE0_CV_QSYS\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2017.12.14.21:54:04 Info: sysid_qsys: \"DE0_CV_QSYS\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1513284844409 ""}
{ "Info" "" "" "2017.12.14.21:54:04 Info: timer: Starting RTL generation for module 'DE0_CV_QSYS_timer'" {  } {  } 0 0 "2017.12.14.21:54:04 Info: timer: Starting RTL generation for module 'DE0_CV_QSYS_timer'" 0 0 "Shell" 0 -1 1513284844414 ""}
{ "Info" "DE0_CV_QSYS_timer_component_configuration.pl  --do_build_sim=0  ]" "" "2017.12.14.21:54:04 Info: timer:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE0_CV_QSYS_timer --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0024_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0024_timer_gen/" {  } {  } 0 0 "2017.12.14.21:54:04 Info: timer:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE0_CV_QSYS_timer --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0024_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0024_timer_gen/" 0 0 "Shell" 0 -1 1513284844415 ""}
{ "Info" "" "" "2017.12.14.21:54:04 Info: timer: Done RTL generation for module 'DE0_CV_QSYS_timer'" {  } {  } 0 0 "2017.12.14.21:54:04 Info: timer: Done RTL generation for module 'DE0_CV_QSYS_timer'" 0 0 "Shell" 0 -1 1513284844729 ""}
{ "Info" "" "" "2017.12.14.21:54:04 Info: timer: \"DE0_CV_QSYS\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 0 "2017.12.14.21:54:04 Info: timer: \"DE0_CV_QSYS\" instantiated altera_avalon_timer \"timer\"" 0 0 "Shell" 0 -1 1513284844733 ""}
{ "Info" "" "" "2017.12.14.21:54:04 Info: transmitter: \"DE0_CV_QSYS\" instantiated eln \"transmitter\"" {  } {  } 0 0 "2017.12.14.21:54:04 Info: transmitter: \"DE0_CV_QSYS\" instantiated eln \"transmitter\"" 0 0 "Shell" 0 -1 1513284844737 ""}
{ "Info" "" "" "2017.12.14.21:54:05 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.12.14.21:54:05 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1513284845802 ""}
{ "Info" "" "" "2017.12.14.21:54:05 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.12.14.21:54:05 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1513284845904 ""}
{ "Info" "" "" "2017.12.14.21:54:06 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.12.14.21:54:06 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1513284846013 ""}
{ "Info" "" "" "2017.12.14.21:54:06 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.12.14.21:54:06 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1513284846116 ""}
{ "Info" "" "" "2017.12.14.21:54:06 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.12.14.21:54:06 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1513284846218 ""}
{ "Info" "" "" "2017.12.14.21:54:06 Info: mm_interconnect_0: \"DE0_CV_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2017.12.14.21:54:06 Info: mm_interconnect_0: \"DE0_CV_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1513284846919 ""}
{ "Info" "" "" "2017.12.14.21:54:07 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.12.14.21:54:07 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1513284847895 ""}
{ "Info" "" "" "2017.12.14.21:54:07 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.12.14.21:54:07 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1513284847993 ""}
{ "Info" "" "" "2017.12.14.21:54:08 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.12.14.21:54:08 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1513284848094 ""}
{ "Info" "" "" "2017.12.14.21:54:08 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.12.14.21:54:08 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1513284848198 ""}
{ "Info" "" "" "2017.12.14.21:54:08 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.12.14.21:54:08 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1513284848293 ""}
{ "Info" "" "" "2017.12.14.21:54:08 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.12.14.21:54:08 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1513284848384 ""}
{ "Info" "" "" "2017.12.14.21:54:08 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.12.14.21:54:08 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1513284848474 ""}
{ "Info" "" "" "2017.12.14.21:54:09 Info: mm_interconnect_1: \"DE0_CV_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2017.12.14.21:54:09 Info: mm_interconnect_1: \"DE0_CV_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1513284849495 ""}
{ "Info" "" "" "2017.12.14.21:54:09 Info: irq_mapper: \"DE0_CV_QSYS\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2017.12.14.21:54:09 Info: irq_mapper: \"DE0_CV_QSYS\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1513284849580 ""}
{ "Info" "" "" "2017.12.14.21:54:09 Info: irq_synchronizer: \"DE0_CV_QSYS\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" {  } {  } 0 0 "2017.12.14.21:54:09 Info: irq_synchronizer: \"DE0_CV_QSYS\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" 0 0 "Shell" 0 -1 1513284849586 ""}
{ "Info" "" "" "2017.12.14.21:54:09 Info: rst_controller: \"DE0_CV_QSYS\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2017.12.14.21:54:09 Info: rst_controller: \"DE0_CV_QSYS\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1513284849604 ""}
{ "Info" "" "" "2017.12.14.21:54:09 Info: cpu: Starting RTL generation for module 'DE0_CV_QSYS_nios2_qsys_cpu'" {  } {  } 0 0 "2017.12.14.21:54:09 Info: cpu: Starting RTL generation for module 'DE0_CV_QSYS_nios2_qsys_cpu'" 0 0 "Shell" 0 -1 1513284849629 ""}
{ "Info" "DE0_CV_QSYS_nios2_qsys_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2017.12.14.21:54:09 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE0_CV_QSYS_nios2_qsys_cpu --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0029_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0029_cpu_gen/" {  } {  } 0 0 "2017.12.14.21:54:09 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE0_CV_QSYS_nios2_qsys_cpu --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0029_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0029_cpu_gen/" 0 0 "Shell" 0 -1 1513284849630 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:11 (*) Starting Nios II generation" {  } {  } 0 0 "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:11 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1513284860336 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:11 (*)   Checking for plaintext license." {  } {  } 0 0 "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:11 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1513284860336 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:11 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64" {  } {  } 0 0 "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:11 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64" 0 0 "Shell" 0 -1 1513284860336 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:11 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:11 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1513284860336 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:11 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:11 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1513284860337 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:11 (*)   Plaintext license not found." {  } {  } 0 0 "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:11 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1513284860337 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:11 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 0 "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:11 (*)   Checking for encrypted license (non-evaluation)." 0 0 "Shell" 0 -1 1513284860337 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:12 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64" {  } {  } 0 0 "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:12 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64" 0 0 "Shell" 0 -1 1513284860337 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:12 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:12 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1513284860337 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:12 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:12 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1513284860338 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:12 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 0 "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:12 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" 0 0 "Shell" 0 -1 1513284860338 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:12 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:12 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1513284860338 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:12 (*)   Creating all objects for CPU" {  } {  } 0 0 "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:12 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1513284860338 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:12 (*)     Testbench" {  } {  } 0 0 "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:12 (*)     Testbench" 0 0 "Shell" 0 -1 1513284860338 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:12 (*)     Instruction decoding" {  } {  } 0 0 "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:12 (*)     Instruction decoding" 0 0 "Shell" 0 -1 1513284860338 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:12 (*)       Instruction fields" {  } {  } 0 0 "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:12 (*)       Instruction fields" 0 0 "Shell" 0 -1 1513284860339 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:12 (*)       Instruction decodes" {  } {  } 0 0 "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:12 (*)       Instruction decodes" 0 0 "Shell" 0 -1 1513284860339 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:13 (*)       Signals for RTL simulation waveforms" {  } {  } 0 0 "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:13 (*)       Signals for RTL simulation waveforms" 0 0 "Shell" 0 -1 1513284860339 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:13 (*)       Instruction controls" {  } {  } 0 0 "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:13 (*)       Instruction controls" 0 0 "Shell" 0 -1 1513284860339 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:13 (*)     Pipeline frontend" {  } {  } 0 0 "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:13 (*)     Pipeline frontend" 0 0 "Shell" 0 -1 1513284860340 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:13 (*)     Pipeline backend" {  } {  } 0 0 "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:13 (*)     Pipeline backend" 0 0 "Shell" 0 -1 1513284860340 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:17 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:17 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1513284860340 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:19 (*)   Creating encrypted RTL" {  } {  } 0 0 "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:19 (*)   Creating encrypted RTL" 0 0 "Shell" 0 -1 1513284860340 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:20 (*) Done Nios II generation" {  } {  } 0 0 "2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:20 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1513284860340 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: cpu: Done RTL generation for module 'DE0_CV_QSYS_nios2_qsys_cpu'" {  } {  } 0 0 "2017.12.14.21:54:20 Info: cpu: Done RTL generation for module 'DE0_CV_QSYS_nios2_qsys_cpu'" 0 0 "Shell" 0 -1 1513284860341 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: cpu: \"nios2_qsys\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2017.12.14.21:54:20 Info: cpu: \"nios2_qsys\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1513284860360 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: nios2_qsys_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_data_master_translator\"" {  } {  } 0 0 "2017.12.14.21:54:20 Info: nios2_qsys_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_data_master_translator\"" 0 0 "Shell" 0 -1 1513284860391 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2017.12.14.21:54:20 Info: jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1513284860403 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: nios2_qsys_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_data_master_agent\"" {  } {  } 0 0 "2017.12.14.21:54:20 Info: nios2_qsys_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_data_master_agent\"" 0 0 "Shell" 0 -1 1513284860407 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2017.12.14.21:54:20 Info: jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1513284860425 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2017.12.14.21:54:20 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1513284860434 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.12.14.21:54:20 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1513284860479 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2017.12.14.21:54:20 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1513284860491 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2017.12.14.21:54:20 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1513284860504 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2017.12.14.21:54:20 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1513284860515 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2017.12.14.21:54:20 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1513284860528 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: nios2_qsys_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_qsys_data_master_limiter\"" {  } {  } 0 0 "2017.12.14.21:54:20 Info: nios2_qsys_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_qsys_data_master_limiter\"" 0 0 "Shell" 0 -1 1513284860602 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.12.14.21:54:20 Info: Reusing file G:/DE0_CV/DE0_CV_QSYS/synthesis/submodules" {  } {  } 0 0 "2017.12.14.21:54:20 Info: Reusing file G:/DE0_CV/DE0_CV_QSYS/synthesis/submodules" 0 0 "Shell" 0 -1 1513284860606 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 0 "2017.12.14.21:54:20 Info: sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1513284860712 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.12.14.21:54:20 Info: Reusing file G:/DE0_CV/DE0_CV_QSYS/synthesis/submodules" {  } {  } 0 0 "2017.12.14.21:54:20 Info: Reusing file G:/DE0_CV/DE0_CV_QSYS/synthesis/submodules" 0 0 "Shell" 0 -1 1513284860723 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.12.14.21:54:20 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1513284860730 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2017.12.14.21:54:20 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1513284860738 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.12.14.21:54:20 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1513284860759 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2017.12.14.21:54:20 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1513284860780 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.12.14.21:54:20 Info: Reusing file G:/DE0_CV/DE0_CV_QSYS/synthesis/submodules" {  } {  } 0 0 "2017.12.14.21:54:20 Info: Reusing file G:/DE0_CV/DE0_CV_QSYS/synthesis/submodules" 0 0 "Shell" 0 -1 1513284860782 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.12.14.21:54:20 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1513284860788 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2017.12.14.21:54:20 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1513284860796 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.12.14.21:54:20 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1513284860824 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.12.14.21:54:20 Info: Reusing file G:/DE0_CV/DE0_CV_QSYS/synthesis/submodules" {  } {  } 0 0 "2017.12.14.21:54:20 Info: Reusing file G:/DE0_CV/DE0_CV_QSYS/synthesis/submodules" 0 0 "Shell" 0 -1 1513284860826 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2017.12.14.21:54:20 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1513284860845 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.12.14.21:54:20 Info: Reusing file G:/DE0_CV/DE0_CV_QSYS/synthesis/submodules" {  } {  } 0 0 "2017.12.14.21:54:20 Info: Reusing file G:/DE0_CV/DE0_CV_QSYS/synthesis/submodules" 0 0 "Shell" 0 -1 1513284860847 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 0 "2017.12.14.21:54:20 Info: sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" 0 0 "Shell" 0 -1 1513284860863 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.12.14.21:54:20 Info: Reusing file G:/DE0_CV/DE0_CV_QSYS/synthesis/submodules" {  } {  } 0 0 "2017.12.14.21:54:20 Info: Reusing file G:/DE0_CV/DE0_CV_QSYS/synthesis/submodules" 0 0 "Shell" 0 -1 1513284860864 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.12.14.21:54:20 Info: Reusing file G:/DE0_CV/DE0_CV_QSYS/synthesis/submodules" {  } {  } 0 0 "2017.12.14.21:54:20 Info: Reusing file G:/DE0_CV/DE0_CV_QSYS/synthesis/submodules" 0 0 "Shell" 0 -1 1513284860865 ""}
{ "Info" "" "" "2017.12.14.21:54:20 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2017.12.14.21:54:20 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1513284860982 ""}
{ "Info" "" "" "2017.12.14.21:54:21 Info: avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 0 "2017.12.14.21:54:21 Info: avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" 0 0 "Shell" 0 -1 1513284861097 ""}
{ "Info" "" "" "2017.12.14.21:54:21 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.12.14.21:54:21 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1513284861110 ""}
{ "Info" "" "" "2017.12.14.21:54:21 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2017.12.14.21:54:21 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1513284861121 ""}
{ "Info" "" "" "2017.12.14.21:54:21 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2017.12.14.21:54:21 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1513284861146 ""}
{ "Info" "" "" "2017.12.14.21:54:21 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.12.14.21:54:21 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1513284861164 ""}
{ "Info" "" "" "2017.12.14.21:54:21 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.12.14.21:54:21 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1513284861180 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.12.14.21:54:21 Info: Reusing file G:/DE0_CV/DE0_CV_QSYS/synthesis/submodules" {  } {  } 0 0 "2017.12.14.21:54:21 Info: Reusing file G:/DE0_CV/DE0_CV_QSYS/synthesis/submodules" 0 0 "Shell" 0 -1 1513284861193 ""}
{ "Info" "" "" "2017.12.14.21:54:21 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.12.14.21:54:21 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1513284861198 ""}
{ "Info" "" "" "2017.12.14.21:54:21 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.12.14.21:54:21 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1513284861215 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.12.14.21:54:21 Info: Reusing file G:/DE0_CV/DE0_CV_QSYS/synthesis/submodules" {  } {  } 0 0 "2017.12.14.21:54:21 Info: Reusing file G:/DE0_CV/DE0_CV_QSYS/synthesis/submodules" 0 0 "Shell" 0 -1 1513284861217 ""}
{ "Info" "" "" "2017.12.14.21:54:21 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2017.12.14.21:54:21 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1513284861339 ""}
{ "Info" "" "" "2017.12.14.21:54:21 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.12.14.21:54:21 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1513284861358 ""}
{ "Info" "" "" "2017.12.14.21:54:21 Info: error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.12.14.21:54:21 Info: error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1513284861363 ""}
{ "Info" "" "" "2017.12.14.21:54:21 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.12.14.21:54:21 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1513284861370 ""}
{ "Info" "" "" "2017.12.14.21:54:21 Info: DE0_CV_QSYS: Done \"DE0_CV_QSYS\" with 54 modules, 92 files" {  } {  } 0 0 "2017.12.14.21:54:21 Info: DE0_CV_QSYS: Done \"DE0_CV_QSYS\" with 54 modules, 92 files" 0 0 "Shell" 0 -1 1513284861371 ""}
{ "Info" "" "" "2017.12.14.21:54:21 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.12.14.21:54:21 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1513284861778 ""}
{ "Info" "" "" "2017.12.14.21:54:21 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2017.12.14.21:54:21 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1513284861779 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "DE0_CV_QSYS.BAK.qsys DE0_CV_QSYS.qsys " "Restoring file \"DE0_CV_QSYS.BAK.qsys\" to \"DE0_CV_QSYS.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1513284862452 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "DE0_CV_QSYS.qsys " "Error upgrading Platform Designer file \"DE0_CV_QSYS.qsys\"" {  } {  } 0 14923 "Error upgrading Platform Designer file \"%1!s!\"" 0 0 "Shell" 0 -1 1513284862452 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "DE0_CV_QSYS.qsys " "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"DE0_CV_QSYS.qsys\" in Platform Designer" {  } {  } 0 11890 "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"%1!s!\" in Platform Designer" 0 0 "Shell" 0 -1 1513284862452 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1513284863089 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 6 s 3 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 6 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "778 " "Peak virtual memory: 778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513284863089 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 14 21:54:23 2017 " "Processing ended: Thu Dec 14 21:54:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513284863089 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:43 " "Elapsed time: 00:01:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513284863089 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:02:33 " "Total CPU time (on all processors): 00:02:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513284863089 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1513284863089 ""}
