{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09947,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09972,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000529846,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000894981,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000277861,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000894981,
	"finish__design__instance__count__class:buffer": 2,
	"finish__design__instance__area__class:buffer": 2.926,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 3.99,
	"finish__design__instance__count__class:timing_repair_buffer": 6,
	"finish__design__instance__area__class:timing_repair_buffer": 4.788,
	"finish__design__instance__count__class:inverter": 2,
	"finish__design__instance__area__class:inverter": 1.064,
	"finish__design__instance__count__class:sequential_cell": 4,
	"finish__design__instance__area__class:sequential_cell": 19.152,
	"finish__design__instance__count__class:multi_input_combinational_cell": 17,
	"finish__design__instance__area__class:multi_input_combinational_cell": 22.344,
	"finish__design__instance__count": 34,
	"finish__design__instance__area": 54.264,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.509546,
	"finish__clock__skew__setup": 0.000294837,
	"finish__clock__skew__hold": 0.000294837,
	"finish__timing__drv__max_slew_limit": 0.808043,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.910414,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 6.29328e-05,
	"finish__power__switching__total": 1.7639e-05,
	"finish__power__leakage__total": 1.25688e-06,
	"finish__power__total": 8.18286e-05,
	"finish__design__io": 8,
	"finish__design__die__area": 1096.6,
	"finish__design__core__area": 910.518,
	"finish__design__instance__count": 76,
	"finish__design__instance__area": 65.436,
	"finish__design__instance__count__stdcell": 76,
	"finish__design__instance__area__stdcell": 65.436,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0718668,
	"finish__design__instance__utilization__stdcell": 0.0718668,
	"finish__design__rows": 21,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 21,
	"finish__design__sites": 3423,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 3423,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}