

================================================================
== Vivado HLS Report for 'max_pool_32_8_s'
================================================================
* Date:           Sun Nov  3 11:23:04 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.120 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7489|     7489| 74.890 us | 74.890 us |  7489|  7489|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |     7488|     7488|       234|          -|          -|    32|    no    |
        | + Loop 1.1              |      232|      232|        58|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1          |       56|       56|        14|          -|          -|     4|    no    |
        |   +++ Loop 1.1.1.1      |       12|       12|         6|          -|          -|     2|    no    |
        |    ++++ Loop 1.1.1.1.1  |        4|        4|         2|          -|          -|     2|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    160|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    104|    -|
|Register         |        -|      -|      57|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      57|    264|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln95_1_fu_276_p2  |     +    |      0|  0|  12|           3|           3|
    |add_ln95_fu_228_p2    |     +    |      0|  0|  12|           3|           3|
    |add_ln99_1_fu_250_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln99_fu_237_p2    |     +    |      0|  0|  15|           9|           9|
    |c_fu_222_p2           |     +    |      0|  0|  10|           2|           1|
    |m_fu_154_p2           |     +    |      0|  0|  15|           6|           1|
    |r_fu_270_p2           |     +    |      0|  0|  10|           2|           1|
    |x_fu_178_p2           |     +    |      0|  0|  12|           3|           1|
    |y_fu_200_p2           |     +    |      0|  0|  12|           3|           1|
    |icmp_ln89_fu_148_p2   |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln90_fu_172_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln91_fu_194_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln93_fu_216_p2   |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln94_fu_264_p2   |   icmp   |      0|  0|   9|           2|           3|
    |or_ln95_fu_295_p2     |    or    |      0|  0|   2|           1|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 160|          59|          53|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  41|          8|    1|          8|
    |c_0_reg_114    |   9|          2|    2|          4|
    |m_0_reg_66     |   9|          2|    6|         12|
    |max_0_reg_101  |   9|          2|    1|          2|
    |max_1_reg_125  |   9|          2|    1|          2|
    |r_0_reg_137    |   9|          2|    2|          4|
    |x_0_reg_78     |   9|          2|    3|          6|
    |y_0_reg_89     |   9|          2|    3|          6|
    +---------------+----+-----------+-----+-----------+
    |Total          | 104|         22|   19|         44|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |add_ln95_reg_353    |  3|   0|    3|          0|
    |ap_CS_fsm           |  7|   0|    7|          0|
    |c_0_reg_114         |  2|   0|    2|          0|
    |c_reg_348           |  2|   0|    2|          0|
    |m_0_reg_66          |  6|   0|    6|          0|
    |m_reg_304           |  6|   0|    6|          0|
    |max_0_reg_101       |  1|   0|    1|          0|
    |max_1_reg_125       |  1|   0|    1|          0|
    |r_0_reg_137         |  2|   0|    2|          0|
    |r_reg_361           |  2|   0|    2|          0|
    |shl_ln95_1_reg_340  |  2|   0|    3|          1|
    |shl_ln95_reg_322    |  2|   0|    3|          1|
    |x_0_reg_78          |  3|   0|    3|          0|
    |x_reg_317           |  3|   0|    3|          0|
    |y_0_reg_89          |  3|   0|    3|          0|
    |y_reg_335           |  3|   0|    3|          0|
    |zext_ln90_reg_309   |  6|   0|    9|          3|
    |zext_ln91_reg_327   |  3|   0|   11|          8|
    +--------------------+---+----+-----+-----------+
    |Total               | 57|   0|   70|         13|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | max_pool<32, 8> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | max_pool<32, 8> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | max_pool<32, 8> | return value |
|ap_done            | out |    1| ap_ctrl_hs | max_pool<32, 8> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | max_pool<32, 8> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | max_pool<32, 8> | return value |
|input_r_address0   | out |   11|  ap_memory |     input_r     |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r     |     array    |
|input_r_q0         |  in |    1|  ap_memory |     input_r     |     array    |
|output_r_address0  | out |    9|  ap_memory |     output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d0        | out |    1|  ap_memory |     output_r    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

