

================================================================
== Vivado HLS Report for 'calculate_variance'
================================================================
* Date:           Mon Dec  2 09:46:42 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mlp.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.670 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      719|      719| 7.190 us | 7.190 us |  719|  719|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- iterate_runs_var  |      700|      700|         7|          -|          -|   100|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 9 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mean_V_read = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %mean_V)" [./layer.h:66]   --->   Operation 27 'read' 'mean_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%rhs_V = sext i27 %mean_V_read to i28" [./layer.h:71]   --->   Operation 28 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "br label %0" [./layer.h:69]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.90>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_V_16 = phi i36 [ 0, %_ZN8ap_fixedILi36ELi26EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %var_V, %_ZN13ap_fixed_baseILi28ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi27ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ]"   --->   Operation 30 'phi' 'tmp_V_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %_ZN8ap_fixedILi36ELi26EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %i, %_ZN13ap_fixed_baseILi28ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi27ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ]"   --->   Operation 31 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.48ns)   --->   "%icmp_ln69 = icmp eq i7 %i_0, -28" [./layer.h:69]   --->   Operation 32 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [./layer.h:69]   --->   Operation 34 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %_ifconv, label %_ZN13ap_fixed_baseILi28ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi27ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i" [./layer.h:69]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i7 %i_0 to i64" [./layer.h:71]   --->   Operation 36 'zext' 'zext_ln71' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%outputs_V_1_addr = getelementptr [100 x i27]* %outputs_V_2, i64 0, i64 %zext_ln71" [./layer.h:71]   --->   Operation 37 'getelementptr' 'outputs_V_1_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (3.25ns)   --->   "%p_Val2_s = load i27* %outputs_V_1_addr, align 4" [./layer.h:71]   --->   Operation 38 'load' 'p_Val2_s' <Predicate = (!icmp_ln69)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 100> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_V_16, i32 35)" [./layer.h:73]   --->   Operation 39 'bitselect' 'p_Result_8' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.71ns)   --->   "%tmp_V = sub nsw i36 0, %tmp_V_16" [./layer.h:73]   --->   Operation 40 'sub' 'tmp_V' <Predicate = (icmp_ln69)> <Delay = 2.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.12ns)   --->   "%tmp_V_17 = select i1 %p_Result_8, i36 %tmp_V, i36 %tmp_V_16" [./layer.h:73]   --->   Operation 41 'select' 'tmp_V_17' <Predicate = (icmp_ln69)> <Delay = 1.12> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_s = call i36 @llvm.part.select.i36(i36 %tmp_V_17, i32 35, i32 0) nounwind" [./layer.h:73]   --->   Operation 42 'partselect' 'p_Result_s' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_9 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 -1, i36 %p_Result_s)" [./layer.h:73]   --->   Operation 43 'bitconcatenate' 'p_Result_9' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (4.06ns)   --->   "%tmp = call i64 @llvm.cttz.i64(i64 %p_Result_9, i1 true) nounwind" [./layer.h:73]   --->   Operation 44 'cttz' 'tmp' <Predicate = (icmp_ln69)> <Delay = 4.06> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%l = trunc i64 %tmp to i32" [./layer.h:73]   --->   Operation 45 'trunc' 'l' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i64 %tmp to i8" [./layer.h:73]   --->   Operation 46 'trunc' 'trunc_ln943' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.65>
ST_3 : Operation 47 [1/2] (3.25ns)   --->   "%p_Val2_s = load i27* %outputs_V_1_addr, align 4" [./layer.h:71]   --->   Operation 47 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 100> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%lhs_V = sext i27 %p_Val2_s to i28" [./layer.h:71]   --->   Operation 48 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.40ns)   --->   "%ret_V = sub i28 %lhs_V, %rhs_V" [./layer.h:71]   --->   Operation 49 'sub' 'ret_V' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.44>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i28 %ret_V to i55" [./layer.h:71]   --->   Operation 50 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (7.44ns)   --->   "%r_V = mul i55 %sext_ln1116, %sext_ln1116" [./layer.h:71]   --->   Operation 51 'mul' 'r_V' <Predicate = true> <Delay = 7.44> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_553 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %r_V, i32 54)" [./layer.h:71]   --->   Operation 52 'bitselect' 'tmp_553' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.62>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i55 %r_V to i111" [./layer.h:71]   --->   Operation 53 'sext' 'sext_ln1148' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [2/2] (8.62ns)   --->   "%mul_ln1148 = mul i111 46116860184273880, %sext_ln1148" [./layer.h:71]   --->   Operation 54 'mul' 'mul_ln1148' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.62>
ST_6 : Operation 55 [1/2] (8.62ns)   --->   "%mul_ln1148 = mul i111 46116860184273880, %sext_ln1148" [./layer.h:71]   --->   Operation 55 'mul' 'mul_ln1148' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_555 = call i49 @_ssdm_op_PartSelect.i49.i111.i32.i32(i111 %mul_ln1148, i32 62, i32 110)" [./layer.h:71]   --->   Operation 56 'partselect' 'tmp_555' <Predicate = (!tmp_553)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.86>
ST_7 : Operation 57 [1/1] (4.86ns)   --->   "%sub_ln1148 = sub i111 0, %mul_ln1148" [./layer.h:71]   --->   Operation 57 'sub' 'sub_ln1148' <Predicate = (tmp_553)> <Delay = 4.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_554 = call i49 @_ssdm_op_PartSelect.i49.i111.i32.i32(i111 %sub_ln1148, i32 62, i32 110)" [./layer.h:71]   --->   Operation 58 'partselect' 'tmp_554' <Predicate = (tmp_553)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str13) nounwind" [./layer.h:70]   --->   Operation 59 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.96ns)   --->   "%select_ln1148 = select i1 %tmp_553, i49 %tmp_554, i49 %tmp_555" [./layer.h:71]   --->   Operation 60 'select' 'select_ln1148' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i49 %select_ln1148 to i46" [./layer.h:71]   --->   Operation 61 'trunc' 'trunc_ln1192' <Predicate = (tmp_553)> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (3.04ns)   --->   "%sub_ln1192 = sub i46 0, %trunc_ln1192" [./layer.h:71]   --->   Operation 62 'sub' 'sub_ln1192' <Predicate = (tmp_553)> <Delay = 3.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%lhs_V_1 = call i46 @_ssdm_op_BitConcatenate.i46.i36.i10(i36 %tmp_V_16, i10 0)" [./layer.h:71]   --->   Operation 63 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%trunc_ln1192_1 = trunc i49 %select_ln1148 to i46" [./layer.h:71]   --->   Operation 64 'trunc' 'trunc_ln1192_1' <Predicate = (!tmp_553)> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%select_ln1148_2 = select i1 %tmp_553, i46 %sub_ln1192, i46 %trunc_ln1192_1" [./layer.h:71]   --->   Operation 65 'select' 'select_ln1148_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (3.04ns) (out node of the LUT)   --->   "%ret_V_2 = add i46 %select_ln1148_2, %lhs_V_1" [./layer.h:71]   --->   Operation 66 'add' 'ret_V_2' <Predicate = true> <Delay = 3.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%var_V = call i36 @_ssdm_op_PartSelect.i36.i46.i32.i32(i46 %ret_V_2, i32 10, i32 45)" [./layer.h:71]   --->   Operation 67 'partselect' 'var_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "br label %0" [./layer.h:69]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 2> <Delay = 8.55>
ST_9 : Operation 69 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 36, %l" [./layer.h:73]   --->   Operation 69 'sub' 'sub_ln944' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [./layer.h:73]   --->   Operation 70 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_548 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [./layer.h:73]   --->   Operation 71 'partselect' 'tmp_548' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_548, 0" [./layer.h:73]   --->   Operation 72 'icmp' 'icmp_ln947' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i6" [./layer.h:73]   --->   Operation 73 'trunc' 'trunc_ln947' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (1.82ns)   --->   "%sub_ln947 = sub i6 -3, %trunc_ln947" [./layer.h:73]   --->   Operation 74 'sub' 'sub_ln947' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i6 %sub_ln947 to i36" [./layer.h:73]   --->   Operation 75 'zext' 'zext_ln947' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i36 -1, %zext_ln947" [./layer.h:73]   --->   Operation 76 'lshr' 'lshr_ln947' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_4 = and i36 %tmp_V_17, %lshr_ln947" [./layer.h:73]   --->   Operation 77 'and' 'p_Result_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 78 [1/1] (2.94ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i36 %p_Result_4, 0" [./layer.h:73]   --->   Operation 78 'icmp' 'icmp_ln947_1' <Predicate = true> <Delay = 2.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [./layer.h:73]   --->   Operation 79 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_549 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [./layer.h:73]   --->   Operation 80 'bitselect' 'tmp_549' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_549, true" [./layer.h:73]   --->   Operation 81 'xor' 'xor_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_V_17, i32 %lsb_index)" [./layer.h:73]   --->   Operation 82 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_3, %xor_ln949" [./layer.h:73]   --->   Operation 83 'and' 'and_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949 = or i1 %and_ln949, %a" [./layer.h:73]   --->   Operation 84 'or' 'or_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [./layer.h:73]   --->   Operation 85 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.97>
ST_9 : Operation 86 [1/1] (2.47ns)   --->   "%icmp_ln954 = icmp sgt i32 %lsb_index, 0" [./layer.h:73]   --->   Operation 86 'icmp' 'icmp_ln954' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 3> <Delay = 7.08>
ST_10 : Operation 87 [1/1] (2.55ns)   --->   "%add_ln954 = add nsw i32 -25, %sub_ln944" [./layer.h:73]   --->   Operation 87 'add' 'add_ln954' <Predicate = (icmp_ln954)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node m)   --->   "%zext_ln954 = zext i32 %add_ln954 to i36" [./layer.h:73]   --->   Operation 88 'zext' 'zext_ln954' <Predicate = (icmp_ln954)> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node m)   --->   "%lshr_ln954 = lshr i36 %tmp_V_17, %zext_ln954" [./layer.h:73]   --->   Operation 89 'lshr' 'lshr_ln954' <Predicate = (icmp_ln954)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [1/1] (2.55ns)   --->   "%sub_ln954 = sub i32 25, %sub_ln944" [./layer.h:73]   --->   Operation 90 'sub' 'sub_ln954' <Predicate = (!icmp_ln954)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node m)   --->   "%zext_ln954_1 = zext i32 %sub_ln954 to i36" [./layer.h:73]   --->   Operation 91 'zext' 'zext_ln954_1' <Predicate = (!icmp_ln954)> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node m)   --->   "%shl_ln954 = shl i36 %tmp_V_17, %zext_ln954_1" [./layer.h:73]   --->   Operation 92 'shl' 'shl_ln954' <Predicate = (!icmp_ln954)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node m)   --->   "%select_ln954 = select i1 %icmp_ln954, i36 %lshr_ln954, i36 %shl_ln954" [./layer.h:73]   --->   Operation 93 'select' 'select_ln954' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node m)   --->   "%zext_ln954_2 = zext i36 %select_ln954 to i37" [./layer.h:73]   --->   Operation 94 'zext' 'zext_ln954_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node m)   --->   "%zext_ln961 = zext i32 %or_ln to i37" [./layer.h:73]   --->   Operation 95 'zext' 'zext_ln961' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (4.52ns) (out node of the LUT)   --->   "%m = add i37 %zext_ln954_2, %zext_ln961" [./layer.h:73]   --->   Operation 96 'add' 'm' <Predicate = true> <Delay = 4.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%m_3 = call i36 @_ssdm_op_PartSelect.i36.i37.i32.i32(i37 %m, i32 1, i32 36)" [./layer.h:73]   --->   Operation 97 'partselect' 'm_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_550 = call i1 @_ssdm_op_BitSelect.i1.i37.i32(i37 %m, i32 25)" [./layer.h:73]   --->   Operation 98 'bitselect' 'tmp_550' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 5.61>
ST_11 : Operation 99 [1/1] (2.50ns)   --->   "%icmp_ln935 = icmp eq i36 %tmp_V_16, 0" [./layer.h:73]   --->   Operation 99 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 2.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln962 = zext i36 %m_3 to i64" [./layer.h:73]   --->   Operation 100 'zext' 'zext_ln962' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_550, i8 127, i8 126" [./layer.h:73]   --->   Operation 101 'select' 'select_ln964' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 26, %trunc_ln943" [./layer.h:73]   --->   Operation 102 'sub' 'sub_ln964' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 103 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %select_ln964, %sub_ln964" [./layer.h:73]   --->   Operation 103 'add' 'add_ln964' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_3 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_8, i8 %add_ln964)" [./layer.h:73]   --->   Operation 104 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_10 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962, i9 %tmp_3, i32 23, i32 31)" [./layer.h:73]   --->   Operation 105 'partset' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln738 = trunc i64 %p_Result_10 to i32" [./layer.h:73]   --->   Operation 106 'trunc' 'trunc_ln738' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %trunc_ln738 to float" [./layer.h:73]   --->   Operation 107 'bitcast' 'bitcast_ln739' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.69ns)   --->   "%select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [./layer.h:73]   --->   Operation 108 'select' 'select_ln935' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 5> <Delay = 8.12>
ST_12 : Operation 109 [12/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %select_ln935) nounwind" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73]   --->   Operation 109 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 6> <Delay = 8.12>
ST_13 : Operation 110 [11/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %select_ln935) nounwind" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73]   --->   Operation 110 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 7> <Delay = 8.12>
ST_14 : Operation 111 [10/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %select_ln935) nounwind" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73]   --->   Operation 111 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 8> <Delay = 8.12>
ST_15 : Operation 112 [9/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %select_ln935) nounwind" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73]   --->   Operation 112 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 9> <Delay = 8.12>
ST_16 : Operation 113 [8/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %select_ln935) nounwind" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73]   --->   Operation 113 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 10> <Delay = 8.12>
ST_17 : Operation 114 [7/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %select_ln935) nounwind" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73]   --->   Operation 114 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 11> <Delay = 8.12>
ST_18 : Operation 115 [6/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %select_ln935) nounwind" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73]   --->   Operation 115 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 12> <Delay = 8.12>
ST_19 : Operation 116 [5/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %select_ln935) nounwind" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73]   --->   Operation 116 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 13> <Delay = 8.12>
ST_20 : Operation 117 [4/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %select_ln935) nounwind" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73]   --->   Operation 117 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 14> <Delay = 8.12>
ST_21 : Operation 118 [3/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %select_ln935) nounwind" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73]   --->   Operation 118 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 15> <Delay = 8.12>
ST_22 : Operation 119 [2/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %select_ln935) nounwind" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73]   --->   Operation 119 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 16> <Delay = 8.12>
ST_23 : Operation 120 [1/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %select_ln935) nounwind" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73]   --->   Operation 120 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 17> <Delay = 4.43>
ST_24 : Operation 121 [2/2] (4.43ns)   --->   "%d_assign = fpext float %v_assign to double" [./layer.h:73]   --->   Operation 121 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 18> <Delay = 8.67>
ST_25 : Operation 122 [1/2] (4.43ns)   --->   "%d_assign = fpext float %v_assign to double" [./layer.h:73]   --->   Operation 122 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 123 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [./layer.h:73]   --->   Operation 123 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [./layer.h:73]   --->   Operation 124 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [./layer.h:73]   --->   Operation 125 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 126 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [./layer.h:73]   --->   Operation 126 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [./layer.h:73]   --->   Operation 127 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [./layer.h:73]   --->   Operation 128 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_4 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [./layer.h:73]   --->   Operation 129 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 130 [1/1] (0.00ns)   --->   "%p_Result_12 = zext i53 %tmp_4 to i54" [./layer.h:73]   --->   Operation 130 'zext' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 131 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_12" [./layer.h:73]   --->   Operation 131 'sub' 'man_V_1' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 132 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_11, i54 %man_V_1, i54 %p_Result_12" [./layer.h:73]   --->   Operation 132 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 133 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [./layer.h:73]   --->   Operation 133 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 134 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [./layer.h:73]   --->   Operation 134 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 135 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 10" [./layer.h:73]   --->   Operation 135 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 136 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -10, %F2" [./layer.h:73]   --->   Operation 136 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 137 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 10, %F2" [./layer.h:73]   --->   Operation 137 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 138 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [./layer.h:73]   --->   Operation 138 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 139 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 10" [./layer.h:73]   --->   Operation 139 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i27" [./layer.h:73]   --->   Operation 140 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>

State 26 <SV = 19> <Delay = 8.38>
ST_26 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [./layer.h:73]   --->   Operation 141 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 142 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [./layer.h:73]   --->   Operation 142 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 143 [1/1] (1.99ns)   --->   "%icmp_ln603 = icmp ult i12 %sh_amt, 27" [./layer.h:73]   --->   Operation 143 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [./layer.h:73]   --->   Operation 144 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [./layer.h:73]   --->   Operation 145 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i27" [./layer.h:73]   --->   Operation 146 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%bitcast_ln696 = bitcast float %v_assign to i32" [./layer.h:73]   --->   Operation 147 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_552 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [./layer.h:73]   --->   Operation 148 'bitselect' 'tmp_552' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_552, i27 -1, i27 0" [./layer.h:73]   --->   Operation 149 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581cast = trunc i32 %sext_ln581 to i27" [./layer.h:73]   --->   Operation 150 'trunc' 'sext_ln581cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i27 %trunc_ln583, %sext_ln581cast" [./layer.h:73]   --->   Operation 151 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [./layer.h:73]   --->   Operation 152 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [./layer.h:73]   --->   Operation 153 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 154 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [./layer.h:73]   --->   Operation 154 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [./layer.h:73]   --->   Operation 155 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 156 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [./layer.h:73]   --->   Operation 156 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [./layer.h:73]   --->   Operation 157 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 158 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [./layer.h:73]   --->   Operation 158 'and' 'and_ln585' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [./layer.h:73]   --->   Operation 159 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [./layer.h:73]   --->   Operation 160 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [./layer.h:73]   --->   Operation 161 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 162 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [./layer.h:73]   --->   Operation 162 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 163 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i27 %shl_ln604, i27 %trunc_ln586" [./layer.h:73]   --->   Operation 163 'select' 'select_ln603' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 164 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [./layer.h:73]   --->   Operation 164 'or' 'or_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 165 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i27 %select_ln588, i27 %trunc_ln583" [./layer.h:73]   --->   Operation 165 'select' 'select_ln603_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [./layer.h:73]   --->   Operation 166 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_3)   --->   "%select_ln603_2 = select i1 %or_ln603, i27 %select_ln603, i27 %select_ln603_1" [./layer.h:73]   --->   Operation 167 'select' 'select_ln603_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 168 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [./layer.h:73]   --->   Operation 168 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 169 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln603_3 = select i1 %or_ln603_2, i27 %select_ln603_2, i27 0" [./layer.h:73]   --->   Operation 169 'select' 'select_ln603_3' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "ret i27 %select_ln603_3" [./layer.h:73]   --->   Operation 170 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('var.V') with incoming values : ('var.V', ./layer.h:71) [7]  (1.77 ns)

 <State 2>: 7.91ns
The critical path consists of the following:
	'phi' operation ('var.V') with incoming values : ('var.V', ./layer.h:71) [7]  (0 ns)
	'sub' operation ('tmp.V', ./layer.h:73) [40]  (2.71 ns)
	'select' operation ('tmp.V', ./layer.h:73) [41]  (1.13 ns)
	'cttz' operation ('tmp', ./layer.h:73) [44]  (4.06 ns)

 <State 3>: 5.66ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./layer.h:71) on array 'outputs_V_2' [17]  (3.25 ns)
	'sub' operation ('ret.V', ./layer.h:71) [19]  (2.4 ns)

 <State 4>: 7.45ns
The critical path consists of the following:
	'mul' operation ('r.V', ./layer.h:71) [21]  (7.45 ns)

 <State 5>: 8.62ns
The critical path consists of the following:
	'mul' operation ('mul_ln1148', ./layer.h:71) [23]  (8.62 ns)

 <State 6>: 8.62ns
The critical path consists of the following:
	'mul' operation ('mul_ln1148', ./layer.h:71) [23]  (8.62 ns)

 <State 7>: 4.87ns
The critical path consists of the following:
	'sub' operation ('sub_ln1148', ./layer.h:71) [24]  (4.87 ns)

 <State 8>: 7.05ns
The critical path consists of the following:
	'select' operation ('select_ln1148', ./layer.h:71) [28]  (0.962 ns)
	'sub' operation ('sub_ln1192', ./layer.h:71) [30]  (3.05 ns)
	'select' operation ('select_ln1148_2', ./layer.h:71) [33]  (0 ns)
	'add' operation ('ret.V', ./layer.h:71) [34]  (3.05 ns)

 <State 9>: 8.55ns
The critical path consists of the following:
	'sub' operation ('sub_ln944', ./layer.h:73) [46]  (2.55 ns)
	'add' operation ('lsb_index', ./layer.h:73) [47]  (2.55 ns)
	'icmp' operation ('icmp_ln947', ./layer.h:73) [49]  (2.47 ns)
	'and' operation ('a', ./layer.h:73) [56]  (0 ns)
	'or' operation ('or_ln949', ./layer.h:73) [61]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 10>: 7.08ns
The critical path consists of the following:
	'add' operation ('add_ln954', ./layer.h:73) [64]  (2.55 ns)
	'lshr' operation ('lshr_ln954', ./layer.h:73) [66]  (0 ns)
	'select' operation ('select_ln954', ./layer.h:73) [70]  (0 ns)
	'add' operation ('m', ./layer.h:73) [73]  (4.53 ns)

 <State 11>: 5.62ns
The critical path consists of the following:
	'select' operation ('select_ln964', ./layer.h:73) [77]  (1.25 ns)
	'add' operation ('add_ln964', ./layer.h:73) [80]  (3.67 ns)
	'select' operation ('__x', ./layer.h:73) [85]  (0.698 ns)

 <State 12>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v', /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73) [86]  (8.13 ns)

 <State 13>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v', /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73) [86]  (8.13 ns)

 <State 14>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v', /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73) [86]  (8.13 ns)

 <State 15>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v', /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73) [86]  (8.13 ns)

 <State 16>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v', /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73) [86]  (8.13 ns)

 <State 17>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v', /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73) [86]  (8.13 ns)

 <State 18>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v', /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73) [86]  (8.13 ns)

 <State 19>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v', /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73) [86]  (8.13 ns)

 <State 20>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v', /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73) [86]  (8.13 ns)

 <State 21>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v', /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73) [86]  (8.13 ns)

 <State 22>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v', /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73) [86]  (8.13 ns)

 <State 23>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v', /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->./layer.h:73) [86]  (8.13 ns)

 <State 24>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('d', ./layer.h:73) [87]  (4.44 ns)

 <State 25>: 8.67ns
The critical path consists of the following:
	'fpext' operation ('d', ./layer.h:73) [87]  (4.44 ns)
	'sub' operation ('F2', ./layer.h:73) [99]  (1.55 ns)
	'icmp' operation ('icmp_ln581', ./layer.h:73) [100]  (1.99 ns)
	'select' operation ('sh_amt', ./layer.h:73) [103]  (0.697 ns)

 <State 26>: 8.38ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln603', ./layer.h:73) [108]  (1.99 ns)
	'and' operation ('and_ln603', ./layer.h:73) [127]  (0.978 ns)
	'select' operation ('select_ln603', ./layer.h:73) [128]  (4.61 ns)
	'select' operation ('select_ln603_2', ./layer.h:73) [132]  (0 ns)
	'select' operation ('select_ln603_3', ./layer.h:73) [134]  (0.803 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
