 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -input_pins
        -nets
        -group REGOUT
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Sun Mar 15 19:35:19 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 29.83%

  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4502     0.4502
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2083   0.0000   0.4502 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.1614   0.2888   0.7390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  59.1827   0.0000   0.7390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   59.1827              0.0000     0.7390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7390 f
  core/be/be_calculator/csr_cmd_o[73] (net)            59.1827              0.0000     0.7390 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7390 f
  core/be/csr_cmd[73] (net)                            59.1827              0.0000     0.7390 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7390 f
  core/be/be_mem/csr_cmd_i[73] (net)                   59.1827              0.0000     0.7390 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7390 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               59.1827              0.0000     0.7390 f
  core/be/be_mem/csr/icc_place119/INP (INVX2)                     0.1614    0.0013 &   0.7402 f
  core/be/be_mem/csr/icc_place119/ZN (INVX2)                      0.1113    0.0678     0.8080 r
  core/be/be_mem/csr/n893 (net)                12      42.9683              0.0000     0.8080 r
  core/be/be_mem/csr/U50/IN1 (NOR2X1)                             0.1113    0.0002 &   0.8082 r
  core/be/be_mem/csr/U50/QN (NOR2X1)                              0.0807    0.0536     0.8618 f
  core/be/be_mem/csr/n195 (net)                 3       7.0778              0.0000     0.8618 f
  core/be/be_mem/csr/U90/IN1 (NAND2X0)                            0.0807    0.0000 &   0.8618 f
  core/be/be_mem/csr/U90/QN (NAND2X0)                             0.0680    0.0434     0.9052 r
  core/be/be_mem/csr/n38 (net)                  1       3.2080              0.0000     0.9052 r
  core/be/be_mem/csr/U91/IN2 (NOR2X0)                             0.0680    0.0000 &   0.9052 r
  core/be/be_mem/csr/U91/QN (NOR2X0)                              0.1037    0.0750     0.9802 f
  core/be/be_mem/csr/n53 (net)                  3      11.9731              0.0000     0.9802 f
  core/be/be_mem/csr/U106/IN1 (NAND2X1)                           0.1037    0.0002 &   0.9804 f
  core/be/be_mem/csr/U106/QN (NAND2X1)                            0.0744    0.0469     1.0272 r
  core/be/be_mem/csr/n51 (net)                  2       7.8229              0.0000     1.0272 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.0744    0.0000 &   1.0273 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.1032    0.0450     1.0722 f
  core/be/be_mem/csr/n1455 (net)                1       4.3210              0.0000     1.0722 f
  core/be/be_mem/csr/icc_place144/INP (NBUFFX2)                   0.1032    0.0018 &   1.0740 f
  core/be/be_mem/csr/icc_place144/Z (NBUFFX2)                     0.2619    0.1928 @   1.2668 f
  core/be/be_mem/csr/n1236 (net)               43     171.4841              0.0000     1.2668 f
  core/be/be_mem/csr/icc_place145/INP (INVX0)                     0.2620    0.0017 @   1.2685 f
  core/be/be_mem/csr/icc_place145/ZN (INVX0)                      0.1366    0.0800     1.3485 r
  core/be/be_mem/csr/n1237 (net)                3      10.4079              0.0000     1.3485 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X1)                          0.1366    0.0027 &   1.3513 r
  core/be/be_mem/csr/U1196/QN (NAND2X1)                           0.0719    0.0475     1.3987 f
  core/be/be_mem/csr/n916 (net)                 1       5.8932              0.0000     1.3987 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X2)                           0.0719    0.0000 &   1.3988 f
  core/be/be_mem/csr/U1197/QN (NOR2X2)                            0.0902    0.0271     1.4259 r
  core/be/be_mem/csr/n917 (net)                 1       3.7626              0.0000     1.4259 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.0902    0.0000 &   1.4259 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0780    0.0439     1.4698 f
  core/be/be_mem/csr/n1116 (net)                2       8.1987              0.0000     1.4698 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X2)                           0.0780    0.0000 &   1.4698 f
  core/be/be_mem/csr/U1201/QN (NOR2X2)                            0.0647    0.0363     1.5062 r
  core/be/be_mem/csr/n923 (net)                 1       7.0813              0.0000     1.5062 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0647    0.0000 &   1.5062 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0718    0.0402     1.5464 f
  core/be/be_mem/csr/n1332 (net)                4      16.0407              0.0000     1.5464 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0718    0.0001 &   1.5465 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0354    0.0209     1.5674 r
  core/be/be_mem/csr/n1275 (net)                1       3.1113              0.0000     1.5674 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0354    0.0000 &   1.5674 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.0851    0.0340     1.6014 f
  core/be/be_mem/csr/n1278 (net)                1       3.5121              0.0000     1.6014 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.0851    0.0000 &   1.6014 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0948    0.0564     1.6578 r
  core/be/be_mem/csr/n1280 (net)                1       8.3149              0.0000     1.6578 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0948    0.0094 &   1.6673 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0665    0.0382     1.7055 f
  core/be/be_mem/csr/n1285 (net)                1       4.5284              0.0000     1.7055 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0665    0.0000 &   1.7055 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0651    0.0327     1.7382 r
  core/be/be_mem/csr/n1287 (net)                1       4.4361              0.0000     1.7382 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0651    0.0000 &   1.7382 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0515    0.0299     1.7682 f
  core/be/be_mem/csr/n1295 (net)                1       2.7381              0.0000     1.7682 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0515    0.0000 &   1.7682 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0331    0.1007     1.8689 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.7820              0.0000     1.8689 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8689 r
  core/be/be_mem/csr_illegal_instr_lo (net)             4.7820              0.0000     1.8689 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0331    0.0000 &   1.8689 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1558    0.0369     1.9058 f
  core/be/be_mem/n8 (net)                       1       8.0959              0.0000     1.9058 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1558    0.0031 &   1.9090 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0959    0.0588     1.9677 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  23.0729   0.0000   1.9677 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9677 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    23.0729              0.0000     1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   23.0729              0.0000     1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  23.0729             0.0000     1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  23.0729   0.0000   1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0959   0.0020 &   1.9697 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0480   0.0728   2.0425 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   9.4392   0.0000   2.0425 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0480   0.0000 &   2.0425 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0491   0.0708   2.1134 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.5812   0.0000   2.1134 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0491   0.0000 &   2.1134 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0460   0.0707   2.1841 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.2972   0.0000   2.1841 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0460   0.0000 &   2.1841 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0400   0.0664   2.2505 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.1662   0.0000   2.2505 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0400   0.0000 &   2.2506 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0485   0.0706   2.3211 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.8012   0.0000   2.3211 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0485   0.0000 &   2.3212 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0451   0.0709   2.3920 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.4897   0.0000   2.3920 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0451   0.0000 &   2.3920 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0393   0.0655   2.4576 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.8122   0.0000   2.4576 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0393   0.0000 &   2.4576 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0501   0.0708   2.5284 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  10.0611   0.0000   2.5284 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0501   0.0001 &   2.5284 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0447   0.0708   2.5992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.1794   0.0000   2.5992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0447   0.0000 &   2.5992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0285   0.0549   2.6542 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   5.9367   0.0000   2.6542 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6542 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   5.9367      0.0000     2.6542 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0285    0.0000 &   2.6542 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0292    0.0233     2.6775 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.0404         0.0000     2.6775 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0292    0.0000 &   2.6775 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0564    0.0325     2.7100 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   2.7390      0.0000     2.7100 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7100 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   2.7390         0.0000     2.7100 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7100 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   2.7390            0.0000     2.7100 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7100 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   2.7390   0.0000   2.7100 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7100 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   2.7390   0.0000   2.7100 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7100 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   2.7390   0.0000   2.7100 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7100 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   2.7390   0.0000   2.7100 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0564   0.0000 &   2.7100 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0315   0.0597   2.7697 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.7805   0.0000   2.7697 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7697 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.7805   0.0000   2.7697 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0315   0.0000 &   2.7697 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0329   0.0502   2.8200 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.0306   0.0000   2.8200 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8200 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.0306   0.0000   2.8200 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0329   0.0000 &   2.8200 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0415   0.0649   2.8849 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.2099   0.0000   2.8849 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8849 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.2099   0.0000   2.8849 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0415   0.0000 &   2.8849 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0607   0.0778   2.9627 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  26.7176   0.0000   2.9627 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9627 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  26.7176        0.0000     2.9627 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0607    0.0016 &   2.9643 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0308    0.0561     3.0204 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.2828        0.0000     3.0204 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0204 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.2828              0.0000     3.0204 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0204 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.2828              0.0000     3.0204 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0308    0.0000 &   3.0204 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1515    0.0548     3.0752 f
  core/be/be_mem/csr/n1115 (net)                4      12.4403              0.0000     3.0752 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1515    0.0001 &   3.0753 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1261    0.0783     3.1536 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4274              0.0000     3.1536 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1261    0.0001 &   3.1537 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1331    0.0564     3.2100 f
  core/be/be_mem/csr/n1202 (net)                3       7.1271              0.0000     3.2100 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1331    0.0000 &   3.2100 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3423    0.2481 @   3.4581 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     204.8712              0.0000     3.4581 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4581 f
  core/be/be_mem/trap_pkt_o[2] (net)                  204.8712              0.0000     3.4581 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4581 f
  core/be/n8 (net)                                    204.8712              0.0000     3.4581 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4581 f
  core/be/be_checker/trap_pkt_i[2] (net)              204.8712              0.0000     3.4581 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4581 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     204.8712              0.0000     3.4581 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3424    0.0002 @   3.4583 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3183    0.2681 @   3.7265 f
  core/be/be_checker/director/n276 (net)       42     249.4573              0.0000     3.7265 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3203    0.0157 @   3.7422 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2057    0.1245     3.8667 r
  core/be/be_checker/director/n106 (net)        4      27.0153              0.0000     3.8667 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2057    0.0060 &   3.8727 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1222    0.1567     4.0295 f
  core/be/be_checker/director/flush_o (net)     7      35.5259              0.0000     4.0295 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     4.0295 f
  core/be/be_checker/flush_o (net)                     35.5259              0.0000     4.0295 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     4.0295 f
  core/be/flush (net)                                  35.5259              0.0000     4.0295 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     4.0295 f
  core/be/be_calculator/flush_i (net)                  35.5259              0.0000     4.0295 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1222    0.0002 &   4.0297 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1273    0.1230 @   4.1526 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  43.4355       0.0000     4.1526 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1526 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      43.4355              0.0000     4.1526 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1273    0.0109 @   4.1636 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1912    0.0981     4.2616 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  32.3766           0.0000     4.2616 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2616 r
  core/be/be_calculator/mmu_cmd_v_o (net)              32.3766              0.0000     4.2616 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2616 r
  core/be/mmu_cmd_v (net)                              32.3766              0.0000     4.2616 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2616 r
  core/be/be_mem/mmu_cmd_v_i (net)                     32.3766              0.0000     4.2616 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1912    0.0200 &   4.2816 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1099    0.1369     4.4185 r
  core/be/be_mem/dcache_pkt_v (net)             2      21.2601              0.0000     4.4185 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4185 r
  core/be/be_mem/dcache/v_i (net)                      21.2601              0.0000     4.4185 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1099    0.0040 &   4.4226 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0836    0.1480 @   4.5706 f
  core/be/be_mem/dcache/n664 (net)              9      46.3729              0.0000     4.5706 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.0844    0.0056 @   4.5762 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3022    0.1495     4.7257 r
  core/be/be_mem/dcache/n734 (net)             10      33.4990              0.0000     4.7257 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3022    0.0007 &   4.7263 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0987    0.0603     4.7866 f
  core/be/be_mem/dcache/n733 (net)              1       2.6667              0.0000     4.7866 f
  core/be/be_mem/dcache/icc_place175/INP (NBUFFX2)                0.0987    0.0000 &   4.7866 f
  core/be/be_mem/dcache/icc_place175/Z (NBUFFX2)                  0.1542    0.1316 @   4.9183 f
  core/be/be_mem/dcache/n900 (net)             13      95.0358              0.0000     4.9183 f
  core/be/be_mem/dcache/icc_place176/INP (INVX0)                  0.1543    0.0079 @   4.9262 f
  core/be/be_mem/dcache/icc_place176/ZN (INVX0)                   0.0723    0.0416     4.9678 r
  core/be/be_mem/dcache/n902 (net)              1       4.0122              0.0000     4.9678 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0723    0.0036 &   4.9714 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1835    0.0846     5.0560 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  11.0805           0.0000     5.0560 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0560 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            11.0805              0.0000     5.0560 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0560 f
  core/be/data_mem_pkt_ready_o (net)                   11.0805              0.0000     5.0560 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0560 f
  core/data_mem_pkt_ready_o[1] (net)                   11.0805              0.0000     5.0560 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0560 f
  data_mem_pkt_ready_lo[1] (net)                       11.0805              0.0000     5.0560 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0560 f
  uce_1__uce/data_mem_pkt_ready_i (net)                11.0805              0.0000     5.0560 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1835    0.0001 &   5.0562 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1790    0.0754     5.1315 r
  uce_1__uce/n19 (net)                          2       5.5599              0.0000     5.1315 r
  uce_1__uce/U52/INP (INVX0)                                      0.1790    0.0082 &   5.1398 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1027    0.0714     5.2112 f
  uce_1__uce/n36 (net)                          4      10.1648              0.0000     5.2112 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1027    0.0000 &   5.2112 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0554    0.1028     5.3140 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1062              0.0000     5.3140 f
  uce_1__uce/U72/INP (INVX0)                                      0.0554    0.0000 &   5.3140 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0702    0.0435     5.3576 r
  uce_1__uce/n106 (net)                         2       8.0435              0.0000     5.3576 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0702    0.0001 &   5.3577 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2705    0.2059 @   5.5635 f
  uce_1__uce/mem_resp_yumi_o (net)              3      96.7660              0.0000     5.5635 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.5635 f
  mem_resp_yumi_lo[1] (net)                            96.7660              0.0000     5.5635 f
  U3128/IN2 (AO22X1)                                              0.2766    0.0296 @   5.5931 f
  U3128/Q (AO22X1)                                                0.0754    0.1305     5.7236 f
  io_resp_yumi_o (net)                          1      10.9542              0.0000     5.7236 f
  io_resp_yumi_o (out)                                            0.0754    0.0287 &   5.7523 f
  data arrival time                                                                    5.7523

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.7523
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1477


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4502     0.4502
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2083   0.0000   0.4502 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.1614   0.2888   0.7390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  59.1827   0.0000   0.7390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   59.1827              0.0000     0.7390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7390 f
  core/be/be_calculator/csr_cmd_o[73] (net)            59.1827              0.0000     0.7390 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7390 f
  core/be/csr_cmd[73] (net)                            59.1827              0.0000     0.7390 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7390 f
  core/be/be_mem/csr_cmd_i[73] (net)                   59.1827              0.0000     0.7390 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7390 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               59.1827              0.0000     0.7390 f
  core/be/be_mem/csr/icc_place119/INP (INVX2)                     0.1614    0.0013 &   0.7402 f
  core/be/be_mem/csr/icc_place119/ZN (INVX2)                      0.1113    0.0678     0.8080 r
  core/be/be_mem/csr/n893 (net)                12      42.9683              0.0000     0.8080 r
  core/be/be_mem/csr/U50/IN1 (NOR2X1)                             0.1113    0.0002 &   0.8082 r
  core/be/be_mem/csr/U50/QN (NOR2X1)                              0.0807    0.0536     0.8618 f
  core/be/be_mem/csr/n195 (net)                 3       7.0778              0.0000     0.8618 f
  core/be/be_mem/csr/U90/IN1 (NAND2X0)                            0.0807    0.0000 &   0.8618 f
  core/be/be_mem/csr/U90/QN (NAND2X0)                             0.0680    0.0434     0.9052 r
  core/be/be_mem/csr/n38 (net)                  1       3.2080              0.0000     0.9052 r
  core/be/be_mem/csr/U91/IN2 (NOR2X0)                             0.0680    0.0000 &   0.9052 r
  core/be/be_mem/csr/U91/QN (NOR2X0)                              0.1037    0.0750     0.9802 f
  core/be/be_mem/csr/n53 (net)                  3      11.9731              0.0000     0.9802 f
  core/be/be_mem/csr/U106/IN1 (NAND2X1)                           0.1037    0.0002 &   0.9804 f
  core/be/be_mem/csr/U106/QN (NAND2X1)                            0.0744    0.0469     1.0272 r
  core/be/be_mem/csr/n51 (net)                  2       7.8229              0.0000     1.0272 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.0744    0.0000 &   1.0273 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.1032    0.0450     1.0722 f
  core/be/be_mem/csr/n1455 (net)                1       4.3210              0.0000     1.0722 f
  core/be/be_mem/csr/icc_place144/INP (NBUFFX2)                   0.1032    0.0018 &   1.0740 f
  core/be/be_mem/csr/icc_place144/Z (NBUFFX2)                     0.2619    0.1928 @   1.2668 f
  core/be/be_mem/csr/n1236 (net)               43     171.4841              0.0000     1.2668 f
  core/be/be_mem/csr/icc_place145/INP (INVX0)                     0.2620    0.0017 @   1.2685 f
  core/be/be_mem/csr/icc_place145/ZN (INVX0)                      0.1366    0.0800     1.3485 r
  core/be/be_mem/csr/n1237 (net)                3      10.4079              0.0000     1.3485 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X1)                          0.1366    0.0027 &   1.3513 r
  core/be/be_mem/csr/U1196/QN (NAND2X1)                           0.0719    0.0475     1.3987 f
  core/be/be_mem/csr/n916 (net)                 1       5.8932              0.0000     1.3987 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X2)                           0.0719    0.0000 &   1.3988 f
  core/be/be_mem/csr/U1197/QN (NOR2X2)                            0.0902    0.0271     1.4259 r
  core/be/be_mem/csr/n917 (net)                 1       3.7626              0.0000     1.4259 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.0902    0.0000 &   1.4259 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0780    0.0439     1.4698 f
  core/be/be_mem/csr/n1116 (net)                2       8.1987              0.0000     1.4698 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X2)                           0.0780    0.0000 &   1.4698 f
  core/be/be_mem/csr/U1201/QN (NOR2X2)                            0.0647    0.0363     1.5062 r
  core/be/be_mem/csr/n923 (net)                 1       7.0813              0.0000     1.5062 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0647    0.0000 &   1.5062 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0718    0.0402     1.5464 f
  core/be/be_mem/csr/n1332 (net)                4      16.0407              0.0000     1.5464 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0718    0.0001 &   1.5465 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0354    0.0209     1.5674 r
  core/be/be_mem/csr/n1275 (net)                1       3.1113              0.0000     1.5674 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0354    0.0000 &   1.5674 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.0851    0.0340     1.6014 f
  core/be/be_mem/csr/n1278 (net)                1       3.5121              0.0000     1.6014 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.0851    0.0000 &   1.6014 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0948    0.0564     1.6578 r
  core/be/be_mem/csr/n1280 (net)                1       8.3149              0.0000     1.6578 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0948    0.0094 &   1.6673 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0665    0.0382     1.7055 f
  core/be/be_mem/csr/n1285 (net)                1       4.5284              0.0000     1.7055 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0665    0.0000 &   1.7055 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0651    0.0327     1.7382 r
  core/be/be_mem/csr/n1287 (net)                1       4.4361              0.0000     1.7382 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0651    0.0000 &   1.7382 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0515    0.0299     1.7682 f
  core/be/be_mem/csr/n1295 (net)                1       2.7381              0.0000     1.7682 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0515    0.0000 &   1.7682 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0331    0.1007     1.8689 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.7820              0.0000     1.8689 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8689 r
  core/be/be_mem/csr_illegal_instr_lo (net)             4.7820              0.0000     1.8689 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0331    0.0000 &   1.8689 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1558    0.0369     1.9058 f
  core/be/be_mem/n8 (net)                       1       8.0959              0.0000     1.9058 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1558    0.0031 &   1.9090 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0959    0.0588     1.9677 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  23.0729   0.0000   1.9677 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9677 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    23.0729              0.0000     1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   23.0729              0.0000     1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  23.0729             0.0000     1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  23.0729   0.0000   1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0959   0.0020 &   1.9697 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0480   0.0728   2.0425 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   9.4392   0.0000   2.0425 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0480   0.0000 &   2.0425 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0491   0.0708   2.1134 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.5812   0.0000   2.1134 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0491   0.0000 &   2.1134 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0460   0.0707   2.1841 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.2972   0.0000   2.1841 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0460   0.0000 &   2.1841 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0400   0.0664   2.2505 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.1662   0.0000   2.2505 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0400   0.0000 &   2.2506 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0485   0.0706   2.3211 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.8012   0.0000   2.3211 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0485   0.0000 &   2.3212 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0451   0.0709   2.3920 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.4897   0.0000   2.3920 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0451   0.0000 &   2.3920 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0393   0.0655   2.4576 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.8122   0.0000   2.4576 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0393   0.0000 &   2.4576 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0501   0.0708   2.5284 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  10.0611   0.0000   2.5284 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0501   0.0001 &   2.5284 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0447   0.0708   2.5992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.1794   0.0000   2.5992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0447   0.0000 &   2.5993 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0303   0.0596   2.6589 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   2.5357   0.0000   2.6589 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6589 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   2.5357      0.0000     2.6589 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0303    0.0000 &   2.6589 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0314    0.0548     2.7137 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   2.7704      0.0000     2.7137 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7137 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   2.7704         0.0000     2.7137 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7137 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   2.7704            0.0000     2.7137 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7137 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   2.7704   0.0000   2.7137 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7137 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   2.7704   0.0000   2.7137 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7137 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   2.7704   0.0000   2.7137 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7137 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   2.7704   0.0000   2.7137 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0314   0.0000 &   2.7137 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0305   0.0533   2.7669 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.7285   0.0000   2.7669 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7669 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.7285   0.0000   2.7669 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0305   0.0000 &   2.7670 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0426   0.0561   2.8230 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.5909   0.0000   2.8230 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8230 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.5909   0.0000   2.8230 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0426   0.0001 &   2.8231 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0415   0.0584   2.8815 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.2099   0.0000   2.8815 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8815 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.2099   0.0000   2.8815 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0415   0.0000 &   2.8815 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0607   0.0778   2.9593 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  26.7176   0.0000   2.9593 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9593 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  26.7176        0.0000     2.9593 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0607    0.0016 &   2.9609 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0308    0.0561     3.0170 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.2828        0.0000     3.0170 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0170 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.2828              0.0000     3.0170 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0170 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.2828              0.0000     3.0170 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0308    0.0000 &   3.0170 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1515    0.0548     3.0718 f
  core/be/be_mem/csr/n1115 (net)                4      12.4403              0.0000     3.0718 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1515    0.0001 &   3.0719 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1261    0.0783     3.1502 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4274              0.0000     3.1502 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1261    0.0001 &   3.1503 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1331    0.0564     3.2066 f
  core/be/be_mem/csr/n1202 (net)                3       7.1271              0.0000     3.2066 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1331    0.0000 &   3.2066 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3423    0.2481 @   3.4547 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     204.8712              0.0000     3.4547 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4547 f
  core/be/be_mem/trap_pkt_o[2] (net)                  204.8712              0.0000     3.4547 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4547 f
  core/be/n8 (net)                                    204.8712              0.0000     3.4547 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4547 f
  core/be/be_checker/trap_pkt_i[2] (net)              204.8712              0.0000     3.4547 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4547 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     204.8712              0.0000     3.4547 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3424    0.0002 @   3.4549 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3183    0.2681 @   3.7231 f
  core/be/be_checker/director/n276 (net)       42     249.4573              0.0000     3.7231 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3203    0.0157 @   3.7388 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2057    0.1245     3.8633 r
  core/be/be_checker/director/n106 (net)        4      27.0153              0.0000     3.8633 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2057    0.0060 &   3.8693 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1222    0.1567     4.0261 f
  core/be/be_checker/director/flush_o (net)     7      35.5259              0.0000     4.0261 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     4.0261 f
  core/be/be_checker/flush_o (net)                     35.5259              0.0000     4.0261 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     4.0261 f
  core/be/flush (net)                                  35.5259              0.0000     4.0261 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     4.0261 f
  core/be/be_calculator/flush_i (net)                  35.5259              0.0000     4.0261 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1222    0.0002 &   4.0263 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1273    0.1230 @   4.1492 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  43.4355       0.0000     4.1492 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1492 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      43.4355              0.0000     4.1492 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1273    0.0109 @   4.1601 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1912    0.0981     4.2582 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  32.3766           0.0000     4.2582 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2582 r
  core/be/be_calculator/mmu_cmd_v_o (net)              32.3766              0.0000     4.2582 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2582 r
  core/be/mmu_cmd_v (net)                              32.3766              0.0000     4.2582 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2582 r
  core/be/be_mem/mmu_cmd_v_i (net)                     32.3766              0.0000     4.2582 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1912    0.0200 &   4.2782 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1099    0.1369     4.4151 r
  core/be/be_mem/dcache_pkt_v (net)             2      21.2601              0.0000     4.4151 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4151 r
  core/be/be_mem/dcache/v_i (net)                      21.2601              0.0000     4.4151 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1099    0.0040 &   4.4192 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0836    0.1480 @   4.5672 f
  core/be/be_mem/dcache/n664 (net)              9      46.3729              0.0000     4.5672 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.0844    0.0056 @   4.5728 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3022    0.1495     4.7222 r
  core/be/be_mem/dcache/n734 (net)             10      33.4990              0.0000     4.7222 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3022    0.0007 &   4.7229 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0987    0.0603     4.7832 f
  core/be/be_mem/dcache/n733 (net)              1       2.6667              0.0000     4.7832 f
  core/be/be_mem/dcache/icc_place175/INP (NBUFFX2)                0.0987    0.0000 &   4.7832 f
  core/be/be_mem/dcache/icc_place175/Z (NBUFFX2)                  0.1542    0.1316 @   4.9148 f
  core/be/be_mem/dcache/n900 (net)             13      95.0358              0.0000     4.9148 f
  core/be/be_mem/dcache/icc_place176/INP (INVX0)                  0.1543    0.0079 @   4.9228 f
  core/be/be_mem/dcache/icc_place176/ZN (INVX0)                   0.0723    0.0416     4.9644 r
  core/be/be_mem/dcache/n902 (net)              1       4.0122              0.0000     4.9644 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0723    0.0036 &   4.9680 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1835    0.0846     5.0526 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  11.0805           0.0000     5.0526 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0526 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            11.0805              0.0000     5.0526 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0526 f
  core/be/data_mem_pkt_ready_o (net)                   11.0805              0.0000     5.0526 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0526 f
  core/data_mem_pkt_ready_o[1] (net)                   11.0805              0.0000     5.0526 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0526 f
  data_mem_pkt_ready_lo[1] (net)                       11.0805              0.0000     5.0526 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0526 f
  uce_1__uce/data_mem_pkt_ready_i (net)                11.0805              0.0000     5.0526 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1835    0.0001 &   5.0528 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1790    0.0754     5.1281 r
  uce_1__uce/n19 (net)                          2       5.5599              0.0000     5.1281 r
  uce_1__uce/U52/INP (INVX0)                                      0.1790    0.0082 &   5.1363 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1027    0.0714     5.2078 f
  uce_1__uce/n36 (net)                          4      10.1648              0.0000     5.2078 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1027    0.0000 &   5.2078 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0554    0.1028     5.3106 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1062              0.0000     5.3106 f
  uce_1__uce/U72/INP (INVX0)                                      0.0554    0.0000 &   5.3106 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0702    0.0435     5.3542 r
  uce_1__uce/n106 (net)                         2       8.0435              0.0000     5.3542 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0702    0.0001 &   5.3543 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2705    0.2059 @   5.5601 f
  uce_1__uce/mem_resp_yumi_o (net)              3      96.7660              0.0000     5.5601 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.5601 f
  mem_resp_yumi_lo[1] (net)                            96.7660              0.0000     5.5601 f
  U3128/IN2 (AO22X1)                                              0.2766    0.0296 @   5.5897 f
  U3128/Q (AO22X1)                                                0.0754    0.1305     5.7202 f
  io_resp_yumi_o (net)                          1      10.9542              0.0000     5.7202 f
  io_resp_yumi_o (out)                                            0.0754    0.0287 &   5.7489 f
  data arrival time                                                                    5.7489

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.7489
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1511


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4502     0.4502
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2083   0.0000   0.4502 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.1614   0.2888   0.7390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  59.1827   0.0000   0.7390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   59.1827              0.0000     0.7390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7390 f
  core/be/be_calculator/csr_cmd_o[73] (net)            59.1827              0.0000     0.7390 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7390 f
  core/be/csr_cmd[73] (net)                            59.1827              0.0000     0.7390 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7390 f
  core/be/be_mem/csr_cmd_i[73] (net)                   59.1827              0.0000     0.7390 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7390 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               59.1827              0.0000     0.7390 f
  core/be/be_mem/csr/icc_place119/INP (INVX2)                     0.1614    0.0013 &   0.7402 f
  core/be/be_mem/csr/icc_place119/ZN (INVX2)                      0.1113    0.0678     0.8080 r
  core/be/be_mem/csr/n893 (net)                12      42.9683              0.0000     0.8080 r
  core/be/be_mem/csr/U50/IN1 (NOR2X1)                             0.1113    0.0002 &   0.8082 r
  core/be/be_mem/csr/U50/QN (NOR2X1)                              0.0807    0.0536     0.8618 f
  core/be/be_mem/csr/n195 (net)                 3       7.0778              0.0000     0.8618 f
  core/be/be_mem/csr/U51/INP (INVX0)                              0.0807    0.0000 &   0.8618 f
  core/be/be_mem/csr/U51/ZN (INVX0)                               0.1307    0.0765     0.9384 r
  core/be/be_mem/csr/n928 (net)                 5      17.7080              0.0000     0.9384 r
  core/be/be_mem/csr/U53/IN1 (NOR2X2)                             0.1307    0.0001 &   0.9385 r
  core/be/be_mem/csr/U53/QN (NOR2X2)                              0.0471    0.0285     0.9670 f
  core/be/be_mem/csr/n19 (net)                  1       4.0060              0.0000     0.9670 f
  core/be/be_mem/csr/U54/IN1 (NAND2X1)                            0.0471    0.0000 &   0.9670 f
  core/be/be_mem/csr/U54/QN (NAND2X1)                             0.0687    0.0349     1.0019 r
  core/be/be_mem/csr/n83 (net)                  2       6.7992              0.0000     1.0019 r
  core/be/be_mem/csr/U156/IN1 (NOR2X0)                            0.0687    0.0000 &   1.0020 r
  core/be/be_mem/csr/U156/QN (NOR2X0)                             0.0624    0.0420     1.0440 f
  core/be/be_mem/csr/n84 (net)                  1       3.7445              0.0000     1.0440 f
  core/be/be_mem/csr/U157/IN1 (NOR2X0)                            0.0624    0.0000 &   1.0440 f
  core/be/be_mem/csr/U157/QN (NOR2X0)                             0.0700    0.0384     1.0824 r
  core/be/be_mem/csr/n86 (net)                  1       3.5066              0.0000     1.0824 r
  core/be/be_mem/csr/U159/IN1 (NOR2X0)                            0.0700    0.0000 &   1.0825 r
  core/be/be_mem/csr/U159/QN (NOR2X0)                             0.0521    0.0378     1.1203 f
  core/be/be_mem/csr/n1415 (net)                1       2.7539              0.0000     1.1203 f
  core/be/be_mem/csr/icc_place167/INP (NBUFFX2)                   0.0521    0.0000 &   1.1203 f
  core/be/be_mem/csr/icc_place167/Z (NBUFFX2)                     0.2809    0.1881 @   1.3084 f
  core/be/be_mem/csr/n1592 (net)               43     182.3748              0.0000     1.3084 f
  core/be/be_mem/csr/U1202/IN1 (NOR2X1)                           0.2813    0.0015 @   1.3100 f
  core/be/be_mem/csr/U1202/QN (NOR2X1)                            0.1293    0.0630     1.3729 r
  core/be/be_mem/csr/n922 (net)                 1       7.2364              0.0000     1.3729 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X2)                          0.1293    0.0000 &   1.3730 r
  core/be/be_mem/csr/U1204/QN (NAND2X2)                           0.0620    0.0399     1.4129 f
  core/be/be_mem/csr/n1602 (net)                3      10.5517              0.0000     1.4129 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.0620    0.0000 &   1.4130 f
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1644    0.0748     1.4877 r
  core/be/be_mem/csr/n1587 (net)                4      19.4327              0.0000     1.4877 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X2)                          0.1644    0.0002 &   1.4879 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0718    0.0469     1.5349 f
  core/be/be_mem/csr/n1332 (net)                4      16.0407              0.0000     1.5349 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0718    0.0001 &   1.5350 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0354    0.0209     1.5559 r
  core/be/be_mem/csr/n1275 (net)                1       3.1113              0.0000     1.5559 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0354    0.0000 &   1.5559 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.0851    0.0340     1.5899 f
  core/be/be_mem/csr/n1278 (net)                1       3.5121              0.0000     1.5899 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.0851    0.0000 &   1.5899 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0948    0.0564     1.6463 r
  core/be/be_mem/csr/n1280 (net)                1       8.3149              0.0000     1.6463 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0948    0.0094 &   1.6557 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0665    0.0382     1.6940 f
  core/be/be_mem/csr/n1285 (net)                1       4.5284              0.0000     1.6940 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0665    0.0000 &   1.6940 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0651    0.0327     1.7267 r
  core/be/be_mem/csr/n1287 (net)                1       4.4361              0.0000     1.7267 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0651    0.0000 &   1.7267 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0515    0.0299     1.7566 f
  core/be/be_mem/csr/n1295 (net)                1       2.7381              0.0000     1.7566 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0515    0.0000 &   1.7566 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0331    0.1007     1.8573 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.7820              0.0000     1.8573 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8573 r
  core/be/be_mem/csr_illegal_instr_lo (net)             4.7820              0.0000     1.8573 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0331    0.0000 &   1.8574 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1558    0.0369     1.8943 f
  core/be/be_mem/n8 (net)                       1       8.0959              0.0000     1.8943 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1558    0.0031 &   1.8974 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0959    0.0588     1.9562 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  23.0729   0.0000   1.9562 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9562 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    23.0729              0.0000     1.9562 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9562 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   23.0729              0.0000     1.9562 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9562 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  23.0729             0.0000     1.9562 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9562 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  23.0729   0.0000   1.9562 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0959   0.0020 &   1.9582 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0480   0.0728   2.0310 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   9.4392   0.0000   2.0310 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0480   0.0000 &   2.0310 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0491   0.0708   2.1018 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.5812   0.0000   2.1018 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0491   0.0000 &   2.1019 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0460   0.0707   2.1726 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.2972   0.0000   2.1726 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0460   0.0000 &   2.1726 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0400   0.0664   2.2390 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.1662   0.0000   2.2390 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0400   0.0000 &   2.2390 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0485   0.0706   2.3096 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.8012   0.0000   2.3096 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0485   0.0000 &   2.3096 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0451   0.0709   2.3805 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.4897   0.0000   2.3805 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0451   0.0000 &   2.3805 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0393   0.0655   2.4460 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.8122   0.0000   2.4460 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0393   0.0000 &   2.4461 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0501   0.0708   2.5168 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  10.0611   0.0000   2.5168 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0501   0.0001 &   2.5169 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0447   0.0708   2.5877 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.1794   0.0000   2.5877 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0447   0.0000 &   2.5877 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0285   0.0549   2.6426 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   5.9367   0.0000   2.6426 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6426 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   5.9367      0.0000     2.6426 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0285    0.0000 &   2.6426 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0292    0.0233     2.6659 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.0404         0.0000     2.6659 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0292    0.0000 &   2.6659 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0564    0.0325     2.6984 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   2.7390      0.0000     2.6984 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6984 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   2.7390         0.0000     2.6984 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6984 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   2.7390            0.0000     2.6984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   2.7390   0.0000   2.6984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   2.7390   0.0000   2.6984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.6984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   2.7390   0.0000   2.6984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.6984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   2.7390   0.0000   2.6984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0564   0.0000 &   2.6984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0315   0.0597   2.7582 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.7805   0.0000   2.7582 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7582 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.7805   0.0000   2.7582 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0315   0.0000 &   2.7582 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0329   0.0502   2.8084 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.0306   0.0000   2.8084 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8084 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.0306   0.0000   2.8084 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0329   0.0000 &   2.8085 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0415   0.0649   2.8733 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.2099   0.0000   2.8733 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8733 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.2099   0.0000   2.8733 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0415   0.0000 &   2.8734 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0607   0.0778   2.9512 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  26.7176   0.0000   2.9512 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9512 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  26.7176        0.0000     2.9512 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0607    0.0016 &   2.9528 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0308    0.0561     3.0089 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.2828        0.0000     3.0089 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0089 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.2828              0.0000     3.0089 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0089 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.2828              0.0000     3.0089 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0308    0.0000 &   3.0089 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1515    0.0548     3.0637 f
  core/be/be_mem/csr/n1115 (net)                4      12.4403              0.0000     3.0637 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1515    0.0001 &   3.0638 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1261    0.0783     3.1421 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4274              0.0000     3.1421 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1261    0.0001 &   3.1421 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1331    0.0564     3.1985 f
  core/be/be_mem/csr/n1202 (net)                3       7.1271              0.0000     3.1985 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1331    0.0000 &   3.1985 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3423    0.2481 @   3.4466 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     204.8712              0.0000     3.4466 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4466 f
  core/be/be_mem/trap_pkt_o[2] (net)                  204.8712              0.0000     3.4466 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4466 f
  core/be/n8 (net)                                    204.8712              0.0000     3.4466 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4466 f
  core/be/be_checker/trap_pkt_i[2] (net)              204.8712              0.0000     3.4466 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4466 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     204.8712              0.0000     3.4466 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3424    0.0002 @   3.4468 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3183    0.2681 @   3.7149 f
  core/be/be_checker/director/n276 (net)       42     249.4573              0.0000     3.7149 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3203    0.0157 @   3.7306 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2057    0.1245     3.8552 r
  core/be/be_checker/director/n106 (net)        4      27.0153              0.0000     3.8552 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2057    0.0060 &   3.8612 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1222    0.1567     4.0179 f
  core/be/be_checker/director/flush_o (net)     7      35.5259              0.0000     4.0179 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     4.0179 f
  core/be/be_checker/flush_o (net)                     35.5259              0.0000     4.0179 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     4.0179 f
  core/be/flush (net)                                  35.5259              0.0000     4.0179 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     4.0179 f
  core/be/be_calculator/flush_i (net)                  35.5259              0.0000     4.0179 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1222    0.0002 &   4.0181 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1273    0.1230 @   4.1411 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  43.4355       0.0000     4.1411 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1411 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      43.4355              0.0000     4.1411 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1273    0.0109 @   4.1520 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1912    0.0981     4.2501 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  32.3766           0.0000     4.2501 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2501 r
  core/be/be_calculator/mmu_cmd_v_o (net)              32.3766              0.0000     4.2501 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2501 r
  core/be/mmu_cmd_v (net)                              32.3766              0.0000     4.2501 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2501 r
  core/be/be_mem/mmu_cmd_v_i (net)                     32.3766              0.0000     4.2501 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1912    0.0200 &   4.2701 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1099    0.1369     4.4070 r
  core/be/be_mem/dcache_pkt_v (net)             2      21.2601              0.0000     4.4070 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4070 r
  core/be/be_mem/dcache/v_i (net)                      21.2601              0.0000     4.4070 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1099    0.0040 &   4.4110 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0836    0.1480 @   4.5590 f
  core/be/be_mem/dcache/n664 (net)              9      46.3729              0.0000     4.5590 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.0844    0.0056 @   4.5646 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3022    0.1495     4.7141 r
  core/be/be_mem/dcache/n734 (net)             10      33.4990              0.0000     4.7141 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3022    0.0007 &   4.7148 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0987    0.0603     4.7751 f
  core/be/be_mem/dcache/n733 (net)              1       2.6667              0.0000     4.7751 f
  core/be/be_mem/dcache/icc_place175/INP (NBUFFX2)                0.0987    0.0000 &   4.7751 f
  core/be/be_mem/dcache/icc_place175/Z (NBUFFX2)                  0.1542    0.1316 @   4.9067 f
  core/be/be_mem/dcache/n900 (net)             13      95.0358              0.0000     4.9067 f
  core/be/be_mem/dcache/icc_place176/INP (INVX0)                  0.1543    0.0079 @   4.9147 f
  core/be/be_mem/dcache/icc_place176/ZN (INVX0)                   0.0723    0.0416     4.9563 r
  core/be/be_mem/dcache/n902 (net)              1       4.0122              0.0000     4.9563 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0723    0.0036 &   4.9599 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1835    0.0846     5.0445 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  11.0805           0.0000     5.0445 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0445 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            11.0805              0.0000     5.0445 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0445 f
  core/be/data_mem_pkt_ready_o (net)                   11.0805              0.0000     5.0445 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0445 f
  core/data_mem_pkt_ready_o[1] (net)                   11.0805              0.0000     5.0445 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0445 f
  data_mem_pkt_ready_lo[1] (net)                       11.0805              0.0000     5.0445 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0445 f
  uce_1__uce/data_mem_pkt_ready_i (net)                11.0805              0.0000     5.0445 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1835    0.0001 &   5.0446 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1790    0.0754     5.1200 r
  uce_1__uce/n19 (net)                          2       5.5599              0.0000     5.1200 r
  uce_1__uce/U52/INP (INVX0)                                      0.1790    0.0082 &   5.1282 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1027    0.0714     5.1997 f
  uce_1__uce/n36 (net)                          4      10.1648              0.0000     5.1997 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1027    0.0000 &   5.1997 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0554    0.1028     5.3025 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1062              0.0000     5.3025 f
  uce_1__uce/U72/INP (INVX0)                                      0.0554    0.0000 &   5.3025 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0702    0.0435     5.3460 r
  uce_1__uce/n106 (net)                         2       8.0435              0.0000     5.3460 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0702    0.0001 &   5.3461 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2705    0.2059 @   5.5520 f
  uce_1__uce/mem_resp_yumi_o (net)              3      96.7660              0.0000     5.5520 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.5520 f
  mem_resp_yumi_lo[1] (net)                            96.7660              0.0000     5.5520 f
  U3128/IN2 (AO22X1)                                              0.2766    0.0296 @   5.5816 f
  U3128/Q (AO22X1)                                                0.0754    0.1305     5.7120 f
  io_resp_yumi_o (net)                          1      10.9542              0.0000     5.7120 f
  io_resp_yumi_o (out)                                            0.0754    0.0287 &   5.7407 f
  data arrival time                                                                    5.7407

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.7407
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1593


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4499     0.4499
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)   0.2083   0.0000   0.4499 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/Q (DFFX1)   0.0657   0.2337   0.6836 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (net)     5  18.2001   0.0000   0.6836 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6836 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (net)   18.2001              0.0000     0.6836 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (bp_be_pipe_mem_02_0)        0.0000     0.6836 f
  core/be/be_calculator/csr_cmd_o[71] (net)            18.2001              0.0000     0.6836 f
  core/be/be_calculator/csr_cmd_o[71] (bp_be_calculator_top_02_0)           0.0000     0.6836 f
  core/be/csr_cmd[71] (net)                            18.2001              0.0000     0.6836 f
  core/be/be_mem/csr_cmd_i[71] (bp_be_mem_top_02_0)                         0.0000     0.6836 f
  core/be/be_mem/csr_cmd_i[71] (net)                   18.2001              0.0000     0.6836 f
  core/be/be_mem/csr/csr_cmd_i[71] (bp_be_csr_02_0)                         0.0000     0.6836 f
  core/be/be_mem/csr/csr_cmd_i[71] (net)               18.2001              0.0000     0.6836 f
  core/be/be_mem/csr/U6/INP (INVX0)                               0.0657    0.0004 &   0.6840 f
  core/be/be_mem/csr/U6/ZN (INVX0)                                0.0736    0.0462     0.7302 r
  core/be/be_mem/csr/n24 (net)                  2       8.1496              0.0000     0.7302 r
  core/be/be_mem/csr/U7/IN1 (NAND2X1)                             0.0736    0.0000 &   0.7302 r
  core/be/be_mem/csr/U7/QN (NAND2X1)                              0.0484    0.0339     0.7641 f
  core/be/be_mem/csr/n1 (net)                   1       3.8564              0.0000     0.7641 f
  core/be/be_mem/csr/U8/IN1 (NOR2X0)                              0.0484    0.0000 &   0.7641 f
  core/be/be_mem/csr/U8/QN (NOR2X0)                               0.0912    0.0495     0.8136 r
  core/be/be_mem/csr/n18 (net)                  2       7.0791              0.0000     0.8136 r
  core/be/be_mem/csr/U10/IN1 (NAND2X0)                            0.0912    0.0001 &   0.8137 r
  core/be/be_mem/csr/U10/QN (NAND2X0)                             0.1696    0.1058     0.9194 f
  core/be/be_mem/csr/n139 (net)                 5      16.4031              0.0000     0.9194 f
  core/be/be_mem/csr/U15/IN1 (NOR2X0)                             0.1696    0.0001 &   0.9195 f
  core/be/be_mem/csr/U15/QN (NOR2X0)                              0.1587    0.0909     1.0104 r
  core/be/be_mem/csr/n911 (net)                 4      12.4306              0.0000     1.0104 r
  core/be/be_mem/csr/U133/IN1 (NAND2X0)                           0.1587    0.0002 &   1.0105 r
  core/be/be_mem/csr/U133/QN (NAND2X0)                            0.1515    0.1012     1.1117 f
  core/be/be_mem/csr/n912 (net)                 4      11.8722              0.0000     1.1117 f
  core/be/be_mem/csr/U135/IN1 (NOR2X0)                            0.1515    0.0001 &   1.1118 f
  core/be/be_mem/csr/U135/QN (NOR2X0)                             0.4197    0.2192     1.3310 r
  core/be/be_mem/csr/n1701 (net)               16      48.3168              0.0000     1.3310 r
  core/be/be_mem/csr/U1188/IN2 (NOR2X0)                           0.4197    0.0011 &   1.3321 r
  core/be/be_mem/csr/U1188/QN (NOR2X0)                            0.1611    0.1051     1.4371 f
  core/be/be_mem/csr/n1712 (net)                2       5.4808              0.0000     1.4371 f
  core/be/be_mem/csr/U1189/IN1 (NAND2X0)                          0.1611    0.0000 &   1.4372 f
  core/be/be_mem/csr/U1189/QN (NAND2X0)                           0.1998    0.0797     1.5169 r
  core/be/be_mem/csr/n942 (net)                 2       8.1523              0.0000     1.5169 r
  core/be/be_mem/csr/U1190/IN1 (NOR2X1)                           0.1998    0.0000 &   1.5170 r
  core/be/be_mem/csr/U1190/QN (NOR2X1)                            0.1966    0.0842     1.6012 f
  core/be/be_mem/csr/n1274 (net)                4      12.6836              0.0000     1.6012 f
  core/be/be_mem/csr/U1693/IN2 (NAND4X0)                          0.1966    0.0001 &   1.6012 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1058    0.0644     1.6656 r
  core/be/be_mem/csr/n1278 (net)                1       3.5761              0.0000     1.6656 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1058    0.0000 &   1.6656 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0912    0.0581     1.7237 f
  core/be/be_mem/csr/n1280 (net)                1       8.2644              0.0000     1.7237 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0912    0.0083 &   1.7320 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0748    0.0359     1.7679 r
  core/be/be_mem/csr/n1285 (net)                1       4.5789              0.0000     1.7679 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0748    0.0029 &   1.7709 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0539    0.0355     1.8063 f
  core/be/be_mem/csr/n1287 (net)                1       4.3855              0.0000     1.8063 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0539    0.0000 &   1.8064 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0596    0.0265     1.8329 r
  core/be/be_mem/csr/n1295 (net)                1       2.7624              0.0000     1.8329 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0596    0.0000 &   1.8329 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0298    0.1004     1.9333 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.7314              0.0000     1.9333 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9333 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.7314              0.0000     1.9333 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0298    0.0000 &   1.9333 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1548    0.0338     1.9671 r
  core/be/be_mem/n8 (net)                       1       8.1477              0.0000     1.9671 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1548    0.0032 &   1.9703 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0930    0.0612     2.0315 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.6822   0.0000   2.0315 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0315 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.6822              0.0000     2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.6822              0.0000     2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.6822             0.0000     2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.6822   0.0000   2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0930   0.0018 &   2.0333 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0443   0.0701   2.1034 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   9.2082   0.0000   2.1034 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0443   0.0000 &   2.1034 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0441   0.0646   2.1680 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.3945   0.0000   2.1680 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0441   0.0000 &   2.1680 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0419   0.0641   2.2321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.1104   0.0000   2.2321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0419   0.0000 &   2.2321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0368   0.0601   2.2922 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.0386   0.0000   2.2922 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0368   0.0000 &   2.2923 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0431   0.0657   2.3579 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.5702   0.0000   2.3579 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0431   0.0000 &   2.3580 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0402   0.0643   2.4223 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.3029   0.0000   2.4223 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0402   0.0000 &   2.4223 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0360   0.0593   2.4816 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.6846   0.0000   2.4816 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0360   0.0000 &   2.4816 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0456   0.0660   2.5476 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8301   0.0000   2.5476 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0456   0.0001 &   2.5477 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0411   0.0641   2.6117 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   7.9926   0.0000   2.6117 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0411   0.0000 &   2.6117 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0250   0.0514   2.6632 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   5.8178   0.0000   2.6632 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6632 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   5.8178      0.0000     2.6632 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN1 (NOR2X0)      0.0250    0.0000 &   2.6632 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0565    0.0305     2.6937 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   3.2368      0.0000     2.6937 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6937 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   3.2368         0.0000     2.6937 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6937 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   3.2368            0.0000     2.6937 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6937 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   3.2368   0.0000   2.6937 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6937 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   3.2368   0.0000   2.6937 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.6937 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   3.2368   0.0000   2.6937 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.6937 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   3.2368   0.0000   2.6937 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0565   0.0019 &   2.6956 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0251   0.0553   2.7509 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   3.1779   0.0000   2.7509 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.7509 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   3.1779   0.0000   2.7509 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0251   0.0000 &   2.7509 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0426   0.0636   2.8145 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.5909   0.0000   2.8145 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8145 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.5909   0.0000   2.8145 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0426   0.0001 &   2.8146 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0415   0.0584   2.8730 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.2099   0.0000   2.8730 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8730 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.2099   0.0000   2.8730 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0415   0.0000 &   2.8730 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0607   0.0778   2.9508 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  26.7176   0.0000   2.9508 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9508 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  26.7176        0.0000     2.9508 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0607    0.0016 &   2.9524 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0308    0.0561     3.0085 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.2828        0.0000     3.0085 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0085 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.2828              0.0000     3.0085 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0085 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.2828              0.0000     3.0085 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0308    0.0000 &   3.0085 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1515    0.0548     3.0633 f
  core/be/be_mem/csr/n1115 (net)                4      12.4403              0.0000     3.0633 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1515    0.0001 &   3.0634 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1261    0.0783     3.1417 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4274              0.0000     3.1417 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1261    0.0001 &   3.1418 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1331    0.0564     3.1981 f
  core/be/be_mem/csr/n1202 (net)                3       7.1271              0.0000     3.1981 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1331    0.0000 &   3.1981 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3423    0.2481 @   3.4462 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     204.8712              0.0000     3.4462 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4462 f
  core/be/be_mem/trap_pkt_o[2] (net)                  204.8712              0.0000     3.4462 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4462 f
  core/be/n8 (net)                                    204.8712              0.0000     3.4462 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4462 f
  core/be/be_checker/trap_pkt_i[2] (net)              204.8712              0.0000     3.4462 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4462 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     204.8712              0.0000     3.4462 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3424    0.0002 @   3.4464 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3183    0.2681 @   3.7146 f
  core/be/be_checker/director/n276 (net)       42     249.4573              0.0000     3.7146 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3203    0.0157 @   3.7303 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2057    0.1245     3.8548 r
  core/be/be_checker/director/n106 (net)        4      27.0153              0.0000     3.8548 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2057    0.0060 &   3.8608 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1222    0.1567     4.0176 f
  core/be/be_checker/director/flush_o (net)     7      35.5259              0.0000     4.0176 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     4.0176 f
  core/be/be_checker/flush_o (net)                     35.5259              0.0000     4.0176 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     4.0176 f
  core/be/flush (net)                                  35.5259              0.0000     4.0176 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     4.0176 f
  core/be/be_calculator/flush_i (net)                  35.5259              0.0000     4.0176 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1222    0.0002 &   4.0178 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1273    0.1230 @   4.1407 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  43.4355       0.0000     4.1407 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1407 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      43.4355              0.0000     4.1407 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1273    0.0109 @   4.1516 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1912    0.0981     4.2497 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  32.3766           0.0000     4.2497 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2497 r
  core/be/be_calculator/mmu_cmd_v_o (net)              32.3766              0.0000     4.2497 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2497 r
  core/be/mmu_cmd_v (net)                              32.3766              0.0000     4.2497 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2497 r
  core/be/be_mem/mmu_cmd_v_i (net)                     32.3766              0.0000     4.2497 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1912    0.0200 &   4.2697 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1099    0.1369     4.4066 r
  core/be/be_mem/dcache_pkt_v (net)             2      21.2601              0.0000     4.4066 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4066 r
  core/be/be_mem/dcache/v_i (net)                      21.2601              0.0000     4.4066 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1099    0.0040 &   4.4107 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0836    0.1480 @   4.5587 f
  core/be/be_mem/dcache/n664 (net)              9      46.3729              0.0000     4.5587 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.0844    0.0056 @   4.5643 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3022    0.1495     4.7137 r
  core/be/be_mem/dcache/n734 (net)             10      33.4990              0.0000     4.7137 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3022    0.0007 &   4.7144 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0987    0.0603     4.7747 f
  core/be/be_mem/dcache/n733 (net)              1       2.6667              0.0000     4.7747 f
  core/be/be_mem/dcache/icc_place175/INP (NBUFFX2)                0.0987    0.0000 &   4.7747 f
  core/be/be_mem/dcache/icc_place175/Z (NBUFFX2)                  0.1542    0.1316 @   4.9063 f
  core/be/be_mem/dcache/n900 (net)             13      95.0358              0.0000     4.9063 f
  core/be/be_mem/dcache/icc_place176/INP (INVX0)                  0.1543    0.0079 @   4.9143 f
  core/be/be_mem/dcache/icc_place176/ZN (INVX0)                   0.0723    0.0416     4.9559 r
  core/be/be_mem/dcache/n902 (net)              1       4.0122              0.0000     4.9559 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0723    0.0036 &   4.9595 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1835    0.0846     5.0441 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  11.0805           0.0000     5.0441 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0441 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            11.0805              0.0000     5.0441 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0441 f
  core/be/data_mem_pkt_ready_o (net)                   11.0805              0.0000     5.0441 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0441 f
  core/data_mem_pkt_ready_o[1] (net)                   11.0805              0.0000     5.0441 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0441 f
  data_mem_pkt_ready_lo[1] (net)                       11.0805              0.0000     5.0441 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0441 f
  uce_1__uce/data_mem_pkt_ready_i (net)                11.0805              0.0000     5.0441 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1835    0.0001 &   5.0443 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1790    0.0754     5.1196 r
  uce_1__uce/n19 (net)                          2       5.5599              0.0000     5.1196 r
  uce_1__uce/U52/INP (INVX0)                                      0.1790    0.0082 &   5.1278 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1027    0.0714     5.1993 f
  uce_1__uce/n36 (net)                          4      10.1648              0.0000     5.1993 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1027    0.0000 &   5.1993 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0554    0.1028     5.3021 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1062              0.0000     5.3021 f
  uce_1__uce/U72/INP (INVX0)                                      0.0554    0.0000 &   5.3021 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0702    0.0435     5.3457 r
  uce_1__uce/n106 (net)                         2       8.0435              0.0000     5.3457 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0702    0.0001 &   5.3457 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2705    0.2059 @   5.5516 f
  uce_1__uce/mem_resp_yumi_o (net)              3      96.7660              0.0000     5.5516 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.5516 f
  mem_resp_yumi_lo[1] (net)                            96.7660              0.0000     5.5516 f
  U3128/IN2 (AO22X1)                                              0.2766    0.0296 @   5.5812 f
  U3128/Q (AO22X1)                                                0.0754    0.1305     5.7117 f
  io_resp_yumi_o (net)                          1      10.9542              0.0000     5.7117 f
  io_resp_yumi_o (out)                                            0.0754    0.0287 &   5.7404 f
  data arrival time                                                                    5.7404

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.7404
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1596


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4499     0.4499
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)   0.2083   0.0000   0.4499 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/Q (DFFX1)   0.0657   0.2337   0.6836 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (net)     5  18.2001   0.0000   0.6836 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6836 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (net)   18.2001              0.0000     0.6836 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (bp_be_pipe_mem_02_0)        0.0000     0.6836 f
  core/be/be_calculator/csr_cmd_o[71] (net)            18.2001              0.0000     0.6836 f
  core/be/be_calculator/csr_cmd_o[71] (bp_be_calculator_top_02_0)           0.0000     0.6836 f
  core/be/csr_cmd[71] (net)                            18.2001              0.0000     0.6836 f
  core/be/be_mem/csr_cmd_i[71] (bp_be_mem_top_02_0)                         0.0000     0.6836 f
  core/be/be_mem/csr_cmd_i[71] (net)                   18.2001              0.0000     0.6836 f
  core/be/be_mem/csr/csr_cmd_i[71] (bp_be_csr_02_0)                         0.0000     0.6836 f
  core/be/be_mem/csr/csr_cmd_i[71] (net)               18.2001              0.0000     0.6836 f
  core/be/be_mem/csr/U6/INP (INVX0)                               0.0657    0.0004 &   0.6840 f
  core/be/be_mem/csr/U6/ZN (INVX0)                                0.0736    0.0462     0.7302 r
  core/be/be_mem/csr/n24 (net)                  2       8.1496              0.0000     0.7302 r
  core/be/be_mem/csr/U7/IN1 (NAND2X1)                             0.0736    0.0000 &   0.7302 r
  core/be/be_mem/csr/U7/QN (NAND2X1)                              0.0484    0.0339     0.7641 f
  core/be/be_mem/csr/n1 (net)                   1       3.8564              0.0000     0.7641 f
  core/be/be_mem/csr/U8/IN1 (NOR2X0)                              0.0484    0.0000 &   0.7641 f
  core/be/be_mem/csr/U8/QN (NOR2X0)                               0.0912    0.0495     0.8136 r
  core/be/be_mem/csr/n18 (net)                  2       7.0791              0.0000     0.8136 r
  core/be/be_mem/csr/U10/IN1 (NAND2X0)                            0.0912    0.0001 &   0.8137 r
  core/be/be_mem/csr/U10/QN (NAND2X0)                             0.1696    0.1058     0.9194 f
  core/be/be_mem/csr/n139 (net)                 5      16.4031              0.0000     0.9194 f
  core/be/be_mem/csr/U15/IN1 (NOR2X0)                             0.1696    0.0001 &   0.9195 f
  core/be/be_mem/csr/U15/QN (NOR2X0)                              0.1587    0.0909     1.0104 r
  core/be/be_mem/csr/n911 (net)                 4      12.4306              0.0000     1.0104 r
  core/be/be_mem/csr/U133/IN1 (NAND2X0)                           0.1587    0.0002 &   1.0105 r
  core/be/be_mem/csr/U133/QN (NAND2X0)                            0.1515    0.1012     1.1117 f
  core/be/be_mem/csr/n912 (net)                 4      11.8722              0.0000     1.1117 f
  core/be/be_mem/csr/U135/IN1 (NOR2X0)                            0.1515    0.0001 &   1.1118 f
  core/be/be_mem/csr/U135/QN (NOR2X0)                             0.4197    0.2192     1.3310 r
  core/be/be_mem/csr/n1701 (net)               16      48.3168              0.0000     1.3310 r
  core/be/be_mem/csr/U1188/IN2 (NOR2X0)                           0.4197    0.0011 &   1.3321 r
  core/be/be_mem/csr/U1188/QN (NOR2X0)                            0.1611    0.1051     1.4371 f
  core/be/be_mem/csr/n1712 (net)                2       5.4808              0.0000     1.4371 f
  core/be/be_mem/csr/U1189/IN1 (NAND2X0)                          0.1611    0.0000 &   1.4372 f
  core/be/be_mem/csr/U1189/QN (NAND2X0)                           0.1998    0.0797     1.5169 r
  core/be/be_mem/csr/n942 (net)                 2       8.1523              0.0000     1.5169 r
  core/be/be_mem/csr/U1190/IN1 (NOR2X1)                           0.1998    0.0000 &   1.5170 r
  core/be/be_mem/csr/U1190/QN (NOR2X1)                            0.1966    0.0842     1.6012 f
  core/be/be_mem/csr/n1274 (net)                4      12.6836              0.0000     1.6012 f
  core/be/be_mem/csr/U1693/IN2 (NAND4X0)                          0.1966    0.0001 &   1.6012 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1058    0.0644     1.6656 r
  core/be/be_mem/csr/n1278 (net)                1       3.5761              0.0000     1.6656 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1058    0.0000 &   1.6656 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0912    0.0581     1.7237 f
  core/be/be_mem/csr/n1280 (net)                1       8.2644              0.0000     1.7237 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0912    0.0083 &   1.7320 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0748    0.0359     1.7679 r
  core/be/be_mem/csr/n1285 (net)                1       4.5789              0.0000     1.7679 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0748    0.0029 &   1.7709 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0539    0.0355     1.8063 f
  core/be/be_mem/csr/n1287 (net)                1       4.3855              0.0000     1.8063 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0539    0.0000 &   1.8064 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0596    0.0265     1.8329 r
  core/be/be_mem/csr/n1295 (net)                1       2.7624              0.0000     1.8329 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0596    0.0000 &   1.8329 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0298    0.1004     1.9333 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.7314              0.0000     1.9333 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9333 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.7314              0.0000     1.9333 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0298    0.0000 &   1.9333 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1548    0.0338     1.9671 r
  core/be/be_mem/n8 (net)                       1       8.1477              0.0000     1.9671 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1548    0.0032 &   1.9703 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0930    0.0612     2.0315 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.6822   0.0000   2.0315 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0315 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.6822              0.0000     2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.6822              0.0000     2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.6822             0.0000     2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.6822   0.0000   2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0930   0.0018 &   2.0333 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0443   0.0701   2.1034 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   9.2082   0.0000   2.1034 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0443   0.0000 &   2.1034 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0441   0.0646   2.1680 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.3945   0.0000   2.1680 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0441   0.0000 &   2.1680 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0419   0.0641   2.2321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.1104   0.0000   2.2321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0419   0.0000 &   2.2321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0368   0.0601   2.2922 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.0386   0.0000   2.2922 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0368   0.0000 &   2.2923 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0431   0.0657   2.3579 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.5702   0.0000   2.3579 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0431   0.0000 &   2.3580 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0402   0.0643   2.4223 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.3029   0.0000   2.4223 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0402   0.0000 &   2.4223 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0360   0.0593   2.4816 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.6846   0.0000   2.4816 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0360   0.0000 &   2.4816 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0456   0.0660   2.5476 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8301   0.0000   2.5476 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0456   0.0001 &   2.5477 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0411   0.0641   2.6117 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   7.9926   0.0000   2.6117 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6117 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   7.9926      0.0000     2.6117 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0411    0.0000 &   2.6118 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0526    0.0328     2.6445 r
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.5392         0.0000     2.6445 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0526    0.0000 &   2.6445 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0314    0.0583     2.7028 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   2.7704      0.0000     2.7028 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7028 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   2.7704         0.0000     2.7028 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7028 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   2.7704            0.0000     2.7028 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7028 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   2.7704   0.0000   2.7028 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7028 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   2.7704   0.0000   2.7028 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7028 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   2.7704   0.0000   2.7028 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7028 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   2.7704   0.0000   2.7028 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0314   0.0000 &   2.7028 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0305   0.0533   2.7561 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.7285   0.0000   2.7561 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7561 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.7285   0.0000   2.7561 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0305   0.0000 &   2.7562 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0426   0.0561   2.8122 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.5909   0.0000   2.8122 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8122 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.5909   0.0000   2.8122 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0426   0.0001 &   2.8123 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0415   0.0584   2.8706 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.2099   0.0000   2.8706 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8706 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.2099   0.0000   2.8706 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0415   0.0000 &   2.8707 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0607   0.0778   2.9485 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  26.7176   0.0000   2.9485 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9485 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  26.7176        0.0000     2.9485 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0607    0.0016 &   2.9501 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0308    0.0561     3.0062 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.2828        0.0000     3.0062 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0062 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.2828              0.0000     3.0062 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0062 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.2828              0.0000     3.0062 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0308    0.0000 &   3.0062 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1515    0.0548     3.0610 f
  core/be/be_mem/csr/n1115 (net)                4      12.4403              0.0000     3.0610 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1515    0.0001 &   3.0611 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1261    0.0783     3.1394 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4274              0.0000     3.1394 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1261    0.0001 &   3.1394 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1331    0.0564     3.1958 f
  core/be/be_mem/csr/n1202 (net)                3       7.1271              0.0000     3.1958 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1331    0.0000 &   3.1958 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3423    0.2481 @   3.4439 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     204.8712              0.0000     3.4439 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4439 f
  core/be/be_mem/trap_pkt_o[2] (net)                  204.8712              0.0000     3.4439 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4439 f
  core/be/n8 (net)                                    204.8712              0.0000     3.4439 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4439 f
  core/be/be_checker/trap_pkt_i[2] (net)              204.8712              0.0000     3.4439 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4439 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     204.8712              0.0000     3.4439 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3424    0.0002 @   3.4441 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3183    0.2681 @   3.7123 f
  core/be/be_checker/director/n276 (net)       42     249.4573              0.0000     3.7123 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3203    0.0157 @   3.7279 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2057    0.1245     3.8525 r
  core/be/be_checker/director/n106 (net)        4      27.0153              0.0000     3.8525 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2057    0.0060 &   3.8585 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1222    0.1567     4.0152 f
  core/be/be_checker/director/flush_o (net)     7      35.5259              0.0000     4.0152 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     4.0152 f
  core/be/be_checker/flush_o (net)                     35.5259              0.0000     4.0152 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     4.0152 f
  core/be/flush (net)                                  35.5259              0.0000     4.0152 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     4.0152 f
  core/be/be_calculator/flush_i (net)                  35.5259              0.0000     4.0152 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1222    0.0002 &   4.0154 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1273    0.1230 @   4.1384 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  43.4355       0.0000     4.1384 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1384 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      43.4355              0.0000     4.1384 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1273    0.0109 @   4.1493 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1912    0.0981     4.2474 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  32.3766           0.0000     4.2474 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2474 r
  core/be/be_calculator/mmu_cmd_v_o (net)              32.3766              0.0000     4.2474 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2474 r
  core/be/mmu_cmd_v (net)                              32.3766              0.0000     4.2474 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2474 r
  core/be/be_mem/mmu_cmd_v_i (net)                     32.3766              0.0000     4.2474 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1912    0.0200 &   4.2674 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1099    0.1369     4.4043 r
  core/be/be_mem/dcache_pkt_v (net)             2      21.2601              0.0000     4.4043 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4043 r
  core/be/be_mem/dcache/v_i (net)                      21.2601              0.0000     4.4043 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1099    0.0040 &   4.4084 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0836    0.1480 @   4.5563 f
  core/be/be_mem/dcache/n664 (net)              9      46.3729              0.0000     4.5563 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.0844    0.0056 @   4.5620 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3022    0.1495     4.7114 r
  core/be/be_mem/dcache/n734 (net)             10      33.4990              0.0000     4.7114 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3022    0.0007 &   4.7121 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0987    0.0603     4.7724 f
  core/be/be_mem/dcache/n733 (net)              1       2.6667              0.0000     4.7724 f
  core/be/be_mem/dcache/icc_place175/INP (NBUFFX2)                0.0987    0.0000 &   4.7724 f
  core/be/be_mem/dcache/icc_place175/Z (NBUFFX2)                  0.1542    0.1316 @   4.9040 f
  core/be/be_mem/dcache/n900 (net)             13      95.0358              0.0000     4.9040 f
  core/be/be_mem/dcache/icc_place176/INP (INVX0)                  0.1543    0.0079 @   4.9120 f
  core/be/be_mem/dcache/icc_place176/ZN (INVX0)                   0.0723    0.0416     4.9536 r
  core/be/be_mem/dcache/n902 (net)              1       4.0122              0.0000     4.9536 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0723    0.0036 &   4.9572 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1835    0.0846     5.0418 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  11.0805           0.0000     5.0418 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0418 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            11.0805              0.0000     5.0418 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0418 f
  core/be/data_mem_pkt_ready_o (net)                   11.0805              0.0000     5.0418 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0418 f
  core/data_mem_pkt_ready_o[1] (net)                   11.0805              0.0000     5.0418 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0418 f
  data_mem_pkt_ready_lo[1] (net)                       11.0805              0.0000     5.0418 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0418 f
  uce_1__uce/data_mem_pkt_ready_i (net)                11.0805              0.0000     5.0418 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1835    0.0001 &   5.0420 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1790    0.0754     5.1173 r
  uce_1__uce/n19 (net)                          2       5.5599              0.0000     5.1173 r
  uce_1__uce/U52/INP (INVX0)                                      0.1790    0.0082 &   5.1255 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1027    0.0714     5.1970 f
  uce_1__uce/n36 (net)                          4      10.1648              0.0000     5.1970 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1027    0.0000 &   5.1970 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0554    0.1028     5.2998 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1062              0.0000     5.2998 f
  uce_1__uce/U72/INP (INVX0)                                      0.0554    0.0000 &   5.2998 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0702    0.0435     5.3433 r
  uce_1__uce/n106 (net)                         2       8.0435              0.0000     5.3433 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0702    0.0001 &   5.3434 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2705    0.2059 @   5.5493 f
  uce_1__uce/mem_resp_yumi_o (net)              3      96.7660              0.0000     5.5493 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.5493 f
  mem_resp_yumi_lo[1] (net)                            96.7660              0.0000     5.5493 f
  U3128/IN2 (AO22X1)                                              0.2766    0.0296 @   5.5789 f
  U3128/Q (AO22X1)                                                0.0754    0.1305     5.7094 f
  io_resp_yumi_o (net)                          1      10.9542              0.0000     5.7094 f
  io_resp_yumi_o (out)                                            0.0754    0.0287 &   5.7380 f
  data arrival time                                                                    5.7380

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.7380
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1620


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4502     0.4502
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2083   0.0000   0.4502 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.1614   0.2888   0.7390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  59.1827   0.0000   0.7390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   59.1827              0.0000     0.7390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7390 f
  core/be/be_calculator/csr_cmd_o[73] (net)            59.1827              0.0000     0.7390 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7390 f
  core/be/csr_cmd[73] (net)                            59.1827              0.0000     0.7390 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7390 f
  core/be/be_mem/csr_cmd_i[73] (net)                   59.1827              0.0000     0.7390 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7390 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               59.1827              0.0000     0.7390 f
  core/be/be_mem/csr/icc_place119/INP (INVX2)                     0.1614    0.0013 &   0.7402 f
  core/be/be_mem/csr/icc_place119/ZN (INVX2)                      0.1113    0.0678     0.8080 r
  core/be/be_mem/csr/n893 (net)                12      42.9683              0.0000     0.8080 r
  core/be/be_mem/csr/U50/IN1 (NOR2X1)                             0.1113    0.0002 &   0.8082 r
  core/be/be_mem/csr/U50/QN (NOR2X1)                              0.0807    0.0536     0.8618 f
  core/be/be_mem/csr/n195 (net)                 3       7.0778              0.0000     0.8618 f
  core/be/be_mem/csr/U51/INP (INVX0)                              0.0807    0.0000 &   0.8618 f
  core/be/be_mem/csr/U51/ZN (INVX0)                               0.1307    0.0765     0.9384 r
  core/be/be_mem/csr/n928 (net)                 5      17.7080              0.0000     0.9384 r
  core/be/be_mem/csr/U53/IN1 (NOR2X2)                             0.1307    0.0001 &   0.9385 r
  core/be/be_mem/csr/U53/QN (NOR2X2)                              0.0471    0.0285     0.9670 f
  core/be/be_mem/csr/n19 (net)                  1       4.0060              0.0000     0.9670 f
  core/be/be_mem/csr/U54/IN1 (NAND2X1)                            0.0471    0.0000 &   0.9670 f
  core/be/be_mem/csr/U54/QN (NAND2X1)                             0.0687    0.0349     1.0019 r
  core/be/be_mem/csr/n83 (net)                  2       6.7992              0.0000     1.0019 r
  core/be/be_mem/csr/U156/IN1 (NOR2X0)                            0.0687    0.0000 &   1.0020 r
  core/be/be_mem/csr/U156/QN (NOR2X0)                             0.0624    0.0420     1.0440 f
  core/be/be_mem/csr/n84 (net)                  1       3.7445              0.0000     1.0440 f
  core/be/be_mem/csr/U157/IN1 (NOR2X0)                            0.0624    0.0000 &   1.0440 f
  core/be/be_mem/csr/U157/QN (NOR2X0)                             0.0700    0.0384     1.0824 r
  core/be/be_mem/csr/n86 (net)                  1       3.5066              0.0000     1.0824 r
  core/be/be_mem/csr/U159/IN1 (NOR2X0)                            0.0700    0.0000 &   1.0825 r
  core/be/be_mem/csr/U159/QN (NOR2X0)                             0.0521    0.0378     1.1203 f
  core/be/be_mem/csr/n1415 (net)                1       2.7539              0.0000     1.1203 f
  core/be/be_mem/csr/icc_place167/INP (NBUFFX2)                   0.0521    0.0000 &   1.1203 f
  core/be/be_mem/csr/icc_place167/Z (NBUFFX2)                     0.2809    0.1881 @   1.3084 f
  core/be/be_mem/csr/n1592 (net)               43     182.3748              0.0000     1.3084 f
  core/be/be_mem/csr/U1202/IN1 (NOR2X1)                           0.2813    0.0015 @   1.3100 f
  core/be/be_mem/csr/U1202/QN (NOR2X1)                            0.1293    0.0630     1.3729 r
  core/be/be_mem/csr/n922 (net)                 1       7.2364              0.0000     1.3729 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X2)                          0.1293    0.0000 &   1.3730 r
  core/be/be_mem/csr/U1204/QN (NAND2X2)                           0.0620    0.0399     1.4129 f
  core/be/be_mem/csr/n1602 (net)                3      10.5517              0.0000     1.4129 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.0620    0.0000 &   1.4130 f
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1644    0.0748     1.4877 r
  core/be/be_mem/csr/n1587 (net)                4      19.4327              0.0000     1.4877 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X2)                          0.1644    0.0002 &   1.4879 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0718    0.0469     1.5349 f
  core/be/be_mem/csr/n1332 (net)                4      16.0407              0.0000     1.5349 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0718    0.0001 &   1.5350 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0354    0.0209     1.5559 r
  core/be/be_mem/csr/n1275 (net)                1       3.1113              0.0000     1.5559 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0354    0.0000 &   1.5559 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.0851    0.0340     1.5899 f
  core/be/be_mem/csr/n1278 (net)                1       3.5121              0.0000     1.5899 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.0851    0.0000 &   1.5899 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0948    0.0564     1.6463 r
  core/be/be_mem/csr/n1280 (net)                1       8.3149              0.0000     1.6463 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0948    0.0094 &   1.6557 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0665    0.0382     1.6940 f
  core/be/be_mem/csr/n1285 (net)                1       4.5284              0.0000     1.6940 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0665    0.0000 &   1.6940 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0651    0.0327     1.7267 r
  core/be/be_mem/csr/n1287 (net)                1       4.4361              0.0000     1.7267 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0651    0.0000 &   1.7267 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0515    0.0299     1.7566 f
  core/be/be_mem/csr/n1295 (net)                1       2.7381              0.0000     1.7566 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0515    0.0000 &   1.7566 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0331    0.1007     1.8573 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.7820              0.0000     1.8573 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8573 r
  core/be/be_mem/csr_illegal_instr_lo (net)             4.7820              0.0000     1.8573 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0331    0.0000 &   1.8574 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1558    0.0369     1.8943 f
  core/be/be_mem/n8 (net)                       1       8.0959              0.0000     1.8943 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1558    0.0031 &   1.8974 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0959    0.0588     1.9562 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  23.0729   0.0000   1.9562 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9562 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    23.0729              0.0000     1.9562 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9562 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   23.0729              0.0000     1.9562 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9562 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  23.0729             0.0000     1.9562 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9562 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  23.0729   0.0000   1.9562 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0959   0.0020 &   1.9582 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0480   0.0728   2.0310 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   9.4392   0.0000   2.0310 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0480   0.0000 &   2.0310 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0491   0.0708   2.1018 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.5812   0.0000   2.1018 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0491   0.0000 &   2.1019 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0460   0.0707   2.1726 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.2972   0.0000   2.1726 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0460   0.0000 &   2.1726 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0400   0.0664   2.2390 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.1662   0.0000   2.2390 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0400   0.0000 &   2.2390 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0485   0.0706   2.3096 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.8012   0.0000   2.3096 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0485   0.0000 &   2.3096 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0451   0.0709   2.3805 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.4897   0.0000   2.3805 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0451   0.0000 &   2.3805 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0393   0.0655   2.4460 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.8122   0.0000   2.4460 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0393   0.0000 &   2.4461 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0501   0.0708   2.5168 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  10.0611   0.0000   2.5168 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0501   0.0001 &   2.5169 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0447   0.0708   2.5877 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.1794   0.0000   2.5877 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0447   0.0000 &   2.5877 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0303   0.0596   2.6473 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   2.5357   0.0000   2.6473 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6473 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   2.5357      0.0000     2.6473 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0303    0.0000 &   2.6474 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0314    0.0548     2.7021 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   2.7704      0.0000     2.7021 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7021 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   2.7704         0.0000     2.7021 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7021 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   2.7704            0.0000     2.7021 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7021 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   2.7704   0.0000   2.7021 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7021 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   2.7704   0.0000   2.7021 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7021 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   2.7704   0.0000   2.7021 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7021 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   2.7704   0.0000   2.7021 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0314   0.0000 &   2.7021 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0305   0.0533   2.7554 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.7285   0.0000   2.7554 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7554 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.7285   0.0000   2.7554 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0305   0.0000 &   2.7554 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0426   0.0561   2.8115 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.5909   0.0000   2.8115 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8115 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.5909   0.0000   2.8115 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0426   0.0001 &   2.8116 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0415   0.0584   2.8699 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.2099   0.0000   2.8699 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8699 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.2099   0.0000   2.8699 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0415   0.0000 &   2.8700 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0607   0.0778   2.9478 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  26.7176   0.0000   2.9478 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9478 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  26.7176        0.0000     2.9478 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0607    0.0016 &   2.9494 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0308    0.0561     3.0055 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.2828        0.0000     3.0055 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0055 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.2828              0.0000     3.0055 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0055 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.2828              0.0000     3.0055 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0308    0.0000 &   3.0055 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1515    0.0548     3.0603 f
  core/be/be_mem/csr/n1115 (net)                4      12.4403              0.0000     3.0603 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1515    0.0001 &   3.0604 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1261    0.0783     3.1386 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4274              0.0000     3.1386 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1261    0.0001 &   3.1387 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1331    0.0564     3.1951 f
  core/be/be_mem/csr/n1202 (net)                3       7.1271              0.0000     3.1951 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1331    0.0000 &   3.1951 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3423    0.2481 @   3.4432 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     204.8712              0.0000     3.4432 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4432 f
  core/be/be_mem/trap_pkt_o[2] (net)                  204.8712              0.0000     3.4432 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4432 f
  core/be/n8 (net)                                    204.8712              0.0000     3.4432 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4432 f
  core/be/be_checker/trap_pkt_i[2] (net)              204.8712              0.0000     3.4432 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4432 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     204.8712              0.0000     3.4432 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3424    0.0002 @   3.4434 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3183    0.2681 @   3.7115 f
  core/be/be_checker/director/n276 (net)       42     249.4573              0.0000     3.7115 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3203    0.0157 @   3.7272 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2057    0.1245     3.8518 r
  core/be/be_checker/director/n106 (net)        4      27.0153              0.0000     3.8518 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2057    0.0060 &   3.8578 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1222    0.1567     4.0145 f
  core/be/be_checker/director/flush_o (net)     7      35.5259              0.0000     4.0145 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     4.0145 f
  core/be/be_checker/flush_o (net)                     35.5259              0.0000     4.0145 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     4.0145 f
  core/be/flush (net)                                  35.5259              0.0000     4.0145 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     4.0145 f
  core/be/be_calculator/flush_i (net)                  35.5259              0.0000     4.0145 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1222    0.0002 &   4.0147 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1273    0.1230 @   4.1377 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  43.4355       0.0000     4.1377 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1377 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      43.4355              0.0000     4.1377 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1273    0.0109 @   4.1486 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1912    0.0981     4.2467 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  32.3766           0.0000     4.2467 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2467 r
  core/be/be_calculator/mmu_cmd_v_o (net)              32.3766              0.0000     4.2467 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2467 r
  core/be/mmu_cmd_v (net)                              32.3766              0.0000     4.2467 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2467 r
  core/be/be_mem/mmu_cmd_v_i (net)                     32.3766              0.0000     4.2467 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1912    0.0200 &   4.2667 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1099    0.1369     4.4036 r
  core/be/be_mem/dcache_pkt_v (net)             2      21.2601              0.0000     4.4036 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4036 r
  core/be/be_mem/dcache/v_i (net)                      21.2601              0.0000     4.4036 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1099    0.0040 &   4.4076 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0836    0.1480 @   4.5556 f
  core/be/be_mem/dcache/n664 (net)              9      46.3729              0.0000     4.5556 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.0844    0.0056 @   4.5612 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3022    0.1495     4.7107 r
  core/be/be_mem/dcache/n734 (net)             10      33.4990              0.0000     4.7107 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3022    0.0007 &   4.7114 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0987    0.0603     4.7717 f
  core/be/be_mem/dcache/n733 (net)              1       2.6667              0.0000     4.7717 f
  core/be/be_mem/dcache/icc_place175/INP (NBUFFX2)                0.0987    0.0000 &   4.7717 f
  core/be/be_mem/dcache/icc_place175/Z (NBUFFX2)                  0.1542    0.1316 @   4.9033 f
  core/be/be_mem/dcache/n900 (net)             13      95.0358              0.0000     4.9033 f
  core/be/be_mem/dcache/icc_place176/INP (INVX0)                  0.1543    0.0079 @   4.9113 f
  core/be/be_mem/dcache/icc_place176/ZN (INVX0)                   0.0723    0.0416     4.9529 r
  core/be/be_mem/dcache/n902 (net)              1       4.0122              0.0000     4.9529 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0723    0.0036 &   4.9565 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1835    0.0846     5.0411 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  11.0805           0.0000     5.0411 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0411 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            11.0805              0.0000     5.0411 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0411 f
  core/be/data_mem_pkt_ready_o (net)                   11.0805              0.0000     5.0411 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0411 f
  core/data_mem_pkt_ready_o[1] (net)                   11.0805              0.0000     5.0411 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0411 f
  data_mem_pkt_ready_lo[1] (net)                       11.0805              0.0000     5.0411 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0411 f
  uce_1__uce/data_mem_pkt_ready_i (net)                11.0805              0.0000     5.0411 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1835    0.0001 &   5.0412 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1790    0.0754     5.1166 r
  uce_1__uce/n19 (net)                          2       5.5599              0.0000     5.1166 r
  uce_1__uce/U52/INP (INVX0)                                      0.1790    0.0082 &   5.1248 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1027    0.0714     5.1962 f
  uce_1__uce/n36 (net)                          4      10.1648              0.0000     5.1962 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1027    0.0000 &   5.1963 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0554    0.1028     5.2991 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1062              0.0000     5.2991 f
  uce_1__uce/U72/INP (INVX0)                                      0.0554    0.0000 &   5.2991 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0702    0.0435     5.3426 r
  uce_1__uce/n106 (net)                         2       8.0435              0.0000     5.3426 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0702    0.0001 &   5.3427 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2705    0.2059 @   5.5486 f
  uce_1__uce/mem_resp_yumi_o (net)              3      96.7660              0.0000     5.5486 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.5486 f
  mem_resp_yumi_lo[1] (net)                            96.7660              0.0000     5.5486 f
  U3128/IN2 (AO22X1)                                              0.2766    0.0296 @   5.5782 f
  U3128/Q (AO22X1)                                                0.0754    0.1305     5.7086 f
  io_resp_yumi_o (net)                          1      10.9542              0.0000     5.7086 f
  io_resp_yumi_o (out)                                            0.0754    0.0287 &   5.7373 f
  data arrival time                                                                    5.7373

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.7373
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1627


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4502     0.4502
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2083   0.0000   0.4502 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.1614   0.2888   0.7390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  59.1827   0.0000   0.7390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   59.1827              0.0000     0.7390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7390 f
  core/be/be_calculator/csr_cmd_o[73] (net)            59.1827              0.0000     0.7390 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7390 f
  core/be/csr_cmd[73] (net)                            59.1827              0.0000     0.7390 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7390 f
  core/be/be_mem/csr_cmd_i[73] (net)                   59.1827              0.0000     0.7390 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7390 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               59.1827              0.0000     0.7390 f
  core/be/be_mem/csr/icc_place119/INP (INVX2)                     0.1614    0.0013 &   0.7402 f
  core/be/be_mem/csr/icc_place119/ZN (INVX2)                      0.1113    0.0678     0.8080 r
  core/be/be_mem/csr/n893 (net)                12      42.9683              0.0000     0.8080 r
  core/be/be_mem/csr/U50/IN1 (NOR2X1)                             0.1113    0.0002 &   0.8082 r
  core/be/be_mem/csr/U50/QN (NOR2X1)                              0.0807    0.0536     0.8618 f
  core/be/be_mem/csr/n195 (net)                 3       7.0778              0.0000     0.8618 f
  core/be/be_mem/csr/U90/IN1 (NAND2X0)                            0.0807    0.0000 &   0.8618 f
  core/be/be_mem/csr/U90/QN (NAND2X0)                             0.0680    0.0434     0.9052 r
  core/be/be_mem/csr/n38 (net)                  1       3.2080              0.0000     0.9052 r
  core/be/be_mem/csr/U91/IN2 (NOR2X0)                             0.0680    0.0000 &   0.9052 r
  core/be/be_mem/csr/U91/QN (NOR2X0)                              0.1037    0.0750     0.9802 f
  core/be/be_mem/csr/n53 (net)                  3      11.9731              0.0000     0.9802 f
  core/be/be_mem/csr/U106/IN1 (NAND2X1)                           0.1037    0.0002 &   0.9804 f
  core/be/be_mem/csr/U106/QN (NAND2X1)                            0.0744    0.0469     1.0272 r
  core/be/be_mem/csr/n51 (net)                  2       7.8229              0.0000     1.0272 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.0744    0.0000 &   1.0273 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.1032    0.0450     1.0722 f
  core/be/be_mem/csr/n1455 (net)                1       4.3210              0.0000     1.0722 f
  core/be/be_mem/csr/icc_place144/INP (NBUFFX2)                   0.1032    0.0018 &   1.0740 f
  core/be/be_mem/csr/icc_place144/Z (NBUFFX2)                     0.2619    0.1928 @   1.2668 f
  core/be/be_mem/csr/n1236 (net)               43     171.4841              0.0000     1.2668 f
  core/be/be_mem/csr/icc_place145/INP (INVX0)                     0.2620    0.0017 @   1.2685 f
  core/be/be_mem/csr/icc_place145/ZN (INVX0)                      0.1366    0.0800     1.3485 r
  core/be/be_mem/csr/n1237 (net)                3      10.4079              0.0000     1.3485 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X1)                          0.1366    0.0027 &   1.3513 r
  core/be/be_mem/csr/U1196/QN (NAND2X1)                           0.0719    0.0475     1.3987 f
  core/be/be_mem/csr/n916 (net)                 1       5.8932              0.0000     1.3987 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X2)                           0.0719    0.0000 &   1.3988 f
  core/be/be_mem/csr/U1197/QN (NOR2X2)                            0.0902    0.0271     1.4259 r
  core/be/be_mem/csr/n917 (net)                 1       3.7626              0.0000     1.4259 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.0902    0.0000 &   1.4259 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0780    0.0439     1.4698 f
  core/be/be_mem/csr/n1116 (net)                2       8.1987              0.0000     1.4698 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X2)                           0.0780    0.0000 &   1.4698 f
  core/be/be_mem/csr/U1201/QN (NOR2X2)                            0.0647    0.0363     1.5062 r
  core/be/be_mem/csr/n923 (net)                 1       7.0813              0.0000     1.5062 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0647    0.0000 &   1.5062 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0718    0.0402     1.5464 f
  core/be/be_mem/csr/n1332 (net)                4      16.0407              0.0000     1.5464 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0718    0.0001 &   1.5465 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0354    0.0209     1.5674 r
  core/be/be_mem/csr/n1275 (net)                1       3.1113              0.0000     1.5674 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0354    0.0000 &   1.5674 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.0851    0.0340     1.6014 f
  core/be/be_mem/csr/n1278 (net)                1       3.5121              0.0000     1.6014 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.0851    0.0000 &   1.6014 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0948    0.0564     1.6578 r
  core/be/be_mem/csr/n1280 (net)                1       8.3149              0.0000     1.6578 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0948    0.0094 &   1.6673 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0665    0.0382     1.7055 f
  core/be/be_mem/csr/n1285 (net)                1       4.5284              0.0000     1.7055 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0665    0.0000 &   1.7055 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0651    0.0327     1.7382 r
  core/be/be_mem/csr/n1287 (net)                1       4.4361              0.0000     1.7382 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0651    0.0000 &   1.7382 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0515    0.0299     1.7682 f
  core/be/be_mem/csr/n1295 (net)                1       2.7381              0.0000     1.7682 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0515    0.0000 &   1.7682 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0331    0.1007     1.8689 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.7820              0.0000     1.8689 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8689 r
  core/be/be_mem/csr_illegal_instr_lo (net)             4.7820              0.0000     1.8689 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0331    0.0000 &   1.8689 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1558    0.0369     1.9058 f
  core/be/be_mem/n8 (net)                       1       8.0959              0.0000     1.9058 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1558    0.0031 &   1.9090 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0959    0.0588     1.9677 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  23.0729   0.0000   1.9677 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9677 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    23.0729              0.0000     1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   23.0729              0.0000     1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  23.0729             0.0000     1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  23.0729   0.0000   1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0959   0.0020 &   1.9697 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0480   0.0728   2.0425 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   9.4392   0.0000   2.0425 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0480   0.0000 &   2.0425 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0491   0.0708   2.1134 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.5812   0.0000   2.1134 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0491   0.0000 &   2.1134 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0460   0.0707   2.1841 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.2972   0.0000   2.1841 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0460   0.0000 &   2.1841 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0400   0.0664   2.2505 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.1662   0.0000   2.2505 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0400   0.0000 &   2.2506 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0485   0.0706   2.3211 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.8012   0.0000   2.3211 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0485   0.0000 &   2.3212 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0451   0.0709   2.3920 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.4897   0.0000   2.3920 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0451   0.0000 &   2.3920 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0393   0.0655   2.4576 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.8122   0.0000   2.4576 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0393   0.0000 &   2.4576 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0501   0.0708   2.5284 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  10.0611   0.0000   2.5284 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0501   0.0001 &   2.5284 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0447   0.0708   2.5992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.1794   0.0000   2.5992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0447   0.0000 &   2.5992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0285   0.0549   2.6542 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   5.9367   0.0000   2.6542 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6542 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   5.9367      0.0000     2.6542 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0285    0.0000 &   2.6542 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0292    0.0233     2.6775 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.0404         0.0000     2.6775 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0292    0.0000 &   2.6775 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0564    0.0325     2.7100 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   2.7390      0.0000     2.7100 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7100 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   2.7390         0.0000     2.7100 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7100 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   2.7390            0.0000     2.7100 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7100 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   2.7390   0.0000   2.7100 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7100 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   2.7390   0.0000   2.7100 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7100 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   2.7390   0.0000   2.7100 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7100 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   2.7390   0.0000   2.7100 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0564   0.0000 &   2.7100 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0315   0.0597   2.7697 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.7805   0.0000   2.7697 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7697 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.7805   0.0000   2.7697 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0315   0.0000 &   2.7697 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0329   0.0502   2.8200 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.0306   0.0000   2.8200 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8200 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.0306   0.0000   2.8200 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0329   0.0000 &   2.8200 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0415   0.0649   2.8849 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.2099   0.0000   2.8849 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8849 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.2099   0.0000   2.8849 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0415   0.0000 &   2.8849 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0607   0.0778   2.9627 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  26.7176   0.0000   2.9627 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9627 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  26.7176        0.0000     2.9627 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0607    0.0016 &   2.9643 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0308    0.0561     3.0204 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.2828        0.0000     3.0204 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0204 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.2828              0.0000     3.0204 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0204 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.2828              0.0000     3.0204 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0308    0.0000 &   3.0204 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1515    0.0548     3.0752 f
  core/be/be_mem/csr/n1115 (net)                4      12.4403              0.0000     3.0752 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1515    0.0001 &   3.0753 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1261    0.0783     3.1536 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4274              0.0000     3.1536 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1261    0.0001 &   3.1537 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1331    0.0564     3.2100 f
  core/be/be_mem/csr/n1202 (net)                3       7.1271              0.0000     3.2100 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1331    0.0000 &   3.2100 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3423    0.2481 @   3.4581 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     204.8712              0.0000     3.4581 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4581 f
  core/be/be_mem/trap_pkt_o[2] (net)                  204.8712              0.0000     3.4581 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4581 f
  core/be/n8 (net)                                    204.8712              0.0000     3.4581 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4581 f
  core/be/be_checker/trap_pkt_i[2] (net)              204.8712              0.0000     3.4581 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4581 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     204.8712              0.0000     3.4581 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3424    0.0002 @   3.4583 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3183    0.2681 @   3.7265 f
  core/be/be_checker/director/n276 (net)       42     249.4573              0.0000     3.7265 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3203    0.0157 @   3.7422 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2057    0.1245     3.8667 r
  core/be/be_checker/director/n106 (net)        4      27.0153              0.0000     3.8667 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2057    0.0060 &   3.8727 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1222    0.1567     4.0295 f
  core/be/be_checker/director/flush_o (net)     7      35.5259              0.0000     4.0295 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     4.0295 f
  core/be/be_checker/flush_o (net)                     35.5259              0.0000     4.0295 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     4.0295 f
  core/be/flush (net)                                  35.5259              0.0000     4.0295 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     4.0295 f
  core/be/be_calculator/flush_i (net)                  35.5259              0.0000     4.0295 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1222    0.0002 &   4.0297 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1273    0.1230 @   4.1526 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  43.4355       0.0000     4.1526 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1526 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      43.4355              0.0000     4.1526 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1273    0.0109 @   4.1636 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1912    0.0981     4.2616 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  32.3766           0.0000     4.2616 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2616 r
  core/be/be_calculator/mmu_cmd_v_o (net)              32.3766              0.0000     4.2616 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2616 r
  core/be/mmu_cmd_v (net)                              32.3766              0.0000     4.2616 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2616 r
  core/be/be_mem/mmu_cmd_v_i (net)                     32.3766              0.0000     4.2616 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1912    0.0200 &   4.2816 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1099    0.1369     4.4185 r
  core/be/be_mem/dcache_pkt_v (net)             2      21.2601              0.0000     4.4185 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4185 r
  core/be/be_mem/dcache/v_i (net)                      21.2601              0.0000     4.4185 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1099    0.0040 &   4.4226 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0836    0.1480 @   4.5706 f
  core/be/be_mem/dcache/n664 (net)              9      46.3729              0.0000     4.5706 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.0844    0.0056 @   4.5762 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3022    0.1495     4.7257 r
  core/be/be_mem/dcache/n734 (net)             10      33.4990              0.0000     4.7257 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3022    0.0007 &   4.7263 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0987    0.0603     4.7866 f
  core/be/be_mem/dcache/n733 (net)              1       2.6667              0.0000     4.7866 f
  core/be/be_mem/dcache/icc_place175/INP (NBUFFX2)                0.0987    0.0000 &   4.7866 f
  core/be/be_mem/dcache/icc_place175/Z (NBUFFX2)                  0.1542    0.1316 @   4.9183 f
  core/be/be_mem/dcache/n900 (net)             13      95.0358              0.0000     4.9183 f
  core/be/be_mem/dcache/icc_place176/INP (INVX0)                  0.1543    0.0079 @   4.9262 f
  core/be/be_mem/dcache/icc_place176/ZN (INVX0)                   0.0723    0.0416     4.9678 r
  core/be/be_mem/dcache/n902 (net)              1       4.0122              0.0000     4.9678 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0723    0.0036 &   4.9714 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1835    0.0846     5.0560 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  11.0805           0.0000     5.0560 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0560 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            11.0805              0.0000     5.0560 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0560 f
  core/be/data_mem_pkt_ready_o (net)                   11.0805              0.0000     5.0560 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0560 f
  core/data_mem_pkt_ready_o[1] (net)                   11.0805              0.0000     5.0560 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0560 f
  data_mem_pkt_ready_lo[1] (net)                       11.0805              0.0000     5.0560 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0560 f
  uce_1__uce/data_mem_pkt_ready_i (net)                11.0805              0.0000     5.0560 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1835    0.0001 &   5.0562 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1790    0.0754     5.1315 r
  uce_1__uce/n19 (net)                          2       5.5599              0.0000     5.1315 r
  uce_1__uce/U52/INP (INVX0)                                      0.1790    0.0082 &   5.1398 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1027    0.0714     5.2112 f
  uce_1__uce/n36 (net)                          4      10.1648              0.0000     5.2112 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1027    0.0000 &   5.2112 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0554    0.1028     5.3140 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1062              0.0000     5.3140 f
  uce_1__uce/U72/INP (INVX0)                                      0.0554    0.0000 &   5.3140 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0702    0.0435     5.3576 r
  uce_1__uce/n106 (net)                         2       8.0435              0.0000     5.3576 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0702    0.0001 &   5.3577 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2705    0.2059 @   5.5635 f
  uce_1__uce/mem_resp_yumi_o (net)              3      96.7660              0.0000     5.5635 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.5635 f
  mem_resp_yumi_lo[1] (net)                            96.7660              0.0000     5.5635 f
  U3127/IN4 (OA221X1)                                             0.2766    0.0296 @   5.5931 f
  U3127/Q (OA221X1)                                               0.0770    0.1333     5.7264 f
  mem_resp_yumi_o (net)                         1      10.5620              0.0000     5.7264 f
  mem_resp_yumi_o (out)                                           0.0770    0.0030 &   5.7294 f
  data arrival time                                                                    5.7294

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.7294
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1706


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4499     0.4499
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)   0.2083   0.0000   0.4499 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/Q (DFFX1)   0.0657   0.2337   0.6836 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (net)     5  18.2001   0.0000   0.6836 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6836 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (net)   18.2001              0.0000     0.6836 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (bp_be_pipe_mem_02_0)        0.0000     0.6836 f
  core/be/be_calculator/csr_cmd_o[71] (net)            18.2001              0.0000     0.6836 f
  core/be/be_calculator/csr_cmd_o[71] (bp_be_calculator_top_02_0)           0.0000     0.6836 f
  core/be/csr_cmd[71] (net)                            18.2001              0.0000     0.6836 f
  core/be/be_mem/csr_cmd_i[71] (bp_be_mem_top_02_0)                         0.0000     0.6836 f
  core/be/be_mem/csr_cmd_i[71] (net)                   18.2001              0.0000     0.6836 f
  core/be/be_mem/csr/csr_cmd_i[71] (bp_be_csr_02_0)                         0.0000     0.6836 f
  core/be/be_mem/csr/csr_cmd_i[71] (net)               18.2001              0.0000     0.6836 f
  core/be/be_mem/csr/U6/INP (INVX0)                               0.0657    0.0004 &   0.6840 f
  core/be/be_mem/csr/U6/ZN (INVX0)                                0.0736    0.0462     0.7302 r
  core/be/be_mem/csr/n24 (net)                  2       8.1496              0.0000     0.7302 r
  core/be/be_mem/csr/U7/IN1 (NAND2X1)                             0.0736    0.0000 &   0.7302 r
  core/be/be_mem/csr/U7/QN (NAND2X1)                              0.0484    0.0339     0.7641 f
  core/be/be_mem/csr/n1 (net)                   1       3.8564              0.0000     0.7641 f
  core/be/be_mem/csr/U8/IN1 (NOR2X0)                              0.0484    0.0000 &   0.7641 f
  core/be/be_mem/csr/U8/QN (NOR2X0)                               0.0912    0.0495     0.8136 r
  core/be/be_mem/csr/n18 (net)                  2       7.0791              0.0000     0.8136 r
  core/be/be_mem/csr/U10/IN1 (NAND2X0)                            0.0912    0.0001 &   0.8137 r
  core/be/be_mem/csr/U10/QN (NAND2X0)                             0.1696    0.1058     0.9194 f
  core/be/be_mem/csr/n139 (net)                 5      16.4031              0.0000     0.9194 f
  core/be/be_mem/csr/U15/IN1 (NOR2X0)                             0.1696    0.0001 &   0.9195 f
  core/be/be_mem/csr/U15/QN (NOR2X0)                              0.1587    0.0909     1.0104 r
  core/be/be_mem/csr/n911 (net)                 4      12.4306              0.0000     1.0104 r
  core/be/be_mem/csr/U133/IN1 (NAND2X0)                           0.1587    0.0002 &   1.0105 r
  core/be/be_mem/csr/U133/QN (NAND2X0)                            0.1515    0.1012     1.1117 f
  core/be/be_mem/csr/n912 (net)                 4      11.8722              0.0000     1.1117 f
  core/be/be_mem/csr/U135/IN1 (NOR2X0)                            0.1515    0.0001 &   1.1118 f
  core/be/be_mem/csr/U135/QN (NOR2X0)                             0.4197    0.2192     1.3310 r
  core/be/be_mem/csr/n1701 (net)               16      48.3168              0.0000     1.3310 r
  core/be/be_mem/csr/U1188/IN2 (NOR2X0)                           0.4197    0.0011 &   1.3321 r
  core/be/be_mem/csr/U1188/QN (NOR2X0)                            0.1611    0.1051     1.4371 f
  core/be/be_mem/csr/n1712 (net)                2       5.4808              0.0000     1.4371 f
  core/be/be_mem/csr/U1189/IN1 (NAND2X0)                          0.1611    0.0000 &   1.4372 f
  core/be/be_mem/csr/U1189/QN (NAND2X0)                           0.1998    0.0797     1.5169 r
  core/be/be_mem/csr/n942 (net)                 2       8.1523              0.0000     1.5169 r
  core/be/be_mem/csr/U1190/IN1 (NOR2X1)                           0.1998    0.0000 &   1.5170 r
  core/be/be_mem/csr/U1190/QN (NOR2X1)                            0.1966    0.0842     1.6012 f
  core/be/be_mem/csr/n1274 (net)                4      12.6836              0.0000     1.6012 f
  core/be/be_mem/csr/U1693/IN2 (NAND4X0)                          0.1966    0.0001 &   1.6012 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1058    0.0644     1.6656 r
  core/be/be_mem/csr/n1278 (net)                1       3.5761              0.0000     1.6656 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1058    0.0000 &   1.6656 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0912    0.0581     1.7237 f
  core/be/be_mem/csr/n1280 (net)                1       8.2644              0.0000     1.7237 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0912    0.0083 &   1.7320 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0748    0.0359     1.7679 r
  core/be/be_mem/csr/n1285 (net)                1       4.5789              0.0000     1.7679 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0748    0.0029 &   1.7709 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0539    0.0355     1.8063 f
  core/be/be_mem/csr/n1287 (net)                1       4.3855              0.0000     1.8063 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0539    0.0000 &   1.8064 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0596    0.0265     1.8329 r
  core/be/be_mem/csr/n1295 (net)                1       2.7624              0.0000     1.8329 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0596    0.0000 &   1.8329 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0298    0.1004     1.9333 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.7314              0.0000     1.9333 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9333 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.7314              0.0000     1.9333 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0298    0.0000 &   1.9333 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1548    0.0338     1.9671 r
  core/be/be_mem/n8 (net)                       1       8.1477              0.0000     1.9671 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1548    0.0032 &   1.9703 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0930    0.0612     2.0315 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.6822   0.0000   2.0315 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0315 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.6822              0.0000     2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.6822              0.0000     2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.6822             0.0000     2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.6822   0.0000   2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0930   0.0018 &   2.0333 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0443   0.0701   2.1034 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   9.2082   0.0000   2.1034 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0443   0.0000 &   2.1034 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0441   0.0646   2.1680 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.3945   0.0000   2.1680 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0441   0.0000 &   2.1680 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0419   0.0641   2.2321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.1104   0.0000   2.2321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0419   0.0000 &   2.2321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0368   0.0601   2.2922 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.0386   0.0000   2.2922 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0368   0.0000 &   2.2923 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0431   0.0657   2.3579 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.5702   0.0000   2.3579 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0431   0.0000 &   2.3580 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0402   0.0643   2.4223 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.3029   0.0000   2.4223 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0402   0.0000 &   2.4223 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0360   0.0593   2.4816 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.6846   0.0000   2.4816 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0360   0.0000 &   2.4816 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0456   0.0660   2.5476 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8301   0.0000   2.5476 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0456   0.0001 &   2.5477 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0411   0.0641   2.6117 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   7.9926   0.0000   2.6117 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0411   0.0000 &   2.6117 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0250   0.0514   2.6632 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   5.8178   0.0000   2.6632 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6632 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   5.8178      0.0000     2.6632 f
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0250    0.0000 &   2.6632 f
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0347    0.0221     2.6853 r
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.1107         0.0000     2.6853 r
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0347    0.0000 &   2.6853 r
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0453    0.0364     2.7217 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   2.6798      0.0000     2.7217 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7217 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   2.6798         0.0000     2.7217 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7217 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   2.6798            0.0000     2.7217 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7217 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   2.6798   0.0000   2.7217 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7217 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   2.6798   0.0000   2.7217 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7217 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   2.6798   0.0000   2.7217 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7217 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   2.6798   0.0000   2.7217 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0453   0.0000 &   2.7217 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0276   0.0543   2.7760 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.5867   0.0000   2.7760 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7760 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.5867   0.0000   2.7760 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0276   0.0000 &   2.7760 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0288   0.0506   2.8266 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   3.9344   0.0000   2.8266 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8266 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   3.9344   0.0000   2.8266 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0288   0.0000 &   2.8266 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0369   0.0606   2.8872 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.0123   0.0000   2.8872 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8872 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.0123   0.0000   2.8872 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0369   0.0000 &   2.8872 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0543   0.0780   2.9652 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  26.3083   0.0000   2.9652 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9652 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  26.3083        0.0000     2.9652 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0543    0.0014 &   2.9667 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0282    0.0542     3.0208 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.2188        0.0000     3.0208 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0208 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.2188              0.0000     3.0208 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0208 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.2188              0.0000     3.0208 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0282    0.0000 &   3.0208 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1922    0.0543     3.0751 r
  core/be/be_mem/csr/n1115 (net)                4      12.6268              0.0000     3.0751 r
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1922    0.0001 &   3.0752 r
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1203    0.0847     3.1599 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.0884              0.0000     3.1599 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1203    0.0001 &   3.1600 f
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1216    0.0503     3.2103 r
  core/be/be_mem/csr/n1202 (net)                3       7.1937              0.0000     3.2103 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1216    0.0000 &   3.2103 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3342    0.2276 @   3.4379 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     208.1774              0.0000     3.4379 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4379 r
  core/be/be_mem/trap_pkt_o[2] (net)                  208.1774              0.0000     3.4379 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4379 r
  core/be/n8 (net)                                    208.1774              0.0000     3.4379 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4379 r
  core/be/be_checker/trap_pkt_i[2] (net)              208.1774              0.0000     3.4379 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4379 r
  core/be/be_checker/director/trap_pkt_i[2] (net)     208.1774              0.0000     3.4379 r
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3343    0.0002 @   3.4381 r
  core/be/be_checker/director/U11/Q (OR3X2)                       0.4040    0.2898 @   3.7280 r
  core/be/be_checker/director/n276 (net)       42     253.0306              0.0000     3.7280 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.4079    0.0160 @   3.7439 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2190    0.1393     3.8833 f
  core/be/be_checker/director/n106 (net)        4      26.4246              0.0000     3.8833 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2190    0.0063 &   3.8895 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1203    0.1638     4.0533 r
  core/be/be_checker/director/flush_o (net)     7      36.2041              0.0000     4.0533 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     4.0533 r
  core/be/be_checker/flush_o (net)                     36.2041              0.0000     4.0533 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     4.0533 r
  core/be/flush (net)                                  36.2041              0.0000     4.0533 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     4.0533 r
  core/be/be_calculator/flush_i (net)                  36.2041              0.0000     4.0533 r
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1203    0.0002 &   4.0535 r
  core/be/be_calculator/U21/Q (OR2X1)                             0.1434    0.1236 @   4.1772 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  43.8471       0.0000     4.1772 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1772 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      43.8471              0.0000     4.1772 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1435    0.0153 @   4.1925 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1375    0.0950     4.2875 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  32.1655           0.0000     4.2875 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2875 f
  core/be/be_calculator/mmu_cmd_v_o (net)              32.1655              0.0000     4.2875 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2875 f
  core/be/mmu_cmd_v (net)                              32.1655              0.0000     4.2875 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2875 f
  core/be/be_mem/mmu_cmd_v_i (net)                     32.1655              0.0000     4.2875 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1375    0.0127 &   4.3002 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1048    0.1204     4.4206 f
  core/be/be_mem/dcache_pkt_v (net)             2      21.1855              0.0000     4.4206 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4206 f
  core/be/be_mem/dcache/v_i (net)                      21.1855              0.0000     4.4206 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1048    0.0038 &   4.4243 f
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0914    0.1472 @   4.5716 r
  core/be/be_mem/dcache/n664 (net)              9      46.8572              0.0000     4.5716 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.0921    0.0060 @   4.5776 r
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.2297    0.1489     4.7265 f
  core/be/be_mem/dcache/n734 (net)             10      33.3444              0.0000     4.7265 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.2297    0.0007 &   4.7271 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0959    0.0483     4.7754 r
  core/be/be_mem/dcache/n733 (net)              1       2.7259              0.0000     4.7754 r
  core/be/be_mem/dcache/icc_place175/INP (NBUFFX2)                0.0959    0.0000 &   4.7754 r
  core/be/be_mem/dcache/icc_place175/Z (NBUFFX2)                  0.1610    0.1287 @   4.9042 r
  core/be/be_mem/dcache/n900 (net)             13      95.2945              0.0000     4.9042 r
  core/be/be_mem/dcache/icc_place176/INP (INVX0)                  0.1611    0.0128 @   4.9170 r
  core/be/be_mem/dcache/icc_place176/ZN (INVX0)                   0.0670    0.0434     4.9604 f
  core/be/be_mem/dcache/n902 (net)              1       3.9096              0.0000     4.9604 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0670    0.0030 &   4.9634 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1771    0.0821     5.0455 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  11.2732           0.0000     5.0455 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0455 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            11.2732              0.0000     5.0455 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0455 r
  core/be/data_mem_pkt_ready_o (net)                   11.2732              0.0000     5.0455 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0455 r
  core/data_mem_pkt_ready_o[1] (net)                   11.2732              0.0000     5.0455 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0455 r
  data_mem_pkt_ready_lo[1] (net)                       11.2732              0.0000     5.0455 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0455 r
  uce_1__uce/data_mem_pkt_ready_i (net)                11.2732              0.0000     5.0455 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1771    0.0001 &   5.0456 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.1770    0.0631     5.1088 f
  uce_1__uce/n19 (net)                          2       5.4770              0.0000     5.1088 f
  uce_1__uce/U52/INP (INVX0)                                      0.1770    0.0078 &   5.1165 f
  uce_1__uce/U52/ZN (INVX0)                                       0.1149    0.0698     5.1863 r
  uce_1__uce/n36 (net)                          4      10.2750              0.0000     5.1863 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1149    0.0000 &   5.1864 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0595    0.0871     5.2735 r
  uce_1__uce/cache_req_complete_o (net)         2       7.2345              0.0000     5.2735 r
  uce_1__uce/U72/INP (INVX0)                                      0.0595    0.0000 &   5.2735 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0599    0.0451     5.3186 f
  uce_1__uce/n106 (net)                         2       7.9611              0.0000     5.3186 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0599    0.0001 &   5.3187 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3179    0.2146 @   5.5333 r
  uce_1__uce/mem_resp_yumi_o (net)              3      96.8722              0.0000     5.5333 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.5333 r
  mem_resp_yumi_lo[1] (net)                            96.8722              0.0000     5.5333 r
  U3128/IN2 (AO22X1)                                              0.3231    0.0299 @   5.5632 r
  U3128/Q (AO22X1)                                                0.0749    0.1344     5.6976 r
  io_resp_yumi_o (net)                          1      10.9542              0.0000     5.6976 r
  io_resp_yumi_o (out)                                            0.0749    0.0285 &   5.7261 r
  data arrival time                                                                    5.7261

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.7261
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1739


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4502     0.4502
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2083   0.0000   0.4502 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.1614   0.2888   0.7390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  59.1827   0.0000   0.7390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   59.1827              0.0000     0.7390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7390 f
  core/be/be_calculator/csr_cmd_o[73] (net)            59.1827              0.0000     0.7390 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7390 f
  core/be/csr_cmd[73] (net)                            59.1827              0.0000     0.7390 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7390 f
  core/be/be_mem/csr_cmd_i[73] (net)                   59.1827              0.0000     0.7390 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7390 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               59.1827              0.0000     0.7390 f
  core/be/be_mem/csr/icc_place119/INP (INVX2)                     0.1614    0.0013 &   0.7402 f
  core/be/be_mem/csr/icc_place119/ZN (INVX2)                      0.1113    0.0678     0.8080 r
  core/be/be_mem/csr/n893 (net)                12      42.9683              0.0000     0.8080 r
  core/be/be_mem/csr/U50/IN1 (NOR2X1)                             0.1113    0.0002 &   0.8082 r
  core/be/be_mem/csr/U50/QN (NOR2X1)                              0.0807    0.0536     0.8618 f
  core/be/be_mem/csr/n195 (net)                 3       7.0778              0.0000     0.8618 f
  core/be/be_mem/csr/U90/IN1 (NAND2X0)                            0.0807    0.0000 &   0.8618 f
  core/be/be_mem/csr/U90/QN (NAND2X0)                             0.0680    0.0434     0.9052 r
  core/be/be_mem/csr/n38 (net)                  1       3.2080              0.0000     0.9052 r
  core/be/be_mem/csr/U91/IN2 (NOR2X0)                             0.0680    0.0000 &   0.9052 r
  core/be/be_mem/csr/U91/QN (NOR2X0)                              0.1037    0.0750     0.9802 f
  core/be/be_mem/csr/n53 (net)                  3      11.9731              0.0000     0.9802 f
  core/be/be_mem/csr/U106/IN1 (NAND2X1)                           0.1037    0.0002 &   0.9804 f
  core/be/be_mem/csr/U106/QN (NAND2X1)                            0.0744    0.0469     1.0272 r
  core/be/be_mem/csr/n51 (net)                  2       7.8229              0.0000     1.0272 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.0744    0.0000 &   1.0273 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.1032    0.0450     1.0722 f
  core/be/be_mem/csr/n1455 (net)                1       4.3210              0.0000     1.0722 f
  core/be/be_mem/csr/icc_place144/INP (NBUFFX2)                   0.1032    0.0018 &   1.0740 f
  core/be/be_mem/csr/icc_place144/Z (NBUFFX2)                     0.2619    0.1928 @   1.2668 f
  core/be/be_mem/csr/n1236 (net)               43     171.4841              0.0000     1.2668 f
  core/be/be_mem/csr/icc_place145/INP (INVX0)                     0.2620    0.0017 @   1.2685 f
  core/be/be_mem/csr/icc_place145/ZN (INVX0)                      0.1366    0.0800     1.3485 r
  core/be/be_mem/csr/n1237 (net)                3      10.4079              0.0000     1.3485 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X1)                          0.1366    0.0027 &   1.3513 r
  core/be/be_mem/csr/U1196/QN (NAND2X1)                           0.0719    0.0475     1.3987 f
  core/be/be_mem/csr/n916 (net)                 1       5.8932              0.0000     1.3987 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X2)                           0.0719    0.0000 &   1.3988 f
  core/be/be_mem/csr/U1197/QN (NOR2X2)                            0.0902    0.0271     1.4259 r
  core/be/be_mem/csr/n917 (net)                 1       3.7626              0.0000     1.4259 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.0902    0.0000 &   1.4259 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0780    0.0439     1.4698 f
  core/be/be_mem/csr/n1116 (net)                2       8.1987              0.0000     1.4698 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X2)                           0.0780    0.0000 &   1.4698 f
  core/be/be_mem/csr/U1201/QN (NOR2X2)                            0.0647    0.0363     1.5062 r
  core/be/be_mem/csr/n923 (net)                 1       7.0813              0.0000     1.5062 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0647    0.0000 &   1.5062 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0718    0.0402     1.5464 f
  core/be/be_mem/csr/n1332 (net)                4      16.0407              0.0000     1.5464 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0718    0.0001 &   1.5465 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0354    0.0209     1.5674 r
  core/be/be_mem/csr/n1275 (net)                1       3.1113              0.0000     1.5674 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0354    0.0000 &   1.5674 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.0851    0.0340     1.6014 f
  core/be/be_mem/csr/n1278 (net)                1       3.5121              0.0000     1.6014 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.0851    0.0000 &   1.6014 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0948    0.0564     1.6578 r
  core/be/be_mem/csr/n1280 (net)                1       8.3149              0.0000     1.6578 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0948    0.0094 &   1.6673 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0665    0.0382     1.7055 f
  core/be/be_mem/csr/n1285 (net)                1       4.5284              0.0000     1.7055 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0665    0.0000 &   1.7055 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0651    0.0327     1.7382 r
  core/be/be_mem/csr/n1287 (net)                1       4.4361              0.0000     1.7382 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0651    0.0000 &   1.7382 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0515    0.0299     1.7682 f
  core/be/be_mem/csr/n1295 (net)                1       2.7381              0.0000     1.7682 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0515    0.0000 &   1.7682 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0331    0.1007     1.8689 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.7820              0.0000     1.8689 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8689 r
  core/be/be_mem/csr_illegal_instr_lo (net)             4.7820              0.0000     1.8689 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0331    0.0000 &   1.8689 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1558    0.0369     1.9058 f
  core/be/be_mem/n8 (net)                       1       8.0959              0.0000     1.9058 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1558    0.0031 &   1.9090 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0959    0.0588     1.9677 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  23.0729   0.0000   1.9677 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9677 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    23.0729              0.0000     1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   23.0729              0.0000     1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  23.0729             0.0000     1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  23.0729   0.0000   1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0959   0.0020 &   1.9697 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0480   0.0728   2.0425 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   9.4392   0.0000   2.0425 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0480   0.0000 &   2.0425 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0491   0.0708   2.1134 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.5812   0.0000   2.1134 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0491   0.0000 &   2.1134 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0460   0.0707   2.1841 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.2972   0.0000   2.1841 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0460   0.0000 &   2.1841 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0400   0.0664   2.2505 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.1662   0.0000   2.2505 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0400   0.0000 &   2.2506 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0485   0.0706   2.3211 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.8012   0.0000   2.3211 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0485   0.0000 &   2.3212 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0451   0.0709   2.3920 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.4897   0.0000   2.3920 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0451   0.0000 &   2.3920 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0393   0.0655   2.4576 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.8122   0.0000   2.4576 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0393   0.0000 &   2.4576 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0501   0.0708   2.5284 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  10.0611   0.0000   2.5284 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0501   0.0001 &   2.5284 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0447   0.0708   2.5992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.1794   0.0000   2.5992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0447   0.0000 &   2.5993 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0303   0.0596   2.6589 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   2.5357   0.0000   2.6589 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6589 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   2.5357      0.0000     2.6589 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0303    0.0000 &   2.6589 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0314    0.0548     2.7137 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   2.7704      0.0000     2.7137 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7137 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   2.7704         0.0000     2.7137 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7137 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   2.7704            0.0000     2.7137 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7137 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   2.7704   0.0000   2.7137 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7137 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   2.7704   0.0000   2.7137 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7137 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   2.7704   0.0000   2.7137 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7137 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   2.7704   0.0000   2.7137 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0314   0.0000 &   2.7137 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0305   0.0533   2.7669 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.7285   0.0000   2.7669 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7669 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.7285   0.0000   2.7669 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0305   0.0000 &   2.7670 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0426   0.0561   2.8230 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.5909   0.0000   2.8230 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8230 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.5909   0.0000   2.8230 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0426   0.0001 &   2.8231 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0415   0.0584   2.8815 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.2099   0.0000   2.8815 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8815 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.2099   0.0000   2.8815 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0415   0.0000 &   2.8815 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0607   0.0778   2.9593 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  26.7176   0.0000   2.9593 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9593 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  26.7176        0.0000     2.9593 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0607    0.0016 &   2.9609 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0308    0.0561     3.0170 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.2828        0.0000     3.0170 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0170 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.2828              0.0000     3.0170 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0170 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.2828              0.0000     3.0170 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0308    0.0000 &   3.0170 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1515    0.0548     3.0718 f
  core/be/be_mem/csr/n1115 (net)                4      12.4403              0.0000     3.0718 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1515    0.0001 &   3.0719 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1261    0.0783     3.1502 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4274              0.0000     3.1502 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1261    0.0001 &   3.1503 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1331    0.0564     3.2066 f
  core/be/be_mem/csr/n1202 (net)                3       7.1271              0.0000     3.2066 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1331    0.0000 &   3.2066 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3423    0.2481 @   3.4547 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     204.8712              0.0000     3.4547 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4547 f
  core/be/be_mem/trap_pkt_o[2] (net)                  204.8712              0.0000     3.4547 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4547 f
  core/be/n8 (net)                                    204.8712              0.0000     3.4547 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4547 f
  core/be/be_checker/trap_pkt_i[2] (net)              204.8712              0.0000     3.4547 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4547 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     204.8712              0.0000     3.4547 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3424    0.0002 @   3.4549 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3183    0.2681 @   3.7231 f
  core/be/be_checker/director/n276 (net)       42     249.4573              0.0000     3.7231 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3203    0.0157 @   3.7388 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2057    0.1245     3.8633 r
  core/be/be_checker/director/n106 (net)        4      27.0153              0.0000     3.8633 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2057    0.0060 &   3.8693 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1222    0.1567     4.0261 f
  core/be/be_checker/director/flush_o (net)     7      35.5259              0.0000     4.0261 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     4.0261 f
  core/be/be_checker/flush_o (net)                     35.5259              0.0000     4.0261 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     4.0261 f
  core/be/flush (net)                                  35.5259              0.0000     4.0261 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     4.0261 f
  core/be/be_calculator/flush_i (net)                  35.5259              0.0000     4.0261 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1222    0.0002 &   4.0263 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1273    0.1230 @   4.1492 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  43.4355       0.0000     4.1492 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1492 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      43.4355              0.0000     4.1492 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1273    0.0109 @   4.1601 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1912    0.0981     4.2582 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  32.3766           0.0000     4.2582 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2582 r
  core/be/be_calculator/mmu_cmd_v_o (net)              32.3766              0.0000     4.2582 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2582 r
  core/be/mmu_cmd_v (net)                              32.3766              0.0000     4.2582 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2582 r
  core/be/be_mem/mmu_cmd_v_i (net)                     32.3766              0.0000     4.2582 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1912    0.0200 &   4.2782 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1099    0.1369     4.4151 r
  core/be/be_mem/dcache_pkt_v (net)             2      21.2601              0.0000     4.4151 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4151 r
  core/be/be_mem/dcache/v_i (net)                      21.2601              0.0000     4.4151 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1099    0.0040 &   4.4192 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0836    0.1480 @   4.5672 f
  core/be/be_mem/dcache/n664 (net)              9      46.3729              0.0000     4.5672 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.0844    0.0056 @   4.5728 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3022    0.1495     4.7222 r
  core/be/be_mem/dcache/n734 (net)             10      33.4990              0.0000     4.7222 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3022    0.0007 &   4.7229 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0987    0.0603     4.7832 f
  core/be/be_mem/dcache/n733 (net)              1       2.6667              0.0000     4.7832 f
  core/be/be_mem/dcache/icc_place175/INP (NBUFFX2)                0.0987    0.0000 &   4.7832 f
  core/be/be_mem/dcache/icc_place175/Z (NBUFFX2)                  0.1542    0.1316 @   4.9148 f
  core/be/be_mem/dcache/n900 (net)             13      95.0358              0.0000     4.9148 f
  core/be/be_mem/dcache/icc_place176/INP (INVX0)                  0.1543    0.0079 @   4.9228 f
  core/be/be_mem/dcache/icc_place176/ZN (INVX0)                   0.0723    0.0416     4.9644 r
  core/be/be_mem/dcache/n902 (net)              1       4.0122              0.0000     4.9644 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0723    0.0036 &   4.9680 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1835    0.0846     5.0526 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  11.0805           0.0000     5.0526 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0526 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            11.0805              0.0000     5.0526 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0526 f
  core/be/data_mem_pkt_ready_o (net)                   11.0805              0.0000     5.0526 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0526 f
  core/data_mem_pkt_ready_o[1] (net)                   11.0805              0.0000     5.0526 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0526 f
  data_mem_pkt_ready_lo[1] (net)                       11.0805              0.0000     5.0526 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0526 f
  uce_1__uce/data_mem_pkt_ready_i (net)                11.0805              0.0000     5.0526 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1835    0.0001 &   5.0528 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1790    0.0754     5.1281 r
  uce_1__uce/n19 (net)                          2       5.5599              0.0000     5.1281 r
  uce_1__uce/U52/INP (INVX0)                                      0.1790    0.0082 &   5.1363 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1027    0.0714     5.2078 f
  uce_1__uce/n36 (net)                          4      10.1648              0.0000     5.2078 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1027    0.0000 &   5.2078 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0554    0.1028     5.3106 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1062              0.0000     5.3106 f
  uce_1__uce/U72/INP (INVX0)                                      0.0554    0.0000 &   5.3106 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0702    0.0435     5.3542 r
  uce_1__uce/n106 (net)                         2       8.0435              0.0000     5.3542 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0702    0.0001 &   5.3543 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2705    0.2059 @   5.5601 f
  uce_1__uce/mem_resp_yumi_o (net)              3      96.7660              0.0000     5.5601 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.5601 f
  mem_resp_yumi_lo[1] (net)                            96.7660              0.0000     5.5601 f
  U3127/IN4 (OA221X1)                                             0.2766    0.0296 @   5.5897 f
  U3127/Q (OA221X1)                                               0.0770    0.1333     5.7230 f
  mem_resp_yumi_o (net)                         1      10.5620              0.0000     5.7230 f
  mem_resp_yumi_o (out)                                           0.0770    0.0030 &   5.7260 f
  data arrival time                                                                    5.7260

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.7260
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1740


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4499     0.4499
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)   0.2083   0.0000   0.4499 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/Q (DFFX1)   0.0657   0.2337   0.6836 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (net)     5  18.2001   0.0000   0.6836 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6836 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (net)   18.2001              0.0000     0.6836 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (bp_be_pipe_mem_02_0)        0.0000     0.6836 f
  core/be/be_calculator/csr_cmd_o[71] (net)            18.2001              0.0000     0.6836 f
  core/be/be_calculator/csr_cmd_o[71] (bp_be_calculator_top_02_0)           0.0000     0.6836 f
  core/be/csr_cmd[71] (net)                            18.2001              0.0000     0.6836 f
  core/be/be_mem/csr_cmd_i[71] (bp_be_mem_top_02_0)                         0.0000     0.6836 f
  core/be/be_mem/csr_cmd_i[71] (net)                   18.2001              0.0000     0.6836 f
  core/be/be_mem/csr/csr_cmd_i[71] (bp_be_csr_02_0)                         0.0000     0.6836 f
  core/be/be_mem/csr/csr_cmd_i[71] (net)               18.2001              0.0000     0.6836 f
  core/be/be_mem/csr/U6/INP (INVX0)                               0.0657    0.0004 &   0.6840 f
  core/be/be_mem/csr/U6/ZN (INVX0)                                0.0736    0.0462     0.7302 r
  core/be/be_mem/csr/n24 (net)                  2       8.1496              0.0000     0.7302 r
  core/be/be_mem/csr/U7/IN1 (NAND2X1)                             0.0736    0.0000 &   0.7302 r
  core/be/be_mem/csr/U7/QN (NAND2X1)                              0.0484    0.0339     0.7641 f
  core/be/be_mem/csr/n1 (net)                   1       3.8564              0.0000     0.7641 f
  core/be/be_mem/csr/U8/IN1 (NOR2X0)                              0.0484    0.0000 &   0.7641 f
  core/be/be_mem/csr/U8/QN (NOR2X0)                               0.0912    0.0495     0.8136 r
  core/be/be_mem/csr/n18 (net)                  2       7.0791              0.0000     0.8136 r
  core/be/be_mem/csr/U10/IN1 (NAND2X0)                            0.0912    0.0001 &   0.8137 r
  core/be/be_mem/csr/U10/QN (NAND2X0)                             0.1696    0.1058     0.9194 f
  core/be/be_mem/csr/n139 (net)                 5      16.4031              0.0000     0.9194 f
  core/be/be_mem/csr/U15/IN1 (NOR2X0)                             0.1696    0.0001 &   0.9195 f
  core/be/be_mem/csr/U15/QN (NOR2X0)                              0.1587    0.0909     1.0104 r
  core/be/be_mem/csr/n911 (net)                 4      12.4306              0.0000     1.0104 r
  core/be/be_mem/csr/U133/IN1 (NAND2X0)                           0.1587    0.0002 &   1.0105 r
  core/be/be_mem/csr/U133/QN (NAND2X0)                            0.1515    0.1012     1.1117 f
  core/be/be_mem/csr/n912 (net)                 4      11.8722              0.0000     1.1117 f
  core/be/be_mem/csr/U135/IN1 (NOR2X0)                            0.1515    0.0001 &   1.1118 f
  core/be/be_mem/csr/U135/QN (NOR2X0)                             0.4197    0.2192     1.3310 r
  core/be/be_mem/csr/n1701 (net)               16      48.3168              0.0000     1.3310 r
  core/be/be_mem/csr/U1188/IN2 (NOR2X0)                           0.4197    0.0011 &   1.3321 r
  core/be/be_mem/csr/U1188/QN (NOR2X0)                            0.1611    0.1051     1.4371 f
  core/be/be_mem/csr/n1712 (net)                2       5.4808              0.0000     1.4371 f
  core/be/be_mem/csr/U1189/IN1 (NAND2X0)                          0.1611    0.0000 &   1.4372 f
  core/be/be_mem/csr/U1189/QN (NAND2X0)                           0.1998    0.0797     1.5169 r
  core/be/be_mem/csr/n942 (net)                 2       8.1523              0.0000     1.5169 r
  core/be/be_mem/csr/U1190/IN1 (NOR2X1)                           0.1998    0.0000 &   1.5170 r
  core/be/be_mem/csr/U1190/QN (NOR2X1)                            0.1966    0.0842     1.6012 f
  core/be/be_mem/csr/n1274 (net)                4      12.6836              0.0000     1.6012 f
  core/be/be_mem/csr/U1693/IN2 (NAND4X0)                          0.1966    0.0001 &   1.6012 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1058    0.0644     1.6656 r
  core/be/be_mem/csr/n1278 (net)                1       3.5761              0.0000     1.6656 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1058    0.0000 &   1.6656 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0912    0.0581     1.7237 f
  core/be/be_mem/csr/n1280 (net)                1       8.2644              0.0000     1.7237 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0912    0.0083 &   1.7320 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0748    0.0359     1.7679 r
  core/be/be_mem/csr/n1285 (net)                1       4.5789              0.0000     1.7679 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0748    0.0029 &   1.7709 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0539    0.0355     1.8063 f
  core/be/be_mem/csr/n1287 (net)                1       4.3855              0.0000     1.8063 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0539    0.0000 &   1.8064 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0596    0.0265     1.8329 r
  core/be/be_mem/csr/n1295 (net)                1       2.7624              0.0000     1.8329 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0596    0.0000 &   1.8329 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0298    0.1004     1.9333 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.7314              0.0000     1.9333 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9333 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.7314              0.0000     1.9333 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0298    0.0000 &   1.9333 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1548    0.0338     1.9671 r
  core/be/be_mem/n8 (net)                       1       8.1477              0.0000     1.9671 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1548    0.0032 &   1.9703 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0930    0.0612     2.0315 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.6822   0.0000   2.0315 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0315 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.6822              0.0000     2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.6822              0.0000     2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.6822             0.0000     2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.6822   0.0000   2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0930   0.0018 &   2.0333 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0443   0.0701   2.1034 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   9.2082   0.0000   2.1034 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0443   0.0000 &   2.1034 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0441   0.0646   2.1680 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.3945   0.0000   2.1680 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0441   0.0000 &   2.1680 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0419   0.0641   2.2321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.1104   0.0000   2.2321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0419   0.0000 &   2.2321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0368   0.0601   2.2922 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.0386   0.0000   2.2922 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0368   0.0000 &   2.2923 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0431   0.0657   2.3579 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.5702   0.0000   2.3579 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0431   0.0000 &   2.3580 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0402   0.0643   2.4223 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.3029   0.0000   2.4223 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0402   0.0000 &   2.4223 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0360   0.0593   2.4816 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.6846   0.0000   2.4816 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0360   0.0000 &   2.4816 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0456   0.0660   2.5476 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8301   0.0000   2.5476 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0456   0.0001 &   2.5477 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0411   0.0641   2.6117 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   7.9926   0.0000   2.6117 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0411   0.0000 &   2.6118 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0283   0.0533   2.6650 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   2.4883   0.0000   2.6650 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6650 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   2.4883      0.0000     2.6650 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0283    0.0000 &   2.6650 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0277    0.0543     2.7193 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   2.7113      0.0000     2.7193 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7193 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   2.7113         0.0000     2.7193 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7193 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   2.7113            0.0000     2.7193 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7193 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   2.7113   0.0000   2.7193 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7193 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   2.7113   0.0000   2.7193 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7193 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   2.7113   0.0000   2.7193 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7193 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   2.7113   0.0000   2.7193 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0277   0.0000 &   2.7193 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0269   0.0500   2.7694 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.5354   0.0000   2.7694 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7694 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.5354   0.0000   2.7694 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0269   0.0000 &   2.7694 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0376   0.0570   2.8264 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.3978   0.0000   2.8264 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8264 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.3978   0.0000   2.8264 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0376   0.0001 &   2.8265 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0369   0.0583   2.8848 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.0123   0.0000   2.8848 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8848 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.0123   0.0000   2.8848 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0369   0.0000 &   2.8849 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0543   0.0780   2.9629 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  26.3083   0.0000   2.9629 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9629 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  26.3083        0.0000     2.9629 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0543    0.0014 &   2.9643 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0282    0.0542     3.0184 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.2188        0.0000     3.0184 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0184 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.2188              0.0000     3.0184 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0184 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.2188              0.0000     3.0184 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0282    0.0000 &   3.0185 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1922    0.0543     3.0727 r
  core/be/be_mem/csr/n1115 (net)                4      12.6268              0.0000     3.0727 r
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1922    0.0001 &   3.0728 r
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1203    0.0847     3.1575 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.0884              0.0000     3.1575 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1203    0.0001 &   3.1576 f
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1216    0.0503     3.2079 r
  core/be/be_mem/csr/n1202 (net)                3       7.1937              0.0000     3.2079 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1216    0.0000 &   3.2079 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3342    0.2276 @   3.4356 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     208.1774              0.0000     3.4356 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4356 r
  core/be/be_mem/trap_pkt_o[2] (net)                  208.1774              0.0000     3.4356 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4356 r
  core/be/n8 (net)                                    208.1774              0.0000     3.4356 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4356 r
  core/be/be_checker/trap_pkt_i[2] (net)              208.1774              0.0000     3.4356 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4356 r
  core/be/be_checker/director/trap_pkt_i[2] (net)     208.1774              0.0000     3.4356 r
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3343    0.0002 @   3.4358 r
  core/be/be_checker/director/U11/Q (OR3X2)                       0.4040    0.2898 @   3.7256 r
  core/be/be_checker/director/n276 (net)       42     253.0306              0.0000     3.7256 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.4079    0.0160 @   3.7415 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2190    0.1393     3.8809 f
  core/be/be_checker/director/n106 (net)        4      26.4246              0.0000     3.8809 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2190    0.0063 &   3.8872 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1203    0.1638     4.0510 r
  core/be/be_checker/director/flush_o (net)     7      36.2041              0.0000     4.0510 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     4.0510 r
  core/be/be_checker/flush_o (net)                     36.2041              0.0000     4.0510 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     4.0510 r
  core/be/flush (net)                                  36.2041              0.0000     4.0510 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     4.0510 r
  core/be/be_calculator/flush_i (net)                  36.2041              0.0000     4.0510 r
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1203    0.0002 &   4.0512 r
  core/be/be_calculator/U21/Q (OR2X1)                             0.1434    0.1236 @   4.1748 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  43.8471       0.0000     4.1748 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1748 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      43.8471              0.0000     4.1748 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1435    0.0153 @   4.1901 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1375    0.0950     4.2851 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  32.1655           0.0000     4.2851 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2851 f
  core/be/be_calculator/mmu_cmd_v_o (net)              32.1655              0.0000     4.2851 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2851 f
  core/be/mmu_cmd_v (net)                              32.1655              0.0000     4.2851 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2851 f
  core/be/be_mem/mmu_cmd_v_i (net)                     32.1655              0.0000     4.2851 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1375    0.0127 &   4.2978 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1048    0.1204     4.4182 f
  core/be/be_mem/dcache_pkt_v (net)             2      21.1855              0.0000     4.4182 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4182 f
  core/be/be_mem/dcache/v_i (net)                      21.1855              0.0000     4.4182 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1048    0.0038 &   4.4220 f
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0914    0.1472 @   4.5692 r
  core/be/be_mem/dcache/n664 (net)              9      46.8572              0.0000     4.5692 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.0921    0.0060 @   4.5752 r
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.2297    0.1489     4.7241 f
  core/be/be_mem/dcache/n734 (net)             10      33.3444              0.0000     4.7241 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.2297    0.0007 &   4.7248 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0959    0.0483     4.7730 r
  core/be/be_mem/dcache/n733 (net)              1       2.7259              0.0000     4.7730 r
  core/be/be_mem/dcache/icc_place175/INP (NBUFFX2)                0.0959    0.0000 &   4.7730 r
  core/be/be_mem/dcache/icc_place175/Z (NBUFFX2)                  0.1610    0.1287 @   4.9018 r
  core/be/be_mem/dcache/n900 (net)             13      95.2945              0.0000     4.9018 r
  core/be/be_mem/dcache/icc_place176/INP (INVX0)                  0.1611    0.0128 @   4.9146 r
  core/be/be_mem/dcache/icc_place176/ZN (INVX0)                   0.0670    0.0434     4.9581 f
  core/be/be_mem/dcache/n902 (net)              1       3.9096              0.0000     4.9581 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0670    0.0030 &   4.9610 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1771    0.0821     5.0431 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  11.2732           0.0000     5.0431 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0431 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            11.2732              0.0000     5.0431 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0431 r
  core/be/data_mem_pkt_ready_o (net)                   11.2732              0.0000     5.0431 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0431 r
  core/data_mem_pkt_ready_o[1] (net)                   11.2732              0.0000     5.0431 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0431 r
  data_mem_pkt_ready_lo[1] (net)                       11.2732              0.0000     5.0431 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0431 r
  uce_1__uce/data_mem_pkt_ready_i (net)                11.2732              0.0000     5.0431 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1771    0.0001 &   5.0433 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.1770    0.0631     5.1064 f
  uce_1__uce/n19 (net)                          2       5.4770              0.0000     5.1064 f
  uce_1__uce/U52/INP (INVX0)                                      0.1770    0.0078 &   5.1142 f
  uce_1__uce/U52/ZN (INVX0)                                       0.1149    0.0698     5.1839 r
  uce_1__uce/n36 (net)                          4      10.2750              0.0000     5.1839 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1149    0.0000 &   5.1840 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0595    0.0871     5.2711 r
  uce_1__uce/cache_req_complete_o (net)         2       7.2345              0.0000     5.2711 r
  uce_1__uce/U72/INP (INVX0)                                      0.0595    0.0000 &   5.2712 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0599    0.0451     5.3162 f
  uce_1__uce/n106 (net)                         2       7.9611              0.0000     5.3162 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0599    0.0001 &   5.3163 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3179    0.2146 @   5.5309 r
  uce_1__uce/mem_resp_yumi_o (net)              3      96.8722              0.0000     5.5309 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.5309 r
  mem_resp_yumi_lo[1] (net)                            96.8722              0.0000     5.5309 r
  U3128/IN2 (AO22X1)                                              0.3231    0.0299 @   5.5608 r
  U3128/Q (AO22X1)                                                0.0749    0.1344     5.6952 r
  io_resp_yumi_o (net)                          1      10.9542              0.0000     5.6952 r
  io_resp_yumi_o (out)                                            0.0749    0.0285 &   5.7237 r
  data arrival time                                                                    5.7237

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.7237
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1763


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4502     0.4502
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2083   0.0000   0.4502 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.1614   0.2888   0.7390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  59.1827   0.0000   0.7390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   59.1827              0.0000     0.7390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7390 f
  core/be/be_calculator/csr_cmd_o[73] (net)            59.1827              0.0000     0.7390 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7390 f
  core/be/csr_cmd[73] (net)                            59.1827              0.0000     0.7390 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7390 f
  core/be/be_mem/csr_cmd_i[73] (net)                   59.1827              0.0000     0.7390 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7390 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               59.1827              0.0000     0.7390 f
  core/be/be_mem/csr/icc_place119/INP (INVX2)                     0.1614    0.0013 &   0.7402 f
  core/be/be_mem/csr/icc_place119/ZN (INVX2)                      0.1113    0.0678     0.8080 r
  core/be/be_mem/csr/n893 (net)                12      42.9683              0.0000     0.8080 r
  core/be/be_mem/csr/U50/IN1 (NOR2X1)                             0.1113    0.0002 &   0.8082 r
  core/be/be_mem/csr/U50/QN (NOR2X1)                              0.0807    0.0536     0.8618 f
  core/be/be_mem/csr/n195 (net)                 3       7.0778              0.0000     0.8618 f
  core/be/be_mem/csr/U51/INP (INVX0)                              0.0807    0.0000 &   0.8618 f
  core/be/be_mem/csr/U51/ZN (INVX0)                               0.1307    0.0765     0.9384 r
  core/be/be_mem/csr/n928 (net)                 5      17.7080              0.0000     0.9384 r
  core/be/be_mem/csr/U53/IN1 (NOR2X2)                             0.1307    0.0001 &   0.9385 r
  core/be/be_mem/csr/U53/QN (NOR2X2)                              0.0471    0.0285     0.9670 f
  core/be/be_mem/csr/n19 (net)                  1       4.0060              0.0000     0.9670 f
  core/be/be_mem/csr/U54/IN1 (NAND2X1)                            0.0471    0.0000 &   0.9670 f
  core/be/be_mem/csr/U54/QN (NAND2X1)                             0.0687    0.0349     1.0019 r
  core/be/be_mem/csr/n83 (net)                  2       6.7992              0.0000     1.0019 r
  core/be/be_mem/csr/U156/IN1 (NOR2X0)                            0.0687    0.0000 &   1.0020 r
  core/be/be_mem/csr/U156/QN (NOR2X0)                             0.0624    0.0420     1.0440 f
  core/be/be_mem/csr/n84 (net)                  1       3.7445              0.0000     1.0440 f
  core/be/be_mem/csr/U157/IN1 (NOR2X0)                            0.0624    0.0000 &   1.0440 f
  core/be/be_mem/csr/U157/QN (NOR2X0)                             0.0700    0.0384     1.0824 r
  core/be/be_mem/csr/n86 (net)                  1       3.5066              0.0000     1.0824 r
  core/be/be_mem/csr/U159/IN1 (NOR2X0)                            0.0700    0.0000 &   1.0825 r
  core/be/be_mem/csr/U159/QN (NOR2X0)                             0.0521    0.0378     1.1203 f
  core/be/be_mem/csr/n1415 (net)                1       2.7539              0.0000     1.1203 f
  core/be/be_mem/csr/icc_place167/INP (NBUFFX2)                   0.0521    0.0000 &   1.1203 f
  core/be/be_mem/csr/icc_place167/Z (NBUFFX2)                     0.2809    0.1881 @   1.3084 f
  core/be/be_mem/csr/n1592 (net)               43     182.3748              0.0000     1.3084 f
  core/be/be_mem/csr/U1202/IN1 (NOR2X1)                           0.2813    0.0015 @   1.3100 f
  core/be/be_mem/csr/U1202/QN (NOR2X1)                            0.1293    0.0630     1.3729 r
  core/be/be_mem/csr/n922 (net)                 1       7.2364              0.0000     1.3729 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X2)                          0.1293    0.0000 &   1.3730 r
  core/be/be_mem/csr/U1204/QN (NAND2X2)                           0.0620    0.0399     1.4129 f
  core/be/be_mem/csr/n1602 (net)                3      10.5517              0.0000     1.4129 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.0620    0.0000 &   1.4130 f
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1644    0.0748     1.4877 r
  core/be/be_mem/csr/n1587 (net)                4      19.4327              0.0000     1.4877 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X2)                          0.1644    0.0002 &   1.4879 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0718    0.0469     1.5349 f
  core/be/be_mem/csr/n1332 (net)                4      16.0407              0.0000     1.5349 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0718    0.0001 &   1.5350 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0354    0.0209     1.5559 r
  core/be/be_mem/csr/n1275 (net)                1       3.1113              0.0000     1.5559 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0354    0.0000 &   1.5559 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.0851    0.0340     1.5899 f
  core/be/be_mem/csr/n1278 (net)                1       3.5121              0.0000     1.5899 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.0851    0.0000 &   1.5899 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0948    0.0564     1.6463 r
  core/be/be_mem/csr/n1280 (net)                1       8.3149              0.0000     1.6463 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0948    0.0094 &   1.6557 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0665    0.0382     1.6940 f
  core/be/be_mem/csr/n1285 (net)                1       4.5284              0.0000     1.6940 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0665    0.0000 &   1.6940 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0651    0.0327     1.7267 r
  core/be/be_mem/csr/n1287 (net)                1       4.4361              0.0000     1.7267 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0651    0.0000 &   1.7267 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0515    0.0299     1.7566 f
  core/be/be_mem/csr/n1295 (net)                1       2.7381              0.0000     1.7566 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0515    0.0000 &   1.7566 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0331    0.1007     1.8573 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.7820              0.0000     1.8573 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8573 r
  core/be/be_mem/csr_illegal_instr_lo (net)             4.7820              0.0000     1.8573 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0331    0.0000 &   1.8574 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1558    0.0369     1.8943 f
  core/be/be_mem/n8 (net)                       1       8.0959              0.0000     1.8943 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1558    0.0031 &   1.8974 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0959    0.0588     1.9562 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  23.0729   0.0000   1.9562 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9562 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    23.0729              0.0000     1.9562 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9562 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   23.0729              0.0000     1.9562 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9562 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  23.0729             0.0000     1.9562 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9562 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  23.0729   0.0000   1.9562 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0959   0.0020 &   1.9582 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0480   0.0728   2.0310 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   9.4392   0.0000   2.0310 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0480   0.0000 &   2.0310 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0491   0.0708   2.1018 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.5812   0.0000   2.1018 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0491   0.0000 &   2.1019 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0460   0.0707   2.1726 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.2972   0.0000   2.1726 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0460   0.0000 &   2.1726 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0400   0.0664   2.2390 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.1662   0.0000   2.2390 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0400   0.0000 &   2.2390 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0485   0.0706   2.3096 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.8012   0.0000   2.3096 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0485   0.0000 &   2.3096 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0451   0.0709   2.3805 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.4897   0.0000   2.3805 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0451   0.0000 &   2.3805 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0393   0.0655   2.4460 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.8122   0.0000   2.4460 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0393   0.0000 &   2.4461 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0501   0.0708   2.5168 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  10.0611   0.0000   2.5168 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0501   0.0001 &   2.5169 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0447   0.0708   2.5877 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.1794   0.0000   2.5877 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0447   0.0000 &   2.5877 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0285   0.0549   2.6426 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   5.9367   0.0000   2.6426 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6426 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   5.9367      0.0000     2.6426 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0285    0.0000 &   2.6426 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0292    0.0233     2.6659 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.0404         0.0000     2.6659 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0292    0.0000 &   2.6659 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0564    0.0325     2.6984 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   2.7390      0.0000     2.6984 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6984 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   2.7390         0.0000     2.6984 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6984 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   2.7390            0.0000     2.6984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   2.7390   0.0000   2.6984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   2.7390   0.0000   2.6984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.6984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   2.7390   0.0000   2.6984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.6984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   2.7390   0.0000   2.6984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0564   0.0000 &   2.6984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0315   0.0597   2.7582 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.7805   0.0000   2.7582 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7582 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.7805   0.0000   2.7582 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0315   0.0000 &   2.7582 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0329   0.0502   2.8084 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.0306   0.0000   2.8084 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8084 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.0306   0.0000   2.8084 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0329   0.0000 &   2.8085 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0415   0.0649   2.8733 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.2099   0.0000   2.8733 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8733 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.2099   0.0000   2.8733 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0415   0.0000 &   2.8734 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0607   0.0778   2.9512 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  26.7176   0.0000   2.9512 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9512 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  26.7176        0.0000     2.9512 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0607    0.0016 &   2.9528 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0308    0.0561     3.0089 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.2828        0.0000     3.0089 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0089 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.2828              0.0000     3.0089 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0089 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.2828              0.0000     3.0089 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0308    0.0000 &   3.0089 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1515    0.0548     3.0637 f
  core/be/be_mem/csr/n1115 (net)                4      12.4403              0.0000     3.0637 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1515    0.0001 &   3.0638 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1261    0.0783     3.1421 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4274              0.0000     3.1421 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1261    0.0001 &   3.1421 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1331    0.0564     3.1985 f
  core/be/be_mem/csr/n1202 (net)                3       7.1271              0.0000     3.1985 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1331    0.0000 &   3.1985 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3423    0.2481 @   3.4466 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     204.8712              0.0000     3.4466 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4466 f
  core/be/be_mem/trap_pkt_o[2] (net)                  204.8712              0.0000     3.4466 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4466 f
  core/be/n8 (net)                                    204.8712              0.0000     3.4466 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4466 f
  core/be/be_checker/trap_pkt_i[2] (net)              204.8712              0.0000     3.4466 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4466 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     204.8712              0.0000     3.4466 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3424    0.0002 @   3.4468 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3183    0.2681 @   3.7149 f
  core/be/be_checker/director/n276 (net)       42     249.4573              0.0000     3.7149 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3203    0.0157 @   3.7306 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2057    0.1245     3.8552 r
  core/be/be_checker/director/n106 (net)        4      27.0153              0.0000     3.8552 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2057    0.0060 &   3.8612 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1222    0.1567     4.0179 f
  core/be/be_checker/director/flush_o (net)     7      35.5259              0.0000     4.0179 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     4.0179 f
  core/be/be_checker/flush_o (net)                     35.5259              0.0000     4.0179 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     4.0179 f
  core/be/flush (net)                                  35.5259              0.0000     4.0179 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     4.0179 f
  core/be/be_calculator/flush_i (net)                  35.5259              0.0000     4.0179 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1222    0.0002 &   4.0181 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1273    0.1230 @   4.1411 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  43.4355       0.0000     4.1411 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1411 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      43.4355              0.0000     4.1411 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1273    0.0109 @   4.1520 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1912    0.0981     4.2501 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  32.3766           0.0000     4.2501 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2501 r
  core/be/be_calculator/mmu_cmd_v_o (net)              32.3766              0.0000     4.2501 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2501 r
  core/be/mmu_cmd_v (net)                              32.3766              0.0000     4.2501 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2501 r
  core/be/be_mem/mmu_cmd_v_i (net)                     32.3766              0.0000     4.2501 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1912    0.0200 &   4.2701 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1099    0.1369     4.4070 r
  core/be/be_mem/dcache_pkt_v (net)             2      21.2601              0.0000     4.4070 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4070 r
  core/be/be_mem/dcache/v_i (net)                      21.2601              0.0000     4.4070 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1099    0.0040 &   4.4110 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0836    0.1480 @   4.5590 f
  core/be/be_mem/dcache/n664 (net)              9      46.3729              0.0000     4.5590 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.0844    0.0056 @   4.5646 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3022    0.1495     4.7141 r
  core/be/be_mem/dcache/n734 (net)             10      33.4990              0.0000     4.7141 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3022    0.0007 &   4.7148 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0987    0.0603     4.7751 f
  core/be/be_mem/dcache/n733 (net)              1       2.6667              0.0000     4.7751 f
  core/be/be_mem/dcache/icc_place175/INP (NBUFFX2)                0.0987    0.0000 &   4.7751 f
  core/be/be_mem/dcache/icc_place175/Z (NBUFFX2)                  0.1542    0.1316 @   4.9067 f
  core/be/be_mem/dcache/n900 (net)             13      95.0358              0.0000     4.9067 f
  core/be/be_mem/dcache/icc_place176/INP (INVX0)                  0.1543    0.0079 @   4.9147 f
  core/be/be_mem/dcache/icc_place176/ZN (INVX0)                   0.0723    0.0416     4.9563 r
  core/be/be_mem/dcache/n902 (net)              1       4.0122              0.0000     4.9563 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0723    0.0036 &   4.9599 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1835    0.0846     5.0445 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  11.0805           0.0000     5.0445 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0445 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            11.0805              0.0000     5.0445 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0445 f
  core/be/data_mem_pkt_ready_o (net)                   11.0805              0.0000     5.0445 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0445 f
  core/data_mem_pkt_ready_o[1] (net)                   11.0805              0.0000     5.0445 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0445 f
  data_mem_pkt_ready_lo[1] (net)                       11.0805              0.0000     5.0445 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0445 f
  uce_1__uce/data_mem_pkt_ready_i (net)                11.0805              0.0000     5.0445 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1835    0.0001 &   5.0446 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1790    0.0754     5.1200 r
  uce_1__uce/n19 (net)                          2       5.5599              0.0000     5.1200 r
  uce_1__uce/U52/INP (INVX0)                                      0.1790    0.0082 &   5.1282 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1027    0.0714     5.1997 f
  uce_1__uce/n36 (net)                          4      10.1648              0.0000     5.1997 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1027    0.0000 &   5.1997 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0554    0.1028     5.3025 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1062              0.0000     5.3025 f
  uce_1__uce/U72/INP (INVX0)                                      0.0554    0.0000 &   5.3025 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0702    0.0435     5.3460 r
  uce_1__uce/n106 (net)                         2       8.0435              0.0000     5.3460 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0702    0.0001 &   5.3461 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2705    0.2059 @   5.5520 f
  uce_1__uce/mem_resp_yumi_o (net)              3      96.7660              0.0000     5.5520 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.5520 f
  mem_resp_yumi_lo[1] (net)                            96.7660              0.0000     5.5520 f
  U3127/IN4 (OA221X1)                                             0.2766    0.0296 @   5.5815 f
  U3127/Q (OA221X1)                                               0.0770    0.1333     5.7148 f
  mem_resp_yumi_o (net)                         1      10.5620              0.0000     5.7148 f
  mem_resp_yumi_o (out)                                           0.0770    0.0030 &   5.7179 f
  data arrival time                                                                    5.7179

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.7179
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1821


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4499     0.4499
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)   0.2083   0.0000   0.4499 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/Q (DFFX1)   0.0657   0.2337   0.6836 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (net)     5  18.2001   0.0000   0.6836 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6836 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (net)   18.2001              0.0000     0.6836 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (bp_be_pipe_mem_02_0)        0.0000     0.6836 f
  core/be/be_calculator/csr_cmd_o[71] (net)            18.2001              0.0000     0.6836 f
  core/be/be_calculator/csr_cmd_o[71] (bp_be_calculator_top_02_0)           0.0000     0.6836 f
  core/be/csr_cmd[71] (net)                            18.2001              0.0000     0.6836 f
  core/be/be_mem/csr_cmd_i[71] (bp_be_mem_top_02_0)                         0.0000     0.6836 f
  core/be/be_mem/csr_cmd_i[71] (net)                   18.2001              0.0000     0.6836 f
  core/be/be_mem/csr/csr_cmd_i[71] (bp_be_csr_02_0)                         0.0000     0.6836 f
  core/be/be_mem/csr/csr_cmd_i[71] (net)               18.2001              0.0000     0.6836 f
  core/be/be_mem/csr/U6/INP (INVX0)                               0.0657    0.0004 &   0.6840 f
  core/be/be_mem/csr/U6/ZN (INVX0)                                0.0736    0.0462     0.7302 r
  core/be/be_mem/csr/n24 (net)                  2       8.1496              0.0000     0.7302 r
  core/be/be_mem/csr/U7/IN1 (NAND2X1)                             0.0736    0.0000 &   0.7302 r
  core/be/be_mem/csr/U7/QN (NAND2X1)                              0.0484    0.0339     0.7641 f
  core/be/be_mem/csr/n1 (net)                   1       3.8564              0.0000     0.7641 f
  core/be/be_mem/csr/U8/IN1 (NOR2X0)                              0.0484    0.0000 &   0.7641 f
  core/be/be_mem/csr/U8/QN (NOR2X0)                               0.0912    0.0495     0.8136 r
  core/be/be_mem/csr/n18 (net)                  2       7.0791              0.0000     0.8136 r
  core/be/be_mem/csr/U10/IN1 (NAND2X0)                            0.0912    0.0001 &   0.8137 r
  core/be/be_mem/csr/U10/QN (NAND2X0)                             0.1696    0.1058     0.9194 f
  core/be/be_mem/csr/n139 (net)                 5      16.4031              0.0000     0.9194 f
  core/be/be_mem/csr/U15/IN1 (NOR2X0)                             0.1696    0.0001 &   0.9195 f
  core/be/be_mem/csr/U15/QN (NOR2X0)                              0.1587    0.0909     1.0104 r
  core/be/be_mem/csr/n911 (net)                 4      12.4306              0.0000     1.0104 r
  core/be/be_mem/csr/U133/IN1 (NAND2X0)                           0.1587    0.0002 &   1.0105 r
  core/be/be_mem/csr/U133/QN (NAND2X0)                            0.1515    0.1012     1.1117 f
  core/be/be_mem/csr/n912 (net)                 4      11.8722              0.0000     1.1117 f
  core/be/be_mem/csr/U135/IN1 (NOR2X0)                            0.1515    0.0001 &   1.1118 f
  core/be/be_mem/csr/U135/QN (NOR2X0)                             0.4197    0.2192     1.3310 r
  core/be/be_mem/csr/n1701 (net)               16      48.3168              0.0000     1.3310 r
  core/be/be_mem/csr/U1188/IN2 (NOR2X0)                           0.4197    0.0011 &   1.3321 r
  core/be/be_mem/csr/U1188/QN (NOR2X0)                            0.1611    0.1051     1.4371 f
  core/be/be_mem/csr/n1712 (net)                2       5.4808              0.0000     1.4371 f
  core/be/be_mem/csr/U1189/IN1 (NAND2X0)                          0.1611    0.0000 &   1.4372 f
  core/be/be_mem/csr/U1189/QN (NAND2X0)                           0.1998    0.0797     1.5169 r
  core/be/be_mem/csr/n942 (net)                 2       8.1523              0.0000     1.5169 r
  core/be/be_mem/csr/U1190/IN1 (NOR2X1)                           0.1998    0.0000 &   1.5170 r
  core/be/be_mem/csr/U1190/QN (NOR2X1)                            0.1966    0.0842     1.6012 f
  core/be/be_mem/csr/n1274 (net)                4      12.6836              0.0000     1.6012 f
  core/be/be_mem/csr/U1693/IN2 (NAND4X0)                          0.1966    0.0001 &   1.6012 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1058    0.0644     1.6656 r
  core/be/be_mem/csr/n1278 (net)                1       3.5761              0.0000     1.6656 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1058    0.0000 &   1.6656 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0912    0.0581     1.7237 f
  core/be/be_mem/csr/n1280 (net)                1       8.2644              0.0000     1.7237 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0912    0.0083 &   1.7320 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0748    0.0359     1.7679 r
  core/be/be_mem/csr/n1285 (net)                1       4.5789              0.0000     1.7679 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0748    0.0029 &   1.7709 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0539    0.0355     1.8063 f
  core/be/be_mem/csr/n1287 (net)                1       4.3855              0.0000     1.8063 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0539    0.0000 &   1.8064 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0596    0.0265     1.8329 r
  core/be/be_mem/csr/n1295 (net)                1       2.7624              0.0000     1.8329 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0596    0.0000 &   1.8329 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0298    0.1004     1.9333 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.7314              0.0000     1.9333 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9333 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.7314              0.0000     1.9333 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0298    0.0000 &   1.9333 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1548    0.0338     1.9671 r
  core/be/be_mem/n8 (net)                       1       8.1477              0.0000     1.9671 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1548    0.0032 &   1.9703 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0930    0.0612     2.0315 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.6822   0.0000   2.0315 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0315 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.6822              0.0000     2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.6822              0.0000     2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.6822             0.0000     2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.6822   0.0000   2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0930   0.0018 &   2.0333 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0443   0.0701   2.1034 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   9.2082   0.0000   2.1034 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0443   0.0000 &   2.1034 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0441   0.0646   2.1680 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.3945   0.0000   2.1680 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0441   0.0000 &   2.1680 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0419   0.0641   2.2321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.1104   0.0000   2.2321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0419   0.0000 &   2.2321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0368   0.0601   2.2922 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.0386   0.0000   2.2922 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0368   0.0000 &   2.2923 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0431   0.0657   2.3579 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.5702   0.0000   2.3579 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0431   0.0000 &   2.3580 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0402   0.0643   2.4223 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.3029   0.0000   2.4223 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0402   0.0000 &   2.4223 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0360   0.0593   2.4816 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.6846   0.0000   2.4816 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0360   0.0000 &   2.4816 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0456   0.0660   2.5476 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8301   0.0000   2.5476 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0456   0.0001 &   2.5477 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0411   0.0641   2.6117 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   7.9926   0.0000   2.6117 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0411   0.0000 &   2.6117 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0250   0.0514   2.6632 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   5.8178   0.0000   2.6632 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6632 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   5.8178      0.0000     2.6632 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN1 (NOR2X0)      0.0250    0.0000 &   2.6632 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0565    0.0305     2.6937 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   3.2368      0.0000     2.6937 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6937 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   3.2368         0.0000     2.6937 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6937 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   3.2368            0.0000     2.6937 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6937 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   3.2368   0.0000   2.6937 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6937 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   3.2368   0.0000   2.6937 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.6937 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   3.2368   0.0000   2.6937 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.6937 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   3.2368   0.0000   2.6937 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0565   0.0019 &   2.6956 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0251   0.0553   2.7509 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   3.1779   0.0000   2.7509 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.7509 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   3.1779   0.0000   2.7509 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0251   0.0000 &   2.7509 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0426   0.0636   2.8145 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.5909   0.0000   2.8145 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8145 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.5909   0.0000   2.8145 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0426   0.0001 &   2.8146 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0415   0.0584   2.8730 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.2099   0.0000   2.8730 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8730 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.2099   0.0000   2.8730 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0415   0.0000 &   2.8730 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0607   0.0778   2.9508 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  26.7176   0.0000   2.9508 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9508 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  26.7176        0.0000     2.9508 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0607    0.0016 &   2.9524 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0308    0.0561     3.0085 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.2828        0.0000     3.0085 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0085 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.2828              0.0000     3.0085 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0085 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.2828              0.0000     3.0085 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0308    0.0000 &   3.0085 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1515    0.0548     3.0633 f
  core/be/be_mem/csr/n1115 (net)                4      12.4403              0.0000     3.0633 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1515    0.0001 &   3.0634 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1261    0.0783     3.1417 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4274              0.0000     3.1417 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1261    0.0001 &   3.1418 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1331    0.0564     3.1981 f
  core/be/be_mem/csr/n1202 (net)                3       7.1271              0.0000     3.1981 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1331    0.0000 &   3.1981 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3423    0.2481 @   3.4462 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     204.8712              0.0000     3.4462 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4462 f
  core/be/be_mem/trap_pkt_o[2] (net)                  204.8712              0.0000     3.4462 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4462 f
  core/be/n8 (net)                                    204.8712              0.0000     3.4462 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4462 f
  core/be/be_checker/trap_pkt_i[2] (net)              204.8712              0.0000     3.4462 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4462 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     204.8712              0.0000     3.4462 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3424    0.0002 @   3.4464 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3183    0.2681 @   3.7146 f
  core/be/be_checker/director/n276 (net)       42     249.4573              0.0000     3.7146 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3203    0.0157 @   3.7303 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2057    0.1245     3.8548 r
  core/be/be_checker/director/n106 (net)        4      27.0153              0.0000     3.8548 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2057    0.0060 &   3.8608 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1222    0.1567     4.0176 f
  core/be/be_checker/director/flush_o (net)     7      35.5259              0.0000     4.0176 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     4.0176 f
  core/be/be_checker/flush_o (net)                     35.5259              0.0000     4.0176 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     4.0176 f
  core/be/flush (net)                                  35.5259              0.0000     4.0176 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     4.0176 f
  core/be/be_calculator/flush_i (net)                  35.5259              0.0000     4.0176 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1222    0.0002 &   4.0178 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1273    0.1230 @   4.1407 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  43.4355       0.0000     4.1407 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1407 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      43.4355              0.0000     4.1407 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1273    0.0109 @   4.1516 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1912    0.0981     4.2497 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  32.3766           0.0000     4.2497 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2497 r
  core/be/be_calculator/mmu_cmd_v_o (net)              32.3766              0.0000     4.2497 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2497 r
  core/be/mmu_cmd_v (net)                              32.3766              0.0000     4.2497 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2497 r
  core/be/be_mem/mmu_cmd_v_i (net)                     32.3766              0.0000     4.2497 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1912    0.0200 &   4.2697 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1099    0.1369     4.4066 r
  core/be/be_mem/dcache_pkt_v (net)             2      21.2601              0.0000     4.4066 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4066 r
  core/be/be_mem/dcache/v_i (net)                      21.2601              0.0000     4.4066 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1099    0.0040 &   4.4107 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0836    0.1480 @   4.5587 f
  core/be/be_mem/dcache/n664 (net)              9      46.3729              0.0000     4.5587 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.0844    0.0056 @   4.5643 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3022    0.1495     4.7137 r
  core/be/be_mem/dcache/n734 (net)             10      33.4990              0.0000     4.7137 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3022    0.0007 &   4.7144 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0987    0.0603     4.7747 f
  core/be/be_mem/dcache/n733 (net)              1       2.6667              0.0000     4.7747 f
  core/be/be_mem/dcache/icc_place175/INP (NBUFFX2)                0.0987    0.0000 &   4.7747 f
  core/be/be_mem/dcache/icc_place175/Z (NBUFFX2)                  0.1542    0.1316 @   4.9063 f
  core/be/be_mem/dcache/n900 (net)             13      95.0358              0.0000     4.9063 f
  core/be/be_mem/dcache/icc_place176/INP (INVX0)                  0.1543    0.0079 @   4.9143 f
  core/be/be_mem/dcache/icc_place176/ZN (INVX0)                   0.0723    0.0416     4.9559 r
  core/be/be_mem/dcache/n902 (net)              1       4.0122              0.0000     4.9559 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0723    0.0036 &   4.9595 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1835    0.0846     5.0441 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  11.0805           0.0000     5.0441 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0441 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            11.0805              0.0000     5.0441 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0441 f
  core/be/data_mem_pkt_ready_o (net)                   11.0805              0.0000     5.0441 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0441 f
  core/data_mem_pkt_ready_o[1] (net)                   11.0805              0.0000     5.0441 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0441 f
  data_mem_pkt_ready_lo[1] (net)                       11.0805              0.0000     5.0441 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0441 f
  uce_1__uce/data_mem_pkt_ready_i (net)                11.0805              0.0000     5.0441 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1835    0.0001 &   5.0443 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1790    0.0754     5.1196 r
  uce_1__uce/n19 (net)                          2       5.5599              0.0000     5.1196 r
  uce_1__uce/U52/INP (INVX0)                                      0.1790    0.0082 &   5.1278 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1027    0.0714     5.1993 f
  uce_1__uce/n36 (net)                          4      10.1648              0.0000     5.1993 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1027    0.0000 &   5.1993 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0554    0.1028     5.3021 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1062              0.0000     5.3021 f
  uce_1__uce/U72/INP (INVX0)                                      0.0554    0.0000 &   5.3021 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0702    0.0435     5.3457 r
  uce_1__uce/n106 (net)                         2       8.0435              0.0000     5.3457 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0702    0.0001 &   5.3457 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2705    0.2059 @   5.5516 f
  uce_1__uce/mem_resp_yumi_o (net)              3      96.7660              0.0000     5.5516 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.5516 f
  mem_resp_yumi_lo[1] (net)                            96.7660              0.0000     5.5516 f
  U3127/IN4 (OA221X1)                                             0.2766    0.0296 @   5.5812 f
  U3127/Q (OA221X1)                                               0.0770    0.1333     5.7145 f
  mem_resp_yumi_o (net)                         1      10.5620              0.0000     5.7145 f
  mem_resp_yumi_o (out)                                           0.0770    0.0030 &   5.7175 f
  data arrival time                                                                    5.7175

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.7175
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1825


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4499     0.4499
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)   0.2083   0.0000   0.4499 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/Q (DFFX1)   0.0753   0.2157   0.6656 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (net)     5  18.4912   0.0000   0.6656 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6656 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (net)   18.4912              0.0000     0.6656 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (bp_be_pipe_mem_02_0)        0.0000     0.6656 r
  core/be/be_calculator/csr_cmd_o[71] (net)            18.4912              0.0000     0.6656 r
  core/be/be_calculator/csr_cmd_o[71] (bp_be_calculator_top_02_0)           0.0000     0.6656 r
  core/be/csr_cmd[71] (net)                            18.4912              0.0000     0.6656 r
  core/be/be_mem/csr_cmd_i[71] (bp_be_mem_top_02_0)                         0.0000     0.6656 r
  core/be/be_mem/csr_cmd_i[71] (net)                   18.4912              0.0000     0.6656 r
  core/be/be_mem/csr/csr_cmd_i[71] (bp_be_csr_02_0)                         0.0000     0.6656 r
  core/be/be_mem/csr/csr_cmd_i[71] (net)               18.4912              0.0000     0.6656 r
  core/be/be_mem/csr/U6/INP (INVX0)                               0.0753    0.0004 &   0.6660 r
  core/be/be_mem/csr/U6/ZN (INVX0)                                0.0641    0.0480     0.7140 f
  core/be/be_mem/csr/n24 (net)                  2       7.9165              0.0000     0.7140 f
  core/be/be_mem/csr/U7/IN1 (NAND2X1)                             0.0641    0.0000 &   0.7140 f
  core/be/be_mem/csr/U7/QN (NAND2X1)                              0.0562    0.0311     0.7451 r
  core/be/be_mem/csr/n1 (net)                   1       3.9439              0.0000     0.7451 r
  core/be/be_mem/csr/U8/IN1 (NOR2X0)                              0.0562    0.0000 &   0.7452 r
  core/be/be_mem/csr/U8/QN (NOR2X0)                               0.0833    0.0505     0.7957 f
  core/be/be_mem/csr/n18 (net)                  2       6.9727              0.0000     0.7957 f
  core/be/be_mem/csr/U10/IN1 (NAND2X0)                            0.0833    0.0001 &   0.7958 f
  core/be/be_mem/csr/U10/QN (NAND2X0)                             0.1777    0.0985     0.8942 r
  core/be/be_mem/csr/n139 (net)                 5      16.7672              0.0000     0.8942 r
  core/be/be_mem/csr/U15/IN1 (NOR2X0)                             0.1777    0.0001 &   0.8943 r
  core/be/be_mem/csr/U15/QN (NOR2X0)                              0.1244    0.0937     0.9880 f
  core/be/be_mem/csr/n911 (net)                 4      12.3126              0.0000     0.9880 f
  core/be/be_mem/csr/U18/IN1 (NAND2X0)                            0.1244    0.0002 &   0.9882 f
  core/be/be_mem/csr/U18/QN (NAND2X0)                             0.1358    0.0847     1.0729 r
  core/be/be_mem/csr/n1642 (net)                3      10.6040              0.0000     1.0729 r
  core/be/be_mem/csr/U19/IN1 (NOR2X0)                             0.1358    0.0001 &   1.0729 r
  core/be/be_mem/csr/U19/QN (NOR2X0)                              0.0901    0.0484     1.1213 f
  core/be/be_mem/csr/n1591 (net)                1       3.1189              0.0000     1.1213 f
  core/be/be_mem/csr/icc_place148/INP (NBUFFX2)                   0.0901    0.0000 &   1.1213 f
  core/be/be_mem/csr/icc_place148/Z (NBUFFX2)                     0.2689    0.1855 @   1.3068 f
  core/be/be_mem/csr/n1269 (net)               46     171.8610              0.0000     1.3068 f
  core/be/be_mem/csr/U1195/IN1 (NOR2X0)                           0.2685    0.0012 @   1.3081 f
  core/be/be_mem/csr/U1195/QN (NOR2X0)                            0.1232    0.0649     1.3730 r
  core/be/be_mem/csr/n918 (net)                 1       5.0071              0.0000     1.3730 r
  core/be/be_mem/csr/U1198/IN1 (NAND2X1)                          0.1232    0.0078 &   1.3808 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0780    0.0531     1.4339 f
  core/be/be_mem/csr/n1116 (net)                2       8.1987              0.0000     1.4339 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X2)                           0.0780    0.0000 &   1.4339 f
  core/be/be_mem/csr/U1201/QN (NOR2X2)                            0.0647    0.0363     1.4703 r
  core/be/be_mem/csr/n923 (net)                 1       7.0813              0.0000     1.4703 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0647    0.0000 &   1.4703 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0718    0.0402     1.5105 f
  core/be/be_mem/csr/n1332 (net)                4      16.0407              0.0000     1.5105 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0718    0.0001 &   1.5106 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0354    0.0209     1.5315 r
  core/be/be_mem/csr/n1275 (net)                1       3.1113              0.0000     1.5315 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0354    0.0000 &   1.5315 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.0851    0.0340     1.5655 f
  core/be/be_mem/csr/n1278 (net)                1       3.5121              0.0000     1.5655 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.0851    0.0000 &   1.5655 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0948    0.0564     1.6219 r
  core/be/be_mem/csr/n1280 (net)                1       8.3149              0.0000     1.6219 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0948    0.0094 &   1.6313 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0665    0.0382     1.6696 f
  core/be/be_mem/csr/n1285 (net)                1       4.5284              0.0000     1.6696 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0665    0.0000 &   1.6696 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0651    0.0327     1.7023 r
  core/be/be_mem/csr/n1287 (net)                1       4.4361              0.0000     1.7023 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0651    0.0000 &   1.7023 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0515    0.0299     1.7322 f
  core/be/be_mem/csr/n1295 (net)                1       2.7381              0.0000     1.7322 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0515    0.0000 &   1.7323 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0331    0.1007     1.8330 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.7820              0.0000     1.8330 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8330 r
  core/be/be_mem/csr_illegal_instr_lo (net)             4.7820              0.0000     1.8330 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0331    0.0000 &   1.8330 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1558    0.0369     1.8699 f
  core/be/be_mem/n8 (net)                       1       8.0959              0.0000     1.8699 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1558    0.0031 &   1.8730 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0959    0.0588     1.9318 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  23.0729   0.0000   1.9318 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9318 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    23.0729              0.0000     1.9318 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9318 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   23.0729              0.0000     1.9318 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9318 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  23.0729             0.0000     1.9318 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9318 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  23.0729   0.0000   1.9318 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0959   0.0020 &   1.9338 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0480   0.0728   2.0066 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   9.4392   0.0000   2.0066 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0480   0.0000 &   2.0066 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0491   0.0708   2.0775 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.5812   0.0000   2.0775 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0491   0.0000 &   2.0775 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0460   0.0707   2.1482 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.2972   0.0000   2.1482 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0460   0.0000 &   2.1482 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0400   0.0664   2.2146 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.1662   0.0000   2.2146 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0400   0.0000 &   2.2147 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0485   0.0706   2.2852 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.8012   0.0000   2.2852 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0485   0.0000 &   2.2852 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0451   0.0709   2.3561 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.4897   0.0000   2.3561 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0451   0.0000 &   2.3561 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0393   0.0655   2.4217 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.8122   0.0000   2.4217 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0393   0.0000 &   2.4217 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0501   0.0708   2.4924 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  10.0611   0.0000   2.4924 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0501   0.0001 &   2.4925 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0447   0.0708   2.5633 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.1794   0.0000   2.5633 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0447   0.0000 &   2.5633 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0285   0.0549   2.6182 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   5.9367   0.0000   2.6182 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6182 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   5.9367      0.0000     2.6182 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0285    0.0000 &   2.6183 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0292    0.0233     2.6415 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.0404         0.0000     2.6415 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0292    0.0000 &   2.6415 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0564    0.0325     2.6740 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   2.7390      0.0000     2.6740 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6740 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   2.7390         0.0000     2.6740 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6740 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   2.7390            0.0000     2.6740 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6740 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   2.7390   0.0000   2.6740 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6740 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   2.7390   0.0000   2.6740 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.6740 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   2.7390   0.0000   2.6740 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.6740 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   2.7390   0.0000   2.6740 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0564   0.0000 &   2.6740 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0315   0.0597   2.7338 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.7805   0.0000   2.7338 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7338 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.7805   0.0000   2.7338 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0315   0.0000 &   2.7338 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0329   0.0502   2.7841 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.0306   0.0000   2.7841 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.7841 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.0306   0.0000   2.7841 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0329   0.0000 &   2.7841 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0415   0.0649   2.8490 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.2099   0.0000   2.8490 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8490 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.2099   0.0000   2.8490 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0415   0.0000 &   2.8490 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0607   0.0778   2.9268 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  26.7176   0.0000   2.9268 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9268 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  26.7176        0.0000     2.9268 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0607    0.0016 &   2.9284 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0308    0.0561     2.9845 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.2828        0.0000     2.9845 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.9845 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.2828              0.0000     2.9845 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.9845 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.2828              0.0000     2.9845 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0308    0.0000 &   2.9845 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1515    0.0548     3.0393 f
  core/be/be_mem/csr/n1115 (net)                4      12.4403              0.0000     3.0393 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1515    0.0001 &   3.0394 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1261    0.0783     3.1177 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4274              0.0000     3.1177 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1261    0.0001 &   3.1178 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1331    0.0564     3.1741 f
  core/be/be_mem/csr/n1202 (net)                3       7.1271              0.0000     3.1741 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1331    0.0000 &   3.1741 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3423    0.2481 @   3.4222 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     204.8712              0.0000     3.4222 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4222 f
  core/be/be_mem/trap_pkt_o[2] (net)                  204.8712              0.0000     3.4222 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4222 f
  core/be/n8 (net)                                    204.8712              0.0000     3.4222 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4222 f
  core/be/be_checker/trap_pkt_i[2] (net)              204.8712              0.0000     3.4222 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4222 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     204.8712              0.0000     3.4222 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3424    0.0002 @   3.4224 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3183    0.2681 @   3.6906 f
  core/be/be_checker/director/n276 (net)       42     249.4573              0.0000     3.6906 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3203    0.0157 @   3.7063 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2057    0.1245     3.8308 r
  core/be/be_checker/director/n106 (net)        4      27.0153              0.0000     3.8308 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2057    0.0060 &   3.8368 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1222    0.1567     3.9935 f
  core/be/be_checker/director/flush_o (net)     7      35.5259              0.0000     3.9935 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9935 f
  core/be/be_checker/flush_o (net)                     35.5259              0.0000     3.9935 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9935 f
  core/be/flush (net)                                  35.5259              0.0000     3.9935 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9935 f
  core/be/be_calculator/flush_i (net)                  35.5259              0.0000     3.9935 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1222    0.0002 &   3.9937 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1273    0.1230 @   4.1167 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  43.4355       0.0000     4.1167 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1167 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      43.4355              0.0000     4.1167 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1273    0.0109 @   4.1276 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1912    0.0981     4.2257 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  32.3766           0.0000     4.2257 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2257 r
  core/be/be_calculator/mmu_cmd_v_o (net)              32.3766              0.0000     4.2257 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2257 r
  core/be/mmu_cmd_v (net)                              32.3766              0.0000     4.2257 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2257 r
  core/be/be_mem/mmu_cmd_v_i (net)                     32.3766              0.0000     4.2257 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1912    0.0200 &   4.2457 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1099    0.1369     4.3826 r
  core/be/be_mem/dcache_pkt_v (net)             2      21.2601              0.0000     4.3826 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3826 r
  core/be/be_mem/dcache/v_i (net)                      21.2601              0.0000     4.3826 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1099    0.0040 &   4.3867 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0836    0.1480 @   4.5347 f
  core/be/be_mem/dcache/n664 (net)              9      46.3729              0.0000     4.5347 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.0844    0.0056 @   4.5403 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3022    0.1495     4.6897 r
  core/be/be_mem/dcache/n734 (net)             10      33.4990              0.0000     4.6897 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3022    0.0007 &   4.6904 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0987    0.0603     4.7507 f
  core/be/be_mem/dcache/n733 (net)              1       2.6667              0.0000     4.7507 f
  core/be/be_mem/dcache/icc_place175/INP (NBUFFX2)                0.0987    0.0000 &   4.7507 f
  core/be/be_mem/dcache/icc_place175/Z (NBUFFX2)                  0.1542    0.1316 @   4.8823 f
  core/be/be_mem/dcache/n900 (net)             13      95.0358              0.0000     4.8823 f
  core/be/be_mem/dcache/icc_place176/INP (INVX0)                  0.1543    0.0079 @   4.8903 f
  core/be/be_mem/dcache/icc_place176/ZN (INVX0)                   0.0723    0.0416     4.9319 r
  core/be/be_mem/dcache/n902 (net)              1       4.0122              0.0000     4.9319 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0723    0.0036 &   4.9355 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1835    0.0846     5.0201 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  11.0805           0.0000     5.0201 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0201 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            11.0805              0.0000     5.0201 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0201 f
  core/be/data_mem_pkt_ready_o (net)                   11.0805              0.0000     5.0201 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0201 f
  core/data_mem_pkt_ready_o[1] (net)                   11.0805              0.0000     5.0201 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0201 f
  data_mem_pkt_ready_lo[1] (net)                       11.0805              0.0000     5.0201 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0201 f
  uce_1__uce/data_mem_pkt_ready_i (net)                11.0805              0.0000     5.0201 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1835    0.0001 &   5.0203 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1790    0.0754     5.0956 r
  uce_1__uce/n19 (net)                          2       5.5599              0.0000     5.0956 r
  uce_1__uce/U52/INP (INVX0)                                      0.1790    0.0082 &   5.1038 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1027    0.0714     5.1753 f
  uce_1__uce/n36 (net)                          4      10.1648              0.0000     5.1753 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1027    0.0000 &   5.1753 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0554    0.1028     5.2781 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1062              0.0000     5.2781 f
  uce_1__uce/U72/INP (INVX0)                                      0.0554    0.0000 &   5.2781 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0702    0.0435     5.3217 r
  uce_1__uce/n106 (net)                         2       8.0435              0.0000     5.3217 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0702    0.0001 &   5.3217 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2705    0.2059 @   5.5276 f
  uce_1__uce/mem_resp_yumi_o (net)              3      96.7660              0.0000     5.5276 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.5276 f
  mem_resp_yumi_lo[1] (net)                            96.7660              0.0000     5.5276 f
  U3128/IN2 (AO22X1)                                              0.2766    0.0296 @   5.5572 f
  U3128/Q (AO22X1)                                                0.0754    0.1305     5.6877 f
  io_resp_yumi_o (net)                          1      10.9542              0.0000     5.6877 f
  io_resp_yumi_o (out)                                            0.0754    0.0287 &   5.7163 f
  data arrival time                                                                    5.7163

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.7163
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1837


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4502     0.4502
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2083   0.0000   0.4502 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.1614   0.2888   0.7390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  59.1827   0.0000   0.7390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   59.1827              0.0000     0.7390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7390 f
  core/be/be_calculator/csr_cmd_o[73] (net)            59.1827              0.0000     0.7390 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7390 f
  core/be/csr_cmd[73] (net)                            59.1827              0.0000     0.7390 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7390 f
  core/be/be_mem/csr_cmd_i[73] (net)                   59.1827              0.0000     0.7390 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7390 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               59.1827              0.0000     0.7390 f
  core/be/be_mem/csr/icc_place119/INP (INVX2)                     0.1614    0.0013 &   0.7402 f
  core/be/be_mem/csr/icc_place119/ZN (INVX2)                      0.1113    0.0678     0.8080 r
  core/be/be_mem/csr/n893 (net)                12      42.9683              0.0000     0.8080 r
  core/be/be_mem/csr/U50/IN1 (NOR2X1)                             0.1113    0.0002 &   0.8082 r
  core/be/be_mem/csr/U50/QN (NOR2X1)                              0.0807    0.0536     0.8618 f
  core/be/be_mem/csr/n195 (net)                 3       7.0778              0.0000     0.8618 f
  core/be/be_mem/csr/U90/IN1 (NAND2X0)                            0.0807    0.0000 &   0.8618 f
  core/be/be_mem/csr/U90/QN (NAND2X0)                             0.0680    0.0434     0.9052 r
  core/be/be_mem/csr/n38 (net)                  1       3.2080              0.0000     0.9052 r
  core/be/be_mem/csr/U91/IN2 (NOR2X0)                             0.0680    0.0000 &   0.9052 r
  core/be/be_mem/csr/U91/QN (NOR2X0)                              0.1037    0.0750     0.9802 f
  core/be/be_mem/csr/n53 (net)                  3      11.9731              0.0000     0.9802 f
  core/be/be_mem/csr/U106/IN1 (NAND2X1)                           0.1037    0.0002 &   0.9804 f
  core/be/be_mem/csr/U106/QN (NAND2X1)                            0.0744    0.0469     1.0272 r
  core/be/be_mem/csr/n51 (net)                  2       7.8229              0.0000     1.0272 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.0744    0.0000 &   1.0273 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.1032    0.0450     1.0722 f
  core/be/be_mem/csr/n1455 (net)                1       4.3210              0.0000     1.0722 f
  core/be/be_mem/csr/icc_place144/INP (NBUFFX2)                   0.1032    0.0018 &   1.0740 f
  core/be/be_mem/csr/icc_place144/Z (NBUFFX2)                     0.2619    0.1928 @   1.2668 f
  core/be/be_mem/csr/n1236 (net)               43     171.4841              0.0000     1.2668 f
  core/be/be_mem/csr/icc_place145/INP (INVX0)                     0.2620    0.0017 @   1.2685 f
  core/be/be_mem/csr/icc_place145/ZN (INVX0)                      0.1366    0.0800     1.3485 r
  core/be/be_mem/csr/n1237 (net)                3      10.4079              0.0000     1.3485 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X1)                          0.1366    0.0027 &   1.3513 r
  core/be/be_mem/csr/U1196/QN (NAND2X1)                           0.0719    0.0475     1.3987 f
  core/be/be_mem/csr/n916 (net)                 1       5.8932              0.0000     1.3987 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X2)                           0.0719    0.0000 &   1.3988 f
  core/be/be_mem/csr/U1197/QN (NOR2X2)                            0.0902    0.0271     1.4259 r
  core/be/be_mem/csr/n917 (net)                 1       3.7626              0.0000     1.4259 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.0902    0.0000 &   1.4259 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0780    0.0439     1.4698 f
  core/be/be_mem/csr/n1116 (net)                2       8.1987              0.0000     1.4698 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X2)                           0.0780    0.0000 &   1.4698 f
  core/be/be_mem/csr/U1201/QN (NOR2X2)                            0.0647    0.0363     1.5062 r
  core/be/be_mem/csr/n923 (net)                 1       7.0813              0.0000     1.5062 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0647    0.0000 &   1.5062 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0718    0.0402     1.5464 f
  core/be/be_mem/csr/n1332 (net)                4      16.0407              0.0000     1.5464 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0718    0.0001 &   1.5465 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0354    0.0209     1.5674 r
  core/be/be_mem/csr/n1275 (net)                1       3.1113              0.0000     1.5674 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0354    0.0000 &   1.5674 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.0851    0.0340     1.6014 f
  core/be/be_mem/csr/n1278 (net)                1       3.5121              0.0000     1.6014 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.0851    0.0000 &   1.6014 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0948    0.0564     1.6578 r
  core/be/be_mem/csr/n1280 (net)                1       8.3149              0.0000     1.6578 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0948    0.0094 &   1.6673 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0665    0.0382     1.7055 f
  core/be/be_mem/csr/n1285 (net)                1       4.5284              0.0000     1.7055 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0665    0.0000 &   1.7055 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0651    0.0327     1.7382 r
  core/be/be_mem/csr/n1287 (net)                1       4.4361              0.0000     1.7382 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0651    0.0000 &   1.7382 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0515    0.0299     1.7682 f
  core/be/be_mem/csr/n1295 (net)                1       2.7381              0.0000     1.7682 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0515    0.0000 &   1.7682 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0331    0.1007     1.8689 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.7820              0.0000     1.8689 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8689 r
  core/be/be_mem/csr_illegal_instr_lo (net)             4.7820              0.0000     1.8689 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0331    0.0000 &   1.8689 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1558    0.0369     1.9058 f
  core/be/be_mem/n8 (net)                       1       8.0959              0.0000     1.9058 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1558    0.0031 &   1.9090 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0959    0.0588     1.9677 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  23.0729   0.0000   1.9677 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9677 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    23.0729              0.0000     1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   23.0729              0.0000     1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  23.0729             0.0000     1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  23.0729   0.0000   1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0959   0.0020 &   1.9697 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0480   0.0728   2.0425 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   9.4392   0.0000   2.0425 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0480   0.0000 &   2.0425 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0491   0.0708   2.1134 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.5812   0.0000   2.1134 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0491   0.0000 &   2.1134 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0460   0.0707   2.1841 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.2972   0.0000   2.1841 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0460   0.0000 &   2.1841 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0400   0.0664   2.2505 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.1662   0.0000   2.2505 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0400   0.0000 &   2.2506 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0485   0.0706   2.3211 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.8012   0.0000   2.3211 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0485   0.0000 &   2.3212 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0451   0.0709   2.3920 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.4897   0.0000   2.3920 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0451   0.0000 &   2.3920 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0393   0.0655   2.4576 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.8122   0.0000   2.4576 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0393   0.0000 &   2.4576 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0501   0.0708   2.5284 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  10.0611   0.0000   2.5284 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0501   0.0001 &   2.5284 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0447   0.0708   2.5992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.1794   0.0000   2.5992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.5992 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   8.1794      0.0000     2.5992 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0447    0.0000 &   2.5993 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0447    0.0339     2.6332 f
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.4489         0.0000     2.6332 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN2 (NOR2X0)      0.0447    0.0000 &   2.6332 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0565    0.0359     2.6691 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   3.2368      0.0000     2.6691 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6691 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   3.2368         0.0000     2.6691 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6691 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   3.2368            0.0000     2.6691 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6691 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   3.2368   0.0000   2.6691 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6691 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   3.2368   0.0000   2.6691 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.6691 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   3.2368   0.0000   2.6691 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.6691 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   3.2368   0.0000   2.6691 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0565   0.0019 &   2.6710 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0251   0.0553   2.7262 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   3.1779   0.0000   2.7262 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.7262 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   3.1779   0.0000   2.7262 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0251   0.0000 &   2.7262 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0426   0.0636   2.7899 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.5909   0.0000   2.7899 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.7899 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.5909   0.0000   2.7899 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0426   0.0001 &   2.7899 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0415   0.0584   2.8483 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.2099   0.0000   2.8483 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8483 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.2099   0.0000   2.8483 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0415   0.0000 &   2.8483 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0607   0.0778   2.9261 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  26.7176   0.0000   2.9261 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9261 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  26.7176        0.0000     2.9261 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0607    0.0016 &   2.9277 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0308    0.0561     2.9838 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.2828        0.0000     2.9838 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.9838 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.2828              0.0000     2.9838 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.9838 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.2828              0.0000     2.9838 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0308    0.0000 &   2.9838 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1515    0.0548     3.0386 f
  core/be/be_mem/csr/n1115 (net)                4      12.4403              0.0000     3.0386 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1515    0.0001 &   3.0387 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1261    0.0783     3.1170 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4274              0.0000     3.1170 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1261    0.0001 &   3.1171 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1331    0.0564     3.1734 f
  core/be/be_mem/csr/n1202 (net)                3       7.1271              0.0000     3.1734 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1331    0.0000 &   3.1735 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3423    0.2481 @   3.4215 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     204.8712              0.0000     3.4215 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4215 f
  core/be/be_mem/trap_pkt_o[2] (net)                  204.8712              0.0000     3.4215 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4215 f
  core/be/n8 (net)                                    204.8712              0.0000     3.4215 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4215 f
  core/be/be_checker/trap_pkt_i[2] (net)              204.8712              0.0000     3.4215 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4215 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     204.8712              0.0000     3.4215 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3424    0.0002 @   3.4218 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3183    0.2681 @   3.6899 f
  core/be/be_checker/director/n276 (net)       42     249.4573              0.0000     3.6899 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3203    0.0157 @   3.7056 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2057    0.1245     3.8301 r
  core/be/be_checker/director/n106 (net)        4      27.0153              0.0000     3.8301 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2057    0.0060 &   3.8362 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1222    0.1567     3.9929 f
  core/be/be_checker/director/flush_o (net)     7      35.5259              0.0000     3.9929 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9929 f
  core/be/be_checker/flush_o (net)                     35.5259              0.0000     3.9929 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9929 f
  core/be/flush (net)                                  35.5259              0.0000     3.9929 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9929 f
  core/be/be_calculator/flush_i (net)                  35.5259              0.0000     3.9929 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1222    0.0002 &   3.9931 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1273    0.1230 @   4.1161 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  43.4355       0.0000     4.1161 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1161 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      43.4355              0.0000     4.1161 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1273    0.0109 @   4.1270 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1912    0.0981     4.2250 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  32.3766           0.0000     4.2250 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2250 r
  core/be/be_calculator/mmu_cmd_v_o (net)              32.3766              0.0000     4.2250 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2250 r
  core/be/mmu_cmd_v (net)                              32.3766              0.0000     4.2250 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2250 r
  core/be/be_mem/mmu_cmd_v_i (net)                     32.3766              0.0000     4.2250 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1912    0.0200 &   4.2451 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1099    0.1369     4.3820 r
  core/be/be_mem/dcache_pkt_v (net)             2      21.2601              0.0000     4.3820 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3820 r
  core/be/be_mem/dcache/v_i (net)                      21.2601              0.0000     4.3820 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1099    0.0040 &   4.3860 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0836    0.1480 @   4.5340 f
  core/be/be_mem/dcache/n664 (net)              9      46.3729              0.0000     4.5340 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.0844    0.0056 @   4.5396 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3022    0.1495     4.6891 r
  core/be/be_mem/dcache/n734 (net)             10      33.4990              0.0000     4.6891 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3022    0.0007 &   4.6897 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0987    0.0603     4.7500 f
  core/be/be_mem/dcache/n733 (net)              1       2.6667              0.0000     4.7500 f
  core/be/be_mem/dcache/icc_place175/INP (NBUFFX2)                0.0987    0.0000 &   4.7500 f
  core/be/be_mem/dcache/icc_place175/Z (NBUFFX2)                  0.1542    0.1316 @   4.8817 f
  core/be/be_mem/dcache/n900 (net)             13      95.0358              0.0000     4.8817 f
  core/be/be_mem/dcache/icc_place176/INP (INVX0)                  0.1543    0.0079 @   4.8896 f
  core/be/be_mem/dcache/icc_place176/ZN (INVX0)                   0.0723    0.0416     4.9312 r
  core/be/be_mem/dcache/n902 (net)              1       4.0122              0.0000     4.9312 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0723    0.0036 &   4.9348 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1835    0.0846     5.0195 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  11.0805           0.0000     5.0195 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0195 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            11.0805              0.0000     5.0195 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0195 f
  core/be/data_mem_pkt_ready_o (net)                   11.0805              0.0000     5.0195 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0195 f
  core/data_mem_pkt_ready_o[1] (net)                   11.0805              0.0000     5.0195 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0195 f
  data_mem_pkt_ready_lo[1] (net)                       11.0805              0.0000     5.0195 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0195 f
  uce_1__uce/data_mem_pkt_ready_i (net)                11.0805              0.0000     5.0195 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1835    0.0001 &   5.0196 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1790    0.0754     5.0950 r
  uce_1__uce/n19 (net)                          2       5.5599              0.0000     5.0950 r
  uce_1__uce/U52/INP (INVX0)                                      0.1790    0.0082 &   5.1032 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1027    0.0714     5.1746 f
  uce_1__uce/n36 (net)                          4      10.1648              0.0000     5.1746 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1027    0.0000 &   5.1746 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0554    0.1028     5.2774 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1062              0.0000     5.2774 f
  uce_1__uce/U72/INP (INVX0)                                      0.0554    0.0000 &   5.2775 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0702    0.0435     5.3210 r
  uce_1__uce/n106 (net)                         2       8.0435              0.0000     5.3210 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0702    0.0001 &   5.3211 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2705    0.2059 @   5.5269 f
  uce_1__uce/mem_resp_yumi_o (net)              3      96.7660              0.0000     5.5269 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.5269 f
  mem_resp_yumi_lo[1] (net)                            96.7660              0.0000     5.5269 f
  U3128/IN2 (AO22X1)                                              0.2766    0.0296 @   5.5565 f
  U3128/Q (AO22X1)                                                0.0754    0.1305     5.6870 f
  io_resp_yumi_o (net)                          1      10.9542              0.0000     5.6870 f
  io_resp_yumi_o (out)                                            0.0754    0.0287 &   5.7157 f
  data arrival time                                                                    5.7157

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.7157
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1843


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4499     0.4499
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)   0.2083   0.0000   0.4499 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/Q (DFFX1)   0.0657   0.2337   0.6836 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (net)     5  18.2001   0.0000   0.6836 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6836 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (net)   18.2001              0.0000     0.6836 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (bp_be_pipe_mem_02_0)        0.0000     0.6836 f
  core/be/be_calculator/csr_cmd_o[71] (net)            18.2001              0.0000     0.6836 f
  core/be/be_calculator/csr_cmd_o[71] (bp_be_calculator_top_02_0)           0.0000     0.6836 f
  core/be/csr_cmd[71] (net)                            18.2001              0.0000     0.6836 f
  core/be/be_mem/csr_cmd_i[71] (bp_be_mem_top_02_0)                         0.0000     0.6836 f
  core/be/be_mem/csr_cmd_i[71] (net)                   18.2001              0.0000     0.6836 f
  core/be/be_mem/csr/csr_cmd_i[71] (bp_be_csr_02_0)                         0.0000     0.6836 f
  core/be/be_mem/csr/csr_cmd_i[71] (net)               18.2001              0.0000     0.6836 f
  core/be/be_mem/csr/U6/INP (INVX0)                               0.0657    0.0004 &   0.6840 f
  core/be/be_mem/csr/U6/ZN (INVX0)                                0.0736    0.0462     0.7302 r
  core/be/be_mem/csr/n24 (net)                  2       8.1496              0.0000     0.7302 r
  core/be/be_mem/csr/U7/IN1 (NAND2X1)                             0.0736    0.0000 &   0.7302 r
  core/be/be_mem/csr/U7/QN (NAND2X1)                              0.0484    0.0339     0.7641 f
  core/be/be_mem/csr/n1 (net)                   1       3.8564              0.0000     0.7641 f
  core/be/be_mem/csr/U8/IN1 (NOR2X0)                              0.0484    0.0000 &   0.7641 f
  core/be/be_mem/csr/U8/QN (NOR2X0)                               0.0912    0.0495     0.8136 r
  core/be/be_mem/csr/n18 (net)                  2       7.0791              0.0000     0.8136 r
  core/be/be_mem/csr/U10/IN1 (NAND2X0)                            0.0912    0.0001 &   0.8137 r
  core/be/be_mem/csr/U10/QN (NAND2X0)                             0.1696    0.1058     0.9194 f
  core/be/be_mem/csr/n139 (net)                 5      16.4031              0.0000     0.9194 f
  core/be/be_mem/csr/U15/IN1 (NOR2X0)                             0.1696    0.0001 &   0.9195 f
  core/be/be_mem/csr/U15/QN (NOR2X0)                              0.1587    0.0909     1.0104 r
  core/be/be_mem/csr/n911 (net)                 4      12.4306              0.0000     1.0104 r
  core/be/be_mem/csr/U133/IN1 (NAND2X0)                           0.1587    0.0002 &   1.0105 r
  core/be/be_mem/csr/U133/QN (NAND2X0)                            0.1515    0.1012     1.1117 f
  core/be/be_mem/csr/n912 (net)                 4      11.8722              0.0000     1.1117 f
  core/be/be_mem/csr/U135/IN1 (NOR2X0)                            0.1515    0.0001 &   1.1118 f
  core/be/be_mem/csr/U135/QN (NOR2X0)                             0.4197    0.2192     1.3310 r
  core/be/be_mem/csr/n1701 (net)               16      48.3168              0.0000     1.3310 r
  core/be/be_mem/csr/U1188/IN2 (NOR2X0)                           0.4197    0.0011 &   1.3321 r
  core/be/be_mem/csr/U1188/QN (NOR2X0)                            0.1611    0.1051     1.4371 f
  core/be/be_mem/csr/n1712 (net)                2       5.4808              0.0000     1.4371 f
  core/be/be_mem/csr/U1189/IN1 (NAND2X0)                          0.1611    0.0000 &   1.4372 f
  core/be/be_mem/csr/U1189/QN (NAND2X0)                           0.1998    0.0797     1.5169 r
  core/be/be_mem/csr/n942 (net)                 2       8.1523              0.0000     1.5169 r
  core/be/be_mem/csr/U1190/IN1 (NOR2X1)                           0.1998    0.0000 &   1.5170 r
  core/be/be_mem/csr/U1190/QN (NOR2X1)                            0.1966    0.0842     1.6012 f
  core/be/be_mem/csr/n1274 (net)                4      12.6836              0.0000     1.6012 f
  core/be/be_mem/csr/U1693/IN2 (NAND4X0)                          0.1966    0.0001 &   1.6012 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1058    0.0644     1.6656 r
  core/be/be_mem/csr/n1278 (net)                1       3.5761              0.0000     1.6656 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1058    0.0000 &   1.6656 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0912    0.0581     1.7237 f
  core/be/be_mem/csr/n1280 (net)                1       8.2644              0.0000     1.7237 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0912    0.0083 &   1.7320 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0748    0.0359     1.7679 r
  core/be/be_mem/csr/n1285 (net)                1       4.5789              0.0000     1.7679 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0748    0.0029 &   1.7709 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0539    0.0355     1.8063 f
  core/be/be_mem/csr/n1287 (net)                1       4.3855              0.0000     1.8063 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0539    0.0000 &   1.8064 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0596    0.0265     1.8329 r
  core/be/be_mem/csr/n1295 (net)                1       2.7624              0.0000     1.8329 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0596    0.0000 &   1.8329 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0298    0.1004     1.9333 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.7314              0.0000     1.9333 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9333 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.7314              0.0000     1.9333 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0298    0.0000 &   1.9333 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1548    0.0338     1.9671 r
  core/be/be_mem/n8 (net)                       1       8.1477              0.0000     1.9671 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1548    0.0032 &   1.9703 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0930    0.0612     2.0315 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.6822   0.0000   2.0315 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0315 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.6822              0.0000     2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.6822              0.0000     2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.6822             0.0000     2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.6822   0.0000   2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0930   0.0018 &   2.0333 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0443   0.0701   2.1034 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   9.2082   0.0000   2.1034 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0443   0.0000 &   2.1034 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0441   0.0646   2.1680 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.3945   0.0000   2.1680 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0441   0.0000 &   2.1680 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0419   0.0641   2.2321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.1104   0.0000   2.2321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0419   0.0000 &   2.2321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0368   0.0601   2.2922 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.0386   0.0000   2.2922 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0368   0.0000 &   2.2923 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0431   0.0657   2.3579 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.5702   0.0000   2.3579 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0431   0.0000 &   2.3580 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0402   0.0643   2.4223 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.3029   0.0000   2.4223 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0402   0.0000 &   2.4223 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0360   0.0593   2.4816 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.6846   0.0000   2.4816 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0360   0.0000 &   2.4816 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0456   0.0660   2.5476 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8301   0.0000   2.5476 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0456   0.0001 &   2.5477 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0411   0.0641   2.6117 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   7.9926   0.0000   2.6117 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6117 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   7.9926      0.0000     2.6117 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0411    0.0000 &   2.6118 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0526    0.0328     2.6445 r
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.5392         0.0000     2.6445 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0526    0.0000 &   2.6445 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0314    0.0583     2.7028 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   2.7704      0.0000     2.7028 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7028 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   2.7704         0.0000     2.7028 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7028 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   2.7704            0.0000     2.7028 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7028 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   2.7704   0.0000   2.7028 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7028 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   2.7704   0.0000   2.7028 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7028 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   2.7704   0.0000   2.7028 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7028 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   2.7704   0.0000   2.7028 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0314   0.0000 &   2.7028 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0305   0.0533   2.7561 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.7285   0.0000   2.7561 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7561 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.7285   0.0000   2.7561 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0305   0.0000 &   2.7562 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0426   0.0561   2.8122 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.5909   0.0000   2.8122 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8122 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.5909   0.0000   2.8122 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0426   0.0001 &   2.8123 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0415   0.0584   2.8706 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.2099   0.0000   2.8706 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8706 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.2099   0.0000   2.8706 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0415   0.0000 &   2.8707 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0607   0.0778   2.9485 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  26.7176   0.0000   2.9485 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9485 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  26.7176        0.0000     2.9485 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0607    0.0016 &   2.9501 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0308    0.0561     3.0062 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.2828        0.0000     3.0062 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0062 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.2828              0.0000     3.0062 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0062 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.2828              0.0000     3.0062 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0308    0.0000 &   3.0062 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1515    0.0548     3.0610 f
  core/be/be_mem/csr/n1115 (net)                4      12.4403              0.0000     3.0610 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1515    0.0001 &   3.0611 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1261    0.0783     3.1394 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4274              0.0000     3.1394 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1261    0.0001 &   3.1394 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1331    0.0564     3.1958 f
  core/be/be_mem/csr/n1202 (net)                3       7.1271              0.0000     3.1958 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1331    0.0000 &   3.1958 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3423    0.2481 @   3.4439 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     204.8712              0.0000     3.4439 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4439 f
  core/be/be_mem/trap_pkt_o[2] (net)                  204.8712              0.0000     3.4439 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4439 f
  core/be/n8 (net)                                    204.8712              0.0000     3.4439 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4439 f
  core/be/be_checker/trap_pkt_i[2] (net)              204.8712              0.0000     3.4439 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4439 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     204.8712              0.0000     3.4439 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3424    0.0002 @   3.4441 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3183    0.2681 @   3.7123 f
  core/be/be_checker/director/n276 (net)       42     249.4573              0.0000     3.7123 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3203    0.0157 @   3.7279 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2057    0.1245     3.8525 r
  core/be/be_checker/director/n106 (net)        4      27.0153              0.0000     3.8525 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2057    0.0060 &   3.8585 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1222    0.1567     4.0152 f
  core/be/be_checker/director/flush_o (net)     7      35.5259              0.0000     4.0152 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     4.0152 f
  core/be/be_checker/flush_o (net)                     35.5259              0.0000     4.0152 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     4.0152 f
  core/be/flush (net)                                  35.5259              0.0000     4.0152 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     4.0152 f
  core/be/be_calculator/flush_i (net)                  35.5259              0.0000     4.0152 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1222    0.0002 &   4.0154 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1273    0.1230 @   4.1384 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  43.4355       0.0000     4.1384 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1384 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      43.4355              0.0000     4.1384 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1273    0.0109 @   4.1493 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1912    0.0981     4.2474 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  32.3766           0.0000     4.2474 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2474 r
  core/be/be_calculator/mmu_cmd_v_o (net)              32.3766              0.0000     4.2474 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2474 r
  core/be/mmu_cmd_v (net)                              32.3766              0.0000     4.2474 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2474 r
  core/be/be_mem/mmu_cmd_v_i (net)                     32.3766              0.0000     4.2474 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1912    0.0200 &   4.2674 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1099    0.1369     4.4043 r
  core/be/be_mem/dcache_pkt_v (net)             2      21.2601              0.0000     4.4043 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4043 r
  core/be/be_mem/dcache/v_i (net)                      21.2601              0.0000     4.4043 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1099    0.0040 &   4.4084 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0836    0.1480 @   4.5563 f
  core/be/be_mem/dcache/n664 (net)              9      46.3729              0.0000     4.5563 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.0844    0.0056 @   4.5620 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3022    0.1495     4.7114 r
  core/be/be_mem/dcache/n734 (net)             10      33.4990              0.0000     4.7114 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3022    0.0007 &   4.7121 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0987    0.0603     4.7724 f
  core/be/be_mem/dcache/n733 (net)              1       2.6667              0.0000     4.7724 f
  core/be/be_mem/dcache/icc_place175/INP (NBUFFX2)                0.0987    0.0000 &   4.7724 f
  core/be/be_mem/dcache/icc_place175/Z (NBUFFX2)                  0.1542    0.1316 @   4.9040 f
  core/be/be_mem/dcache/n900 (net)             13      95.0358              0.0000     4.9040 f
  core/be/be_mem/dcache/icc_place176/INP (INVX0)                  0.1543    0.0079 @   4.9120 f
  core/be/be_mem/dcache/icc_place176/ZN (INVX0)                   0.0723    0.0416     4.9536 r
  core/be/be_mem/dcache/n902 (net)              1       4.0122              0.0000     4.9536 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0723    0.0036 &   4.9572 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1835    0.0846     5.0418 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  11.0805           0.0000     5.0418 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0418 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            11.0805              0.0000     5.0418 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0418 f
  core/be/data_mem_pkt_ready_o (net)                   11.0805              0.0000     5.0418 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0418 f
  core/data_mem_pkt_ready_o[1] (net)                   11.0805              0.0000     5.0418 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0418 f
  data_mem_pkt_ready_lo[1] (net)                       11.0805              0.0000     5.0418 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0418 f
  uce_1__uce/data_mem_pkt_ready_i (net)                11.0805              0.0000     5.0418 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1835    0.0001 &   5.0420 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1790    0.0754     5.1173 r
  uce_1__uce/n19 (net)                          2       5.5599              0.0000     5.1173 r
  uce_1__uce/U52/INP (INVX0)                                      0.1790    0.0082 &   5.1255 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1027    0.0714     5.1970 f
  uce_1__uce/n36 (net)                          4      10.1648              0.0000     5.1970 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1027    0.0000 &   5.1970 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0554    0.1028     5.2998 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1062              0.0000     5.2998 f
  uce_1__uce/U72/INP (INVX0)                                      0.0554    0.0000 &   5.2998 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0702    0.0435     5.3433 r
  uce_1__uce/n106 (net)                         2       8.0435              0.0000     5.3433 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0702    0.0001 &   5.3434 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2705    0.2059 @   5.5493 f
  uce_1__uce/mem_resp_yumi_o (net)              3      96.7660              0.0000     5.5493 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.5493 f
  mem_resp_yumi_lo[1] (net)                            96.7660              0.0000     5.5493 f
  U3127/IN4 (OA221X1)                                             0.2766    0.0296 @   5.5789 f
  U3127/Q (OA221X1)                                               0.0770    0.1333     5.7122 f
  mem_resp_yumi_o (net)                         1      10.5620              0.0000     5.7122 f
  mem_resp_yumi_o (out)                                           0.0770    0.0030 &   5.7152 f
  data arrival time                                                                    5.7152

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.7152
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1848


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4502     0.4502
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2083   0.0000   0.4502 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.1614   0.2888   0.7390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  59.1827   0.0000   0.7390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   59.1827              0.0000     0.7390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7390 f
  core/be/be_calculator/csr_cmd_o[73] (net)            59.1827              0.0000     0.7390 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7390 f
  core/be/csr_cmd[73] (net)                            59.1827              0.0000     0.7390 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7390 f
  core/be/be_mem/csr_cmd_i[73] (net)                   59.1827              0.0000     0.7390 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7390 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               59.1827              0.0000     0.7390 f
  core/be/be_mem/csr/icc_place119/INP (INVX2)                     0.1614    0.0013 &   0.7402 f
  core/be/be_mem/csr/icc_place119/ZN (INVX2)                      0.1113    0.0678     0.8080 r
  core/be/be_mem/csr/n893 (net)                12      42.9683              0.0000     0.8080 r
  core/be/be_mem/csr/U50/IN1 (NOR2X1)                             0.1113    0.0002 &   0.8082 r
  core/be/be_mem/csr/U50/QN (NOR2X1)                              0.0807    0.0536     0.8618 f
  core/be/be_mem/csr/n195 (net)                 3       7.0778              0.0000     0.8618 f
  core/be/be_mem/csr/U51/INP (INVX0)                              0.0807    0.0000 &   0.8618 f
  core/be/be_mem/csr/U51/ZN (INVX0)                               0.1307    0.0765     0.9384 r
  core/be/be_mem/csr/n928 (net)                 5      17.7080              0.0000     0.9384 r
  core/be/be_mem/csr/U53/IN1 (NOR2X2)                             0.1307    0.0001 &   0.9385 r
  core/be/be_mem/csr/U53/QN (NOR2X2)                              0.0471    0.0285     0.9670 f
  core/be/be_mem/csr/n19 (net)                  1       4.0060              0.0000     0.9670 f
  core/be/be_mem/csr/U54/IN1 (NAND2X1)                            0.0471    0.0000 &   0.9670 f
  core/be/be_mem/csr/U54/QN (NAND2X1)                             0.0687    0.0349     1.0019 r
  core/be/be_mem/csr/n83 (net)                  2       6.7992              0.0000     1.0019 r
  core/be/be_mem/csr/U156/IN1 (NOR2X0)                            0.0687    0.0000 &   1.0020 r
  core/be/be_mem/csr/U156/QN (NOR2X0)                             0.0624    0.0420     1.0440 f
  core/be/be_mem/csr/n84 (net)                  1       3.7445              0.0000     1.0440 f
  core/be/be_mem/csr/U157/IN1 (NOR2X0)                            0.0624    0.0000 &   1.0440 f
  core/be/be_mem/csr/U157/QN (NOR2X0)                             0.0700    0.0384     1.0824 r
  core/be/be_mem/csr/n86 (net)                  1       3.5066              0.0000     1.0824 r
  core/be/be_mem/csr/U159/IN1 (NOR2X0)                            0.0700    0.0000 &   1.0825 r
  core/be/be_mem/csr/U159/QN (NOR2X0)                             0.0521    0.0378     1.1203 f
  core/be/be_mem/csr/n1415 (net)                1       2.7539              0.0000     1.1203 f
  core/be/be_mem/csr/icc_place167/INP (NBUFFX2)                   0.0521    0.0000 &   1.1203 f
  core/be/be_mem/csr/icc_place167/Z (NBUFFX2)                     0.2809    0.1881 @   1.3084 f
  core/be/be_mem/csr/n1592 (net)               43     182.3748              0.0000     1.3084 f
  core/be/be_mem/csr/U1202/IN1 (NOR2X1)                           0.2813    0.0015 @   1.3100 f
  core/be/be_mem/csr/U1202/QN (NOR2X1)                            0.1293    0.0630     1.3729 r
  core/be/be_mem/csr/n922 (net)                 1       7.2364              0.0000     1.3729 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X2)                          0.1293    0.0000 &   1.3730 r
  core/be/be_mem/csr/U1204/QN (NAND2X2)                           0.0620    0.0399     1.4129 f
  core/be/be_mem/csr/n1602 (net)                3      10.5517              0.0000     1.4129 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.0620    0.0000 &   1.4130 f
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1644    0.0748     1.4877 r
  core/be/be_mem/csr/n1587 (net)                4      19.4327              0.0000     1.4877 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X2)                          0.1644    0.0002 &   1.4879 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0718    0.0469     1.5349 f
  core/be/be_mem/csr/n1332 (net)                4      16.0407              0.0000     1.5349 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0718    0.0001 &   1.5350 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0354    0.0209     1.5559 r
  core/be/be_mem/csr/n1275 (net)                1       3.1113              0.0000     1.5559 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0354    0.0000 &   1.5559 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.0851    0.0340     1.5899 f
  core/be/be_mem/csr/n1278 (net)                1       3.5121              0.0000     1.5899 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.0851    0.0000 &   1.5899 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0948    0.0564     1.6463 r
  core/be/be_mem/csr/n1280 (net)                1       8.3149              0.0000     1.6463 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0948    0.0094 &   1.6557 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0665    0.0382     1.6940 f
  core/be/be_mem/csr/n1285 (net)                1       4.5284              0.0000     1.6940 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0665    0.0000 &   1.6940 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0651    0.0327     1.7267 r
  core/be/be_mem/csr/n1287 (net)                1       4.4361              0.0000     1.7267 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0651    0.0000 &   1.7267 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0515    0.0299     1.7566 f
  core/be/be_mem/csr/n1295 (net)                1       2.7381              0.0000     1.7566 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0515    0.0000 &   1.7566 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0331    0.1007     1.8573 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.7820              0.0000     1.8573 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8573 r
  core/be/be_mem/csr_illegal_instr_lo (net)             4.7820              0.0000     1.8573 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0331    0.0000 &   1.8574 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1558    0.0369     1.8943 f
  core/be/be_mem/n8 (net)                       1       8.0959              0.0000     1.8943 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1558    0.0031 &   1.8974 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0959    0.0588     1.9562 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  23.0729   0.0000   1.9562 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9562 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    23.0729              0.0000     1.9562 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9562 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   23.0729              0.0000     1.9562 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9562 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  23.0729             0.0000     1.9562 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9562 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  23.0729   0.0000   1.9562 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0959   0.0020 &   1.9582 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0480   0.0728   2.0310 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   9.4392   0.0000   2.0310 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0480   0.0000 &   2.0310 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0491   0.0708   2.1018 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.5812   0.0000   2.1018 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0491   0.0000 &   2.1019 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0460   0.0707   2.1726 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.2972   0.0000   2.1726 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0460   0.0000 &   2.1726 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0400   0.0664   2.2390 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.1662   0.0000   2.2390 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0400   0.0000 &   2.2390 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0485   0.0706   2.3096 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.8012   0.0000   2.3096 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0485   0.0000 &   2.3096 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0451   0.0709   2.3805 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.4897   0.0000   2.3805 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0451   0.0000 &   2.3805 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0393   0.0655   2.4460 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.8122   0.0000   2.4460 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0393   0.0000 &   2.4461 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0501   0.0708   2.5168 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  10.0611   0.0000   2.5168 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0501   0.0001 &   2.5169 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0447   0.0708   2.5877 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.1794   0.0000   2.5877 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0447   0.0000 &   2.5877 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0303   0.0596   2.6473 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   2.5357   0.0000   2.6473 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6473 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   2.5357      0.0000     2.6473 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0303    0.0000 &   2.6474 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0314    0.0548     2.7021 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   2.7704      0.0000     2.7021 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7021 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   2.7704         0.0000     2.7021 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7021 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   2.7704            0.0000     2.7021 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7021 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   2.7704   0.0000   2.7021 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7021 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   2.7704   0.0000   2.7021 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7021 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   2.7704   0.0000   2.7021 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7021 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   2.7704   0.0000   2.7021 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0314   0.0000 &   2.7021 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0305   0.0533   2.7554 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.7285   0.0000   2.7554 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7554 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.7285   0.0000   2.7554 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0305   0.0000 &   2.7554 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0426   0.0561   2.8115 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.5909   0.0000   2.8115 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8115 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.5909   0.0000   2.8115 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0426   0.0001 &   2.8116 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0415   0.0584   2.8699 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.2099   0.0000   2.8699 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8699 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.2099   0.0000   2.8699 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0415   0.0000 &   2.8700 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0607   0.0778   2.9478 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  26.7176   0.0000   2.9478 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9478 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  26.7176        0.0000     2.9478 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0607    0.0016 &   2.9494 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0308    0.0561     3.0055 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.2828        0.0000     3.0055 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0055 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.2828              0.0000     3.0055 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0055 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.2828              0.0000     3.0055 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0308    0.0000 &   3.0055 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1515    0.0548     3.0603 f
  core/be/be_mem/csr/n1115 (net)                4      12.4403              0.0000     3.0603 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1515    0.0001 &   3.0604 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1261    0.0783     3.1386 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4274              0.0000     3.1386 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1261    0.0001 &   3.1387 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1331    0.0564     3.1951 f
  core/be/be_mem/csr/n1202 (net)                3       7.1271              0.0000     3.1951 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1331    0.0000 &   3.1951 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3423    0.2481 @   3.4432 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     204.8712              0.0000     3.4432 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4432 f
  core/be/be_mem/trap_pkt_o[2] (net)                  204.8712              0.0000     3.4432 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4432 f
  core/be/n8 (net)                                    204.8712              0.0000     3.4432 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4432 f
  core/be/be_checker/trap_pkt_i[2] (net)              204.8712              0.0000     3.4432 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4432 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     204.8712              0.0000     3.4432 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3424    0.0002 @   3.4434 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3183    0.2681 @   3.7115 f
  core/be/be_checker/director/n276 (net)       42     249.4573              0.0000     3.7115 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3203    0.0157 @   3.7272 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2057    0.1245     3.8518 r
  core/be/be_checker/director/n106 (net)        4      27.0153              0.0000     3.8518 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2057    0.0060 &   3.8578 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1222    0.1567     4.0145 f
  core/be/be_checker/director/flush_o (net)     7      35.5259              0.0000     4.0145 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     4.0145 f
  core/be/be_checker/flush_o (net)                     35.5259              0.0000     4.0145 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     4.0145 f
  core/be/flush (net)                                  35.5259              0.0000     4.0145 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     4.0145 f
  core/be/be_calculator/flush_i (net)                  35.5259              0.0000     4.0145 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1222    0.0002 &   4.0147 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1273    0.1230 @   4.1377 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  43.4355       0.0000     4.1377 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1377 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      43.4355              0.0000     4.1377 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1273    0.0109 @   4.1486 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1912    0.0981     4.2467 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  32.3766           0.0000     4.2467 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2467 r
  core/be/be_calculator/mmu_cmd_v_o (net)              32.3766              0.0000     4.2467 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2467 r
  core/be/mmu_cmd_v (net)                              32.3766              0.0000     4.2467 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2467 r
  core/be/be_mem/mmu_cmd_v_i (net)                     32.3766              0.0000     4.2467 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1912    0.0200 &   4.2667 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1099    0.1369     4.4036 r
  core/be/be_mem/dcache_pkt_v (net)             2      21.2601              0.0000     4.4036 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4036 r
  core/be/be_mem/dcache/v_i (net)                      21.2601              0.0000     4.4036 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1099    0.0040 &   4.4076 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0836    0.1480 @   4.5556 f
  core/be/be_mem/dcache/n664 (net)              9      46.3729              0.0000     4.5556 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.0844    0.0056 @   4.5612 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3022    0.1495     4.7107 r
  core/be/be_mem/dcache/n734 (net)             10      33.4990              0.0000     4.7107 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3022    0.0007 &   4.7114 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0987    0.0603     4.7717 f
  core/be/be_mem/dcache/n733 (net)              1       2.6667              0.0000     4.7717 f
  core/be/be_mem/dcache/icc_place175/INP (NBUFFX2)                0.0987    0.0000 &   4.7717 f
  core/be/be_mem/dcache/icc_place175/Z (NBUFFX2)                  0.1542    0.1316 @   4.9033 f
  core/be/be_mem/dcache/n900 (net)             13      95.0358              0.0000     4.9033 f
  core/be/be_mem/dcache/icc_place176/INP (INVX0)                  0.1543    0.0079 @   4.9113 f
  core/be/be_mem/dcache/icc_place176/ZN (INVX0)                   0.0723    0.0416     4.9529 r
  core/be/be_mem/dcache/n902 (net)              1       4.0122              0.0000     4.9529 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0723    0.0036 &   4.9565 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1835    0.0846     5.0411 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  11.0805           0.0000     5.0411 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0411 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            11.0805              0.0000     5.0411 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0411 f
  core/be/data_mem_pkt_ready_o (net)                   11.0805              0.0000     5.0411 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0411 f
  core/data_mem_pkt_ready_o[1] (net)                   11.0805              0.0000     5.0411 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0411 f
  data_mem_pkt_ready_lo[1] (net)                       11.0805              0.0000     5.0411 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0411 f
  uce_1__uce/data_mem_pkt_ready_i (net)                11.0805              0.0000     5.0411 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1835    0.0001 &   5.0412 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1790    0.0754     5.1166 r
  uce_1__uce/n19 (net)                          2       5.5599              0.0000     5.1166 r
  uce_1__uce/U52/INP (INVX0)                                      0.1790    0.0082 &   5.1248 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1027    0.0714     5.1962 f
  uce_1__uce/n36 (net)                          4      10.1648              0.0000     5.1962 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1027    0.0000 &   5.1963 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0554    0.1028     5.2991 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1062              0.0000     5.2991 f
  uce_1__uce/U72/INP (INVX0)                                      0.0554    0.0000 &   5.2991 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0702    0.0435     5.3426 r
  uce_1__uce/n106 (net)                         2       8.0435              0.0000     5.3426 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0702    0.0001 &   5.3427 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2705    0.2059 @   5.5486 f
  uce_1__uce/mem_resp_yumi_o (net)              3      96.7660              0.0000     5.5486 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.5486 f
  mem_resp_yumi_lo[1] (net)                            96.7660              0.0000     5.5486 f
  U3127/IN4 (OA221X1)                                             0.2766    0.0296 @   5.5781 f
  U3127/Q (OA221X1)                                               0.0770    0.1333     5.7114 f
  mem_resp_yumi_o (net)                         1      10.5620              0.0000     5.7114 f
  mem_resp_yumi_o (out)                                           0.0770    0.0030 &   5.7145 f
  data arrival time                                                                    5.7145

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.7145
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1855


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4499     0.4499
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)   0.2083   0.0000   0.4499 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/Q (DFFX1)   0.0657   0.2337   0.6836 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (net)     5  18.2001   0.0000   0.6836 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6836 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (net)   18.2001              0.0000     0.6836 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (bp_be_pipe_mem_02_0)        0.0000     0.6836 f
  core/be/be_calculator/csr_cmd_o[71] (net)            18.2001              0.0000     0.6836 f
  core/be/be_calculator/csr_cmd_o[71] (bp_be_calculator_top_02_0)           0.0000     0.6836 f
  core/be/csr_cmd[71] (net)                            18.2001              0.0000     0.6836 f
  core/be/be_mem/csr_cmd_i[71] (bp_be_mem_top_02_0)                         0.0000     0.6836 f
  core/be/be_mem/csr_cmd_i[71] (net)                   18.2001              0.0000     0.6836 f
  core/be/be_mem/csr/csr_cmd_i[71] (bp_be_csr_02_0)                         0.0000     0.6836 f
  core/be/be_mem/csr/csr_cmd_i[71] (net)               18.2001              0.0000     0.6836 f
  core/be/be_mem/csr/U6/INP (INVX0)                               0.0657    0.0004 &   0.6840 f
  core/be/be_mem/csr/U6/ZN (INVX0)                                0.0736    0.0462     0.7302 r
  core/be/be_mem/csr/n24 (net)                  2       8.1496              0.0000     0.7302 r
  core/be/be_mem/csr/U7/IN1 (NAND2X1)                             0.0736    0.0000 &   0.7302 r
  core/be/be_mem/csr/U7/QN (NAND2X1)                              0.0484    0.0339     0.7641 f
  core/be/be_mem/csr/n1 (net)                   1       3.8564              0.0000     0.7641 f
  core/be/be_mem/csr/U8/IN1 (NOR2X0)                              0.0484    0.0000 &   0.7641 f
  core/be/be_mem/csr/U8/QN (NOR2X0)                               0.0912    0.0495     0.8136 r
  core/be/be_mem/csr/n18 (net)                  2       7.0791              0.0000     0.8136 r
  core/be/be_mem/csr/U10/IN1 (NAND2X0)                            0.0912    0.0001 &   0.8137 r
  core/be/be_mem/csr/U10/QN (NAND2X0)                             0.1696    0.1058     0.9194 f
  core/be/be_mem/csr/n139 (net)                 5      16.4031              0.0000     0.9194 f
  core/be/be_mem/csr/U15/IN1 (NOR2X0)                             0.1696    0.0001 &   0.9195 f
  core/be/be_mem/csr/U15/QN (NOR2X0)                              0.1587    0.0909     1.0104 r
  core/be/be_mem/csr/n911 (net)                 4      12.4306              0.0000     1.0104 r
  core/be/be_mem/csr/U133/IN1 (NAND2X0)                           0.1587    0.0002 &   1.0105 r
  core/be/be_mem/csr/U133/QN (NAND2X0)                            0.1515    0.1012     1.1117 f
  core/be/be_mem/csr/n912 (net)                 4      11.8722              0.0000     1.1117 f
  core/be/be_mem/csr/U135/IN1 (NOR2X0)                            0.1515    0.0001 &   1.1118 f
  core/be/be_mem/csr/U135/QN (NOR2X0)                             0.4197    0.2192     1.3310 r
  core/be/be_mem/csr/n1701 (net)               16      48.3168              0.0000     1.3310 r
  core/be/be_mem/csr/U1188/IN2 (NOR2X0)                           0.4197    0.0011 &   1.3321 r
  core/be/be_mem/csr/U1188/QN (NOR2X0)                            0.1611    0.1051     1.4371 f
  core/be/be_mem/csr/n1712 (net)                2       5.4808              0.0000     1.4371 f
  core/be/be_mem/csr/U1189/IN1 (NAND2X0)                          0.1611    0.0000 &   1.4372 f
  core/be/be_mem/csr/U1189/QN (NAND2X0)                           0.1998    0.0797     1.5169 r
  core/be/be_mem/csr/n942 (net)                 2       8.1523              0.0000     1.5169 r
  core/be/be_mem/csr/U1190/IN1 (NOR2X1)                           0.1998    0.0000 &   1.5170 r
  core/be/be_mem/csr/U1190/QN (NOR2X1)                            0.1966    0.0842     1.6012 f
  core/be/be_mem/csr/n1274 (net)                4      12.6836              0.0000     1.6012 f
  core/be/be_mem/csr/U1693/IN2 (NAND4X0)                          0.1966    0.0001 &   1.6012 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1058    0.0644     1.6656 r
  core/be/be_mem/csr/n1278 (net)                1       3.5761              0.0000     1.6656 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1058    0.0000 &   1.6656 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0912    0.0581     1.7237 f
  core/be/be_mem/csr/n1280 (net)                1       8.2644              0.0000     1.7237 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0912    0.0083 &   1.7320 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0748    0.0359     1.7679 r
  core/be/be_mem/csr/n1285 (net)                1       4.5789              0.0000     1.7679 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0748    0.0029 &   1.7709 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0539    0.0355     1.8063 f
  core/be/be_mem/csr/n1287 (net)                1       4.3855              0.0000     1.8063 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0539    0.0000 &   1.8064 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0596    0.0265     1.8329 r
  core/be/be_mem/csr/n1295 (net)                1       2.7624              0.0000     1.8329 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0596    0.0000 &   1.8329 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0298    0.1004     1.9333 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.7314              0.0000     1.9333 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9333 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.7314              0.0000     1.9333 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0298    0.0000 &   1.9333 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1548    0.0338     1.9671 r
  core/be/be_mem/n8 (net)                       1       8.1477              0.0000     1.9671 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1548    0.0032 &   1.9703 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0930    0.0612     2.0315 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.6822   0.0000   2.0315 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0315 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.6822              0.0000     2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.6822              0.0000     2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.6822             0.0000     2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.6822   0.0000   2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0930   0.0018 &   2.0333 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0443   0.0701   2.1034 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   9.2082   0.0000   2.1034 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0443   0.0000 &   2.1034 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0441   0.0646   2.1680 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.3945   0.0000   2.1680 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0441   0.0000 &   2.1680 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0419   0.0641   2.2321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.1104   0.0000   2.2321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0419   0.0000 &   2.2321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0368   0.0601   2.2922 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.0386   0.0000   2.2922 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0368   0.0000 &   2.2923 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0431   0.0657   2.3579 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.5702   0.0000   2.3579 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0431   0.0000 &   2.3580 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0402   0.0643   2.4223 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.3029   0.0000   2.4223 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0402   0.0000 &   2.4223 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0360   0.0593   2.4816 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.6846   0.0000   2.4816 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0360   0.0000 &   2.4816 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0456   0.0660   2.5476 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8301   0.0000   2.5476 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0456   0.0001 &   2.5477 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0411   0.0641   2.6117 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   7.9926   0.0000   2.6117 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0411   0.0000 &   2.6117 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0250   0.0514   2.6632 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   5.8178   0.0000   2.6632 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6632 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   5.8178      0.0000     2.6632 f
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0250    0.0000 &   2.6632 f
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0347    0.0221     2.6853 r
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.1107         0.0000     2.6853 r
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0347    0.0000 &   2.6853 r
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0453    0.0364     2.7217 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   2.6798      0.0000     2.7217 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7217 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   2.6798         0.0000     2.7217 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7217 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   2.6798            0.0000     2.7217 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7217 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   2.6798   0.0000   2.7217 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7217 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   2.6798   0.0000   2.7217 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7217 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   2.6798   0.0000   2.7217 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7217 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   2.6798   0.0000   2.7217 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0453   0.0000 &   2.7217 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0276   0.0543   2.7760 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.5867   0.0000   2.7760 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7760 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.5867   0.0000   2.7760 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0276   0.0000 &   2.7760 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0288   0.0506   2.8266 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   3.9344   0.0000   2.8266 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8266 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   3.9344   0.0000   2.8266 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0288   0.0000 &   2.8266 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0369   0.0606   2.8872 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.0123   0.0000   2.8872 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8872 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.0123   0.0000   2.8872 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0369   0.0000 &   2.8872 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0543   0.0780   2.9652 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  26.3083   0.0000   2.9652 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9652 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  26.3083        0.0000     2.9652 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0543    0.0014 &   2.9667 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0282    0.0542     3.0208 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.2188        0.0000     3.0208 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0208 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.2188              0.0000     3.0208 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0208 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.2188              0.0000     3.0208 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0282    0.0000 &   3.0208 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1922    0.0543     3.0751 r
  core/be/be_mem/csr/n1115 (net)                4      12.6268              0.0000     3.0751 r
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1922    0.0001 &   3.0752 r
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1203    0.0847     3.1599 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.0884              0.0000     3.1599 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1203    0.0001 &   3.1600 f
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1216    0.0503     3.2103 r
  core/be/be_mem/csr/n1202 (net)                3       7.1937              0.0000     3.2103 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1216    0.0000 &   3.2103 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3342    0.2276 @   3.4379 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     208.1774              0.0000     3.4379 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4379 r
  core/be/be_mem/trap_pkt_o[2] (net)                  208.1774              0.0000     3.4379 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4379 r
  core/be/n8 (net)                                    208.1774              0.0000     3.4379 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4379 r
  core/be/be_checker/trap_pkt_i[2] (net)              208.1774              0.0000     3.4379 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4379 r
  core/be/be_checker/director/trap_pkt_i[2] (net)     208.1774              0.0000     3.4379 r
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3343    0.0002 @   3.4381 r
  core/be/be_checker/director/U11/Q (OR3X2)                       0.4040    0.2898 @   3.7280 r
  core/be/be_checker/director/n276 (net)       42     253.0306              0.0000     3.7280 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.4079    0.0160 @   3.7439 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2190    0.1393     3.8833 f
  core/be/be_checker/director/n106 (net)        4      26.4246              0.0000     3.8833 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2190    0.0063 &   3.8895 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1203    0.1638     4.0533 r
  core/be/be_checker/director/flush_o (net)     7      36.2041              0.0000     4.0533 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     4.0533 r
  core/be/be_checker/flush_o (net)                     36.2041              0.0000     4.0533 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     4.0533 r
  core/be/flush (net)                                  36.2041              0.0000     4.0533 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     4.0533 r
  core/be/be_calculator/flush_i (net)                  36.2041              0.0000     4.0533 r
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1203    0.0002 &   4.0535 r
  core/be/be_calculator/U21/Q (OR2X1)                             0.1434    0.1236 @   4.1772 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  43.8471       0.0000     4.1772 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1772 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      43.8471              0.0000     4.1772 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1435    0.0153 @   4.1925 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1375    0.0950     4.2875 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  32.1655           0.0000     4.2875 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2875 f
  core/be/be_calculator/mmu_cmd_v_o (net)              32.1655              0.0000     4.2875 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2875 f
  core/be/mmu_cmd_v (net)                              32.1655              0.0000     4.2875 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2875 f
  core/be/be_mem/mmu_cmd_v_i (net)                     32.1655              0.0000     4.2875 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1375    0.0127 &   4.3002 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1048    0.1204     4.4206 f
  core/be/be_mem/dcache_pkt_v (net)             2      21.1855              0.0000     4.4206 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4206 f
  core/be/be_mem/dcache/v_i (net)                      21.1855              0.0000     4.4206 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1048    0.0038 &   4.4243 f
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0914    0.1472 @   4.5716 r
  core/be/be_mem/dcache/n664 (net)              9      46.8572              0.0000     4.5716 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.0921    0.0060 @   4.5776 r
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.2297    0.1489     4.7265 f
  core/be/be_mem/dcache/n734 (net)             10      33.3444              0.0000     4.7265 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.2297    0.0007 &   4.7271 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0959    0.0483     4.7754 r
  core/be/be_mem/dcache/n733 (net)              1       2.7259              0.0000     4.7754 r
  core/be/be_mem/dcache/icc_place175/INP (NBUFFX2)                0.0959    0.0000 &   4.7754 r
  core/be/be_mem/dcache/icc_place175/Z (NBUFFX2)                  0.1610    0.1287 @   4.9042 r
  core/be/be_mem/dcache/n900 (net)             13      95.2945              0.0000     4.9042 r
  core/be/be_mem/dcache/icc_place176/INP (INVX0)                  0.1611    0.0128 @   4.9170 r
  core/be/be_mem/dcache/icc_place176/ZN (INVX0)                   0.0670    0.0434     4.9604 f
  core/be/be_mem/dcache/n902 (net)              1       3.9096              0.0000     4.9604 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0670    0.0030 &   4.9634 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1771    0.0821     5.0455 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  11.2732           0.0000     5.0455 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0455 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            11.2732              0.0000     5.0455 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0455 r
  core/be/data_mem_pkt_ready_o (net)                   11.2732              0.0000     5.0455 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0455 r
  core/data_mem_pkt_ready_o[1] (net)                   11.2732              0.0000     5.0455 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0455 r
  data_mem_pkt_ready_lo[1] (net)                       11.2732              0.0000     5.0455 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0455 r
  uce_1__uce/data_mem_pkt_ready_i (net)                11.2732              0.0000     5.0455 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1771    0.0001 &   5.0456 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.1770    0.0631     5.1088 f
  uce_1__uce/n19 (net)                          2       5.4770              0.0000     5.1088 f
  uce_1__uce/U52/INP (INVX0)                                      0.1770    0.0078 &   5.1165 f
  uce_1__uce/U52/ZN (INVX0)                                       0.1149    0.0698     5.1863 r
  uce_1__uce/n36 (net)                          4      10.2750              0.0000     5.1863 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1149    0.0000 &   5.1864 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0595    0.0871     5.2735 r
  uce_1__uce/cache_req_complete_o (net)         2       7.2345              0.0000     5.2735 r
  uce_1__uce/U72/INP (INVX0)                                      0.0595    0.0000 &   5.2735 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0599    0.0451     5.3186 f
  uce_1__uce/n106 (net)                         2       7.9611              0.0000     5.3186 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0599    0.0001 &   5.3187 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3179    0.2146 @   5.5333 r
  uce_1__uce/mem_resp_yumi_o (net)              3      96.8722              0.0000     5.5333 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.5333 r
  mem_resp_yumi_lo[1] (net)                            96.8722              0.0000     5.5333 r
  U3127/IN4 (OA221X1)                                             0.3231    0.0299 @   5.5632 r
  U3127/Q (OA221X1)                                               0.0772    0.1361     5.6993 r
  mem_resp_yumi_o (net)                         1      10.5620              0.0000     5.6993 r
  mem_resp_yumi_o (out)                                           0.0772    0.0032 &   5.7025 r
  data arrival time                                                                    5.7025

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.7025
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1975


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4499     0.4499
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)   0.2083   0.0000   0.4499 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/Q (DFFX1)   0.0657   0.2337   0.6836 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (net)     5  18.2001   0.0000   0.6836 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6836 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (net)   18.2001              0.0000     0.6836 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (bp_be_pipe_mem_02_0)        0.0000     0.6836 f
  core/be/be_calculator/csr_cmd_o[71] (net)            18.2001              0.0000     0.6836 f
  core/be/be_calculator/csr_cmd_o[71] (bp_be_calculator_top_02_0)           0.0000     0.6836 f
  core/be/csr_cmd[71] (net)                            18.2001              0.0000     0.6836 f
  core/be/be_mem/csr_cmd_i[71] (bp_be_mem_top_02_0)                         0.0000     0.6836 f
  core/be/be_mem/csr_cmd_i[71] (net)                   18.2001              0.0000     0.6836 f
  core/be/be_mem/csr/csr_cmd_i[71] (bp_be_csr_02_0)                         0.0000     0.6836 f
  core/be/be_mem/csr/csr_cmd_i[71] (net)               18.2001              0.0000     0.6836 f
  core/be/be_mem/csr/U6/INP (INVX0)                               0.0657    0.0004 &   0.6840 f
  core/be/be_mem/csr/U6/ZN (INVX0)                                0.0736    0.0462     0.7302 r
  core/be/be_mem/csr/n24 (net)                  2       8.1496              0.0000     0.7302 r
  core/be/be_mem/csr/U7/IN1 (NAND2X1)                             0.0736    0.0000 &   0.7302 r
  core/be/be_mem/csr/U7/QN (NAND2X1)                              0.0484    0.0339     0.7641 f
  core/be/be_mem/csr/n1 (net)                   1       3.8564              0.0000     0.7641 f
  core/be/be_mem/csr/U8/IN1 (NOR2X0)                              0.0484    0.0000 &   0.7641 f
  core/be/be_mem/csr/U8/QN (NOR2X0)                               0.0912    0.0495     0.8136 r
  core/be/be_mem/csr/n18 (net)                  2       7.0791              0.0000     0.8136 r
  core/be/be_mem/csr/U10/IN1 (NAND2X0)                            0.0912    0.0001 &   0.8137 r
  core/be/be_mem/csr/U10/QN (NAND2X0)                             0.1696    0.1058     0.9194 f
  core/be/be_mem/csr/n139 (net)                 5      16.4031              0.0000     0.9194 f
  core/be/be_mem/csr/U15/IN1 (NOR2X0)                             0.1696    0.0001 &   0.9195 f
  core/be/be_mem/csr/U15/QN (NOR2X0)                              0.1587    0.0909     1.0104 r
  core/be/be_mem/csr/n911 (net)                 4      12.4306              0.0000     1.0104 r
  core/be/be_mem/csr/U133/IN1 (NAND2X0)                           0.1587    0.0002 &   1.0105 r
  core/be/be_mem/csr/U133/QN (NAND2X0)                            0.1515    0.1012     1.1117 f
  core/be/be_mem/csr/n912 (net)                 4      11.8722              0.0000     1.1117 f
  core/be/be_mem/csr/U135/IN1 (NOR2X0)                            0.1515    0.0001 &   1.1118 f
  core/be/be_mem/csr/U135/QN (NOR2X0)                             0.4197    0.2192     1.3310 r
  core/be/be_mem/csr/n1701 (net)               16      48.3168              0.0000     1.3310 r
  core/be/be_mem/csr/U1188/IN2 (NOR2X0)                           0.4197    0.0011 &   1.3321 r
  core/be/be_mem/csr/U1188/QN (NOR2X0)                            0.1611    0.1051     1.4371 f
  core/be/be_mem/csr/n1712 (net)                2       5.4808              0.0000     1.4371 f
  core/be/be_mem/csr/U1189/IN1 (NAND2X0)                          0.1611    0.0000 &   1.4372 f
  core/be/be_mem/csr/U1189/QN (NAND2X0)                           0.1998    0.0797     1.5169 r
  core/be/be_mem/csr/n942 (net)                 2       8.1523              0.0000     1.5169 r
  core/be/be_mem/csr/U1190/IN1 (NOR2X1)                           0.1998    0.0000 &   1.5170 r
  core/be/be_mem/csr/U1190/QN (NOR2X1)                            0.1966    0.0842     1.6012 f
  core/be/be_mem/csr/n1274 (net)                4      12.6836              0.0000     1.6012 f
  core/be/be_mem/csr/U1693/IN2 (NAND4X0)                          0.1966    0.0001 &   1.6012 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1058    0.0644     1.6656 r
  core/be/be_mem/csr/n1278 (net)                1       3.5761              0.0000     1.6656 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1058    0.0000 &   1.6656 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0912    0.0581     1.7237 f
  core/be/be_mem/csr/n1280 (net)                1       8.2644              0.0000     1.7237 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0912    0.0083 &   1.7320 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0748    0.0359     1.7679 r
  core/be/be_mem/csr/n1285 (net)                1       4.5789              0.0000     1.7679 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0748    0.0029 &   1.7709 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0539    0.0355     1.8063 f
  core/be/be_mem/csr/n1287 (net)                1       4.3855              0.0000     1.8063 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0539    0.0000 &   1.8064 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0596    0.0265     1.8329 r
  core/be/be_mem/csr/n1295 (net)                1       2.7624              0.0000     1.8329 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0596    0.0000 &   1.8329 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0298    0.1004     1.9333 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.7314              0.0000     1.9333 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9333 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.7314              0.0000     1.9333 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0298    0.0000 &   1.9333 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1548    0.0338     1.9671 r
  core/be/be_mem/n8 (net)                       1       8.1477              0.0000     1.9671 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1548    0.0032 &   1.9703 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0930    0.0612     2.0315 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.6822   0.0000   2.0315 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0315 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.6822              0.0000     2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.6822              0.0000     2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.6822             0.0000     2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.6822   0.0000   2.0315 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0930   0.0018 &   2.0333 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0443   0.0701   2.1034 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   9.2082   0.0000   2.1034 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0443   0.0000 &   2.1034 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0441   0.0646   2.1680 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.3945   0.0000   2.1680 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0441   0.0000 &   2.1680 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0419   0.0641   2.2321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.1104   0.0000   2.2321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0419   0.0000 &   2.2321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0368   0.0601   2.2922 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.0386   0.0000   2.2922 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0368   0.0000 &   2.2923 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0431   0.0657   2.3579 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.5702   0.0000   2.3579 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0431   0.0000 &   2.3580 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0402   0.0643   2.4223 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.3029   0.0000   2.4223 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0402   0.0000 &   2.4223 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0360   0.0593   2.4816 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.6846   0.0000   2.4816 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0360   0.0000 &   2.4816 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0456   0.0660   2.5476 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8301   0.0000   2.5476 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0456   0.0001 &   2.5477 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0411   0.0641   2.6117 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   7.9926   0.0000   2.6117 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0411   0.0000 &   2.6118 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0283   0.0533   2.6650 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   2.4883   0.0000   2.6650 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6650 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   2.4883      0.0000     2.6650 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0283    0.0000 &   2.6650 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0277    0.0543     2.7193 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   2.7113      0.0000     2.7193 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7193 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   2.7113         0.0000     2.7193 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7193 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   2.7113            0.0000     2.7193 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7193 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   2.7113   0.0000   2.7193 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7193 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   2.7113   0.0000   2.7193 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7193 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   2.7113   0.0000   2.7193 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7193 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   2.7113   0.0000   2.7193 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0277   0.0000 &   2.7193 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0269   0.0500   2.7694 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.5354   0.0000   2.7694 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7694 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.5354   0.0000   2.7694 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0269   0.0000 &   2.7694 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0376   0.0570   2.8264 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.3978   0.0000   2.8264 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8264 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.3978   0.0000   2.8264 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0376   0.0001 &   2.8265 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0369   0.0583   2.8848 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.0123   0.0000   2.8848 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8848 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.0123   0.0000   2.8848 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0369   0.0000 &   2.8849 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0543   0.0780   2.9629 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  26.3083   0.0000   2.9629 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9629 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  26.3083        0.0000     2.9629 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0543    0.0014 &   2.9643 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0282    0.0542     3.0184 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.2188        0.0000     3.0184 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0184 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.2188              0.0000     3.0184 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0184 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.2188              0.0000     3.0184 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0282    0.0000 &   3.0185 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1922    0.0543     3.0727 r
  core/be/be_mem/csr/n1115 (net)                4      12.6268              0.0000     3.0727 r
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1922    0.0001 &   3.0728 r
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1203    0.0847     3.1575 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.0884              0.0000     3.1575 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1203    0.0001 &   3.1576 f
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1216    0.0503     3.2079 r
  core/be/be_mem/csr/n1202 (net)                3       7.1937              0.0000     3.2079 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1216    0.0000 &   3.2079 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3342    0.2276 @   3.4356 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     208.1774              0.0000     3.4356 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4356 r
  core/be/be_mem/trap_pkt_o[2] (net)                  208.1774              0.0000     3.4356 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4356 r
  core/be/n8 (net)                                    208.1774              0.0000     3.4356 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4356 r
  core/be/be_checker/trap_pkt_i[2] (net)              208.1774              0.0000     3.4356 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4356 r
  core/be/be_checker/director/trap_pkt_i[2] (net)     208.1774              0.0000     3.4356 r
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3343    0.0002 @   3.4358 r
  core/be/be_checker/director/U11/Q (OR3X2)                       0.4040    0.2898 @   3.7256 r
  core/be/be_checker/director/n276 (net)       42     253.0306              0.0000     3.7256 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.4079    0.0160 @   3.7415 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2190    0.1393     3.8809 f
  core/be/be_checker/director/n106 (net)        4      26.4246              0.0000     3.8809 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2190    0.0063 &   3.8872 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1203    0.1638     4.0510 r
  core/be/be_checker/director/flush_o (net)     7      36.2041              0.0000     4.0510 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     4.0510 r
  core/be/be_checker/flush_o (net)                     36.2041              0.0000     4.0510 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     4.0510 r
  core/be/flush (net)                                  36.2041              0.0000     4.0510 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     4.0510 r
  core/be/be_calculator/flush_i (net)                  36.2041              0.0000     4.0510 r
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1203    0.0002 &   4.0512 r
  core/be/be_calculator/U21/Q (OR2X1)                             0.1434    0.1236 @   4.1748 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  43.8471       0.0000     4.1748 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1748 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      43.8471              0.0000     4.1748 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1435    0.0153 @   4.1901 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1375    0.0950     4.2851 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  32.1655           0.0000     4.2851 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2851 f
  core/be/be_calculator/mmu_cmd_v_o (net)              32.1655              0.0000     4.2851 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2851 f
  core/be/mmu_cmd_v (net)                              32.1655              0.0000     4.2851 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2851 f
  core/be/be_mem/mmu_cmd_v_i (net)                     32.1655              0.0000     4.2851 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1375    0.0127 &   4.2978 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1048    0.1204     4.4182 f
  core/be/be_mem/dcache_pkt_v (net)             2      21.1855              0.0000     4.4182 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4182 f
  core/be/be_mem/dcache/v_i (net)                      21.1855              0.0000     4.4182 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1048    0.0038 &   4.4220 f
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0914    0.1472 @   4.5692 r
  core/be/be_mem/dcache/n664 (net)              9      46.8572              0.0000     4.5692 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.0921    0.0060 @   4.5752 r
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.2297    0.1489     4.7241 f
  core/be/be_mem/dcache/n734 (net)             10      33.3444              0.0000     4.7241 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.2297    0.0007 &   4.7248 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0959    0.0483     4.7730 r
  core/be/be_mem/dcache/n733 (net)              1       2.7259              0.0000     4.7730 r
  core/be/be_mem/dcache/icc_place175/INP (NBUFFX2)                0.0959    0.0000 &   4.7730 r
  core/be/be_mem/dcache/icc_place175/Z (NBUFFX2)                  0.1610    0.1287 @   4.9018 r
  core/be/be_mem/dcache/n900 (net)             13      95.2945              0.0000     4.9018 r
  core/be/be_mem/dcache/icc_place176/INP (INVX0)                  0.1611    0.0128 @   4.9146 r
  core/be/be_mem/dcache/icc_place176/ZN (INVX0)                   0.0670    0.0434     4.9581 f
  core/be/be_mem/dcache/n902 (net)              1       3.9096              0.0000     4.9581 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0670    0.0030 &   4.9610 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1771    0.0821     5.0431 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  11.2732           0.0000     5.0431 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0431 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            11.2732              0.0000     5.0431 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0431 r
  core/be/data_mem_pkt_ready_o (net)                   11.2732              0.0000     5.0431 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0431 r
  core/data_mem_pkt_ready_o[1] (net)                   11.2732              0.0000     5.0431 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0431 r
  data_mem_pkt_ready_lo[1] (net)                       11.2732              0.0000     5.0431 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0431 r
  uce_1__uce/data_mem_pkt_ready_i (net)                11.2732              0.0000     5.0431 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1771    0.0001 &   5.0433 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.1770    0.0631     5.1064 f
  uce_1__uce/n19 (net)                          2       5.4770              0.0000     5.1064 f
  uce_1__uce/U52/INP (INVX0)                                      0.1770    0.0078 &   5.1142 f
  uce_1__uce/U52/ZN (INVX0)                                       0.1149    0.0698     5.1839 r
  uce_1__uce/n36 (net)                          4      10.2750              0.0000     5.1839 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1149    0.0000 &   5.1840 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0595    0.0871     5.2711 r
  uce_1__uce/cache_req_complete_o (net)         2       7.2345              0.0000     5.2711 r
  uce_1__uce/U72/INP (INVX0)                                      0.0595    0.0000 &   5.2712 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0599    0.0451     5.3162 f
  uce_1__uce/n106 (net)                         2       7.9611              0.0000     5.3162 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0599    0.0001 &   5.3163 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3179    0.2146 @   5.5309 r
  uce_1__uce/mem_resp_yumi_o (net)              3      96.8722              0.0000     5.5309 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.5309 r
  mem_resp_yumi_lo[1] (net)                            96.8722              0.0000     5.5309 r
  U3127/IN4 (OA221X1)                                             0.3231    0.0299 @   5.5608 r
  U3127/Q (OA221X1)                                               0.0772    0.1361     5.6969 r
  mem_resp_yumi_o (net)                         1      10.5620              0.0000     5.6969 r
  mem_resp_yumi_o (out)                                           0.0772    0.0032 &   5.7001 r
  data arrival time                                                                    5.7001

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.7001
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1999


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4499     0.4499
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)   0.2083   0.0000   0.4499 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/Q (DFFX1)   0.0753   0.2157   0.6656 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (net)     5  18.4912   0.0000   0.6656 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6656 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (net)   18.4912              0.0000     0.6656 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (bp_be_pipe_mem_02_0)        0.0000     0.6656 r
  core/be/be_calculator/csr_cmd_o[71] (net)            18.4912              0.0000     0.6656 r
  core/be/be_calculator/csr_cmd_o[71] (bp_be_calculator_top_02_0)           0.0000     0.6656 r
  core/be/csr_cmd[71] (net)                            18.4912              0.0000     0.6656 r
  core/be/be_mem/csr_cmd_i[71] (bp_be_mem_top_02_0)                         0.0000     0.6656 r
  core/be/be_mem/csr_cmd_i[71] (net)                   18.4912              0.0000     0.6656 r
  core/be/be_mem/csr/csr_cmd_i[71] (bp_be_csr_02_0)                         0.0000     0.6656 r
  core/be/be_mem/csr/csr_cmd_i[71] (net)               18.4912              0.0000     0.6656 r
  core/be/be_mem/csr/U6/INP (INVX0)                               0.0753    0.0004 &   0.6660 r
  core/be/be_mem/csr/U6/ZN (INVX0)                                0.0641    0.0480     0.7140 f
  core/be/be_mem/csr/n24 (net)                  2       7.9165              0.0000     0.7140 f
  core/be/be_mem/csr/U7/IN1 (NAND2X1)                             0.0641    0.0000 &   0.7140 f
  core/be/be_mem/csr/U7/QN (NAND2X1)                              0.0562    0.0311     0.7451 r
  core/be/be_mem/csr/n1 (net)                   1       3.9439              0.0000     0.7451 r
  core/be/be_mem/csr/U8/IN1 (NOR2X0)                              0.0562    0.0000 &   0.7452 r
  core/be/be_mem/csr/U8/QN (NOR2X0)                               0.0833    0.0505     0.7957 f
  core/be/be_mem/csr/n18 (net)                  2       6.9727              0.0000     0.7957 f
  core/be/be_mem/csr/U10/IN1 (NAND2X0)                            0.0833    0.0001 &   0.7958 f
  core/be/be_mem/csr/U10/QN (NAND2X0)                             0.1777    0.0985     0.8942 r
  core/be/be_mem/csr/n139 (net)                 5      16.7672              0.0000     0.8942 r
  core/be/be_mem/csr/U15/IN1 (NOR2X0)                             0.1777    0.0001 &   0.8943 r
  core/be/be_mem/csr/U15/QN (NOR2X0)                              0.1244    0.0937     0.9880 f
  core/be/be_mem/csr/n911 (net)                 4      12.3126              0.0000     0.9880 f
  core/be/be_mem/csr/U18/IN1 (NAND2X0)                            0.1244    0.0002 &   0.9882 f
  core/be/be_mem/csr/U18/QN (NAND2X0)                             0.1358    0.0847     1.0729 r
  core/be/be_mem/csr/n1642 (net)                3      10.6040              0.0000     1.0729 r
  core/be/be_mem/csr/U19/IN1 (NOR2X0)                             0.1358    0.0001 &   1.0729 r
  core/be/be_mem/csr/U19/QN (NOR2X0)                              0.0901    0.0484     1.1213 f
  core/be/be_mem/csr/n1591 (net)                1       3.1189              0.0000     1.1213 f
  core/be/be_mem/csr/icc_place148/INP (NBUFFX2)                   0.0901    0.0000 &   1.1213 f
  core/be/be_mem/csr/icc_place148/Z (NBUFFX2)                     0.2689    0.1855 @   1.3068 f
  core/be/be_mem/csr/n1269 (net)               46     171.8610              0.0000     1.3068 f
  core/be/be_mem/csr/U1195/IN1 (NOR2X0)                           0.2685    0.0012 @   1.3081 f
  core/be/be_mem/csr/U1195/QN (NOR2X0)                            0.1232    0.0649     1.3730 r
  core/be/be_mem/csr/n918 (net)                 1       5.0071              0.0000     1.3730 r
  core/be/be_mem/csr/U1198/IN1 (NAND2X1)                          0.1232    0.0078 &   1.3808 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0780    0.0531     1.4339 f
  core/be/be_mem/csr/n1116 (net)                2       8.1987              0.0000     1.4339 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X2)                           0.0780    0.0000 &   1.4339 f
  core/be/be_mem/csr/U1201/QN (NOR2X2)                            0.0647    0.0363     1.4703 r
  core/be/be_mem/csr/n923 (net)                 1       7.0813              0.0000     1.4703 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0647    0.0000 &   1.4703 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0718    0.0402     1.5105 f
  core/be/be_mem/csr/n1332 (net)                4      16.0407              0.0000     1.5105 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0718    0.0001 &   1.5106 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0354    0.0209     1.5315 r
  core/be/be_mem/csr/n1275 (net)                1       3.1113              0.0000     1.5315 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0354    0.0000 &   1.5315 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.0851    0.0340     1.5655 f
  core/be/be_mem/csr/n1278 (net)                1       3.5121              0.0000     1.5655 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.0851    0.0000 &   1.5655 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0948    0.0564     1.6219 r
  core/be/be_mem/csr/n1280 (net)                1       8.3149              0.0000     1.6219 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0948    0.0094 &   1.6313 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0665    0.0382     1.6696 f
  core/be/be_mem/csr/n1285 (net)                1       4.5284              0.0000     1.6696 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0665    0.0000 &   1.6696 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0651    0.0327     1.7023 r
  core/be/be_mem/csr/n1287 (net)                1       4.4361              0.0000     1.7023 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0651    0.0000 &   1.7023 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0515    0.0299     1.7322 f
  core/be/be_mem/csr/n1295 (net)                1       2.7381              0.0000     1.7322 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0515    0.0000 &   1.7323 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0331    0.1007     1.8330 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.7820              0.0000     1.8330 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8330 r
  core/be/be_mem/csr_illegal_instr_lo (net)             4.7820              0.0000     1.8330 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0331    0.0000 &   1.8330 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1558    0.0369     1.8699 f
  core/be/be_mem/n8 (net)                       1       8.0959              0.0000     1.8699 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1558    0.0031 &   1.8730 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0959    0.0588     1.9318 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  23.0729   0.0000   1.9318 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9318 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    23.0729              0.0000     1.9318 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9318 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   23.0729              0.0000     1.9318 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9318 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  23.0729             0.0000     1.9318 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9318 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  23.0729   0.0000   1.9318 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0959   0.0020 &   1.9338 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0480   0.0728   2.0066 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   9.4392   0.0000   2.0066 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0480   0.0000 &   2.0066 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0491   0.0708   2.0775 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.5812   0.0000   2.0775 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0491   0.0000 &   2.0775 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0460   0.0707   2.1482 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.2972   0.0000   2.1482 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0460   0.0000 &   2.1482 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0400   0.0664   2.2146 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.1662   0.0000   2.2146 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0400   0.0000 &   2.2147 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0485   0.0706   2.2852 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.8012   0.0000   2.2852 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0485   0.0000 &   2.2852 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0451   0.0709   2.3561 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.4897   0.0000   2.3561 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0451   0.0000 &   2.3561 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0393   0.0655   2.4217 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.8122   0.0000   2.4217 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0393   0.0000 &   2.4217 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0501   0.0708   2.4924 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  10.0611   0.0000   2.4924 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0501   0.0001 &   2.4925 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0447   0.0708   2.5633 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.1794   0.0000   2.5633 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0447   0.0000 &   2.5633 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0285   0.0549   2.6182 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   5.9367   0.0000   2.6182 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6182 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   5.9367      0.0000     2.6182 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0285    0.0000 &   2.6183 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0292    0.0233     2.6415 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.0404         0.0000     2.6415 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0292    0.0000 &   2.6415 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0564    0.0325     2.6740 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   2.7390      0.0000     2.6740 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6740 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   2.7390         0.0000     2.6740 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6740 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   2.7390            0.0000     2.6740 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6740 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   2.7390   0.0000   2.6740 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6740 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   2.7390   0.0000   2.6740 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.6740 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   2.7390   0.0000   2.6740 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.6740 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   2.7390   0.0000   2.6740 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0564   0.0000 &   2.6740 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0315   0.0597   2.7338 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.7805   0.0000   2.7338 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7338 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.7805   0.0000   2.7338 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0315   0.0000 &   2.7338 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0329   0.0502   2.7841 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.0306   0.0000   2.7841 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.7841 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.0306   0.0000   2.7841 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0329   0.0000 &   2.7841 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0415   0.0649   2.8490 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.2099   0.0000   2.8490 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8490 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.2099   0.0000   2.8490 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0415   0.0000 &   2.8490 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0607   0.0778   2.9268 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  26.7176   0.0000   2.9268 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9268 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  26.7176        0.0000     2.9268 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0607    0.0016 &   2.9284 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0308    0.0561     2.9845 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.2828        0.0000     2.9845 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.9845 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.2828              0.0000     2.9845 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.9845 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.2828              0.0000     2.9845 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0308    0.0000 &   2.9845 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1515    0.0548     3.0393 f
  core/be/be_mem/csr/n1115 (net)                4      12.4403              0.0000     3.0393 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1515    0.0001 &   3.0394 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1261    0.0783     3.1177 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4274              0.0000     3.1177 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1261    0.0001 &   3.1178 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1331    0.0564     3.1741 f
  core/be/be_mem/csr/n1202 (net)                3       7.1271              0.0000     3.1741 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1331    0.0000 &   3.1741 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3423    0.2481 @   3.4222 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     204.8712              0.0000     3.4222 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4222 f
  core/be/be_mem/trap_pkt_o[2] (net)                  204.8712              0.0000     3.4222 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4222 f
  core/be/n8 (net)                                    204.8712              0.0000     3.4222 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4222 f
  core/be/be_checker/trap_pkt_i[2] (net)              204.8712              0.0000     3.4222 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4222 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     204.8712              0.0000     3.4222 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3424    0.0002 @   3.4224 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3183    0.2681 @   3.6906 f
  core/be/be_checker/director/n276 (net)       42     249.4573              0.0000     3.6906 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3203    0.0157 @   3.7063 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2057    0.1245     3.8308 r
  core/be/be_checker/director/n106 (net)        4      27.0153              0.0000     3.8308 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2057    0.0060 &   3.8368 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1222    0.1567     3.9935 f
  core/be/be_checker/director/flush_o (net)     7      35.5259              0.0000     3.9935 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9935 f
  core/be/be_checker/flush_o (net)                     35.5259              0.0000     3.9935 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9935 f
  core/be/flush (net)                                  35.5259              0.0000     3.9935 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9935 f
  core/be/be_calculator/flush_i (net)                  35.5259              0.0000     3.9935 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1222    0.0002 &   3.9937 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1273    0.1230 @   4.1167 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  43.4355       0.0000     4.1167 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1167 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      43.4355              0.0000     4.1167 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1273    0.0109 @   4.1276 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1912    0.0981     4.2257 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  32.3766           0.0000     4.2257 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2257 r
  core/be/be_calculator/mmu_cmd_v_o (net)              32.3766              0.0000     4.2257 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2257 r
  core/be/mmu_cmd_v (net)                              32.3766              0.0000     4.2257 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2257 r
  core/be/be_mem/mmu_cmd_v_i (net)                     32.3766              0.0000     4.2257 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1912    0.0200 &   4.2457 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1099    0.1369     4.3826 r
  core/be/be_mem/dcache_pkt_v (net)             2      21.2601              0.0000     4.3826 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3826 r
  core/be/be_mem/dcache/v_i (net)                      21.2601              0.0000     4.3826 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1099    0.0040 &   4.3867 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0836    0.1480 @   4.5347 f
  core/be/be_mem/dcache/n664 (net)              9      46.3729              0.0000     4.5347 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.0844    0.0056 @   4.5403 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3022    0.1495     4.6897 r
  core/be/be_mem/dcache/n734 (net)             10      33.4990              0.0000     4.6897 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3022    0.0007 &   4.6904 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0987    0.0603     4.7507 f
  core/be/be_mem/dcache/n733 (net)              1       2.6667              0.0000     4.7507 f
  core/be/be_mem/dcache/icc_place175/INP (NBUFFX2)                0.0987    0.0000 &   4.7507 f
  core/be/be_mem/dcache/icc_place175/Z (NBUFFX2)                  0.1542    0.1316 @   4.8823 f
  core/be/be_mem/dcache/n900 (net)             13      95.0358              0.0000     4.8823 f
  core/be/be_mem/dcache/icc_place176/INP (INVX0)                  0.1543    0.0079 @   4.8903 f
  core/be/be_mem/dcache/icc_place176/ZN (INVX0)                   0.0723    0.0416     4.9319 r
  core/be/be_mem/dcache/n902 (net)              1       4.0122              0.0000     4.9319 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0723    0.0036 &   4.9355 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1835    0.0846     5.0201 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  11.0805           0.0000     5.0201 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0201 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            11.0805              0.0000     5.0201 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0201 f
  core/be/data_mem_pkt_ready_o (net)                   11.0805              0.0000     5.0201 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0201 f
  core/data_mem_pkt_ready_o[1] (net)                   11.0805              0.0000     5.0201 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0201 f
  data_mem_pkt_ready_lo[1] (net)                       11.0805              0.0000     5.0201 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0201 f
  uce_1__uce/data_mem_pkt_ready_i (net)                11.0805              0.0000     5.0201 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1835    0.0001 &   5.0203 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1790    0.0754     5.0956 r
  uce_1__uce/n19 (net)                          2       5.5599              0.0000     5.0956 r
  uce_1__uce/U52/INP (INVX0)                                      0.1790    0.0082 &   5.1038 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1027    0.0714     5.1753 f
  uce_1__uce/n36 (net)                          4      10.1648              0.0000     5.1753 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1027    0.0000 &   5.1753 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0554    0.1028     5.2781 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1062              0.0000     5.2781 f
  uce_1__uce/U72/INP (INVX0)                                      0.0554    0.0000 &   5.2781 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0702    0.0435     5.3217 r
  uce_1__uce/n106 (net)                         2       8.0435              0.0000     5.3217 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0702    0.0001 &   5.3217 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2705    0.2059 @   5.5276 f
  uce_1__uce/mem_resp_yumi_o (net)              3      96.7660              0.0000     5.5276 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.5276 f
  mem_resp_yumi_lo[1] (net)                            96.7660              0.0000     5.5276 f
  U3127/IN4 (OA221X1)                                             0.2766    0.0296 @   5.5572 f
  U3127/Q (OA221X1)                                               0.0770    0.1333     5.6905 f
  mem_resp_yumi_o (net)                         1      10.5620              0.0000     5.6905 f
  mem_resp_yumi_o (out)                                           0.0770    0.0030 &   5.6935 f
  data arrival time                                                                    5.6935

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6935
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2065


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4502     0.4502
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2083   0.0000   0.4502 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.1614   0.2888   0.7390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  59.1827   0.0000   0.7390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   59.1827              0.0000     0.7390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7390 f
  core/be/be_calculator/csr_cmd_o[73] (net)            59.1827              0.0000     0.7390 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7390 f
  core/be/csr_cmd[73] (net)                            59.1827              0.0000     0.7390 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7390 f
  core/be/be_mem/csr_cmd_i[73] (net)                   59.1827              0.0000     0.7390 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7390 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               59.1827              0.0000     0.7390 f
  core/be/be_mem/csr/icc_place119/INP (INVX2)                     0.1614    0.0013 &   0.7402 f
  core/be/be_mem/csr/icc_place119/ZN (INVX2)                      0.1113    0.0678     0.8080 r
  core/be/be_mem/csr/n893 (net)                12      42.9683              0.0000     0.8080 r
  core/be/be_mem/csr/U50/IN1 (NOR2X1)                             0.1113    0.0002 &   0.8082 r
  core/be/be_mem/csr/U50/QN (NOR2X1)                              0.0807    0.0536     0.8618 f
  core/be/be_mem/csr/n195 (net)                 3       7.0778              0.0000     0.8618 f
  core/be/be_mem/csr/U90/IN1 (NAND2X0)                            0.0807    0.0000 &   0.8618 f
  core/be/be_mem/csr/U90/QN (NAND2X0)                             0.0680    0.0434     0.9052 r
  core/be/be_mem/csr/n38 (net)                  1       3.2080              0.0000     0.9052 r
  core/be/be_mem/csr/U91/IN2 (NOR2X0)                             0.0680    0.0000 &   0.9052 r
  core/be/be_mem/csr/U91/QN (NOR2X0)                              0.1037    0.0750     0.9802 f
  core/be/be_mem/csr/n53 (net)                  3      11.9731              0.0000     0.9802 f
  core/be/be_mem/csr/U106/IN1 (NAND2X1)                           0.1037    0.0002 &   0.9804 f
  core/be/be_mem/csr/U106/QN (NAND2X1)                            0.0744    0.0469     1.0272 r
  core/be/be_mem/csr/n51 (net)                  2       7.8229              0.0000     1.0272 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.0744    0.0000 &   1.0273 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.1032    0.0450     1.0722 f
  core/be/be_mem/csr/n1455 (net)                1       4.3210              0.0000     1.0722 f
  core/be/be_mem/csr/icc_place144/INP (NBUFFX2)                   0.1032    0.0018 &   1.0740 f
  core/be/be_mem/csr/icc_place144/Z (NBUFFX2)                     0.2619    0.1928 @   1.2668 f
  core/be/be_mem/csr/n1236 (net)               43     171.4841              0.0000     1.2668 f
  core/be/be_mem/csr/icc_place145/INP (INVX0)                     0.2620    0.0017 @   1.2685 f
  core/be/be_mem/csr/icc_place145/ZN (INVX0)                      0.1366    0.0800     1.3485 r
  core/be/be_mem/csr/n1237 (net)                3      10.4079              0.0000     1.3485 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X1)                          0.1366    0.0027 &   1.3513 r
  core/be/be_mem/csr/U1196/QN (NAND2X1)                           0.0719    0.0475     1.3987 f
  core/be/be_mem/csr/n916 (net)                 1       5.8932              0.0000     1.3987 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X2)                           0.0719    0.0000 &   1.3988 f
  core/be/be_mem/csr/U1197/QN (NOR2X2)                            0.0902    0.0271     1.4259 r
  core/be/be_mem/csr/n917 (net)                 1       3.7626              0.0000     1.4259 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.0902    0.0000 &   1.4259 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0780    0.0439     1.4698 f
  core/be/be_mem/csr/n1116 (net)                2       8.1987              0.0000     1.4698 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X2)                           0.0780    0.0000 &   1.4698 f
  core/be/be_mem/csr/U1201/QN (NOR2X2)                            0.0647    0.0363     1.5062 r
  core/be/be_mem/csr/n923 (net)                 1       7.0813              0.0000     1.5062 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0647    0.0000 &   1.5062 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0718    0.0402     1.5464 f
  core/be/be_mem/csr/n1332 (net)                4      16.0407              0.0000     1.5464 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0718    0.0001 &   1.5465 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0354    0.0209     1.5674 r
  core/be/be_mem/csr/n1275 (net)                1       3.1113              0.0000     1.5674 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0354    0.0000 &   1.5674 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.0851    0.0340     1.6014 f
  core/be/be_mem/csr/n1278 (net)                1       3.5121              0.0000     1.6014 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.0851    0.0000 &   1.6014 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0948    0.0564     1.6578 r
  core/be/be_mem/csr/n1280 (net)                1       8.3149              0.0000     1.6578 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0948    0.0094 &   1.6673 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0665    0.0382     1.7055 f
  core/be/be_mem/csr/n1285 (net)                1       4.5284              0.0000     1.7055 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0665    0.0000 &   1.7055 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0651    0.0327     1.7382 r
  core/be/be_mem/csr/n1287 (net)                1       4.4361              0.0000     1.7382 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0651    0.0000 &   1.7382 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0515    0.0299     1.7682 f
  core/be/be_mem/csr/n1295 (net)                1       2.7381              0.0000     1.7682 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0515    0.0000 &   1.7682 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0331    0.1007     1.8689 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.7820              0.0000     1.8689 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8689 r
  core/be/be_mem/csr_illegal_instr_lo (net)             4.7820              0.0000     1.8689 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0331    0.0000 &   1.8689 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1558    0.0369     1.9058 f
  core/be/be_mem/n8 (net)                       1       8.0959              0.0000     1.9058 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1558    0.0031 &   1.9090 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0959    0.0588     1.9677 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  23.0729   0.0000   1.9677 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9677 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    23.0729              0.0000     1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   23.0729              0.0000     1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  23.0729             0.0000     1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  23.0729   0.0000   1.9677 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0959   0.0020 &   1.9697 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0480   0.0728   2.0425 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   9.4392   0.0000   2.0425 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0480   0.0000 &   2.0425 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0491   0.0708   2.1134 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.5812   0.0000   2.1134 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0491   0.0000 &   2.1134 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0460   0.0707   2.1841 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.2972   0.0000   2.1841 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0460   0.0000 &   2.1841 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0400   0.0664   2.2505 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.1662   0.0000   2.2505 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0400   0.0000 &   2.2506 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0485   0.0706   2.3211 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3   9.8012   0.0000   2.3211 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0485   0.0000 &   2.3212 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0451   0.0709   2.3920 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.4897   0.0000   2.3920 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0451   0.0000 &   2.3920 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0393   0.0655   2.4576 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.8122   0.0000   2.4576 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0393   0.0000 &   2.4576 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0501   0.0708   2.5284 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  10.0611   0.0000   2.5284 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0501   0.0001 &   2.5284 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0447   0.0708   2.5992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.1794   0.0000   2.5992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.5992 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   8.1794      0.0000     2.5992 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0447    0.0000 &   2.5993 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0447    0.0339     2.6332 f
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.4489         0.0000     2.6332 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN2 (NOR2X0)      0.0447    0.0000 &   2.6332 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0565    0.0359     2.6691 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   3.2368      0.0000     2.6691 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6691 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   3.2368         0.0000     2.6691 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6691 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   3.2368            0.0000     2.6691 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6691 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   3.2368   0.0000   2.6691 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6691 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   3.2368   0.0000   2.6691 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.6691 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   3.2368   0.0000   2.6691 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.6691 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   3.2368   0.0000   2.6691 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0565   0.0019 &   2.6710 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0251   0.0553   2.7262 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   3.1779   0.0000   2.7262 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.7262 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   3.1779   0.0000   2.7262 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0251   0.0000 &   2.7262 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0426   0.0636   2.7899 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.5909   0.0000   2.7899 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.7899 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.5909   0.0000   2.7899 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0426   0.0001 &   2.7899 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0415   0.0584   2.8483 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.2099   0.0000   2.8483 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8483 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.2099   0.0000   2.8483 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0415   0.0000 &   2.8483 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0607   0.0778   2.9261 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  26.7176   0.0000   2.9261 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9261 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  26.7176        0.0000     2.9261 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0607    0.0016 &   2.9277 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0308    0.0561     2.9838 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.2828        0.0000     2.9838 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.9838 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.2828              0.0000     2.9838 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.9838 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.2828              0.0000     2.9838 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0308    0.0000 &   2.9838 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1515    0.0548     3.0386 f
  core/be/be_mem/csr/n1115 (net)                4      12.4403              0.0000     3.0386 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1515    0.0001 &   3.0387 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1261    0.0783     3.1170 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4274              0.0000     3.1170 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1261    0.0001 &   3.1171 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1331    0.0564     3.1734 f
  core/be/be_mem/csr/n1202 (net)                3       7.1271              0.0000     3.1734 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1331    0.0000 &   3.1735 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3423    0.2481 @   3.4215 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     204.8712              0.0000     3.4215 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4215 f
  core/be/be_mem/trap_pkt_o[2] (net)                  204.8712              0.0000     3.4215 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4215 f
  core/be/n8 (net)                                    204.8712              0.0000     3.4215 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4215 f
  core/be/be_checker/trap_pkt_i[2] (net)              204.8712              0.0000     3.4215 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4215 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     204.8712              0.0000     3.4215 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3424    0.0002 @   3.4218 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3183    0.2681 @   3.6899 f
  core/be/be_checker/director/n276 (net)       42     249.4573              0.0000     3.6899 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3203    0.0157 @   3.7056 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2057    0.1245     3.8301 r
  core/be/be_checker/director/n106 (net)        4      27.0153              0.0000     3.8301 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2057    0.0060 &   3.8362 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1222    0.1567     3.9929 f
  core/be/be_checker/director/flush_o (net)     7      35.5259              0.0000     3.9929 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9929 f
  core/be/be_checker/flush_o (net)                     35.5259              0.0000     3.9929 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9929 f
  core/be/flush (net)                                  35.5259              0.0000     3.9929 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9929 f
  core/be/be_calculator/flush_i (net)                  35.5259              0.0000     3.9929 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1222    0.0002 &   3.9931 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1273    0.1230 @   4.1161 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  43.4355       0.0000     4.1161 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1161 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      43.4355              0.0000     4.1161 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1273    0.0109 @   4.1270 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1912    0.0981     4.2250 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  32.3766           0.0000     4.2250 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2250 r
  core/be/be_calculator/mmu_cmd_v_o (net)              32.3766              0.0000     4.2250 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2250 r
  core/be/mmu_cmd_v (net)                              32.3766              0.0000     4.2250 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2250 r
  core/be/be_mem/mmu_cmd_v_i (net)                     32.3766              0.0000     4.2250 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1912    0.0200 &   4.2451 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1099    0.1369     4.3820 r
  core/be/be_mem/dcache_pkt_v (net)             2      21.2601              0.0000     4.3820 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3820 r
  core/be/be_mem/dcache/v_i (net)                      21.2601              0.0000     4.3820 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1099    0.0040 &   4.3860 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0836    0.1480 @   4.5340 f
  core/be/be_mem/dcache/n664 (net)              9      46.3729              0.0000     4.5340 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.0844    0.0056 @   4.5396 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3022    0.1495     4.6891 r
  core/be/be_mem/dcache/n734 (net)             10      33.4990              0.0000     4.6891 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3022    0.0007 &   4.6897 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0987    0.0603     4.7500 f
  core/be/be_mem/dcache/n733 (net)              1       2.6667              0.0000     4.7500 f
  core/be/be_mem/dcache/icc_place175/INP (NBUFFX2)                0.0987    0.0000 &   4.7500 f
  core/be/be_mem/dcache/icc_place175/Z (NBUFFX2)                  0.1542    0.1316 @   4.8817 f
  core/be/be_mem/dcache/n900 (net)             13      95.0358              0.0000     4.8817 f
  core/be/be_mem/dcache/icc_place176/INP (INVX0)                  0.1543    0.0079 @   4.8896 f
  core/be/be_mem/dcache/icc_place176/ZN (INVX0)                   0.0723    0.0416     4.9312 r
  core/be/be_mem/dcache/n902 (net)              1       4.0122              0.0000     4.9312 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0723    0.0036 &   4.9348 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1835    0.0846     5.0195 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  11.0805           0.0000     5.0195 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0195 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            11.0805              0.0000     5.0195 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0195 f
  core/be/data_mem_pkt_ready_o (net)                   11.0805              0.0000     5.0195 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0195 f
  core/data_mem_pkt_ready_o[1] (net)                   11.0805              0.0000     5.0195 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0195 f
  data_mem_pkt_ready_lo[1] (net)                       11.0805              0.0000     5.0195 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0195 f
  uce_1__uce/data_mem_pkt_ready_i (net)                11.0805              0.0000     5.0195 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1835    0.0001 &   5.0196 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1790    0.0754     5.0950 r
  uce_1__uce/n19 (net)                          2       5.5599              0.0000     5.0950 r
  uce_1__uce/U52/INP (INVX0)                                      0.1790    0.0082 &   5.1032 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1027    0.0714     5.1746 f
  uce_1__uce/n36 (net)                          4      10.1648              0.0000     5.1746 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1027    0.0000 &   5.1746 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0554    0.1028     5.2774 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1062              0.0000     5.2774 f
  uce_1__uce/U72/INP (INVX0)                                      0.0554    0.0000 &   5.2775 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0702    0.0435     5.3210 r
  uce_1__uce/n106 (net)                         2       8.0435              0.0000     5.3210 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0702    0.0001 &   5.3211 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2705    0.2059 @   5.5269 f
  uce_1__uce/mem_resp_yumi_o (net)              3      96.7660              0.0000     5.5269 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.5269 f
  mem_resp_yumi_lo[1] (net)                            96.7660              0.0000     5.5269 f
  U3127/IN4 (OA221X1)                                             0.2766    0.0296 @   5.5565 f
  U3127/Q (OA221X1)                                               0.0770    0.1333     5.6898 f
  mem_resp_yumi_o (net)                         1      10.5620              0.0000     5.6898 f
  mem_resp_yumi_o (out)                                           0.0770    0.0030 &   5.6928 f
  data arrival time                                                                    5.6928

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6928
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2072


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1838/S (MUX21X1)                                               0.4419    0.0104 @   1.1619 f
  U1838/Q (MUX21X1)                                               0.1918    0.1978 @   1.3597 r
  n2671 (net)                                   1      51.7329              0.0000     1.3597 r
  icc_place1902/INP (NBUFFX2)                                     0.1926    0.0172 @   1.3769 r
  icc_place1902/Z (NBUFFX2)                                       0.3149    0.1839 @   1.5608 r
  mem_cmd_o[41] (net)                           5     178.8458              0.0000     1.5608 r
  U1990/IN2 (NOR4X0)                                              0.3341    0.0909 @   1.6516 r
  U1990/QN (NOR4X0)                                               0.1890    0.1047     1.7563 f
  n36 (net)                                     1       4.6353              0.0000     1.7563 f
  U1991/IN3 (NAND4X0)                                             0.1890    0.0000 &   1.7563 f
  U1991/QN (NAND4X0)                                              0.1437    0.0643     1.8206 r
  n39 (net)                                     1       4.0181              0.0000     1.8206 r
  U1992/IN3 (NOR3X0)                                              0.1437    0.0000 &   1.8206 r
  U1992/QN (NOR3X0)                                               0.1680    0.0932     1.9138 f
  n238 (net)                                    2       6.1648              0.0000     1.9138 f
  U1995/IN1 (NAND2X0)                                             0.1680    0.0000 &   1.9138 f
  U1995/QN (NAND2X0)                                              0.1577    0.0981     2.0119 r
  n236 (net)                                    2      11.9022              0.0000     2.0119 r
  U3122/IN2 (NOR2X0)                                              0.1577    0.0077 &   2.0196 r
  U3122/QN (NOR2X0)                                               0.1813    0.0929     2.1125 f
  io_cmd_v_o (net)                              1      10.9672              0.0000     2.1125 f
  io_cmd_v_o (out)                                                0.1813    0.0406 &   2.1531 f
  data arrival time                                                                    2.1531

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1531
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7469


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  mem_arbiter/reqs_i[1] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)             0.0000     1.1515 f
  mem_arbiter/reqs_i[1] (net)                         291.4998              0.0000     1.1515 f
  mem_arbiter/enc/i[1] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.1515 f
  mem_arbiter/enc/i[1] (net)                          291.4998              0.0000     1.1515 f
  mem_arbiter/enc/genblk1_scan/i[1] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.1515 f
  mem_arbiter/enc/genblk1_scan/i[1] (net)             291.4998              0.0000     1.1515 f
  mem_arbiter/enc/genblk1_scan/U3/IN2 (OR2X1)                     0.4419    0.0076 @   1.1591 f
  mem_arbiter/enc/genblk1_scan/U3/Q (OR2X1)                       0.0406    0.0668     1.2259 f
  mem_arbiter/enc/genblk1_scan/o[0] (net)       1       2.8163              0.0000     1.2259 f
  mem_arbiter/enc/genblk1_scan/o[0] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.2259 f
  mem_arbiter/enc/scan_lo_0_ (net)                      2.8163              0.0000     1.2259 f
  mem_arbiter/enc/U1/INP (INVX0)                                  0.0406    0.0000 &   1.2259 f
  mem_arbiter/enc/U1/ZN (INVX0)                                   0.0741    0.0437     1.2696 r
  mem_arbiter/enc/n1 (net)                      1       9.3986              0.0000     1.2696 r
  mem_arbiter/enc/U2/IN1 (NOR2X0)                                 0.0741    0.0044 &   1.2740 r
  mem_arbiter/enc/U2/QN (NOR2X0)                                  0.1575    0.0405     1.3145 f
  mem_arbiter/enc/o[0] (net)                    1       3.2175              0.0000     1.3145 f
  mem_arbiter/enc/o[0] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.3145 f
  mem_arbiter/grants_unmasked_lo[0] (net)               3.2175              0.0000     1.3145 f
  mem_arbiter/U2/IN2 (AND2X1)                                     0.1575    0.0081 &   1.3226 f
  mem_arbiter/U2/Q (AND2X1)                                       0.0801    0.1062     1.4288 f
  mem_arbiter/grants_o[0] (net)                 2      17.7325              0.0000     1.4288 f
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     1.4288 f
  fifo_yumi_li[0] (net)                                17.7325              0.0000     1.4288 f
  U1993/IN2 (NOR2X1)                                              0.0801    0.0093 &   1.4381 f
  U1993/QN (NOR2X1)                                               0.5334    0.2372 @   1.6753 r
  n237 (net)                                    2      85.7965              0.0000     1.6753 r
  U1994/INP (INVX0)                                               0.5352    0.1676 @   1.8429 r
  U1994/ZN (INVX0)                                                0.1378    0.0587     1.9016 f
  n40 (net)                                     1       3.0428              0.0000     1.9016 f
  U1995/IN2 (NAND2X0)                                             0.1378    0.0000 &   1.9016 f
  U1995/QN (NAND2X0)                                              0.1577    0.0970     1.9986 r
  n236 (net)                                    2      11.9022              0.0000     1.9986 r
  U3122/IN2 (NOR2X0)                                              0.1577    0.0077 &   2.0063 r
  U3122/QN (NOR2X0)                                               0.1813    0.0929     2.0992 f
  io_cmd_v_o (net)                              1      10.9672              0.0000     2.0992 f
  io_cmd_v_o (out)                                                0.1813    0.0406 &   2.1397 f
  data arrival time                                                                    2.1397

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1397
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7603


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1808/S (MUX21X1)                                               0.4419    0.0104 @   1.1619 f
  U1808/Q (MUX21X1)                                               0.1118    0.1637     1.3257 r
  n2673 (net)                                   1      26.1685              0.0000     1.3257 r
  icc_place1907/INP (NBUFFX2)                                     0.1118    0.0046 &   1.3303 r
  icc_place1907/Z (NBUFFX2)                                       0.3212    0.1666 @   1.4968 r
  mem_cmd_o[26] (net)                           5     183.6472              0.0000     1.4968 r
  U1989/IN4 (NOR4X0)                                              0.3498    0.1113 @   1.6081 r
  U1989/QN (NOR4X0)                                               0.1993    0.1207     1.7288 f
  n37 (net)                                     1       3.0171              0.0000     1.7288 f
  U1991/IN2 (NAND4X0)                                             0.1993    0.0000 &   1.7288 f
  U1991/QN (NAND4X0)                                              0.1437    0.0669     1.7957 r
  n39 (net)                                     1       4.0181              0.0000     1.7957 r
  U1992/IN3 (NOR3X0)                                              0.1437    0.0000 &   1.7957 r
  U1992/QN (NOR3X0)                                               0.1680    0.0932     1.8889 f
  n238 (net)                                    2       6.1648              0.0000     1.8889 f
  U1995/IN1 (NAND2X0)                                             0.1680    0.0000 &   1.8889 f
  U1995/QN (NAND2X0)                                              0.1577    0.0981     1.9870 r
  n236 (net)                                    2      11.9022              0.0000     1.9870 r
  U3122/IN2 (NOR2X0)                                              0.1577    0.0077 &   1.9947 r
  U3122/QN (NOR2X0)                                               0.1813    0.0929     2.0876 f
  io_cmd_v_o (net)                              1      10.9672              0.0000     2.0876 f
  io_cmd_v_o (out)                                                0.1813    0.0406 &   2.1282 f
  data arrival time                                                                    2.1282

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1282
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7718


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1838/S (MUX21X1)                                               0.4687    0.0109 @   1.1331 r
  U1838/Q (MUX21X1)                                               0.1918    0.2011 @   1.3342 r
  n2671 (net)                                   1      51.7329              0.0000     1.3342 r
  icc_place1902/INP (NBUFFX2)                                     0.1926    0.0172 @   1.3514 r
  icc_place1902/Z (NBUFFX2)                                       0.3149    0.1839 @   1.5353 r
  mem_cmd_o[41] (net)                           5     178.8458              0.0000     1.5353 r
  U1990/IN2 (NOR4X0)                                              0.3341    0.0909 @   1.6261 r
  U1990/QN (NOR4X0)                                               0.1890    0.1047     1.7308 f
  n36 (net)                                     1       4.6353              0.0000     1.7308 f
  U1991/IN3 (NAND4X0)                                             0.1890    0.0000 &   1.7309 f
  U1991/QN (NAND4X0)                                              0.1437    0.0643     1.7951 r
  n39 (net)                                     1       4.0181              0.0000     1.7951 r
  U1992/IN3 (NOR3X0)                                              0.1437    0.0000 &   1.7951 r
  U1992/QN (NOR3X0)                                               0.1680    0.0932     1.8883 f
  n238 (net)                                    2       6.1648              0.0000     1.8883 f
  U1995/IN1 (NAND2X0)                                             0.1680    0.0000 &   1.8883 f
  U1995/QN (NAND2X0)                                              0.1577    0.0981     1.9864 r
  n236 (net)                                    2      11.9022              0.0000     1.9864 r
  U3122/IN2 (NOR2X0)                                              0.1577    0.0077 &   1.9941 r
  U3122/QN (NOR2X0)                                               0.1813    0.0929     2.0870 f
  io_cmd_v_o (net)                              1      10.9672              0.0000     2.0870 f
  io_cmd_v_o (out)                                                0.1813    0.0406 &   2.1276 f
  data arrival time                                                                    2.1276

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1276
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7724


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1808/S (MUX21X1)                                               0.4687    0.0109 @   1.1331 r
  U1808/Q (MUX21X1)                                               0.1118    0.1669     1.3001 r
  n2673 (net)                                   1      26.1685              0.0000     1.3001 r
  icc_place1907/INP (NBUFFX2)                                     0.1118    0.0046 &   1.3047 r
  icc_place1907/Z (NBUFFX2)                                       0.3212    0.1666 @   1.4712 r
  mem_cmd_o[26] (net)                           5     183.6472              0.0000     1.4712 r
  U1989/IN4 (NOR4X0)                                              0.3498    0.1113 @   1.5825 r
  U1989/QN (NOR4X0)                                               0.1993    0.1207     1.7032 f
  n37 (net)                                     1       3.0171              0.0000     1.7032 f
  U1991/IN2 (NAND4X0)                                             0.1993    0.0000 &   1.7032 f
  U1991/QN (NAND4X0)                                              0.1437    0.0669     1.7701 r
  n39 (net)                                     1       4.0181              0.0000     1.7701 r
  U1992/IN3 (NOR3X0)                                              0.1437    0.0000 &   1.7701 r
  U1992/QN (NOR3X0)                                               0.1680    0.0932     1.8633 f
  n238 (net)                                    2       6.1648              0.0000     1.8633 f
  U1995/IN1 (NAND2X0)                                             0.1680    0.0000 &   1.8633 f
  U1995/QN (NAND2X0)                                              0.1577    0.0981     1.9614 r
  n236 (net)                                    2      11.9022              0.0000     1.9614 r
  U3122/IN2 (NOR2X0)                                              0.1577    0.0077 &   1.9691 r
  U3122/QN (NOR2X0)                                               0.1813    0.0929     2.0620 f
  io_cmd_v_o (net)                              1      10.9672              0.0000     2.0620 f
  io_cmd_v_o (out)                                                0.1813    0.0406 &   2.1026 f
  data arrival time                                                                    2.1026

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1026
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7974


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  mem_arbiter/reqs_i[1] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)             0.0000     1.1222 r
  mem_arbiter/reqs_i[1] (net)                         295.8175              0.0000     1.1222 r
  mem_arbiter/enc/i[1] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.1222 r
  mem_arbiter/enc/i[1] (net)                          295.8175              0.0000     1.1222 r
  mem_arbiter/enc/genblk1_scan/i[1] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.1222 r
  mem_arbiter/enc/genblk1_scan/i[1] (net)             295.8175              0.0000     1.1222 r
  mem_arbiter/enc/genblk1_scan/U3/IN2 (OR2X1)                     0.4702    0.0081 @   1.1302 r
  mem_arbiter/enc/genblk1_scan/U3/Q (OR2X1)                       0.0479    0.1313     1.2616 r
  mem_arbiter/enc/genblk1_scan/o[0] (net)       1       2.8477              0.0000     1.2616 r
  mem_arbiter/enc/genblk1_scan/o[0] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.2616 r
  mem_arbiter/enc/scan_lo_0_ (net)                      2.8477              0.0000     1.2616 r
  mem_arbiter/enc/U1/INP (INVX0)                                  0.0479    0.0000 &   1.2616 r
  mem_arbiter/enc/U1/ZN (INVX0)                                   0.0636    0.0460     1.3076 f
  mem_arbiter/enc/n1 (net)                      1       9.3111              0.0000     1.3076 f
  mem_arbiter/enc/U2/IN1 (NOR2X0)                                 0.0636    0.0033 &   1.3109 f
  mem_arbiter/enc/U2/QN (NOR2X0)                                  0.1337    0.0375     1.3484 r
  mem_arbiter/enc/o[0] (net)                    1       3.2649              0.0000     1.3484 r
  mem_arbiter/enc/o[0] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.3484 r
  mem_arbiter/grants_unmasked_lo[0] (net)               3.2649              0.0000     1.3484 r
  mem_arbiter/U2/IN2 (AND2X1)                                     0.1337    0.0070 &   1.3553 r
  mem_arbiter/U2/Q (AND2X1)                                       0.0836    0.0933     1.4486 r
  mem_arbiter/grants_o[0] (net)                 2      17.9148              0.0000     1.4486 r
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     1.4486 r
  fifo_yumi_li[0] (net)                                17.9148              0.0000     1.4486 r
  U1993/IN2 (NOR2X1)                                              0.0836    0.0106 &   1.4592 r
  U1993/QN (NOR2X1)                                               0.4196    0.2342 @   1.6934 f
  n237 (net)                                    2      85.6948              0.0000     1.6934 f
  U1994/INP (INVX0)                                               0.4220    0.1225 @   1.8159 f
  U1994/ZN (INVX0)                                                0.1156    0.0504     1.8663 r
  n40 (net)                                     1       3.0855              0.0000     1.8663 r
  U1995/IN2 (NAND2X0)                                             0.1156    0.0000 &   1.8663 r
  U1995/QN (NAND2X0)                                              0.1563    0.0855     1.9518 f
  n236 (net)                                    2      11.7616              0.0000     1.9518 f
  U3122/IN2 (NOR2X0)                                              0.1563    0.0074 &   1.9592 f
  U3122/QN (NOR2X0)                                               0.2021    0.0749     2.0341 r
  io_cmd_v_o (net)                              1      10.9672              0.0000     2.0341 r
  io_cmd_v_o (out)                                                0.2021    0.0475 &   2.0815 r
  data arrival time                                                                    2.0815

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0815
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8185


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1838/S (MUX21X1)                                               0.4419    0.0104 @   1.1619 f
  U1838/Q (MUX21X1)                                               0.1816    0.1767 @   1.3387 f
  n2671 (net)                                   1      51.6737              0.0000     1.3387 f
  icc_place1902/INP (NBUFFX2)                                     0.1824    0.0164 @   1.3550 f
  icc_place1902/Z (NBUFFX2)                                       0.3038    0.1841 @   1.5391 f
  mem_cmd_o[41] (net)                           5     178.5249              0.0000     1.5391 f
  U1990/IN2 (NOR4X0)                                              0.3238    0.0881 @   1.6272 f
  U1990/QN (NOR4X0)                                               0.1989    0.0907     1.7178 r
  n36 (net)                                     1       4.7557              0.0000     1.7178 r
  U1991/IN3 (NAND4X0)                                             0.1989    0.0000 &   1.7179 r
  U1991/QN (NAND4X0)                                              0.1239    0.0541     1.7719 f
  n39 (net)                                     1       3.9334              0.0000     1.7719 f
  U1992/IN3 (NOR3X0)                                              0.1239    0.0000 &   1.7720 f
  U1992/QN (NOR3X0)                                               0.1815    0.0670     1.8390 r
  n238 (net)                                    2       6.2817              0.0000     1.8390 r
  U1995/IN1 (NAND2X0)                                             0.1815    0.0000 &   1.8390 r
  U1995/QN (NAND2X0)                                              0.1563    0.1047     1.9437 f
  n236 (net)                                    2      11.7616              0.0000     1.9437 f
  U3122/IN2 (NOR2X0)                                              0.1563    0.0074 &   1.9511 f
  U3122/QN (NOR2X0)                                               0.2021    0.0749     2.0259 r
  io_cmd_v_o (net)                              1      10.9672              0.0000     2.0259 r
  io_cmd_v_o (out)                                                0.2021    0.0475 &   2.0734 r
  data arrival time                                                                    2.0734

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0734
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8266


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1810/S (MUX21X1)                                               0.4418    0.0097 @   1.1612 f
  U1810/Q (MUX21X1)                                               0.5026    0.3059 @   1.4671 r
  io_cmd_o[27] (net)                            5     148.3120              0.0000     1.4671 r
  U1989/IN3 (NOR4X0)                                              0.5196    0.0539 @   1.5210 r
  U1989/QN (NOR4X0)                                               0.1993    0.1312     1.6522 f
  n37 (net)                                     1       3.0171              0.0000     1.6522 f
  U1991/IN2 (NAND4X0)                                             0.1993    0.0000 &   1.6522 f
  U1991/QN (NAND4X0)                                              0.1437    0.0669     1.7190 r
  n39 (net)                                     1       4.0181              0.0000     1.7190 r
  U1992/IN3 (NOR3X0)                                              0.1437    0.0000 &   1.7190 r
  U1992/QN (NOR3X0)                                               0.1680    0.0932     1.8122 f
  n238 (net)                                    2       6.1648              0.0000     1.8122 f
  U1995/IN1 (NAND2X0)                                             0.1680    0.0000 &   1.8122 f
  U1995/QN (NAND2X0)                                              0.1577    0.0981     1.9103 r
  n236 (net)                                    2      11.9022              0.0000     1.9103 r
  U3122/IN2 (NOR2X0)                                              0.1577    0.0077 &   1.9180 r
  U3122/QN (NOR2X0)                                               0.1813    0.0929     2.0109 f
  io_cmd_v_o (net)                              1      10.9672              0.0000     2.0109 f
  io_cmd_v_o (out)                                                0.1813    0.0406 &   2.0515 f
  data arrival time                                                                    2.0515

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0515
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8485


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  mem_arbiter/reqs_i[1] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)             0.0000     1.1222 r
  mem_arbiter/reqs_i[1] (net)                         295.8175              0.0000     1.1222 r
  mem_arbiter/enc/i[1] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.1222 r
  mem_arbiter/enc/i[1] (net)                          295.8175              0.0000     1.1222 r
  mem_arbiter/enc/U2/IN2 (NOR2X0)                                 0.4684    0.0033 @   1.1255 r
  mem_arbiter/enc/U2/QN (NOR2X0)                                  0.1575    0.0973     1.2227 f
  mem_arbiter/enc/o[0] (net)                    1       3.2175              0.0000     1.2227 f
  mem_arbiter/enc/o[0] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.2227 f
  mem_arbiter/grants_unmasked_lo[0] (net)               3.2175              0.0000     1.2227 f
  mem_arbiter/U2/IN2 (AND2X1)                                     0.1575    0.0081 &   1.2308 f
  mem_arbiter/U2/Q (AND2X1)                                       0.0801    0.1062     1.3370 f
  mem_arbiter/grants_o[0] (net)                 2      17.7325              0.0000     1.3370 f
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     1.3370 f
  fifo_yumi_li[0] (net)                                17.7325              0.0000     1.3370 f
  U1993/IN2 (NOR2X1)                                              0.0801    0.0093 &   1.3463 f
  U1993/QN (NOR2X1)                                               0.5334    0.2372 @   1.5835 r
  n237 (net)                                    2      85.7965              0.0000     1.5835 r
  U1994/INP (INVX0)                                               0.5352    0.1676 @   1.7511 r
  U1994/ZN (INVX0)                                                0.1378    0.0587     1.8098 f
  n40 (net)                                     1       3.0428              0.0000     1.8098 f
  U1995/IN2 (NAND2X0)                                             0.1378    0.0000 &   1.8098 f
  U1995/QN (NAND2X0)                                              0.1577    0.0970     1.9068 r
  n236 (net)                                    2      11.9022              0.0000     1.9068 r
  U3122/IN2 (NOR2X0)                                              0.1577    0.0077 &   1.9145 r
  U3122/QN (NOR2X0)                                               0.1813    0.0929     2.0074 f
  io_cmd_v_o (net)                              1      10.9672              0.0000     2.0074 f
  io_cmd_v_o (out)                                                0.1813    0.0406 &   2.0480 f
  data arrival time                                                                    2.0480

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0480
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8520


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1838/S (MUX21X1)                                               0.4687    0.0109 @   1.1331 r
  U1838/Q (MUX21X1)                                               0.1816    0.1782 @   1.3113 f
  n2671 (net)                                   1      51.6737              0.0000     1.3113 f
  icc_place1902/INP (NBUFFX2)                                     0.1824    0.0164 @   1.3277 f
  icc_place1902/Z (NBUFFX2)                                       0.3038    0.1841 @   1.5118 f
  mem_cmd_o[41] (net)                           5     178.5249              0.0000     1.5118 f
  U1990/IN2 (NOR4X0)                                              0.3238    0.0881 @   1.5998 f
  U1990/QN (NOR4X0)                                               0.1989    0.0907     1.6905 r
  n36 (net)                                     1       4.7557              0.0000     1.6905 r
  U1991/IN3 (NAND4X0)                                             0.1989    0.0000 &   1.6905 r
  U1991/QN (NAND4X0)                                              0.1239    0.0541     1.7446 f
  n39 (net)                                     1       3.9334              0.0000     1.7446 f
  U1992/IN3 (NOR3X0)                                              0.1239    0.0000 &   1.7446 f
  U1992/QN (NOR3X0)                                               0.1815    0.0670     1.8116 r
  n238 (net)                                    2       6.2817              0.0000     1.8116 r
  U1995/IN1 (NAND2X0)                                             0.1815    0.0000 &   1.8117 r
  U1995/QN (NAND2X0)                                              0.1563    0.1047     1.9164 f
  n236 (net)                                    2      11.7616              0.0000     1.9164 f
  U3122/IN2 (NOR2X0)                                              0.1563    0.0074 &   1.9237 f
  U3122/QN (NOR2X0)                                               0.2021    0.0749     1.9986 r
  io_cmd_v_o (net)                              1      10.9672              0.0000     1.9986 r
  io_cmd_v_o (out)                                                0.2021    0.0475 &   2.0461 r
  data arrival time                                                                    2.0461

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0461
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8539


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  mem_arbiter/reqs_i[1] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)             0.0000     1.1515 f
  mem_arbiter/reqs_i[1] (net)                         291.4998              0.0000     1.1515 f
  mem_arbiter/enc/i[1] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.1515 f
  mem_arbiter/enc/i[1] (net)                          291.4998              0.0000     1.1515 f
  mem_arbiter/enc/genblk1_scan/i[1] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.1515 f
  mem_arbiter/enc/genblk1_scan/i[1] (net)             291.4998              0.0000     1.1515 f
  mem_arbiter/enc/genblk1_scan/U3/IN2 (OR2X1)                     0.4419    0.0076 @   1.1591 f
  mem_arbiter/enc/genblk1_scan/U3/Q (OR2X1)                       0.0406    0.0668     1.2259 f
  mem_arbiter/enc/genblk1_scan/o[0] (net)       1       2.8163              0.0000     1.2259 f
  mem_arbiter/enc/genblk1_scan/o[0] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.2259 f
  mem_arbiter/enc/scan_lo_0_ (net)                      2.8163              0.0000     1.2259 f
  mem_arbiter/enc/U1/INP (INVX0)                                  0.0406    0.0000 &   1.2259 f
  mem_arbiter/enc/U1/ZN (INVX0)                                   0.0741    0.0437     1.2696 r
  mem_arbiter/enc/n1 (net)                      1       9.3986              0.0000     1.2696 r
  mem_arbiter/enc/U2/IN1 (NOR2X0)                                 0.0741    0.0044 &   1.2740 r
  mem_arbiter/enc/U2/QN (NOR2X0)                                  0.1575    0.0405     1.3145 f
  mem_arbiter/enc/o[0] (net)                    1       3.2175              0.0000     1.3145 f
  mem_arbiter/enc/o[0] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.3145 f
  mem_arbiter/grants_unmasked_lo[0] (net)               3.2175              0.0000     1.3145 f
  mem_arbiter/U2/IN2 (AND2X1)                                     0.1575    0.0081 &   1.3226 f
  mem_arbiter/U2/Q (AND2X1)                                       0.0801    0.1062     1.4288 f
  mem_arbiter/grants_o[0] (net)                 2      17.7325              0.0000     1.4288 f
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     1.4288 f
  fifo_yumi_li[0] (net)                                17.7325              0.0000     1.4288 f
  U1993/IN2 (NOR2X1)                                              0.0801    0.0093 &   1.4381 f
  U1993/QN (NOR2X1)                                               0.5334    0.2372 @   1.6753 r
  n237 (net)                                    2      85.7965              0.0000     1.6753 r
  U3123/IN2 (NOR2X0)                                              0.5352    0.1676 @   1.8429 r
  U3123/QN (NOR2X0)                                               0.2276    0.1518     1.9947 f
  mem_cmd_v_o (net)                             1      11.4946              0.0000     1.9947 f
  mem_cmd_v_o (out)                                               0.2276    0.0463 &   2.0409 f
  data arrival time                                                                    2.0409

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0409
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8591


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1838/S (MUX21X1)                                               0.4419    0.0104 @   1.1619 f
  U1838/Q (MUX21X1)                                               0.1918    0.1978 @   1.3597 r
  n2671 (net)                                   1      51.7329              0.0000     1.3597 r
  icc_place1902/INP (NBUFFX2)                                     0.1926    0.0172 @   1.3769 r
  icc_place1902/Z (NBUFFX2)                                       0.3149    0.1839 @   1.5608 r
  mem_cmd_o[41] (net)                           5     178.8458              0.0000     1.5608 r
  U1990/IN2 (NOR4X0)                                              0.3341    0.0909 @   1.6516 r
  U1990/QN (NOR4X0)                                               0.1890    0.1047     1.7563 f
  n36 (net)                                     1       4.6353              0.0000     1.7563 f
  U1991/IN3 (NAND4X0)                                             0.1890    0.0000 &   1.7563 f
  U1991/QN (NAND4X0)                                              0.1437    0.0643     1.8206 r
  n39 (net)                                     1       4.0181              0.0000     1.8206 r
  U1992/IN3 (NOR3X0)                                              0.1437    0.0000 &   1.8206 r
  U1992/QN (NOR3X0)                                               0.1680    0.0932     1.9138 f
  n238 (net)                                    2       6.1648              0.0000     1.9138 f
  U3123/IN1 (NOR2X0)                                              0.1680    0.0000 &   1.9138 f
  U3123/QN (NOR2X0)                                               0.1905    0.0865     2.0004 r
  mem_cmd_v_o (net)                             1      11.4946              0.0000     2.0004 r
  mem_cmd_v_o (out)                                               0.1905    0.0378 &   2.0381 r
  data arrival time                                                                    2.0381

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8619


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1808/S (MUX21X1)                                               0.4419    0.0104 @   1.1619 f
  U1808/Q (MUX21X1)                                               0.1118    0.1637     1.3257 r
  n2673 (net)                                   1      26.1685              0.0000     1.3257 r
  icc_place1907/INP (NBUFFX2)                                     0.1118    0.0046 &   1.3303 r
  icc_place1907/Z (NBUFFX2)                                       0.3212    0.1666 @   1.4968 r
  mem_cmd_o[26] (net)                           5     183.6472              0.0000     1.4968 r
  U1989/IN4 (NOR4X0)                                              0.3498    0.1113 @   1.6081 r
  U1989/QN (NOR4X0)                                               0.1993    0.1207     1.7288 f
  n37 (net)                                     1       3.0171              0.0000     1.7288 f
  U1991/IN2 (NAND4X0)                                             0.1993    0.0000 &   1.7288 f
  U1991/QN (NAND4X0)                                              0.1437    0.0669     1.7957 r
  n39 (net)                                     1       4.0181              0.0000     1.7957 r
  U1992/IN3 (NOR3X0)                                              0.1437    0.0000 &   1.7957 r
  U1992/QN (NOR3X0)                                               0.1680    0.0932     1.8889 f
  n238 (net)                                    2       6.1648              0.0000     1.8889 f
  U3123/IN1 (NOR2X0)                                              0.1680    0.0000 &   1.8889 f
  U3123/QN (NOR2X0)                                               0.1905    0.0865     1.9754 r
  mem_cmd_v_o (net)                             1      11.4946              0.0000     1.9754 r
  mem_cmd_v_o (out)                                               0.1905    0.0378 &   2.0132 r
  data arrival time                                                                    2.0132

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0132
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8868


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1838/S (MUX21X1)                                               0.4687    0.0109 @   1.1331 r
  U1838/Q (MUX21X1)                                               0.1918    0.2011 @   1.3342 r
  n2671 (net)                                   1      51.7329              0.0000     1.3342 r
  icc_place1902/INP (NBUFFX2)                                     0.1926    0.0172 @   1.3514 r
  icc_place1902/Z (NBUFFX2)                                       0.3149    0.1839 @   1.5353 r
  mem_cmd_o[41] (net)                           5     178.8458              0.0000     1.5353 r
  U1990/IN2 (NOR4X0)                                              0.3341    0.0909 @   1.6261 r
  U1990/QN (NOR4X0)                                               0.1890    0.1047     1.7308 f
  n36 (net)                                     1       4.6353              0.0000     1.7308 f
  U1991/IN3 (NAND4X0)                                             0.1890    0.0000 &   1.7309 f
  U1991/QN (NAND4X0)                                              0.1437    0.0643     1.7951 r
  n39 (net)                                     1       4.0181              0.0000     1.7951 r
  U1992/IN3 (NOR3X0)                                              0.1437    0.0000 &   1.7951 r
  U1992/QN (NOR3X0)                                               0.1680    0.0932     1.8883 f
  n238 (net)                                    2       6.1648              0.0000     1.8883 f
  U3123/IN1 (NOR2X0)                                              0.1680    0.0000 &   1.8883 f
  U3123/QN (NOR2X0)                                               0.1905    0.0865     1.9749 r
  mem_cmd_v_o (net)                             1      11.4946              0.0000     1.9749 r
  mem_cmd_v_o (out)                                               0.1905    0.0378 &   2.0126 r
  data arrival time                                                                    2.0126

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0126
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8874


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1808/S (MUX21X1)                                               0.4687    0.0109 @   1.1331 r
  U1808/Q (MUX21X1)                                               0.1118    0.1669     1.3001 r
  n2673 (net)                                   1      26.1685              0.0000     1.3001 r
  icc_place1907/INP (NBUFFX2)                                     0.1118    0.0046 &   1.3047 r
  icc_place1907/Z (NBUFFX2)                                       0.3212    0.1666 @   1.4712 r
  mem_cmd_o[26] (net)                           5     183.6472              0.0000     1.4712 r
  U1989/IN4 (NOR4X0)                                              0.3498    0.1113 @   1.5825 r
  U1989/QN (NOR4X0)                                               0.1993    0.1207     1.7032 f
  n37 (net)                                     1       3.0171              0.0000     1.7032 f
  U1991/IN2 (NAND4X0)                                             0.1993    0.0000 &   1.7032 f
  U1991/QN (NAND4X0)                                              0.1437    0.0669     1.7701 r
  n39 (net)                                     1       4.0181              0.0000     1.7701 r
  U1992/IN3 (NOR3X0)                                              0.1437    0.0000 &   1.7701 r
  U1992/QN (NOR3X0)                                               0.1680    0.0932     1.8633 f
  n238 (net)                                    2       6.1648              0.0000     1.8633 f
  U3123/IN1 (NOR2X0)                                              0.1680    0.0000 &   1.8633 f
  U3123/QN (NOR2X0)                                               0.1905    0.0865     1.9498 r
  mem_cmd_v_o (net)                             1      11.4946              0.0000     1.9498 r
  mem_cmd_v_o (out)                                               0.1905    0.0378 &   1.9876 r
  data arrival time                                                                    1.9876

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.9876
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.9124


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1838/S (MUX21X1)                                               0.4419    0.0104 @   1.1619 f
  U1838/Q (MUX21X1)                                               0.1816    0.1767 @   1.3387 f
  n2671 (net)                                   1      51.6737              0.0000     1.3387 f
  icc_place1902/INP (NBUFFX2)                                     0.1824    0.0164 @   1.3550 f
  icc_place1902/Z (NBUFFX2)                                       0.3038    0.1841 @   1.5391 f
  mem_cmd_o[41] (net)                           5     178.5249              0.0000     1.5391 f
  U1990/IN2 (NOR4X0)                                              0.3238    0.0881 @   1.6272 f
  U1990/QN (NOR4X0)                                               0.1989    0.0907     1.7178 r
  n36 (net)                                     1       4.7557              0.0000     1.7178 r
  U1991/IN3 (NAND4X0)                                             0.1989    0.0000 &   1.7179 r
  U1991/QN (NAND4X0)                                              0.1239    0.0541     1.7719 f
  n39 (net)                                     1       3.9334              0.0000     1.7719 f
  U1992/IN3 (NOR3X0)                                              0.1239    0.0000 &   1.7720 f
  U1992/QN (NOR3X0)                                               0.1815    0.0670     1.8390 r
  n238 (net)                                    2       6.2817              0.0000     1.8390 r
  U3123/IN1 (NOR2X0)                                              0.1815    0.0000 &   1.8390 r
  U3123/QN (NOR2X0)                                               0.2276    0.0910     1.9300 f
  mem_cmd_v_o (net)                             1      11.4946              0.0000     1.9300 f
  mem_cmd_v_o (out)                                               0.2276    0.0463 &   1.9762 f
  data arrival time                                                                    1.9762

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.9762
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.9238


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  mem_arbiter/reqs_i[1] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)             0.0000     1.1222 r
  mem_arbiter/reqs_i[1] (net)                         295.8175              0.0000     1.1222 r
  mem_arbiter/enc/i[1] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.1222 r
  mem_arbiter/enc/i[1] (net)                          295.8175              0.0000     1.1222 r
  mem_arbiter/enc/U2/IN2 (NOR2X0)                                 0.4684    0.0033 @   1.1255 r
  mem_arbiter/enc/U2/QN (NOR2X0)                                  0.1575    0.0973     1.2227 f
  mem_arbiter/enc/o[0] (net)                    1       3.2175              0.0000     1.2227 f
  mem_arbiter/enc/o[0] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.2227 f
  mem_arbiter/grants_unmasked_lo[0] (net)               3.2175              0.0000     1.2227 f
  mem_arbiter/U2/IN2 (AND2X1)                                     0.1575    0.0081 &   1.2308 f
  mem_arbiter/U2/Q (AND2X1)                                       0.0801    0.1062     1.3370 f
  mem_arbiter/grants_o[0] (net)                 2      17.7325              0.0000     1.3370 f
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     1.3370 f
  fifo_yumi_li[0] (net)                                17.7325              0.0000     1.3370 f
  U1993/IN2 (NOR2X1)                                              0.0801    0.0093 &   1.3463 f
  U1993/QN (NOR2X1)                                               0.5334    0.2372 @   1.5835 r
  n237 (net)                                    2      85.7965              0.0000     1.5835 r
  U3123/IN2 (NOR2X0)                                              0.5352    0.1676 @   1.7511 r
  U3123/QN (NOR2X0)                                               0.2276    0.1518     1.9029 f
  mem_cmd_v_o (net)                             1      11.4946              0.0000     1.9029 f
  mem_cmd_v_o (out)                                               0.2276    0.0463 &   1.9491 f
  data arrival time                                                                    1.9491

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.9491
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.9509


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1838/S (MUX21X1)                                               0.4687    0.0109 @   1.1331 r
  U1838/Q (MUX21X1)                                               0.1816    0.1782 @   1.3113 f
  n2671 (net)                                   1      51.6737              0.0000     1.3113 f
  icc_place1902/INP (NBUFFX2)                                     0.1824    0.0164 @   1.3277 f
  icc_place1902/Z (NBUFFX2)                                       0.3038    0.1841 @   1.5118 f
  mem_cmd_o[41] (net)                           5     178.5249              0.0000     1.5118 f
  U1990/IN2 (NOR4X0)                                              0.3238    0.0881 @   1.5998 f
  U1990/QN (NOR4X0)                                               0.1989    0.0907     1.6905 r
  n36 (net)                                     1       4.7557              0.0000     1.6905 r
  U1991/IN3 (NAND4X0)                                             0.1989    0.0000 &   1.6905 r
  U1991/QN (NAND4X0)                                              0.1239    0.0541     1.7446 f
  n39 (net)                                     1       3.9334              0.0000     1.7446 f
  U1992/IN3 (NOR3X0)                                              0.1239    0.0000 &   1.7446 f
  U1992/QN (NOR3X0)                                               0.1815    0.0670     1.8116 r
  n238 (net)                                    2       6.2817              0.0000     1.8116 r
  U3123/IN1 (NOR2X0)                                              0.1815    0.0000 &   1.8116 r
  U3123/QN (NOR2X0)                                               0.2276    0.0910     1.9026 f
  mem_cmd_v_o (net)                             1      11.4946              0.0000     1.9026 f
  mem_cmd_v_o (out)                                               0.2276    0.0463 &   1.9489 f
  data arrival time                                                                    1.9489

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.9489
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.9511


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  mem_arbiter/reqs_i[1] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)             0.0000     1.1222 r
  mem_arbiter/reqs_i[1] (net)                         295.8175              0.0000     1.1222 r
  mem_arbiter/enc/i[1] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.1222 r
  mem_arbiter/enc/i[1] (net)                          295.8175              0.0000     1.1222 r
  mem_arbiter/enc/genblk1_scan/i[1] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.1222 r
  mem_arbiter/enc/genblk1_scan/i[1] (net)             295.8175              0.0000     1.1222 r
  mem_arbiter/enc/genblk1_scan/U3/IN2 (OR2X1)                     0.4702    0.0081 @   1.1302 r
  mem_arbiter/enc/genblk1_scan/U3/Q (OR2X1)                       0.0479    0.1313     1.2616 r
  mem_arbiter/enc/genblk1_scan/o[0] (net)       1       2.8477              0.0000     1.2616 r
  mem_arbiter/enc/genblk1_scan/o[0] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.2616 r
  mem_arbiter/enc/scan_lo_0_ (net)                      2.8477              0.0000     1.2616 r
  mem_arbiter/enc/U1/INP (INVX0)                                  0.0479    0.0000 &   1.2616 r
  mem_arbiter/enc/U1/ZN (INVX0)                                   0.0636    0.0460     1.3076 f
  mem_arbiter/enc/n1 (net)                      1       9.3111              0.0000     1.3076 f
  mem_arbiter/enc/U2/IN1 (NOR2X0)                                 0.0636    0.0033 &   1.3109 f
  mem_arbiter/enc/U2/QN (NOR2X0)                                  0.1337    0.0375     1.3484 r
  mem_arbiter/enc/o[0] (net)                    1       3.2649              0.0000     1.3484 r
  mem_arbiter/enc/o[0] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.3484 r
  mem_arbiter/grants_unmasked_lo[0] (net)               3.2649              0.0000     1.3484 r
  mem_arbiter/U2/IN2 (AND2X1)                                     0.1337    0.0070 &   1.3553 r
  mem_arbiter/U2/Q (AND2X1)                                       0.0836    0.0933     1.4486 r
  mem_arbiter/grants_o[0] (net)                 2      17.9148              0.0000     1.4486 r
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     1.4486 r
  fifo_yumi_li[0] (net)                                17.9148              0.0000     1.4486 r
  U1993/IN2 (NOR2X1)                                              0.0836    0.0106 &   1.4592 r
  U1993/QN (NOR2X1)                                               0.4196    0.2342 @   1.6934 f
  n237 (net)                                    2      85.6948              0.0000     1.6934 f
  U3123/IN2 (NOR2X0)                                              0.4220    0.1225 @   1.8159 f
  U3123/QN (NOR2X0)                                               0.1905    0.0912     1.9071 r
  mem_cmd_v_o (net)                             1      11.4946              0.0000     1.9071 r
  mem_cmd_v_o (out)                                               0.1905    0.0378 &   1.9448 r
  data arrival time                                                                    1.9448

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.9448
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.9552


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1810/S (MUX21X1)                                               0.4418    0.0097 @   1.1612 f
  U1810/Q (MUX21X1)                                               0.5026    0.3059 @   1.4671 r
  io_cmd_o[27] (net)                            5     148.3120              0.0000     1.4671 r
  U1989/IN3 (NOR4X0)                                              0.5196    0.0539 @   1.5210 r
  U1989/QN (NOR4X0)                                               0.1993    0.1312     1.6522 f
  n37 (net)                                     1       3.0171              0.0000     1.6522 f
  U1991/IN2 (NAND4X0)                                             0.1993    0.0000 &   1.6522 f
  U1991/QN (NAND4X0)                                              0.1437    0.0669     1.7190 r
  n39 (net)                                     1       4.0181              0.0000     1.7190 r
  U1992/IN3 (NOR3X0)                                              0.1437    0.0000 &   1.7190 r
  U1992/QN (NOR3X0)                                               0.1680    0.0932     1.8122 f
  n238 (net)                                    2       6.1648              0.0000     1.8122 f
  U3123/IN1 (NOR2X0)                                              0.1680    0.0000 &   1.8122 f
  U3123/QN (NOR2X0)                                               0.1905    0.0865     1.8988 r
  mem_cmd_v_o (net)                             1      11.4946              0.0000     1.8988 r
  mem_cmd_v_o (out)                                               0.1905    0.0378 &   1.9365 r
  data arrival time                                                                    1.9365

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.9365
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.9635


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1790/S (MUX21X1)                                               0.4418    0.0093 @   1.1609 f
  U1790/Q (MUX21X1)                                               0.5766    0.3233 @   1.4841 r
  io_cmd_o[17] (net)                            4     169.0830              0.0000     1.4841 r
  U1791/INP (NBUFFX2)                                             0.6081    0.0818 @   1.5659 r
  U1791/Z (NBUFFX2)                                               0.1168    0.1671 @   1.7330 r
  mem_cmd_o[17] (net)                           1      47.4522              0.0000     1.7330 r
  mem_cmd_o[17] (out)                                             0.1177    0.0418 @   1.7748 r
  data arrival time                                                                    1.7748

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7748
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1252


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1844/S (MUX21X1)                                               0.4419    0.0100 @   1.1615 f
  U1844/Q (MUX21X1)                                               0.1882    0.1943 @   1.3558 r
  n2669 (net)                                   1      50.5962              0.0000     1.3558 r
  icc_place1899/INP (NBUFFX2)                                     0.1891    0.0250 @   1.3808 r
  icc_place1899/Z (NBUFFX2)                                       0.2933    0.1729 @   1.5536 r
  mem_cmd_o[44] (net)                           4     165.8819              0.0000     1.5536 r
  icc_place1997/INP (NBUFFX2)                                     0.3151    0.0849 @   1.6386 r
  icc_place1997/Z (NBUFFX2)                                       0.0428    0.0972     1.7357 r
  io_cmd_o[44] (net)                            1       4.4808              0.0000     1.7357 r
  io_cmd_o[44] (out)                                              0.0428    0.0157 &   1.7514 r
  data arrival time                                                                    1.7514

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7514
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1486


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1790/S (MUX21X1)                                               0.4687    0.0098 @   1.1320 r
  U1790/Q (MUX21X1)                                               0.5766    0.3267 @   1.4587 r
  io_cmd_o[17] (net)                            4     169.0830              0.0000     1.4587 r
  U1791/INP (NBUFFX2)                                             0.6081    0.0818 @   1.5405 r
  U1791/Z (NBUFFX2)                                               0.1168    0.1671 @   1.7075 r
  mem_cmd_o[17] (net)                           1      47.4522              0.0000     1.7075 r
  mem_cmd_o[17] (out)                                             0.1177    0.0418 @   1.7494 r
  data arrival time                                                                    1.7494

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7494
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1506


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1838/S (MUX21X1)                                               0.4419    0.0104 @   1.1619 f
  U1838/Q (MUX21X1)                                               0.1918    0.1978 @   1.3597 r
  n2671 (net)                                   1      51.7329              0.0000     1.3597 r
  icc_place1902/INP (NBUFFX2)                                     0.1926    0.0172 @   1.3769 r
  icc_place1902/Z (NBUFFX2)                                       0.3149    0.1839 @   1.5608 r
  mem_cmd_o[41] (net)                           5     178.8458              0.0000     1.5608 r
  icc_place1999/INP (NBUFFX2)                                     0.3333    0.0848 @   1.6455 r
  icc_place1999/Z (NBUFFX2)                                       0.0434    0.0989     1.7445 r
  io_cmd_o[41] (net)                            1       4.2634              0.0000     1.7445 r
  io_cmd_o[41] (out)                                              0.0434    0.0045 &   1.7490 r
  data arrival time                                                                    1.7490

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7490
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1510


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1774/S (MUX21X1)                                               0.4417    0.0056 @   1.1571 f
  U1774/Q (MUX21X1)                                               0.5487    0.3165 @   1.4735 r
  io_cmd_o[9] (net)                             4     161.1265              0.0000     1.4735 r
  U1775/INP (NBUFFX2)                                             0.5740    0.0824 @   1.5559 r
  U1775/Z (NBUFFX2)                                               0.1097    0.1609 @   1.7168 r
  mem_cmd_o[9] (net)                            1      43.4637              0.0000     1.7168 r
  mem_cmd_o[9] (out)                                              0.1105    0.0231 @   1.7399 r
  data arrival time                                                                    1.7399

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7399
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1601


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1808/S (MUX21X1)                                               0.4419    0.0104 @   1.1619 f
  U1808/Q (MUX21X1)                                               0.1118    0.1637     1.3257 r
  n2673 (net)                                   1      26.1685              0.0000     1.3257 r
  icc_place1907/INP (NBUFFX2)                                     0.1118    0.0046 &   1.3303 r
  icc_place1907/Z (NBUFFX2)                                       0.3212    0.1666 @   1.4968 r
  mem_cmd_o[26] (net)                           5     183.6472              0.0000     1.4968 r
  icc_place2002/INP (NBUFFX2)                                     0.3494    0.1093 @   1.6061 r
  icc_place2002/Z (NBUFFX2)                                       0.0476    0.1039     1.7100 r
  io_cmd_o[26] (net)                            1       7.0127              0.0000     1.7100 r
  io_cmd_o[26] (out)                                              0.0476    0.0254 &   1.7354 r
  data arrival time                                                                    1.7354

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7354
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1646


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1792/S (MUX21X1)                                               0.4419    0.0104 @   1.1620 f
  U1792/Q (MUX21X1)                                               0.4008    0.2773 @   1.4393 r
  io_cmd_o[18] (net)                            4     119.0622              0.0000     1.4393 r
  U1793/INP (NBUFFX2)                                             0.4071    0.1861 @   1.6254 r
  U1793/Z (NBUFFX2)                                               0.0456    0.1059     1.7313 r
  mem_cmd_o[18] (net)                           1       3.1434              0.0000     1.7313 r
  mem_cmd_o[18] (out)                                             0.0456    0.0025 &   1.7339 r
  data arrival time                                                                    1.7339

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7339
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1661


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1790/S (MUX21X1)                                               0.4418    0.0093 @   1.1609 f
  U1790/Q (MUX21X1)                                               0.5583    0.3174 @   1.4782 f
  io_cmd_o[17] (net)                            4     168.8582              0.0000     1.4782 f
  U1791/INP (NBUFFX2)                                             0.5907    0.0815 @   1.5597 f
  U1791/Z (NBUFFX2)                                               0.1072    0.1339 @   1.6936 f
  mem_cmd_o[17] (net)                           1      47.4522              0.0000     1.6936 f
  mem_cmd_o[17] (out)                                             0.1082    0.0364 @   1.7301 f
  data arrival time                                                                    1.7301

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7301
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1699


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1816/S (MUX21X1)                                               0.4419    0.0104 @   1.1619 f
  U1816/Q (MUX21X1)                                               0.0587    0.1300     1.2919 r
  n2672 (net)                                   1       6.2297              0.0000     1.2919 r
  icc_place1903/INP (NBUFFX2)                                     0.0587    0.0027 &   1.2946 r
  icc_place1903/Z (NBUFFX2)                                       0.3882    0.1599 @   1.4546 r
  n2575 (net)                                   4     219.5967              0.0000     1.4546 r
  icc_place2000/INP (NBUFFX2)                                     0.4507    0.1492 @   1.6038 r
  icc_place2000/Z (NBUFFX2)                                       0.0505    0.1135     1.7173 r
  io_cmd_o[30] (net)                            1       5.4110              0.0000     1.7173 r
  io_cmd_o[30] (out)                                              0.0505    0.0098 &   1.7271 r
  data arrival time                                                                    1.7271

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7271
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1729


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1844/S (MUX21X1)                                               0.4687    0.0105 @   1.1327 r
  U1844/Q (MUX21X1)                                               0.1882    0.1976 @   1.3303 r
  n2669 (net)                                   1      50.5962              0.0000     1.3303 r
  icc_place1899/INP (NBUFFX2)                                     0.1891    0.0250 @   1.3553 r
  icc_place1899/Z (NBUFFX2)                                       0.2933    0.1729 @   1.5281 r
  mem_cmd_o[44] (net)                           4     165.8819              0.0000     1.5281 r
  icc_place1997/INP (NBUFFX2)                                     0.3151    0.0849 @   1.6131 r
  icc_place1997/Z (NBUFFX2)                                       0.0428    0.0972     1.7102 r
  io_cmd_o[44] (net)                            1       4.4808              0.0000     1.7102 r
  io_cmd_o[44] (out)                                              0.0428    0.0157 &   1.7259 r
  data arrival time                                                                    1.7259

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7259
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1741


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1838/S (MUX21X1)                                               0.4687    0.0109 @   1.1331 r
  U1838/Q (MUX21X1)                                               0.1918    0.2011 @   1.3342 r
  n2671 (net)                                   1      51.7329              0.0000     1.3342 r
  icc_place1902/INP (NBUFFX2)                                     0.1926    0.0172 @   1.3514 r
  icc_place1902/Z (NBUFFX2)                                       0.3149    0.1839 @   1.5353 r
  mem_cmd_o[41] (net)                           5     178.8458              0.0000     1.5353 r
  icc_place1999/INP (NBUFFX2)                                     0.3333    0.0848 @   1.6200 r
  icc_place1999/Z (NBUFFX2)                                       0.0434    0.0989     1.7190 r
  io_cmd_o[41] (net)                            1       4.2634              0.0000     1.7190 r
  io_cmd_o[41] (out)                                              0.0434    0.0045 &   1.7235 r
  data arrival time                                                                    1.7235

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7235
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1765


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1774/S (MUX21X1)                                               0.4686    0.0060 @   1.1281 r
  U1774/Q (MUX21X1)                                               0.5487    0.3199 @   1.4480 r
  io_cmd_o[9] (net)                             4     161.1265              0.0000     1.4480 r
  U1775/INP (NBUFFX2)                                             0.5740    0.0824 @   1.5304 r
  U1775/Z (NBUFFX2)                                               0.1097    0.1609 @   1.6913 r
  mem_cmd_o[9] (net)                            1      43.4637              0.0000     1.6913 r
  mem_cmd_o[9] (out)                                              0.1105    0.0231 @   1.7144 r
  data arrival time                                                                    1.7144

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7144
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1856


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1782/S (MUX21X1)                                               0.4419    0.0077 @   1.1593 f
  U1782/Q (MUX21X1)                                               0.3427    0.2564 @   1.4157 r
  io_cmd_o[13] (net)                            4     100.9727              0.0000     1.4157 r
  U1783/INP (NBUFFX2)                                             0.3468    0.1788 @   1.5945 r
  U1783/Z (NBUFFX2)                                               0.0471    0.1033     1.6978 r
  mem_cmd_o[13] (net)                           1       6.7504              0.0000     1.6978 r
  mem_cmd_o[13] (out)                                             0.0471    0.0157 &   1.7135 r
  data arrival time                                                                    1.7135

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7135
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1865


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1770/S (MUX21X1)                                               0.4417    0.0053 @   1.1568 f
  U1770/Q (MUX21X1)                                               0.5368    0.3113 @   1.4682 r
  io_cmd_o[7] (net)                             4     157.2211              0.0000     1.4682 r
  U1771/INP (NBUFFX2)                                             0.5634    0.0733 @   1.5415 r
  U1771/Z (NBUFFX2)                                               0.0980    0.1535 @   1.6951 r
  mem_cmd_o[7] (net)                            1      35.4294              0.0000     1.6951 r
  mem_cmd_o[7] (out)                                              0.0984    0.0158 @   1.7109 r
  data arrival time                                                                    1.7109

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7109
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1891


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1802/S (MUX21X1)                                               0.4418    0.0089 @   1.1604 f
  U1802/Q (MUX21X1)                                               0.2469    0.2213 @   1.3817 r
  n4592 (net)                                   1      71.0494              0.0000     1.3817 r
  icc_place1908/INP (NBUFFX2)                                     0.2490    0.0517 @   1.4334 r
  icc_place1908/Z (NBUFFX2)                                       0.1851    0.1535 @   1.5869 r
  mem_cmd_o[23] (net)                           4     100.2405              0.0000     1.5869 r
  icc_place2003/INP (NBUFFX2)                                     0.1912    0.0468 @   1.6337 r
  icc_place2003/Z (NBUFFX2)                                       0.0315    0.0771     1.7108 r
  io_cmd_o[23] (net)                            1       1.0782              0.0000     1.7108 r
  io_cmd_o[23] (out)                                              0.0315    0.0000 &   1.7108 r
  data arrival time                                                                    1.7108

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7108
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1892


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1808/S (MUX21X1)                                               0.4687    0.0109 @   1.1331 r
  U1808/Q (MUX21X1)                                               0.1118    0.1669     1.3001 r
  n2673 (net)                                   1      26.1685              0.0000     1.3001 r
  icc_place1907/INP (NBUFFX2)                                     0.1118    0.0046 &   1.3047 r
  icc_place1907/Z (NBUFFX2)                                       0.3212    0.1666 @   1.4712 r
  mem_cmd_o[26] (net)                           5     183.6472              0.0000     1.4712 r
  icc_place2002/INP (NBUFFX2)                                     0.3494    0.1093 @   1.5805 r
  icc_place2002/Z (NBUFFX2)                                       0.0476    0.1039     1.6844 r
  io_cmd_o[26] (net)                            1       7.0127              0.0000     1.6844 r
  io_cmd_o[26] (out)                                              0.0476    0.0254 &   1.7098 r
  data arrival time                                                                    1.7098

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7098
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1902


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1792/S (MUX21X1)                                               0.4687    0.0110 @   1.1331 r
  U1792/Q (MUX21X1)                                               0.4008    0.2807 @   1.4139 r
  io_cmd_o[18] (net)                            4     119.0622              0.0000     1.4139 r
  U1793/INP (NBUFFX2)                                             0.4071    0.1861 @   1.6000 r
  U1793/Z (NBUFFX2)                                               0.0456    0.1059     1.7059 r
  mem_cmd_o[18] (net)                           1       3.1434              0.0000     1.7059 r
  mem_cmd_o[18] (out)                                             0.0456    0.0025 &   1.7085 r
  data arrival time                                                                    1.7085

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7085
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1915


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1844/S (MUX21X1)                                               0.4419    0.0100 @   1.1615 f
  U1844/Q (MUX21X1)                                               0.1792    0.1748 @   1.3363 f
  n2669 (net)                                   1      50.5370              0.0000     1.3363 f
  icc_place1899/INP (NBUFFX2)                                     0.1801    0.0237 @   1.3600 f
  icc_place1899/Z (NBUFFX2)                                       0.2822    0.1714 @   1.5314 f
  mem_cmd_o[44] (net)                           4     165.6572              0.0000     1.5314 f
  icc_place1997/INP (NBUFFX2)                                     0.3049    0.0822 @   1.6136 f
  icc_place1997/Z (NBUFFX2)                                       0.0371    0.0795     1.6931 f
  io_cmd_o[44] (net)                            1       4.4808              0.0000     1.6931 f
  io_cmd_o[44] (out)                                              0.0371    0.0136 &   1.7068 f
  data arrival time                                                                    1.7068

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7068
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1932


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1838/S (MUX21X1)                                               0.4419    0.0104 @   1.1619 f
  U1838/Q (MUX21X1)                                               0.1816    0.1767 @   1.3387 f
  n2671 (net)                                   1      51.6737              0.0000     1.3387 f
  icc_place1902/INP (NBUFFX2)                                     0.1824    0.0164 @   1.3550 f
  icc_place1902/Z (NBUFFX2)                                       0.3038    0.1841 @   1.5391 f
  mem_cmd_o[41] (net)                           5     178.5249              0.0000     1.5391 f
  icc_place1999/INP (NBUFFX2)                                     0.3229    0.0820 @   1.6211 f
  icc_place1999/Z (NBUFFX2)                                       0.0376    0.0803     1.7014 f
  io_cmd_o[41] (net)                            1       4.2634              0.0000     1.7014 f
  io_cmd_o[41] (out)                                              0.0376    0.0039 &   1.7053 f
  data arrival time                                                                    1.7053

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7053
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1947


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1810/S (MUX21X1)                                               0.4418    0.0097 @   1.1612 f
  U1810/Q (MUX21X1)                                               0.5026    0.3059 @   1.4671 r
  io_cmd_o[27] (net)                            5     148.3120              0.0000     1.4671 r
  U1811/INP (NBUFFX2)                                             0.5203    0.0614 @   1.5286 r
  U1811/Z (NBUFFX2)                                               0.1029    0.1523 @   1.6809 r
  mem_cmd_o[27] (net)                           1      39.3026              0.0000     1.6809 r
  mem_cmd_o[27] (out)                                             0.1035    0.0220 @   1.7029 r
  data arrival time                                                                    1.7029

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7029
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1971


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1790/S (MUX21X1)                                               0.4687    0.0098 @   1.1320 r
  U1790/Q (MUX21X1)                                               0.5583    0.3189 @   1.4509 f
  io_cmd_o[17] (net)                            4     168.8582              0.0000     1.4509 f
  U1791/INP (NBUFFX2)                                             0.5907    0.0815 @   1.5324 f
  U1791/Z (NBUFFX2)                                               0.1072    0.1339 @   1.6663 f
  mem_cmd_o[17] (net)                           1      47.4522              0.0000     1.6663 f
  mem_cmd_o[17] (out)                                             0.1082    0.0364 @   1.7027 f
  data arrival time                                                                    1.7027

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7027
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1973


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1816/S (MUX21X1)                                               0.4687    0.0109 @   1.1331 r
  U1816/Q (MUX21X1)                                               0.0587    0.1330     1.2661 r
  n2672 (net)                                   1       6.2297              0.0000     1.2661 r
  icc_place1903/INP (NBUFFX2)                                     0.0587    0.0027 &   1.2689 r
  icc_place1903/Z (NBUFFX2)                                       0.3882    0.1599 @   1.4288 r
  n2575 (net)                                   4     219.5967              0.0000     1.4288 r
  icc_place2000/INP (NBUFFX2)                                     0.4507    0.1492 @   1.5780 r
  icc_place2000/Z (NBUFFX2)                                       0.0505    0.1135     1.6915 r
  io_cmd_o[30] (net)                            1       5.4110              0.0000     1.6915 r
  io_cmd_o[30] (out)                                              0.0505    0.0098 &   1.7013 r
  data arrival time                                                                    1.7013

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7013
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1987


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1774/S (MUX21X1)                                               0.4417    0.0056 @   1.1571 f
  U1774/Q (MUX21X1)                                               0.5312    0.3097 @   1.4668 f
  io_cmd_o[9] (net)                             4     160.9017              0.0000     1.4668 f
  U1775/INP (NBUFFX2)                                             0.5573    0.0817 @   1.5485 f
  U1775/Z (NBUFFX2)                                               0.1005    0.1296 @   1.6780 f
  mem_cmd_o[9] (net)                            1      43.4637              0.0000     1.6780 f
  mem_cmd_o[9] (out)                                              0.1014    0.0195 @   1.6976 f
  data arrival time                                                                    1.6976

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6976
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2024


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  icc_clock1850/S (MUX21X1)                                       0.4419    0.0108 @   1.1623 f
  icc_clock1850/Q (MUX21X1)                                       0.4217    0.2845 @   1.4468 r
  io_cmd_o[10] (net)                            4     125.4333              0.0000     1.4468 r
  U1777/INP (NBUFFX2)                                             0.4299    0.0623 @   1.5091 r
  U1777/Z (NBUFFX2)                                               0.1192    0.1520 @   1.6611 r
  mem_cmd_o[10] (net)                           1      53.5013              0.0000     1.6611 r
  mem_cmd_o[10] (out)                                             0.1201    0.0352 @   1.6963 r
  data arrival time                                                                    1.6963

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6963
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2037


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1854/S (MUX21X1)                                               0.4415    0.0045 @   1.1560 f
  U1854/Q (MUX21X1)                                               0.4690    0.2933 @   1.4493 r
  io_cmd_o[53] (net)                            4     137.7546              0.0000     1.4493 r
  U1855/INP (NBUFFX2)                                             0.4854    0.0949 @   1.5443 r
  U1855/Z (NBUFFX2)                                               0.0748    0.1376 @   1.6819 r
  mem_cmd_o[53] (net)                           1      24.8470              0.0000     1.6819 r
  mem_cmd_o[53] (out)                                             0.0749    0.0118 @   1.6937 r
  data arrival time                                                                    1.6937

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6937
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2063


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1792/S (MUX21X1)                                               0.4419    0.0104 @   1.1620 f
  U1792/Q (MUX21X1)                                               0.3875    0.2655 @   1.4275 f
  io_cmd_o[18] (net)                            4     118.8374              0.0000     1.4275 f
  U1793/INP (NBUFFX2)                                             0.3940    0.1771 @   1.6046 f
  U1793/Z (NBUFFX2)                                               0.0392    0.0830     1.6875 f
  mem_cmd_o[18] (net)                           1       3.1434              0.0000     1.6875 f
  mem_cmd_o[18] (out)                                             0.0392    0.0018 &   1.6893 f
  data arrival time                                                                    1.6893

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6893
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2107


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1782/S (MUX21X1)                                               0.4701    0.0082 @   1.1304 r
  U1782/Q (MUX21X1)                                               0.3427    0.2600 @   1.3904 r
  io_cmd_o[13] (net)                            4     100.9727              0.0000     1.3904 r
  U1783/INP (NBUFFX2)                                             0.3468    0.1788 @   1.5692 r
  U1783/Z (NBUFFX2)                                               0.0471    0.1033     1.6726 r
  mem_cmd_o[13] (net)                           1       6.7504              0.0000     1.6726 r
  mem_cmd_o[13] (out)                                             0.0471    0.0157 &   1.6883 r
  data arrival time                                                                    1.6883

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6883
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2117


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1808/S (MUX21X1)                                               0.4419    0.0104 @   1.1619 f
  U1808/Q (MUX21X1)                                               0.1066    0.1372     1.2991 f
  n2673 (net)                                   1      26.1093              0.0000     1.2991 f
  icc_place1907/INP (NBUFFX2)                                     0.1066    0.0044 &   1.3035 f
  icc_place1907/Z (NBUFFX2)                                       0.3099    0.1710 @   1.4745 f
  mem_cmd_o[26] (net)                           5     183.3776              0.0000     1.4745 f
  icc_place2002/INP (NBUFFX2)                                     0.3390    0.1054 @   1.5799 f
  icc_place2002/Z (NBUFFX2)                                       0.0417    0.0844     1.6642 f
  io_cmd_o[26] (net)                            1       7.0127              0.0000     1.6642 f
  io_cmd_o[26] (out)                                              0.0417    0.0220 &   1.6863 f
  data arrival time                                                                    1.6863

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2137


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1770/S (MUX21X1)                                               0.4685    0.0057 @   1.1279 r
  U1770/Q (MUX21X1)                                               0.5368    0.3147 @   1.4426 r
  io_cmd_o[7] (net)                             4     157.2211              0.0000     1.4426 r
  U1771/INP (NBUFFX2)                                             0.5634    0.0733 @   1.5160 r
  U1771/Z (NBUFFX2)                                               0.0980    0.1535 @   1.6695 r
  mem_cmd_o[7] (net)                            1      35.4294              0.0000     1.6695 r
  mem_cmd_o[7] (out)                                              0.0984    0.0158 @   1.6854 r
  data arrival time                                                                    1.6854

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6854
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2147


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1802/S (MUX21X1)                                               0.4687    0.0094 @   1.1316 r
  U1802/Q (MUX21X1)                                               0.2469    0.2246 @   1.3562 r
  n4592 (net)                                   1      71.0494              0.0000     1.3562 r
  icc_place1908/INP (NBUFFX2)                                     0.2490    0.0517 @   1.4079 r
  icc_place1908/Z (NBUFFX2)                                       0.1851    0.1535 @   1.5614 r
  mem_cmd_o[23] (net)                           4     100.2405              0.0000     1.5614 r
  icc_place2003/INP (NBUFFX2)                                     0.1912    0.0468 @   1.6082 r
  icc_place2003/Z (NBUFFX2)                                       0.0315    0.0771     1.6853 r
  io_cmd_o[23] (net)                            1       1.0782              0.0000     1.6853 r
  io_cmd_o[23] (out)                                              0.0315    0.0000 &   1.6853 r
  data arrival time                                                                    1.6853

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6853
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2147


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1800/S (MUX21X1)                                               0.4419    0.0082 @   1.1597 f
  U1800/Q (MUX21X1)                                               0.1091    0.1622     1.3219 r
  n2674 (net)                                   1      25.1604              0.0000     1.3219 r
  icc_place1909/INP (NBUFFX2)                                     0.1091    0.0060 &   1.3279 r
  icc_place1909/Z (NBUFFX2)                                       0.2697    0.1517 @   1.4796 r
  mem_cmd_o[22] (net)                           4     153.1928              0.0000     1.4796 r
  icc_place2004/INP (NBUFFX2)                                     0.2928    0.0986 @   1.5782 r
  icc_place2004/Z (NBUFFX2)                                       0.0387    0.0920     1.6702 r
  io_cmd_o[22] (net)                            1       2.1249              0.0000     1.6702 r
  io_cmd_o[22] (out)                                              0.0387    0.0124 &   1.6826 r
  data arrival time                                                                    1.6826

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6826
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2174


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1844/S (MUX21X1)                                               0.4687    0.0105 @   1.1327 r
  U1844/Q (MUX21X1)                                               0.1792    0.1763 @   1.3090 f
  n2669 (net)                                   1      50.5370              0.0000     1.3090 f
  icc_place1899/INP (NBUFFX2)                                     0.1801    0.0237 @   1.3327 f
  icc_place1899/Z (NBUFFX2)                                       0.2822    0.1714 @   1.5041 f
  mem_cmd_o[44] (net)                           4     165.6572              0.0000     1.5041 f
  icc_place1997/INP (NBUFFX2)                                     0.3049    0.0822 @   1.5863 f
  icc_place1997/Z (NBUFFX2)                                       0.0371    0.0795     1.6658 f
  io_cmd_o[44] (net)                            1       4.4808              0.0000     1.6658 f
  io_cmd_o[44] (out)                                              0.0371    0.0136 &   1.6794 f
  data arrival time                                                                    1.6794

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6794
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2206


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1838/S (MUX21X1)                                               0.4687    0.0109 @   1.1331 r
  U1838/Q (MUX21X1)                                               0.1816    0.1782 @   1.3113 f
  n2671 (net)                                   1      51.6737              0.0000     1.3113 f
  icc_place1902/INP (NBUFFX2)                                     0.1824    0.0164 @   1.3277 f
  icc_place1902/Z (NBUFFX2)                                       0.3038    0.1841 @   1.5118 f
  mem_cmd_o[41] (net)                           5     178.5249              0.0000     1.5118 f
  icc_place1999/INP (NBUFFX2)                                     0.3229    0.0820 @   1.5938 f
  icc_place1999/Z (NBUFFX2)                                       0.0376    0.0803     1.6741 f
  io_cmd_o[41] (net)                            1       4.2634              0.0000     1.6741 f
  io_cmd_o[41] (out)                                              0.0376    0.0039 &   1.6780 f
  data arrival time                                                                    1.6780

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6780
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2220


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1810/S (MUX21X1)                                               0.4686    0.0102 @   1.1324 r
  U1810/Q (MUX21X1)                                               0.5026    0.3093 @   1.4417 r
  io_cmd_o[27] (net)                            5     148.3120              0.0000     1.4417 r
  U1811/INP (NBUFFX2)                                             0.5203    0.0614 @   1.5031 r
  U1811/Z (NBUFFX2)                                               0.1029    0.1523 @   1.6555 r
  mem_cmd_o[27] (net)                           1      39.3026              0.0000     1.6555 r
  mem_cmd_o[27] (out)                                             0.1035    0.0220 @   1.6775 r
  data arrival time                                                                    1.6775

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6775
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2225


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1838/S (MUX21X1)                                               0.4419    0.0104 @   1.1619 f
  U1838/Q (MUX21X1)                                               0.1918    0.1978 @   1.3597 r
  n2671 (net)                                   1      51.7329              0.0000     1.3597 r
  icc_place1902/INP (NBUFFX2)                                     0.1926    0.0172 @   1.3769 r
  icc_place1902/Z (NBUFFX2)                                       0.3149    0.1839 @   1.5608 r
  mem_cmd_o[41] (net)                           5     178.8458              0.0000     1.5608 r
  mem_cmd_o[41] (out)                                             0.3360    0.1147 @   1.6755 r
  data arrival time                                                                    1.6755

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6755
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2245


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1816/S (MUX21X1)                                               0.4419    0.0104 @   1.1619 f
  U1816/Q (MUX21X1)                                               0.0551    0.1001     1.2620 f
  n2672 (net)                                   1       6.1705              0.0000     1.2620 f
  icc_place1903/INP (NBUFFX2)                                     0.0551    0.0023 &   1.2644 f
  icc_place1903/Z (NBUFFX2)                                       0.3756    0.1670 @   1.4313 f
  n2575 (net)                                   4     219.3719              0.0000     1.4313 f
  icc_place2000/INP (NBUFFX2)                                     0.4399    0.1468 @   1.5782 f
  icc_place2000/Z (NBUFFX2)                                       0.0439    0.0882     1.6664 f
  io_cmd_o[30] (net)                            1       5.4110              0.0000     1.6664 f
  io_cmd_o[30] (out)                                              0.0439    0.0081 &   1.6745 f
  data arrival time                                                                    1.6745

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6745
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2255


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1836/S (MUX21X1)                                               0.4418    0.0074 @   1.1590 f
  U1836/Q (MUX21X1)                                               0.3992    0.2760 @   1.4349 r
  io_cmd_o[40] (net)                            5     118.3138              0.0000     1.4349 r
  U1837/INP (NBUFFX2)                                             0.4063    0.1218 @   1.5567 r
  U1837/Z (NBUFFX2)                                               0.0434    0.1037     1.6605 r
  mem_cmd_o[40] (net)                           1       1.3830              0.0000     1.6605 r
  mem_cmd_o[40] (out)                                             0.0434    0.0131 &   1.6735 r
  data arrival time                                                                    1.6735

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6735
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2265


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  icc_clock1850/S (MUX21X1)                                       0.4687    0.0113 @   1.1335 r
  icc_clock1850/Q (MUX21X1)                                       0.4217    0.2879 @   1.4214 r
  io_cmd_o[10] (net)                            4     125.4333              0.0000     1.4214 r
  U1777/INP (NBUFFX2)                                             0.4299    0.0623 @   1.4837 r
  U1777/Z (NBUFFX2)                                               0.1192    0.1520 @   1.6357 r
  mem_cmd_o[10] (net)                           1      53.5013              0.0000     1.6357 r
  mem_cmd_o[10] (out)                                             0.1201    0.0352 @   1.6709 r
  data arrival time                                                                    1.6709

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6709
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2291


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1770/S (MUX21X1)                                               0.4417    0.0053 @   1.1568 f
  U1770/Q (MUX21X1)                                               0.5196    0.3039 @   1.4608 f
  io_cmd_o[7] (net)                             4     156.9963              0.0000     1.4608 f
  U1771/INP (NBUFFX2)                                             0.5470    0.0730 @   1.5338 f
  U1771/Z (NBUFFX2)                                               0.0898    0.1225 @   1.6562 f
  mem_cmd_o[7] (net)                            1      35.4294              0.0000     1.6562 f
  mem_cmd_o[7] (out)                                              0.0902    0.0140 @   1.6702 f
  data arrival time                                                                    1.6702

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6702
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2298


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1774/S (MUX21X1)                                               0.4686    0.0060 @   1.1281 r
  U1774/Q (MUX21X1)                                               0.5312    0.3112 @   1.4394 f
  io_cmd_o[9] (net)                             4     160.9017              0.0000     1.4394 f
  U1775/INP (NBUFFX2)                                             0.5573    0.0817 @   1.5210 f
  U1775/Z (NBUFFX2)                                               0.1005    0.1296 @   1.6506 f
  mem_cmd_o[9] (net)                            1      43.4637              0.0000     1.6506 f
  mem_cmd_o[9] (out)                                              0.1014    0.0195 @   1.6701 f
  data arrival time                                                                    1.6701

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6701
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2299


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1760/S (MUX21X1)                                               0.4417    0.0041 @   1.1556 f
  U1760/Q (MUX21X1)                                               0.3592    0.2628 @   1.4185 r
  io_cmd_o[1] (net)                             4     106.3096              0.0000     1.4185 r
  U1761/INP (NBUFFX2)                                             0.3639    0.1215 @   1.5400 r
  U1761/Z (NBUFFX2)                                               0.0420    0.0997     1.6397 r
  mem_cmd_o[1] (net)                            1       1.9937              0.0000     1.6397 r
  mem_cmd_o[1] (out)                                              0.0420    0.0301 &   1.6699 r
  data arrival time                                                                    1.6699

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6699
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2301


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1854/S (MUX21X1)                                               0.4683    0.0047 @   1.1269 r
  U1854/Q (MUX21X1)                                               0.4690    0.2968 @   1.4236 r
  io_cmd_o[53] (net)                            4     137.7546              0.0000     1.4236 r
  U1855/INP (NBUFFX2)                                             0.4854    0.0949 @   1.5186 r
  U1855/Z (NBUFFX2)                                               0.0748    0.1376 @   1.6561 r
  mem_cmd_o[53] (net)                           1      24.8470              0.0000     1.6561 r
  mem_cmd_o[53] (out)                                             0.0749    0.0118 @   1.6679 r
  data arrival time                                                                    1.6679

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6679
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2321


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1782/S (MUX21X1)                                               0.4419    0.0077 @   1.1593 f
  U1782/Q (MUX21X1)                                               0.3310    0.2419 @   1.4011 f
  io_cmd_o[13] (net)                            4     100.7479              0.0000     1.4011 f
  U1783/INP (NBUFFX2)                                             0.3352    0.1670 @   1.5682 f
  U1783/Z (NBUFFX2)                                               0.0412    0.0838     1.6520 f
  mem_cmd_o[13] (net)                           1       6.7504              0.0000     1.6520 f
  mem_cmd_o[13] (out)                                             0.0412    0.0137 &   1.6657 f
  data arrival time                                                                    1.6657

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6657
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2343


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1802/S (MUX21X1)                                               0.4418    0.0089 @   1.1604 f
  U1802/Q (MUX21X1)                                               0.2379    0.2023 @   1.3628 f
  n4592 (net)                                   1      70.9902              0.0000     1.3628 f
  icc_place1908/INP (NBUFFX2)                                     0.2400    0.0473 @   1.4100 f
  icc_place1908/Z (NBUFFX2)                                       0.1769    0.1445 @   1.5546 f
  mem_cmd_o[23] (net)                           4     100.0158              0.0000     1.5546 f
  icc_place2003/INP (NBUFFX2)                                     0.1832    0.0441 @   1.5987 f
  icc_place2003/Z (NBUFFX2)                                       0.0275    0.0664     1.6651 f
  io_cmd_o[23] (net)                            1       1.0782              0.0000     1.6651 f
  io_cmd_o[23] (out)                                              0.0275    0.0000 &   1.6651 f
  data arrival time                                                                    1.6651

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6651
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2349


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1810/S (MUX21X1)                                               0.4418    0.0097 @   1.1612 f
  U1810/Q (MUX21X1)                                               0.4862    0.2978 @   1.4590 f
  io_cmd_o[27] (net)                            5     148.0341              0.0000     1.4590 f
  U1811/INP (NBUFFX2)                                             0.5045    0.0612 @   1.5201 f
  U1811/Z (NBUFFX2)                                               0.0929    0.1243 @   1.6444 f
  mem_cmd_o[27] (net)                           1      39.3026              0.0000     1.6444 f
  mem_cmd_o[27] (out)                                             0.0936    0.0179 @   1.6623 f
  data arrival time                                                                    1.6623

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6623
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2377


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1792/S (MUX21X1)                                               0.4687    0.0110 @   1.1331 r
  U1792/Q (MUX21X1)                                               0.3875    0.2670 @   1.4002 f
  io_cmd_o[18] (net)                            4     118.8374              0.0000     1.4002 f
  U1793/INP (NBUFFX2)                                             0.3940    0.1771 @   1.5773 f
  U1793/Z (NBUFFX2)                                               0.0392    0.0830     1.6602 f
  mem_cmd_o[18] (net)                           1       3.1434              0.0000     1.6602 f
  mem_cmd_o[18] (out)                                             0.0392    0.0018 &   1.6620 f
  data arrival time                                                                    1.6620

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6620
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2380


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1828/S (MUX21X1)                                               0.4418    0.0095 @   1.1611 f
  U1828/Q (MUX21X1)                                               0.4085    0.2782 @   1.4393 r
  io_cmd_o[36] (net)                            5     120.8419              0.0000     1.4393 r
  U1829/INP (NBUFFX2)                                             0.4163    0.1079 @   1.5471 r
  U1829/Z (NBUFFX2)                                               0.0519    0.1126     1.6597 r
  mem_cmd_o[36] (net)                           1       7.8802              0.0000     1.6597 r
  mem_cmd_o[36] (out)                                             0.0519    0.0018 &   1.6615 r
  data arrival time                                                                    1.6615

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6615
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2385


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1794/S (MUX21X1)                                               0.4419    0.0081 @   1.1597 f
  U1794/Q (MUX21X1)                                               0.3516    0.2591 @   1.4188 r
  io_cmd_o[19] (net)                            4     103.5842              0.0000     1.4188 r
  U1795/INP (NBUFFX2)                                             0.3563    0.1307 @   1.5494 r
  U1795/Z (NBUFFX2)                                               0.0428    0.0999     1.6494 r
  mem_cmd_o[19] (net)                           1       2.8729              0.0000     1.6494 r
  mem_cmd_o[19] (out)                                             0.0428    0.0107 &   1.6601 r
  data arrival time                                                                    1.6601

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6601
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2399


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  icc_clock1850/S (MUX21X1)                                       0.4419    0.0108 @   1.1623 f
  icc_clock1850/Q (MUX21X1)                                       0.4078    0.2736 @   1.4360 f
  io_cmd_o[10] (net)                            4     125.2086              0.0000     1.4360 f
  U1777/INP (NBUFFX2)                                             0.4163    0.0630 @   1.4990 f
  U1777/Z (NBUFFX2)                                               0.1096    0.1284 @   1.6274 f
  mem_cmd_o[10] (net)                           1      53.5013              0.0000     1.6274 f
  mem_cmd_o[10] (out)                                             0.1107    0.0315 @   1.6589 f
  data arrival time                                                                    1.6589

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6589
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2411


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1808/S (MUX21X1)                                               0.4687    0.0109 @   1.1331 r
  U1808/Q (MUX21X1)                                               0.1066    0.1386     1.2717 f
  n2673 (net)                                   1      26.1093              0.0000     1.2717 f
  icc_place1907/INP (NBUFFX2)                                     0.1066    0.0044 &   1.2761 f
  icc_place1907/Z (NBUFFX2)                                       0.3099    0.1710 @   1.4470 f
  mem_cmd_o[26] (net)                           5     183.3776              0.0000     1.4470 f
  icc_place2002/INP (NBUFFX2)                                     0.3390    0.1054 @   1.5524 f
  icc_place2002/Z (NBUFFX2)                                       0.0417    0.0844     1.6368 f
  io_cmd_o[26] (net)                            1       7.0127              0.0000     1.6368 f
  io_cmd_o[26] (out)                                              0.0417    0.0220 &   1.6588 f
  data arrival time                                                                    1.6588

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6588
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2412


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  icc_clock1851/S (MUX21X1)                                       0.4412    0.0011 @   1.1526 f
  icc_clock1851/Q (MUX21X1)                                       0.4166    0.2802 @   1.4328 r
  io_cmd_o[25] (net)                            6     123.0625              0.0000     1.4328 r
  U1807/INP (NBUFFX2)                                             0.4245    0.0424 @   1.4752 r
  U1807/Z (NBUFFX2)                                               0.1066    0.1459 @   1.6211 r
  mem_cmd_o[25] (net)                           1      45.7387              0.0000     1.6211 r
  mem_cmd_o[25] (out)                                             0.1075    0.0371 @   1.6582 r
  data arrival time                                                                    1.6582

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6582
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2418


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1844/S (MUX21X1)                                               0.4419    0.0100 @   1.1615 f
  U1844/Q (MUX21X1)                                               0.1882    0.1943 @   1.3558 r
  n2669 (net)                                   1      50.5962              0.0000     1.3558 r
  icc_place1899/INP (NBUFFX2)                                     0.1891    0.0250 @   1.3808 r
  icc_place1899/Z (NBUFFX2)                                       0.2933    0.1729 @   1.5536 r
  mem_cmd_o[44] (net)                           4     165.8819              0.0000     1.5536 r
  mem_cmd_o[44] (out)                                             0.3167    0.1042 @   1.6579 r
  data arrival time                                                                    1.6579

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6579
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2421


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1800/S (MUX21X1)                                               0.4687    0.0087 @   1.1308 r
  U1800/Q (MUX21X1)                                               0.1091    0.1654     1.2962 r
  n2674 (net)                                   1      25.1604              0.0000     1.2962 r
  icc_place1909/INP (NBUFFX2)                                     0.1091    0.0060 &   1.3023 r
  icc_place1909/Z (NBUFFX2)                                       0.2697    0.1517 @   1.4540 r
  mem_cmd_o[22] (net)                           4     153.1928              0.0000     1.4540 r
  icc_place2004/INP (NBUFFX2)                                     0.2928    0.0986 @   1.5526 r
  icc_place2004/Z (NBUFFX2)                                       0.0387    0.0920     1.6446 r
  io_cmd_o[22] (net)                            1       2.1249              0.0000     1.6446 r
  io_cmd_o[22] (out)                                              0.0387    0.0124 &   1.6570 r
  data arrival time                                                                    1.6570

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6570
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2430


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1768/S (MUX21X1)                                               0.4417    0.0053 @   1.1568 f
  U1768/Q (MUX21X1)                                               0.3825    0.2710 @   1.4278 r
  io_cmd_o[6] (net)                             4     113.4778              0.0000     1.4278 r
  U1769/INP (NBUFFX2)                                             0.3881    0.1067 @   1.5345 r
  U1769/Z (NBUFFX2)                                               0.0567    0.1152     1.6497 r
  mem_cmd_o[6] (net)                            1      12.8352              0.0000     1.6497 r
  mem_cmd_o[6] (out)                                              0.0567    0.0055 &   1.6552 r
  data arrival time                                                                    1.6552

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6552
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2448


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1854/S (MUX21X1)                                               0.4415    0.0045 @   1.1560 f
  U1854/Q (MUX21X1)                                               0.4538    0.2836 @   1.4396 f
  io_cmd_o[53] (net)                            4     137.5299              0.0000     1.4396 f
  U1855/INP (NBUFFX2)                                             0.4707    0.0930 @   1.5327 f
  U1855/Z (NBUFFX2)                                               0.0675    0.1101 @   1.6428 f
  mem_cmd_o[53] (net)                           1      24.8470              0.0000     1.6428 f
  mem_cmd_o[53] (out)                                             0.0676    0.0097 @   1.6525 f
  data arrival time                                                                    1.6525

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6525
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2475


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1838/S (MUX21X1)                                               0.4419    0.0104 @   1.1619 f
  U1838/Q (MUX21X1)                                               0.1816    0.1767 @   1.3387 f
  n2671 (net)                                   1      51.6737              0.0000     1.3387 f
  icc_place1902/INP (NBUFFX2)                                     0.1824    0.0164 @   1.3550 f
  icc_place1902/Z (NBUFFX2)                                       0.3038    0.1841 @   1.5391 f
  mem_cmd_o[41] (net)                           5     178.5249              0.0000     1.5391 f
  mem_cmd_o[41] (out)                                             0.3257    0.1111 @   1.6502 f
  data arrival time                                                                    1.6502

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6502
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2498


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1838/S (MUX21X1)                                               0.4687    0.0109 @   1.1331 r
  U1838/Q (MUX21X1)                                               0.1918    0.2011 @   1.3342 r
  n2671 (net)                                   1      51.7329              0.0000     1.3342 r
  icc_place1902/INP (NBUFFX2)                                     0.1926    0.0172 @   1.3514 r
  icc_place1902/Z (NBUFFX2)                                       0.3149    0.1839 @   1.5353 r
  mem_cmd_o[41] (net)                           5     178.8458              0.0000     1.5353 r
  mem_cmd_o[41] (out)                                             0.3360    0.1147 @   1.6500 r
  data arrival time                                                                    1.6500

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6500
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2500


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1786/S (MUX21X1)                                               0.4418    0.0069 @   1.1584 f
  U1786/Q (MUX21X1)                                               0.4009    0.2774 @   1.4359 r
  io_cmd_o[15] (net)                            4     119.1394              0.0000     1.4359 r
  U1787/INP (NBUFFX2)                                             0.4071    0.0948 @   1.5307 r
  U1787/Z (NBUFFX2)                                               0.0579    0.1177     1.6484 r
  mem_cmd_o[15] (net)                           1      13.0913              0.0000     1.6484 r
  mem_cmd_o[15] (out)                                             0.0579    0.0005 &   1.6489 r
  data arrival time                                                                    1.6489

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6489
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2511


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1836/S (MUX21X1)                                               0.4686    0.0079 @   1.1301 r
  U1836/Q (MUX21X1)                                               0.3992    0.2794 @   1.4095 r
  io_cmd_o[40] (net)                            5     118.3138              0.0000     1.4095 r
  U1837/INP (NBUFFX2)                                             0.4063    0.1218 @   1.5313 r
  U1837/Z (NBUFFX2)                                               0.0434    0.1037     1.6350 r
  mem_cmd_o[40] (net)                           1       1.3830              0.0000     1.6350 r
  mem_cmd_o[40] (out)                                             0.0434    0.0131 &   1.6481 r
  data arrival time                                                                    1.6481

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6481
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2519


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1816/S (MUX21X1)                                               0.4687    0.0109 @   1.1331 r
  U1816/Q (MUX21X1)                                               0.0551    0.1013     1.2344 f
  n2672 (net)                                   1       6.1705              0.0000     1.2344 f
  icc_place1903/INP (NBUFFX2)                                     0.0551    0.0023 &   1.2367 f
  icc_place1903/Z (NBUFFX2)                                       0.3756    0.1670 @   1.4037 f
  n2575 (net)                                   4     219.3719              0.0000     1.4037 f
  icc_place2000/INP (NBUFFX2)                                     0.4399    0.1468 @   1.5506 f
  icc_place2000/Z (NBUFFX2)                                       0.0439    0.0882     1.6388 f
  io_cmd_o[30] (net)                            1       5.4110              0.0000     1.6388 f
  io_cmd_o[30] (out)                                              0.0439    0.0081 &   1.6469 f
  data arrival time                                                                    1.6469

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6469
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2531


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1760/S (MUX21X1)                                               0.4685    0.0045 @   1.1266 r
  U1760/Q (MUX21X1)                                               0.3592    0.2663 @   1.3929 r
  io_cmd_o[1] (net)                             4     106.3096              0.0000     1.3929 r
  U1761/INP (NBUFFX2)                                             0.3639    0.1215 @   1.5144 r
  U1761/Z (NBUFFX2)                                               0.0420    0.0997     1.6141 r
  mem_cmd_o[1] (net)                            1       1.9937              0.0000     1.6141 r
  mem_cmd_o[1] (out)                                              0.0420    0.0301 &   1.6443 r
  data arrival time                                                                    1.6443

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6443
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2557


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1802/S (MUX21X1)                                               0.4418    0.0089 @   1.1604 f
  U1802/Q (MUX21X1)                                               0.2469    0.2213 @   1.3817 r
  n4592 (net)                                   1      71.0494              0.0000     1.3817 r
  icc_place1908/INP (NBUFFX2)                                     0.2490    0.0517 @   1.4334 r
  icc_place1908/Z (NBUFFX2)                                       0.1851    0.1535 @   1.5869 r
  mem_cmd_o[23] (net)                           4     100.2405              0.0000     1.5869 r
  mem_cmd_o[23] (out)                                             0.1925    0.0569 @   1.6438 r
  data arrival time                                                                    1.6438

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6438
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2562


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1770/S (MUX21X1)                                               0.4685    0.0057 @   1.1279 r
  U1770/Q (MUX21X1)                                               0.5196    0.3054 @   1.4333 f
  io_cmd_o[7] (net)                             4     156.9963              0.0000     1.4333 f
  U1771/INP (NBUFFX2)                                             0.5470    0.0730 @   1.5063 f
  U1771/Z (NBUFFX2)                                               0.0898    0.1225 @   1.6288 f
  mem_cmd_o[7] (net)                            1      35.4294              0.0000     1.6288 f
  mem_cmd_o[7] (out)                                              0.0902    0.0140 @   1.6428 f
  data arrival time                                                                    1.6428

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6428
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2572


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1850/S (MUX21X1)                                               0.4415    0.0045 @   1.1560 f
  U1850/Q (MUX21X1)                                               0.0597    0.1308     1.2868 r
  n2668 (net)                                   1       6.5886              0.0000     1.2868 r
  icc_place1896/INP (NBUFFX2)                                     0.0597    0.0020 &   1.2887 r
  icc_place1896/Z (NBUFFX2)                                       0.3061    0.1459 @   1.4346 r
  mem_cmd_o[51] (net)                           4     173.2698              0.0000     1.4346 r
  icc_place1995/INP (NBUFFX2)                                     0.3433    0.1003 @   1.5349 r
  icc_place1995/Z (NBUFFX2)                                       0.0401    0.0966     1.6315 r
  io_cmd_o[51] (net)                            1       1.2209              0.0000     1.6315 r
  io_cmd_o[51] (out)                                              0.0401    0.0076 &   1.6390 r
  data arrival time                                                                    1.6390

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6390
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2610


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1782/S (MUX21X1)                                               0.4701    0.0082 @   1.1304 r
  U1782/Q (MUX21X1)                                               0.3310    0.2435 @   1.3739 f
  io_cmd_o[13] (net)                            4     100.7479              0.0000     1.3739 f
  U1783/INP (NBUFFX2)                                             0.3352    0.1670 @   1.5409 f
  U1783/Z (NBUFFX2)                                               0.0412    0.0838     1.6248 f
  mem_cmd_o[13] (net)                           1       6.7504              0.0000     1.6248 f
  mem_cmd_o[13] (out)                                             0.0412    0.0137 &   1.6385 f
  data arrival time                                                                    1.6385

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6385
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2615


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1802/S (MUX21X1)                                               0.4687    0.0094 @   1.1316 r
  U1802/Q (MUX21X1)                                               0.2379    0.2038 @   1.3354 f
  n4592 (net)                                   1      70.9902              0.0000     1.3354 f
  icc_place1908/INP (NBUFFX2)                                     0.2400    0.0473 @   1.3827 f
  icc_place1908/Z (NBUFFX2)                                       0.1769    0.1445 @   1.5273 f
  mem_cmd_o[23] (net)                           4     100.0158              0.0000     1.5273 f
  icc_place2003/INP (NBUFFX2)                                     0.1832    0.0441 @   1.5714 f
  icc_place2003/Z (NBUFFX2)                                       0.0275    0.0664     1.6378 f
  io_cmd_o[23] (net)                            1       1.0782              0.0000     1.6378 f
  io_cmd_o[23] (out)                                              0.0275    0.0000 &   1.6378 f
  data arrival time                                                                    1.6378

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6378
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2622


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1822/S (MUX21X1)                                               0.4418    0.0085 @   1.1600 f
  U1822/Q (MUX21X1)                                               0.3572    0.2608 @   1.4208 r
  io_cmd_o[33] (net)                            4     105.2342              0.0000     1.4208 r
  U1823/INP (NBUFFX2)                                             0.3625    0.1115 @   1.5323 r
  U1823/Z (NBUFFX2)                                               0.0418    0.0994     1.6317 r
  mem_cmd_o[33] (net)                           1       1.8227              0.0000     1.6317 r
  mem_cmd_o[33] (out)                                             0.0418    0.0046 &   1.6363 r
  data arrival time                                                                    1.6363

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6363
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2637


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1828/S (MUX21X1)                                               0.4686    0.0100 @   1.1322 r
  U1828/Q (MUX21X1)                                               0.4085    0.2816 @   1.4138 r
  io_cmd_o[36] (net)                            5     120.8419              0.0000     1.4138 r
  U1829/INP (NBUFFX2)                                             0.4163    0.1079 @   1.5217 r
  U1829/Z (NBUFFX2)                                               0.0519    0.1126     1.6343 r
  mem_cmd_o[36] (net)                           1       7.8802              0.0000     1.6343 r
  mem_cmd_o[36] (out)                                             0.0519    0.0018 &   1.6360 r
  data arrival time                                                                    1.6360

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6360
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2640


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1810/S (MUX21X1)                                               0.4686    0.0102 @   1.1324 r
  U1810/Q (MUX21X1)                                               0.4862    0.2993 @   1.4317 f
  io_cmd_o[27] (net)                            5     148.0341              0.0000     1.4317 f
  U1811/INP (NBUFFX2)                                             0.5045    0.0612 @   1.4928 f
  U1811/Z (NBUFFX2)                                               0.0929    0.1243 @   1.6171 f
  mem_cmd_o[27] (net)                           1      39.3026              0.0000     1.6171 f
  mem_cmd_o[27] (out)                                             0.0936    0.0179 @   1.6350 f
  data arrival time                                                                    1.6350

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6350
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2650


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1842/S (MUX21X1)                                               0.4418    0.0097 @   1.1612 f
  U1842/Q (MUX21X1)                                               0.4053    0.2784 @   1.4396 r
  io_cmd_o[43] (net)                            5     120.3101              0.0000     1.4396 r
  U1843/INP (NBUFFX2)                                             0.4122    0.0831 @   1.5228 r
  U1843/Z (NBUFFX2)                                               0.0470    0.1076     1.6304 r
  mem_cmd_o[43] (net)                           1       4.1239              0.0000     1.6304 r
  mem_cmd_o[43] (out)                                             0.0470    0.0044 &   1.6348 r
  data arrival time                                                                    1.6348

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6348
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2652


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1794/S (MUX21X1)                                               0.4687    0.0086 @   1.1308 r
  U1794/Q (MUX21X1)                                               0.3516    0.2625 @   1.3933 r
  io_cmd_o[19] (net)                            4     103.5842              0.0000     1.3933 r
  U1795/INP (NBUFFX2)                                             0.3563    0.1307 @   1.5240 r
  U1795/Z (NBUFFX2)                                               0.0428    0.0999     1.6239 r
  mem_cmd_o[19] (net)                           1       2.8729              0.0000     1.6239 r
  mem_cmd_o[19] (out)                                             0.0428    0.0107 &   1.6346 r
  data arrival time                                                                    1.6346

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6346
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2654


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1812/S (MUX21X1)                                               0.4418    0.0094 @   1.1609 f
  U1812/Q (MUX21X1)                                               0.0836    0.1470     1.3079 r
  n4590 (net)                                   1      15.4990              0.0000     1.3079 r
  icc_place1905/INP (NBUFFX2)                                     0.0836    0.0026 &   1.3106 r
  icc_place1905/Z (NBUFFX2)                                       0.3255    0.1493 @   1.4599 r
  n2577 (net)                                   4     182.7993              0.0000     1.4599 r
  icc_place2001/INP (NBUFFX2)                                     0.3807    0.0738 @   1.5337 r
  icc_place2001/Z (NBUFFX2)                                       0.0416    0.1004     1.6341 r
  io_cmd_o[28] (net)                            1       0.9572              0.0000     1.6341 r
  io_cmd_o[28] (out)                                              0.0416    0.0000 &   1.6341 r
  data arrival time                                                                    1.6341

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6341
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2659


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1852/S (MUX21X1)                                               0.4419    0.0100 @   1.1615 f
  U1852/Q (MUX21X1)                                               0.0948    0.1537     1.3152 r
  n2667 (net)                                   1      19.7448              0.0000     1.3152 r
  icc_place1915/INP (NBUFFX2)                                     0.0948    0.0111 &   1.3263 r
  icc_place1915/Z (NBUFFX2)                                       0.2633    0.1452 @   1.4715 r
  mem_cmd_o[52] (net)                           4     148.6165              0.0000     1.4715 r
  icc_place1994/INP (NBUFFX2)                                     0.2859    0.0576 @   1.5291 r
  icc_place1994/Z (NBUFFX2)                                       0.0449    0.0970     1.6262 r
  io_cmd_o[52] (net)                            1       7.2800              0.0000     1.6262 r
  io_cmd_o[52] (out)                                              0.0449    0.0075 &   1.6337 r
  data arrival time                                                                    1.6337

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6337
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2663


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1800/S (MUX21X1)                                               0.4419    0.0082 @   1.1597 f
  U1800/Q (MUX21X1)                                               0.1040    0.1355     1.2952 f
  n2674 (net)                                   1      25.1012              0.0000     1.2952 f
  icc_place1909/INP (NBUFFX2)                                     0.1040    0.0072 &   1.3024 f
  icc_place1909/Z (NBUFFX2)                                       0.2597    0.1546 @   1.4569 f
  mem_cmd_o[22] (net)                           4     152.9680              0.0000     1.4569 f
  icc_place2004/INP (NBUFFX2)                                     0.2836    0.0904 @   1.5473 f
  icc_place2004/Z (NBUFFX2)                                       0.0334    0.0757     1.6230 f
  io_cmd_o[22] (net)                            1       2.1249              0.0000     1.6230 f
  io_cmd_o[22] (out)                                              0.0334    0.0107 &   1.6337 f
  data arrival time                                                                    1.6337

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6337
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2663


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1848/S (MUX21X1)                                               0.4415    0.0045 @   1.1560 f
  U1848/Q (MUX21X1)                                               0.0814    0.1456     1.3017 r
  n4585 (net)                                   1      14.6749              0.0000     1.3017 r
  icc_place1897/INP (NBUFFX2)                                     0.0814    0.0055 &   1.3072 r
  icc_place1897/Z (NBUFFX2)                                       0.3247    0.1454 @   1.4526 r
  n2569 (net)                                   4     181.2439              0.0000     1.4526 r
  icc_place1996/INP (NBUFFX2)                                     0.3846    0.0797 @   1.5322 r
  icc_place1996/Z (NBUFFX2)                                       0.0418    0.1008     1.6330 r
  io_cmd_o[46] (net)                            1       0.9402              0.0000     1.6330 r
  io_cmd_o[46] (out)                                              0.0418    0.0000 &   1.6330 r
  data arrival time                                                                    1.6330

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6330
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2670


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1844/S (MUX21X1)                                               0.4687    0.0105 @   1.1327 r
  U1844/Q (MUX21X1)                                               0.1882    0.1976 @   1.3303 r
  n2669 (net)                                   1      50.5962              0.0000     1.3303 r
  icc_place1899/INP (NBUFFX2)                                     0.1891    0.0250 @   1.3553 r
  icc_place1899/Z (NBUFFX2)                                       0.2933    0.1729 @   1.5281 r
  mem_cmd_o[44] (net)                           4     165.8819              0.0000     1.5281 r
  mem_cmd_o[44] (out)                                             0.3167    0.1042 @   1.6324 r
  data arrival time                                                                    1.6324

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6324
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2676


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  icc_clock1851/S (MUX21X1)                                       0.4681    0.0011 @   1.1233 r
  icc_clock1851/Q (MUX21X1)                                       0.4166    0.2836 @   1.4069 r
  io_cmd_o[25] (net)                            6     123.0625              0.0000     1.4069 r
  U1807/INP (NBUFFX2)                                             0.4245    0.0424 @   1.4493 r
  U1807/Z (NBUFFX2)                                               0.1066    0.1459 @   1.5952 r
  mem_cmd_o[25] (net)                           1      45.7387              0.0000     1.5952 r
  mem_cmd_o[25] (out)                                             0.1075    0.0371 @   1.6323 r
  data arrival time                                                                    1.6323

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6323
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2677


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1846/S (MUX21X1)                                               0.4416    0.0041 @   1.1556 f
  U1846/Q (MUX21X1)                                               0.3581    0.2613 @   1.4169 r
  io_cmd_o[45] (net)                            4     105.5869              0.0000     1.4169 r
  U1847/INP (NBUFFX2)                                             0.3632    0.0971 @   1.5140 r
  U1847/Z (NBUFFX2)                                               0.0420    0.0997     1.6137 r
  mem_cmd_o[45] (net)                           1       2.0180              0.0000     1.6137 r
  mem_cmd_o[45] (out)                                             0.0420    0.0179 &   1.6316 r
  data arrival time                                                                    1.6316

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6316
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2684


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  icc_clock1850/S (MUX21X1)                                       0.4687    0.0113 @   1.1335 r
  icc_clock1850/Q (MUX21X1)                                       0.4078    0.2752 @   1.4087 f
  io_cmd_o[10] (net)                            4     125.2086              0.0000     1.4087 f
  U1777/INP (NBUFFX2)                                             0.4163    0.0630 @   1.4717 f
  U1777/Z (NBUFFX2)                                               0.1096    0.1284 @   1.6001 f
  mem_cmd_o[10] (net)                           1      53.5013              0.0000     1.6001 f
  mem_cmd_o[10] (out)                                             0.1107    0.0315 @   1.6316 f
  data arrival time                                                                    1.6316

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6316
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2684


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1836/S (MUX21X1)                                               0.4418    0.0074 @   1.1590 f
  U1836/Q (MUX21X1)                                               0.3855    0.2638 @   1.4227 f
  io_cmd_o[40] (net)                            5     117.9469              0.0000     1.4227 f
  U1837/INP (NBUFFX2)                                             0.3928    0.1171 @   1.5398 f
  U1837/Z (NBUFFX2)                                               0.0370    0.0808     1.6207 f
  mem_cmd_o[40] (net)                           1       1.3830              0.0000     1.6207 f
  mem_cmd_o[40] (out)                                             0.0370    0.0103 &   1.6310 f
  data arrival time                                                                    1.6310

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6310
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2690


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1768/S (MUX21X1)                                               0.4685    0.0057 @   1.1279 r
  U1768/Q (MUX21X1)                                               0.3825    0.2744 @   1.4023 r
  io_cmd_o[6] (net)                             4     113.4778              0.0000     1.4023 r
  U1769/INP (NBUFFX2)                                             0.3881    0.1067 @   1.5090 r
  U1769/Z (NBUFFX2)                                               0.0567    0.1152     1.6241 r
  mem_cmd_o[6] (net)                            1      12.8352              0.0000     1.6241 r
  mem_cmd_o[6] (out)                                              0.0567    0.0055 &   1.6296 r
  data arrival time                                                                    1.6296

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6296
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2704


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1792/S (MUX21X1)                                               0.4419    0.0104 @   1.1620 f
  U1792/Q (MUX21X1)                                               0.4008    0.2773 @   1.4393 r
  io_cmd_o[18] (net)                            4     119.0622              0.0000     1.4393 r
  io_cmd_o[18] (out)                                              0.4074    0.1901 @   1.6294 r
  data arrival time                                                                    1.6294

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6294
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2706


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1844/S (MUX21X1)                                               0.4419    0.0100 @   1.1615 f
  U1844/Q (MUX21X1)                                               0.1792    0.1748 @   1.3363 f
  n2669 (net)                                   1      50.5370              0.0000     1.3363 f
  icc_place1899/INP (NBUFFX2)                                     0.1801    0.0237 @   1.3600 f
  icc_place1899/Z (NBUFFX2)                                       0.2822    0.1714 @   1.5314 f
  mem_cmd_o[44] (net)                           4     165.6572              0.0000     1.5314 f
  mem_cmd_o[44] (out)                                             0.3065    0.0979 @   1.6294 f
  data arrival time                                                                    1.6294

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6294
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2706


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1820/S (MUX21X1)                                               0.4418    0.0097 @   1.1612 f
  U1820/Q (MUX21X1)                                               0.3835    0.2713 @   1.4325 r
  io_cmd_o[32] (net)                            4     113.7703              0.0000     1.4325 r
  U1821/INP (NBUFFX2)                                             0.3892    0.0823 @   1.5148 r
  U1821/Z (NBUFFX2)                                               0.0438    0.1031     1.6178 r
  mem_cmd_o[32] (net)                           1       2.4167              0.0000     1.6178 r
  mem_cmd_o[32] (out)                                             0.0438    0.0111 &   1.6290 r
  data arrival time                                                                    1.6290

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6290
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2710


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1760/S (MUX21X1)                                               0.4417    0.0041 @   1.1556 f
  U1760/Q (MUX21X1)                                               0.3471    0.2491 @   1.4048 f
  io_cmd_o[1] (net)                             4     106.0849              0.0000     1.4048 f
  U1761/INP (NBUFFX2)                                             0.3519    0.1168 @   1.5216 f
  U1761/Z (NBUFFX2)                                               0.0360    0.0793     1.6009 f
  mem_cmd_o[1] (net)                            1       1.9937              0.0000     1.6009 f
  mem_cmd_o[1] (out)                                              0.0360    0.0258 &   1.6267 f
  data arrival time                                                                    1.6267

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6267
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2733


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1808/S (MUX21X1)                                               0.4419    0.0104 @   1.1619 f
  U1808/Q (MUX21X1)                                               0.1118    0.1637     1.3257 r
  n2673 (net)                                   1      26.1685              0.0000     1.3257 r
  icc_place1907/INP (NBUFFX2)                                     0.1118    0.0046 &   1.3303 r
  icc_place1907/Z (NBUFFX2)                                       0.3212    0.1666 @   1.4968 r
  mem_cmd_o[26] (net)                           5     183.6472              0.0000     1.4968 r
  mem_cmd_o[26] (out)                                             0.3508    0.1294 @   1.6262 r
  data arrival time                                                                    1.6262

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6262
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2738


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1834/S (MUX21X1)                                               0.4418    0.0096 @   1.1611 f
  U1834/Q (MUX21X1)                                               0.3990    0.2750 @   1.4361 r
  io_cmd_o[39] (net)                            5     117.9669              0.0000     1.4361 r
  U1835/INP (NBUFFX2)                                             0.4064    0.0759 @   1.5119 r
  U1835/Z (NBUFFX2)                                               0.0519    0.1119     1.6239 r
  mem_cmd_o[39] (net)                           1       8.2769              0.0000     1.6239 r
  mem_cmd_o[39] (out)                                             0.0519    0.0021 &   1.6259 r
  data arrival time                                                                    1.6259

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6259
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2741


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1854/S (MUX21X1)                                               0.4683    0.0047 @   1.1269 r
  U1854/Q (MUX21X1)                                               0.4538    0.2851 @   1.4120 f
  io_cmd_o[53] (net)                            4     137.5299              0.0000     1.4120 f
  U1855/INP (NBUFFX2)                                             0.4707    0.0930 @   1.5050 f
  U1855/Z (NBUFFX2)                                               0.0675    0.1101 @   1.6152 f
  mem_cmd_o[53] (net)                           1      24.8470              0.0000     1.6152 f
  mem_cmd_o[53] (out)                                             0.0676    0.0097 @   1.6249 f
  data arrival time                                                                    1.6249

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6249
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2751


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1786/S (MUX21X1)                                               0.4686    0.0074 @   1.1296 r
  U1786/Q (MUX21X1)                                               0.4009    0.2809 @   1.4104 r
  io_cmd_o[15] (net)                            4     119.1394              0.0000     1.4104 r
  U1787/INP (NBUFFX2)                                             0.4071    0.0948 @   1.5053 r
  U1787/Z (NBUFFX2)                                               0.0579    0.1177     1.6230 r
  mem_cmd_o[15] (net)                           1      13.0913              0.0000     1.6230 r
  mem_cmd_o[15] (out)                                             0.0579    0.0005 &   1.6235 r
  data arrival time                                                                    1.6235

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6235
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2765


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1838/S (MUX21X1)                                               0.4687    0.0109 @   1.1331 r
  U1838/Q (MUX21X1)                                               0.1816    0.1782 @   1.3113 f
  n2671 (net)                                   1      51.6737              0.0000     1.3113 f
  icc_place1902/INP (NBUFFX2)                                     0.1824    0.0164 @   1.3277 f
  icc_place1902/Z (NBUFFX2)                                       0.3038    0.1841 @   1.5118 f
  mem_cmd_o[41] (net)                           5     178.5249              0.0000     1.5118 f
  mem_cmd_o[41] (out)                                             0.3257    0.1111 @   1.6229 f
  data arrival time                                                                    1.6229

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6229
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2771


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1794/S (MUX21X1)                                               0.4419    0.0081 @   1.1597 f
  U1794/Q (MUX21X1)                                               0.3397    0.2449 @   1.4045 f
  io_cmd_o[19] (net)                            4     103.3594              0.0000     1.4045 f
  U1795/INP (NBUFFX2)                                             0.3445    0.1263 @   1.5309 f
  U1795/Z (NBUFFX2)                                               0.0368    0.0799     1.6108 f
  mem_cmd_o[19] (net)                           1       2.8729              0.0000     1.6108 f
  mem_cmd_o[19] (out)                                             0.0368    0.0091 &   1.6199 f
  data arrival time                                                                    1.6199

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6199
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2801


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1828/S (MUX21X1)                                               0.4418    0.0095 @   1.1611 f
  U1828/Q (MUX21X1)                                               0.3946    0.2663 @   1.4274 f
  io_cmd_o[36] (net)                            5     120.4749              0.0000     1.4274 f
  U1829/INP (NBUFFX2)                                             0.4025    0.1012 @   1.5285 f
  U1829/Z (NBUFFX2)                                               0.0454    0.0890     1.6176 f
  mem_cmd_o[36] (net)                           1       7.8802              0.0000     1.6176 f
  mem_cmd_o[36] (out)                                             0.0454    0.0015 &   1.6190 f
  data arrival time                                                                    1.6190

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6190
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2810


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  icc_clock1851/S (MUX21X1)                                       0.4412    0.0011 @   1.1526 f
  icc_clock1851/Q (MUX21X1)                                       0.4025    0.2686 @   1.4212 f
  io_cmd_o[25] (net)                            6     122.7189              0.0000     1.4212 f
  U1807/INP (NBUFFX2)                                             0.4122    0.0422 @   1.4634 f
  U1807/Z (NBUFFX2)                                               0.0988    0.1233 @   1.5867 f
  mem_cmd_o[25] (net)                           1      45.7387              0.0000     1.5867 f
  mem_cmd_o[25] (out)                                             0.0994    0.0322 @   1.6189 f
  data arrival time                                                                    1.6189

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6189
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2811


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1816/S (MUX21X1)                                               0.4419    0.0104 @   1.1619 f
  U1816/Q (MUX21X1)                                               0.0587    0.1300     1.2919 r
  n2672 (net)                                   1       6.2297              0.0000     1.2919 r
  icc_place1903/INP (NBUFFX2)                                     0.0587    0.0027 &   1.2946 r
  icc_place1903/Z (NBUFFX2)                                       0.3882    0.1599 @   1.4546 r
  n2575 (net)                                   4     219.5967              0.0000     1.4546 r
  mem_cmd_o[30] (out)                                             0.4532    0.1640 @   1.6186 r
  data arrival time                                                                    1.6186

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6186
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2814


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1802/S (MUX21X1)                                               0.4687    0.0094 @   1.1316 r
  U1802/Q (MUX21X1)                                               0.2469    0.2246 @   1.3562 r
  n4592 (net)                                   1      71.0494              0.0000     1.3562 r
  icc_place1908/INP (NBUFFX2)                                     0.2490    0.0517 @   1.4079 r
  icc_place1908/Z (NBUFFX2)                                       0.1851    0.1535 @   1.5614 r
  mem_cmd_o[23] (net)                           4     100.2405              0.0000     1.5614 r
  mem_cmd_o[23] (out)                                             0.1925    0.0569 @   1.6183 r
  data arrival time                                                                    1.6183

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6183
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2817


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1768/S (MUX21X1)                                               0.4417    0.0053 @   1.1568 f
  U1768/Q (MUX21X1)                                               0.3698    0.2584 @   1.4152 f
  io_cmd_o[6] (net)                             4     113.2530              0.0000     1.4152 f
  U1769/INP (NBUFFX2)                                             0.3755    0.1022 @   1.5174 f
  U1769/Z (NBUFFX2)                                               0.0504    0.0932     1.6106 f
  mem_cmd_o[6] (net)                            1      12.8352              0.0000     1.6106 f
  mem_cmd_o[6] (out)                                              0.0504    0.0047 &   1.6153 f
  data arrival time                                                                    1.6153

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6153
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2847


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1784/S (MUX21X1)                                               0.4417    0.0053 @   1.1569 f
  U1784/Q (MUX21X1)                                               0.0747    0.1411     1.2980 r
  n4596 (net)                                   1      12.1303              0.0000     1.2980 r
  icc_place1912/INP (NBUFFX2)                                     0.0747    0.0049 &   1.3029 r
  icc_place1912/Z (NBUFFX2)                                       0.3109    0.1434 @   1.4463 r
  n2584 (net)                                   4     174.1203              0.0000     1.4463 r
  icc_place2007/INP (NBUFFX2)                                     0.3634    0.0700 @   1.5162 r
  icc_place2007/Z (NBUFFX2)                                       0.0410    0.0987     1.6150 r
  io_cmd_o[14] (net)                            1       1.1782              0.0000     1.6150 r
  io_cmd_o[14] (out)                                              0.0410    0.0000 &   1.6150 r
  data arrival time                                                                    1.6150

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6150
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2850


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1832/S (MUX21X1)                                               0.4418    0.0097 @   1.1612 f
  U1832/Q (MUX21X1)                                               0.3763    0.2671 @   1.4284 r
  io_cmd_o[38] (net)                            5     110.9893              0.0000     1.4284 r
  U1833/INP (NBUFFX2)                                             0.3825    0.0854 @   1.5137 r
  U1833/Z (NBUFFX2)                                               0.0422    0.1011     1.6148 r
  mem_cmd_o[38] (net)                           1       1.3503              0.0000     1.6148 r
  mem_cmd_o[38] (out)                                             0.0422    0.0000 &   1.6148 r
  data arrival time                                                                    1.6148

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6148
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2852


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1804/S (MUX21X1)                                               0.4418    0.0094 @   1.1609 f
  U1804/Q (MUX21X1)                                               0.3793    0.2671 @   1.4280 r
  io_cmd_o[24] (net)                            5     111.5495              0.0000     1.4280 r
  U1805/INP (NBUFFX2)                                             0.3864    0.0773 @   1.5053 r
  U1805/Z (NBUFFX2)                                               0.0458    0.1047     1.6101 r
  mem_cmd_o[24] (net)                           1       4.1073              0.0000     1.6101 r
  mem_cmd_o[24] (out)                                             0.0458    0.0043 &   1.6143 r
  data arrival time                                                                    1.6143

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6143
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2857


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1850/S (MUX21X1)                                               0.4683    0.0047 @   1.1269 r
  U1850/Q (MUX21X1)                                               0.0597    0.1338     1.2607 r
  n2668 (net)                                   1       6.5886              0.0000     1.2607 r
  icc_place1896/INP (NBUFFX2)                                     0.0597    0.0020 &   1.2626 r
  icc_place1896/Z (NBUFFX2)                                       0.3061    0.1459 @   1.4085 r
  mem_cmd_o[51] (net)                           4     173.2698              0.0000     1.4085 r
  icc_place1995/INP (NBUFFX2)                                     0.3433    0.1003 @   1.5088 r
  icc_place1995/Z (NBUFFX2)                                       0.0401    0.0966     1.6054 r
  io_cmd_o[51] (net)                            1       1.2209              0.0000     1.6054 r
  io_cmd_o[51] (out)                                              0.0401    0.0076 &   1.6129 r
  data arrival time                                                                    1.6129

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6129
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2871


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1786/S (MUX21X1)                                               0.4418    0.0069 @   1.1584 f
  U1786/Q (MUX21X1)                                               0.3876    0.2657 @   1.4241 f
  io_cmd_o[15] (net)                            4     118.9146              0.0000     1.4241 f
  U1787/INP (NBUFFX2)                                             0.3940    0.0919 @   1.5161 f
  U1787/Z (NBUFFX2)                                               0.0514    0.0946     1.6107 f
  mem_cmd_o[15] (net)                           1      13.0913              0.0000     1.6107 f
  mem_cmd_o[15] (out)                                             0.0514    0.0005 &   1.6112 f
  data arrival time                                                                    1.6112

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6112
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2888


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1822/S (MUX21X1)                                               0.4687    0.0090 @   1.1312 r
  U1822/Q (MUX21X1)                                               0.3572    0.2642 @   1.3954 r
  io_cmd_o[33] (net)                            4     105.2342              0.0000     1.3954 r
  U1823/INP (NBUFFX2)                                             0.3625    0.1115 @   1.5069 r
  U1823/Z (NBUFFX2)                                               0.0418    0.0994     1.6063 r
  mem_cmd_o[33] (net)                           1       1.8227              0.0000     1.6063 r
  mem_cmd_o[33] (out)                                             0.0418    0.0046 &   1.6109 r
  data arrival time                                                                    1.6109

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6109
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2891


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1842/S (MUX21X1)                                               0.4686    0.0102 @   1.1324 r
  U1842/Q (MUX21X1)                                               0.4053    0.2818 @   1.4142 r
  io_cmd_o[43] (net)                            5     120.3101              0.0000     1.4142 r
  U1843/INP (NBUFFX2)                                             0.4122    0.0831 @   1.4974 r
  U1843/Z (NBUFFX2)                                               0.0470    0.1076     1.6050 r
  mem_cmd_o[43] (net)                           1       4.1239              0.0000     1.6050 r
  mem_cmd_o[43] (out)                                             0.0470    0.0044 &   1.6094 r
  data arrival time                                                                    1.6094

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6094
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2906


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1802/S (MUX21X1)                                               0.4418    0.0089 @   1.1604 f
  U1802/Q (MUX21X1)                                               0.2379    0.2023 @   1.3628 f
  n4592 (net)                                   1      70.9902              0.0000     1.3628 f
  icc_place1908/INP (NBUFFX2)                                     0.2400    0.0473 @   1.4100 f
  icc_place1908/Z (NBUFFX2)                                       0.1769    0.1445 @   1.5546 f
  mem_cmd_o[23] (net)                           4     100.0158              0.0000     1.5546 f
  mem_cmd_o[23] (out)                                             0.1845    0.0541 @   1.6087 f
  data arrival time                                                                    1.6087

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6087
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2913


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1812/S (MUX21X1)                                               0.4687    0.0099 @   1.1320 r
  U1812/Q (MUX21X1)                                               0.0836    0.1502     1.2822 r
  n4590 (net)                                   1      15.4990              0.0000     1.2822 r
  icc_place1905/INP (NBUFFX2)                                     0.0836    0.0026 &   1.2849 r
  icc_place1905/Z (NBUFFX2)                                       0.3255    0.1493 @   1.4342 r
  n2577 (net)                                   4     182.7993              0.0000     1.4342 r
  icc_place2001/INP (NBUFFX2)                                     0.3807    0.0738 @   1.5080 r
  icc_place2001/Z (NBUFFX2)                                       0.0416    0.1004     1.6084 r
  io_cmd_o[28] (net)                            1       0.9572              0.0000     1.6084 r
  io_cmd_o[28] (out)                                              0.0416    0.0000 &   1.6084 r
  data arrival time                                                                    1.6084

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6084
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2916


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1792/S (MUX21X1)                                               0.4419    0.0104 @   1.1620 f
  U1792/Q (MUX21X1)                                               0.3875    0.2655 @   1.4275 f
  io_cmd_o[18] (net)                            4     118.8374              0.0000     1.4275 f
  io_cmd_o[18] (out)                                              0.3944    0.1810 @   1.6084 f
  data arrival time                                                                    1.6084

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6084
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2916


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1852/S (MUX21X1)                                               0.4687    0.0105 @   1.1327 r
  U1852/Q (MUX21X1)                                               0.0948    0.1569     1.2896 r
  n2667 (net)                                   1      19.7448              0.0000     1.2896 r
  icc_place1915/INP (NBUFFX2)                                     0.0948    0.0111 &   1.3006 r
  icc_place1915/Z (NBUFFX2)                                       0.2633    0.1452 @   1.4459 r
  mem_cmd_o[52] (net)                           4     148.6165              0.0000     1.4459 r
  icc_place1994/INP (NBUFFX2)                                     0.2859    0.0576 @   1.5035 r
  icc_place1994/Z (NBUFFX2)                                       0.0449    0.0970     1.6005 r
  io_cmd_o[52] (net)                            1       7.2800              0.0000     1.6005 r
  io_cmd_o[52] (out)                                              0.0449    0.0075 &   1.6081 r
  data arrival time                                                                    1.6081

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6081
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2919


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1848/S (MUX21X1)                                               0.4683    0.0047 @   1.1269 r
  U1848/Q (MUX21X1)                                               0.0814    0.1488     1.2757 r
  n4585 (net)                                   1      14.6749              0.0000     1.2757 r
  icc_place1897/INP (NBUFFX2)                                     0.0814    0.0055 &   1.2812 r
  icc_place1897/Z (NBUFFX2)                                       0.3247    0.1454 @   1.4266 r
  n2569 (net)                                   4     181.2439              0.0000     1.4266 r
  icc_place1996/INP (NBUFFX2)                                     0.3846    0.0797 @   1.5062 r
  icc_place1996/Z (NBUFFX2)                                       0.0418    0.1008     1.6070 r
  io_cmd_o[46] (net)                            1       0.9402              0.0000     1.6070 r
  io_cmd_o[46] (out)                                              0.0418    0.0000 &   1.6070 r
  data arrival time                                                                    1.6070

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6070
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2930


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1800/S (MUX21X1)                                               0.4687    0.0087 @   1.1308 r
  U1800/Q (MUX21X1)                                               0.1040    0.1368     1.2677 f
  n2674 (net)                                   1      25.1012              0.0000     1.2677 f
  icc_place1909/INP (NBUFFX2)                                     0.1040    0.0072 &   1.2749 f
  icc_place1909/Z (NBUFFX2)                                       0.2597    0.1546 @   1.4294 f
  mem_cmd_o[22] (net)                           4     152.9680              0.0000     1.4294 f
  icc_place2004/INP (NBUFFX2)                                     0.2836    0.0904 @   1.5199 f
  icc_place2004/Z (NBUFFX2)                                       0.0334    0.0757     1.5955 f
  io_cmd_o[22] (net)                            1       2.1249              0.0000     1.5955 f
  io_cmd_o[22] (out)                                              0.0334    0.0107 &   1.6062 f
  data arrival time                                                                    1.6062

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6062
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2938


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1846/S (MUX21X1)                                               0.4684    0.0043 @   1.1265 r
  U1846/Q (MUX21X1)                                               0.3581    0.2648 @   1.3913 r
  io_cmd_o[45] (net)                            4     105.5869              0.0000     1.3913 r
  U1847/INP (NBUFFX2)                                             0.3632    0.0971 @   1.4883 r
  U1847/Z (NBUFFX2)                                               0.0420    0.0997     1.5880 r
  mem_cmd_o[45] (net)                           1       2.0180              0.0000     1.5880 r
  mem_cmd_o[45] (out)                                             0.0420    0.0179 &   1.6059 r
  data arrival time                                                                    1.6059

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6059
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2941


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1792/S (MUX21X1)                                               0.4687    0.0110 @   1.1331 r
  U1792/Q (MUX21X1)                                               0.4008    0.2807 @   1.4139 r
  io_cmd_o[18] (net)                            4     119.0622              0.0000     1.4139 r
  io_cmd_o[18] (out)                                              0.4074    0.1901 @   1.6040 r
  data arrival time                                                                    1.6040

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6040
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2960


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1836/S (MUX21X1)                                               0.4686    0.0079 @   1.1301 r
  U1836/Q (MUX21X1)                                               0.3855    0.2653 @   1.3954 f
  io_cmd_o[40] (net)                            5     117.9469              0.0000     1.3954 f
  U1837/INP (NBUFFX2)                                             0.3928    0.1171 @   1.5125 f
  U1837/Z (NBUFFX2)                                               0.0370    0.0808     1.5934 f
  mem_cmd_o[40] (net)                           1       1.3830              0.0000     1.5934 f
  mem_cmd_o[40] (out)                                             0.0370    0.0103 &   1.6037 f
  data arrival time                                                                    1.6037

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6037
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2963


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1820/S (MUX21X1)                                               0.4686    0.0102 @   1.1324 r
  U1820/Q (MUX21X1)                                               0.3835    0.2747 @   1.4071 r
  io_cmd_o[32] (net)                            4     113.7703              0.0000     1.4071 r
  U1821/INP (NBUFFX2)                                             0.3892    0.0823 @   1.4894 r
  U1821/Z (NBUFFX2)                                               0.0438    0.1031     1.5924 r
  mem_cmd_o[32] (net)                           1       2.4167              0.0000     1.5924 r
  mem_cmd_o[32] (out)                                             0.0438    0.0111 &   1.6036 r
  data arrival time                                                                    1.6036

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6036
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2964


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1844/S (MUX21X1)                                               0.4687    0.0105 @   1.1327 r
  U1844/Q (MUX21X1)                                               0.1792    0.1763 @   1.3090 f
  n2669 (net)                                   1      50.5370              0.0000     1.3090 f
  icc_place1899/INP (NBUFFX2)                                     0.1801    0.0237 @   1.3327 f
  icc_place1899/Z (NBUFFX2)                                       0.2822    0.1714 @   1.5041 f
  mem_cmd_o[44] (net)                           4     165.6572              0.0000     1.5041 f
  mem_cmd_o[44] (out)                                             0.3065    0.0979 @   1.6020 f
  data arrival time                                                                    1.6020

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6020
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2980


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1808/S (MUX21X1)                                               0.4687    0.0109 @   1.1331 r
  U1808/Q (MUX21X1)                                               0.1118    0.1669     1.3001 r
  n2673 (net)                                   1      26.1685              0.0000     1.3001 r
  icc_place1907/INP (NBUFFX2)                                     0.1118    0.0046 &   1.3047 r
  icc_place1907/Z (NBUFFX2)                                       0.3212    0.1666 @   1.4712 r
  mem_cmd_o[26] (net)                           5     183.6472              0.0000     1.4712 r
  mem_cmd_o[26] (out)                                             0.3508    0.1294 @   1.6006 r
  data arrival time                                                                    1.6006

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6006
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2994


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1834/S (MUX21X1)                                               0.4686    0.0101 @   1.1323 r
  U1834/Q (MUX21X1)                                               0.3990    0.2784 @   1.4107 r
  io_cmd_o[39] (net)                            5     117.9669              0.0000     1.4107 r
  U1835/INP (NBUFFX2)                                             0.4064    0.0759 @   1.4865 r
  U1835/Z (NBUFFX2)                                               0.0519    0.1119     1.5984 r
  mem_cmd_o[39] (net)                           1       8.2769              0.0000     1.5984 r
  mem_cmd_o[39] (out)                                             0.0519    0.0021 &   1.6005 r
  data arrival time                                                                    1.6005

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6005
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2995


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1778/S (MUX21X1)                                               0.4419    0.0073 @   1.1588 f
  U1778/Q (MUX21X1)                                               0.3391    0.2554 @   1.4142 r
  io_cmd_o[11] (net)                            4      99.9385              0.0000     1.4142 r
  U1779/INP (NBUFFX2)                                             0.3429    0.0796 @   1.4938 r
  U1779/Z (NBUFFX2)                                               0.0447    0.1008     1.5947 r
  mem_cmd_o[11] (net)                           1       4.9772              0.0000     1.5947 r
  mem_cmd_o[11] (out)                                             0.0447    0.0057 &   1.6003 r
  data arrival time                                                                    1.6003

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6003
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2997


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1808/S (MUX21X1)                                               0.4419    0.0104 @   1.1619 f
  U1808/Q (MUX21X1)                                               0.1066    0.1372     1.2991 f
  n2673 (net)                                   1      26.1093              0.0000     1.2991 f
  icc_place1907/INP (NBUFFX2)                                     0.1066    0.0044 &   1.3035 f
  icc_place1907/Z (NBUFFX2)                                       0.3099    0.1710 @   1.4745 f
  mem_cmd_o[26] (net)                           5     183.3776              0.0000     1.4745 f
  mem_cmd_o[26] (out)                                             0.3405    0.1256 @   1.6000 f
  data arrival time                                                                    1.6000

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3000


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1840/S (MUX21X1)                                               0.4418    0.0078 @   1.1593 f
  U1840/Q (MUX21X1)                                               0.0743    0.1409     1.3002 r
  n2670 (net)                                   1      11.9756              0.0000     1.3002 r
  icc_place1900/INP (NBUFFX2)                                     0.0743    0.0022 &   1.3024 r
  icc_place1900/Z (NBUFFX2)                                       0.2259    0.1288 @   1.4312 r
  mem_cmd_o[42] (net)                           5     126.2886              0.0000     1.4312 r
  icc_place1998/INP (NBUFFX2)                                     0.2471    0.0558 @   1.4870 r
  icc_place1998/Z (NBUFFX2)                                       0.0364    0.0866     1.5735 r
  io_cmd_o[42] (net)                            1       2.1270              0.0000     1.5735 r
  io_cmd_o[42] (out)                                              0.0364    0.0259 &   1.5994 r
  data arrival time                                                                    1.5994

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5994
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3006


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1760/S (MUX21X1)                                               0.4685    0.0045 @   1.1266 r
  U1760/Q (MUX21X1)                                               0.3471    0.2507 @   1.3773 f
  io_cmd_o[1] (net)                             4     106.0849              0.0000     1.3773 f
  U1761/INP (NBUFFX2)                                             0.3519    0.1168 @   1.4941 f
  U1761/Z (NBUFFX2)                                               0.0360    0.0793     1.5734 f
  mem_cmd_o[1] (net)                            1       1.9937              0.0000     1.5734 f
  mem_cmd_o[1] (out)                                              0.0360    0.0258 &   1.5992 f
  data arrival time                                                                    1.5992

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5992
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3008


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1782/S (MUX21X1)                                               0.4419    0.0077 @   1.1593 f
  U1782/Q (MUX21X1)                                               0.3427    0.2564 @   1.4157 r
  io_cmd_o[13] (net)                            4     100.9727              0.0000     1.4157 r
  io_cmd_o[13] (out)                                              0.3468    0.1834 @   1.5991 r
  data arrival time                                                                    1.5991

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5991
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3009


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1764/S (MUX21X1)                                               0.4415    0.0043 @   1.1558 f
  U1764/Q (MUX21X1)                                               0.3609    0.2611 @   1.4169 r
  io_cmd_o[4] (net)                             4     106.0412              0.0000     1.4169 r
  U1765/INP (NBUFFX2)                                             0.3670    0.0725 @   1.4894 r
  U1765/Z (NBUFFX2)                                               0.0421    0.1000     1.5894 r
  mem_cmd_o[4] (net)                            1       1.8965              0.0000     1.5894 r
  mem_cmd_o[4] (out)                                              0.0421    0.0073 &   1.5966 r
  data arrival time                                                                    1.5966

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3034


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1822/S (MUX21X1)                                               0.4418    0.0085 @   1.1600 f
  U1822/Q (MUX21X1)                                               0.3452    0.2468 @   1.4068 f
  io_cmd_o[33] (net)                            4     105.0095              0.0000     1.4068 f
  U1823/INP (NBUFFX2)                                             0.3507    0.1066 @   1.5134 f
  U1823/Z (NBUFFX2)                                               0.0358    0.0790     1.5925 f
  mem_cmd_o[33] (net)                           1       1.8227              0.0000     1.5925 f
  mem_cmd_o[33] (out)                                             0.0358    0.0036 &   1.5960 f
  data arrival time                                                                    1.5960

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5960
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3040


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1818/S (MUX21X1)                                               0.4418    0.0079 @   1.1594 f
  U1818/Q (MUX21X1)                                               0.3612    0.2633 @   1.4227 r
  io_cmd_o[31] (net)                            4     106.8358              0.0000     1.4227 r
  U1819/INP (NBUFFX2)                                             0.3661    0.0728 @   1.4955 r
  U1819/Z (NBUFFX2)                                               0.0422    0.1000     1.5956 r
  mem_cmd_o[31] (net)                           1       2.0413              0.0000     1.5956 r
  mem_cmd_o[31] (out)                                             0.0422    0.0000 &   1.5956 r
  data arrival time                                                                    1.5956

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5956
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3044


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1824/S (MUX21X1)                                               0.4418    0.0079 @   1.1594 f
  U1824/Q (MUX21X1)                                               0.3883    0.2712 @   1.4306 r
  io_cmd_o[34] (net)                            4     114.6735              0.0000     1.4306 r
  U1825/INP (NBUFFX2)                                             0.3951    0.0473 @   1.4780 r
  U1825/Z (NBUFFX2)                                               0.0576    0.1165     1.5945 r
  mem_cmd_o[34] (net)                           1      13.2716              0.0000     1.5945 r
  mem_cmd_o[34] (out)                                             0.0576    0.0006 &   1.5951 r
  data arrival time                                                                    1.5951

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5951
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3049


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1842/S (MUX21X1)                                               0.4418    0.0097 @   1.1612 f
  U1842/Q (MUX21X1)                                               0.3916    0.2666 @   1.4279 f
  io_cmd_o[43] (net)                            5     119.9892              0.0000     1.4279 f
  U1843/INP (NBUFFX2)                                             0.3987    0.0784 @   1.5063 f
  U1843/Z (NBUFFX2)                                               0.0406    0.0844     1.5906 f
  mem_cmd_o[43] (net)                           1       4.1239              0.0000     1.5906 f
  mem_cmd_o[43] (out)                                             0.0406    0.0033 &   1.5940 f
  data arrival time                                                                    1.5940

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5940
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3060


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1846/S (MUX21X1)                                               0.4416    0.0041 @   1.1556 f
  U1846/Q (MUX21X1)                                               0.3460    0.2474 @   1.4030 f
  io_cmd_o[45] (net)                            4     105.3622              0.0000     1.4030 f
  U1847/INP (NBUFFX2)                                             0.3513    0.0955 @   1.4985 f
  U1847/Z (NBUFFX2)                                               0.0360    0.0793     1.5778 f
  mem_cmd_o[45] (net)                           1       2.0180              0.0000     1.5778 f
  mem_cmd_o[45] (out)                                             0.0360    0.0153 &   1.5931 f
  data arrival time                                                                    1.5931

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5931
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3069


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1816/S (MUX21X1)                                               0.4419    0.0104 @   1.1619 f
  U1816/Q (MUX21X1)                                               0.0551    0.1001     1.2620 f
  n2672 (net)                                   1       6.1705              0.0000     1.2620 f
  icc_place1903/INP (NBUFFX2)                                     0.0551    0.0023 &   1.2644 f
  icc_place1903/Z (NBUFFX2)                                       0.3756    0.1670 @   1.4313 f
  n2575 (net)                                   4     219.3719              0.0000     1.4313 f
  mem_cmd_o[30] (out)                                             0.4425    0.1617 @   1.5931 f
  data arrival time                                                                    1.5931

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5931
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3069


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1816/S (MUX21X1)                                               0.4687    0.0109 @   1.1331 r
  U1816/Q (MUX21X1)                                               0.0587    0.1330     1.2661 r
  n2672 (net)                                   1       6.2297              0.0000     1.2661 r
  icc_place1903/INP (NBUFFX2)                                     0.0587    0.0027 &   1.2689 r
  icc_place1903/Z (NBUFFX2)                                       0.3882    0.1599 @   1.4288 r
  n2575 (net)                                   4     219.5967              0.0000     1.4288 r
  mem_cmd_o[30] (out)                                             0.4532    0.1640 @   1.5928 r
  data arrival time                                                                    1.5928

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5928
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3072


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1794/S (MUX21X1)                                               0.4687    0.0086 @   1.1308 r
  U1794/Q (MUX21X1)                                               0.3397    0.2464 @   1.3772 f
  io_cmd_o[19] (net)                            4     103.3594              0.0000     1.3772 f
  U1795/INP (NBUFFX2)                                             0.3445    0.1263 @   1.5036 f
  U1795/Z (NBUFFX2)                                               0.0368    0.0799     1.5835 f
  mem_cmd_o[19] (net)                           1       2.8729              0.0000     1.5835 f
  mem_cmd_o[19] (out)                                             0.0368    0.0091 &   1.5926 f
  data arrival time                                                                    1.5926

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5926
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3074


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1850/S (MUX21X1)                                               0.4415    0.0045 @   1.1560 f
  U1850/Q (MUX21X1)                                               0.0561    0.1010     1.2570 f
  n2668 (net)                                   1       6.5294              0.0000     1.2570 f
  icc_place1896/INP (NBUFFX2)                                     0.0561    0.0017 &   1.2587 f
  icc_place1896/Z (NBUFFX2)                                       0.2957    0.1515 @   1.4102 f
  mem_cmd_o[51] (net)                           4     173.0451              0.0000     1.4102 f
  icc_place1995/INP (NBUFFX2)                                     0.3341    0.0989 @   1.5091 f
  icc_place1995/Z (NBUFFX2)                                       0.0343    0.0774     1.5865 f
  io_cmd_o[51] (net)                            1       1.2209              0.0000     1.5865 f
  io_cmd_o[51] (out)                                              0.0343    0.0060 &   1.5925 f
  data arrival time                                                                    1.5925

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5925
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3075


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1830/S (MUX21X1)                                               0.4418    0.0094 @   1.1609 f
  U1830/Q (MUX21X1)                                               0.3893    0.2699 @   1.4309 r
  io_cmd_o[37] (net)                            5     114.4374              0.0000     1.4309 r
  U1831/INP (NBUFFX2)                                             0.3971    0.0399 @   1.4708 r
  U1831/Z (NBUFFX2)                                               0.0572    0.1163     1.5871 r
  mem_cmd_o[37] (net)                           1      12.9138              0.0000     1.5871 r
  mem_cmd_o[37] (out)                                             0.0572    0.0053 &   1.5924 r
  data arrival time                                                                    1.5924

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5924
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3076


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1828/S (MUX21X1)                                               0.4686    0.0100 @   1.1322 r
  U1828/Q (MUX21X1)                                               0.3946    0.2678 @   1.4001 f
  io_cmd_o[36] (net)                            5     120.4749              0.0000     1.4001 f
  U1829/INP (NBUFFX2)                                             0.4025    0.1012 @   1.5012 f
  U1829/Z (NBUFFX2)                                               0.0454    0.0890     1.5903 f
  mem_cmd_o[36] (net)                           1       7.8802              0.0000     1.5903 f
  mem_cmd_o[36] (out)                                             0.0454    0.0015 &   1.5917 f
  data arrival time                                                                    1.5917

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5917
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3083


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  icc_clock1851/S (MUX21X1)                                       0.4681    0.0011 @   1.1233 r
  icc_clock1851/Q (MUX21X1)                                       0.4025    0.2701 @   1.3935 f
  io_cmd_o[25] (net)                            6     122.7189              0.0000     1.3935 f
  U1807/INP (NBUFFX2)                                             0.4122    0.0422 @   1.4356 f
  U1807/Z (NBUFFX2)                                               0.0988    0.1233 @   1.5589 f
  mem_cmd_o[25] (net)                           1      45.7387              0.0000     1.5589 f
  mem_cmd_o[25] (out)                                             0.0994    0.0322 @   1.5911 f
  data arrival time                                                                    1.5911

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5911
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3089


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1832/S (MUX21X1)                                               0.4686    0.0102 @   1.1324 r
  U1832/Q (MUX21X1)                                               0.3763    0.2706 @   1.4029 r
  io_cmd_o[38] (net)                            5     110.9893              0.0000     1.4029 r
  U1833/INP (NBUFFX2)                                             0.3825    0.0854 @   1.4883 r
  U1833/Z (NBUFFX2)                                               0.0422    0.1011     1.5894 r
  mem_cmd_o[38] (net)                           1       1.3503              0.0000     1.5894 r
  mem_cmd_o[38] (out)                                             0.0422    0.0000 &   1.5894 r
  data arrival time                                                                    1.5894

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5894
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3106


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1820/S (MUX21X1)                                               0.4418    0.0097 @   1.1612 f
  U1820/Q (MUX21X1)                                               0.3708    0.2587 @   1.4199 f
  io_cmd_o[32] (net)                            4     113.5455              0.0000     1.4199 f
  U1821/INP (NBUFFX2)                                             0.3766    0.0792 @   1.4991 f
  U1821/Z (NBUFFX2)                                               0.0376    0.0812     1.5802 f
  mem_cmd_o[32] (net)                           1       2.4167              0.0000     1.5802 f
  mem_cmd_o[32] (out)                                             0.0376    0.0090 &   1.5892 f
  data arrival time                                                                    1.5892

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5892
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3108


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1784/S (MUX21X1)                                               0.4685    0.0057 @   1.1279 r
  U1784/Q (MUX21X1)                                               0.0747    0.1443     1.2721 r
  n4596 (net)                                   1      12.1303              0.0000     1.2721 r
  icc_place1912/INP (NBUFFX2)                                     0.0747    0.0049 &   1.2770 r
  icc_place1912/Z (NBUFFX2)                                       0.3109    0.1434 @   1.4204 r
  n2584 (net)                                   4     174.1203              0.0000     1.4204 r
  icc_place2007/INP (NBUFFX2)                                     0.3634    0.0700 @   1.4904 r
  icc_place2007/Z (NBUFFX2)                                       0.0410    0.0987     1.5891 r
  io_cmd_o[14] (net)                            1       1.1782              0.0000     1.5891 r
  io_cmd_o[14] (out)                                              0.0410    0.0000 &   1.5891 r
  data arrival time                                                                    1.5891

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5891
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3109


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1804/S (MUX21X1)                                               0.4686    0.0099 @   1.1321 r
  U1804/Q (MUX21X1)                                               0.3793    0.2705 @   1.4026 r
  io_cmd_o[24] (net)                            5     111.5495              0.0000     1.4026 r
  U1805/INP (NBUFFX2)                                             0.3864    0.0773 @   1.4799 r
  U1805/Z (NBUFFX2)                                               0.0458    0.1047     1.5847 r
  mem_cmd_o[24] (net)                           1       4.1073              0.0000     1.5847 r
  mem_cmd_o[24] (out)                                             0.0458    0.0043 &   1.5889 r
  data arrival time                                                                    1.5889

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5889
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3111


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1812/S (MUX21X1)                                               0.4418    0.0094 @   1.1609 f
  U1812/Q (MUX21X1)                                               0.0790    0.1186     1.2795 f
  n4590 (net)                                   1      15.4398              0.0000     1.2795 f
  icc_place1905/INP (NBUFFX2)                                     0.0790    0.0024 &   1.2819 f
  icc_place1905/Z (NBUFFX2)                                       0.3142    0.1534 @   1.4354 f
  n2577 (net)                                   4     182.5746              0.0000     1.4354 f
  icc_place2001/INP (NBUFFX2)                                     0.3711    0.0737 @   1.5091 f
  icc_place2001/Z (NBUFFX2)                                       0.0356    0.0792     1.5883 f
  io_cmd_o[28] (net)                            1       0.9572              0.0000     1.5883 f
  io_cmd_o[28] (out)                                              0.0356    0.0000 &   1.5883 f
  data arrival time                                                                    1.5883

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5883
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3117


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1768/S (MUX21X1)                                               0.4685    0.0057 @   1.1279 r
  U1768/Q (MUX21X1)                                               0.3698    0.2599 @   1.3878 f
  io_cmd_o[6] (net)                             4     113.2530              0.0000     1.3878 f
  U1769/INP (NBUFFX2)                                             0.3755    0.1022 @   1.4900 f
  U1769/Z (NBUFFX2)                                               0.0504    0.0932     1.5832 f
  mem_cmd_o[6] (net)                            1      12.8352              0.0000     1.5832 f
  mem_cmd_o[6] (out)                                              0.0504    0.0047 &   1.5879 f
  data arrival time                                                                    1.5879

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5879
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3121


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1796/S (MUX21X1)                                               0.4419    0.0080 @   1.1595 f
  U1796/Q (MUX21X1)                                               0.3366    0.2533 @   1.4128 r
  io_cmd_o[20] (net)                            4      98.7383              0.0000     1.4128 r
  U1797/INP (NBUFFX2)                                             0.3409    0.0691 @   1.4820 r
  U1797/Z (NBUFFX2)                                               0.0429    0.0990     1.5810 r
  mem_cmd_o[20] (net)                           1       3.5969              0.0000     1.5810 r
  mem_cmd_o[20] (out)                                             0.0429    0.0068 &   1.5878 r
  data arrival time                                                                    1.5878

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5878
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3122


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1852/S (MUX21X1)                                               0.4419    0.0100 @   1.1615 f
  U1852/Q (MUX21X1)                                               0.0900    0.1260     1.2875 f
  n2667 (net)                                   1      19.6856              0.0000     1.2875 f
  icc_place1915/INP (NBUFFX2)                                     0.0900    0.0066 &   1.2942 f
  icc_place1915/Z (NBUFFX2)                                       0.2536    0.1484 @   1.4425 f
  mem_cmd_o[52] (net)                           4     148.3917              0.0000     1.4425 f
  icc_place1994/INP (NBUFFX2)                                     0.2770    0.0567 @   1.4992 f
  icc_place1994/Z (NBUFFX2)                                       0.0394    0.0811     1.5804 f
  io_cmd_o[52] (net)                            1       7.2800              0.0000     1.5804 f
  io_cmd_o[52] (out)                                              0.0394    0.0063 &   1.5867 f
  data arrival time                                                                    1.5867

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5867
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3133


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1848/S (MUX21X1)                                               0.4415    0.0045 @   1.1560 f
  U1848/Q (MUX21X1)                                               0.0768    0.1171     1.2731 f
  n4585 (net)                                   1      14.6157              0.0000     1.2731 f
  icc_place1897/INP (NBUFFX2)                                     0.0768    0.0050 &   1.2782 f
  icc_place1897/Z (NBUFFX2)                                       0.3137    0.1492 @   1.4274 f
  n2569 (net)                                   4     181.0191              0.0000     1.4274 f
  icc_place1996/INP (NBUFFX2)                                     0.3752    0.0795 @   1.5069 f
  icc_place1996/Z (NBUFFX2)                                       0.0357    0.0794     1.5863 f
  io_cmd_o[46] (net)                            1       0.9402              0.0000     1.5863 f
  io_cmd_o[46] (out)                                              0.0357    0.0000 &   1.5863 f
  data arrival time                                                                    1.5863

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3137


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1786/S (MUX21X1)                                               0.4686    0.0074 @   1.1296 r
  U1786/Q (MUX21X1)                                               0.3876    0.2672 @   1.3968 f
  io_cmd_o[15] (net)                            4     118.9146              0.0000     1.3968 f
  U1787/INP (NBUFFX2)                                             0.3940    0.0919 @   1.4887 f
  U1787/Z (NBUFFX2)                                               0.0514    0.0946     1.5833 f
  mem_cmd_o[15] (net)                           1      13.0913              0.0000     1.5833 f
  mem_cmd_o[15] (out)                                             0.0514    0.0005 &   1.5838 f
  data arrival time                                                                    1.5838

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5838
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3162


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1834/S (MUX21X1)                                               0.4418    0.0096 @   1.1611 f
  U1834/Q (MUX21X1)                                               0.3852    0.2626 @   1.4237 f
  io_cmd_o[39] (net)                            5     117.5596              0.0000     1.4237 f
  U1835/INP (NBUFFX2)                                             0.3928    0.0686 @   1.4923 f
  U1835/Z (NBUFFX2)                                               0.0455    0.0889     1.5812 f
  mem_cmd_o[39] (net)                           1       8.2769              0.0000     1.5812 f
  mem_cmd_o[39] (out)                                             0.0455    0.0017 &   1.5829 f
  data arrival time                                                                    1.5829

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5829
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3171


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1800/S (MUX21X1)                                               0.4419    0.0082 @   1.1597 f
  U1800/Q (MUX21X1)                                               0.1091    0.1622     1.3219 r
  n2674 (net)                                   1      25.1604              0.0000     1.3219 r
  icc_place1909/INP (NBUFFX2)                                     0.1091    0.0060 &   1.3279 r
  icc_place1909/Z (NBUFFX2)                                       0.2697    0.1517 @   1.4796 r
  mem_cmd_o[22] (net)                           4     153.1928              0.0000     1.4796 r
  mem_cmd_o[22] (out)                                             0.2939    0.1031 @   1.5827 r
  data arrival time                                                                    1.5827

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5827
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3173


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1772/S (MUX21X1)                                               0.4419    0.0101 @   1.1616 f
  U1772/Q (MUX21X1)                                               0.0484    0.1219     1.2835 r
  n2676 (net)                                   1       2.7125              0.0000     1.2835 r
  icc_place1914/INP (NBUFFX2)                                     0.0484    0.0000 &   1.2835 r
  icc_place1914/Z (NBUFFX2)                                       0.2648    0.1345 @   1.4180 r
  mem_cmd_o[8] (net)                            4     150.4126              0.0000     1.4180 r
  icc_place2008/INP (NBUFFX2)                                     0.2934    0.0644 @   1.4825 r
  icc_place2008/Z (NBUFFX2)                                       0.0385    0.0918     1.5742 r
  io_cmd_o[8] (net)                             1       1.8995              0.0000     1.5742 r
  io_cmd_o[8] (out)                                               0.0385    0.0077 &   1.5819 r
  data arrival time                                                                    1.5819

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5819
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3181


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1832/S (MUX21X1)                                               0.4418    0.0097 @   1.1612 f
  U1832/Q (MUX21X1)                                               0.3634    0.2538 @   1.4151 f
  io_cmd_o[38] (net)                            5     110.6619              0.0000     1.4151 f
  U1833/INP (NBUFFX2)                                             0.3698    0.0871 @   1.5022 f
  U1833/Z (NBUFFX2)                                               0.0360    0.0795     1.5817 f
  mem_cmd_o[38] (net)                           1       1.3503              0.0000     1.5817 f
  mem_cmd_o[38] (out)                                             0.0360    0.0000 &   1.5817 f
  data arrival time                                                                    1.5817

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5817
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3183


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1802/S (MUX21X1)                                               0.4687    0.0094 @   1.1316 r
  U1802/Q (MUX21X1)                                               0.2379    0.2038 @   1.3354 f
  n4592 (net)                                   1      70.9902              0.0000     1.3354 f
  icc_place1908/INP (NBUFFX2)                                     0.2400    0.0473 @   1.3827 f
  icc_place1908/Z (NBUFFX2)                                       0.1769    0.1445 @   1.5273 f
  mem_cmd_o[23] (net)                           4     100.0158              0.0000     1.5273 f
  mem_cmd_o[23] (out)                                             0.1845    0.0541 @   1.5814 f
  data arrival time                                                                    1.5814

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5814
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3186


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1792/S (MUX21X1)                                               0.4687    0.0110 @   1.1331 r
  U1792/Q (MUX21X1)                                               0.3875    0.2670 @   1.4002 f
  io_cmd_o[18] (net)                            4     118.8374              0.0000     1.4002 f
  io_cmd_o[18] (out)                                              0.3944    0.1810 @   1.5811 f
  data arrival time                                                                    1.5811

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5811
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3189


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1814/S (MUX21X1)                                               0.4418    0.0085 @   1.1600 f
  U1814/Q (MUX21X1)                                               0.3503    0.2569 @   1.4169 r
  io_cmd_o[29] (net)                            4     102.6016              0.0000     1.4169 r
  U1815/INP (NBUFFX2)                                             0.3561    0.0585 @   1.4754 r
  U1815/Z (NBUFFX2)                                               0.0417    0.0989     1.5743 r
  mem_cmd_o[29] (net)                           1       2.0021              0.0000     1.5743 r
  mem_cmd_o[29] (out)                                             0.0417    0.0034 &   1.5778 r
  data arrival time                                                                    1.5778

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5778
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3222


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1804/S (MUX21X1)                                               0.4418    0.0094 @   1.1609 f
  U1804/Q (MUX21X1)                                               0.3664    0.2538 @   1.4147 f
  io_cmd_o[24] (net)                            5     111.2342              0.0000     1.4147 f
  U1805/INP (NBUFFX2)                                             0.3736    0.0754 @   1.4901 f
  U1805/Z (NBUFFX2)                                               0.0395    0.0830     1.5730 f
  mem_cmd_o[24] (net)                           1       4.1073              0.0000     1.5730 f
  mem_cmd_o[24] (out)                                             0.0395    0.0037 &   1.5767 f
  data arrival time                                                                    1.5767

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5767
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3233


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1766/S (MUX21X1)                                               0.4415    0.0043 @   1.1558 f
  U1766/Q (MUX21X1)                                               0.3543    0.2587 @   1.4146 r
  io_cmd_o[5] (net)                             4     104.0085              0.0000     1.4146 r
  U1767/INP (NBUFFX2)                                             0.3601    0.0583 @   1.4729 r
  U1767/Z (NBUFFX2)                                               0.0414    0.0989     1.5718 r
  mem_cmd_o[5] (net)                            1       1.6324              0.0000     1.5718 r
  mem_cmd_o[5] (out)                                              0.0414    0.0045 &   1.5763 r
  data arrival time                                                                    1.5763

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5763
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3237


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1778/S (MUX21X1)                                               0.4705    0.0078 @   1.1300 r
  U1778/Q (MUX21X1)                                               0.3391    0.2590 @   1.3890 r
  io_cmd_o[11] (net)                            4      99.9385              0.0000     1.3890 r
  U1779/INP (NBUFFX2)                                             0.3429    0.0796 @   1.4686 r
  U1779/Z (NBUFFX2)                                               0.0447    0.1008     1.5694 r
  mem_cmd_o[11] (net)                           1       4.9772              0.0000     1.5694 r
  mem_cmd_o[11] (out)                                             0.0447    0.0057 &   1.5751 r
  data arrival time                                                                    1.5751

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5751
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3249


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1782/S (MUX21X1)                                               0.4701    0.0082 @   1.1304 r
  U1782/Q (MUX21X1)                                               0.3427    0.2600 @   1.3904 r
  io_cmd_o[13] (net)                            4     100.9727              0.0000     1.3904 r
  io_cmd_o[13] (out)                                              0.3468    0.1834 @   1.5739 r
  data arrival time                                                                    1.5739

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5739
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3261


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1840/S (MUX21X1)                                               0.4686    0.0082 @   1.1304 r
  U1840/Q (MUX21X1)                                               0.0743    0.1440     1.2744 r
  n2670 (net)                                   1      11.9756              0.0000     1.2744 r
  icc_place1900/INP (NBUFFX2)                                     0.0743    0.0022 &   1.2766 r
  icc_place1900/Z (NBUFFX2)                                       0.2259    0.1288 @   1.4054 r
  mem_cmd_o[42] (net)                           5     126.2886              0.0000     1.4054 r
  icc_place1998/INP (NBUFFX2)                                     0.2471    0.0558 @   1.4612 r
  icc_place1998/Z (NBUFFX2)                                       0.0364    0.0866     1.5478 r
  io_cmd_o[42] (net)                            1       2.1270              0.0000     1.5478 r
  io_cmd_o[42] (out)                                              0.0364    0.0259 &   1.5737 r
  data arrival time                                                                    1.5737

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5737
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3263


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1782/S (MUX21X1)                                               0.4419    0.0077 @   1.1593 f
  U1782/Q (MUX21X1)                                               0.3310    0.2419 @   1.4011 f
  io_cmd_o[13] (net)                            4     100.7479              0.0000     1.4011 f
  io_cmd_o[13] (out)                                              0.3352    0.1715 @   1.5726 f
  data arrival time                                                                    1.5726

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5726
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3274


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1808/S (MUX21X1)                                               0.4687    0.0109 @   1.1331 r
  U1808/Q (MUX21X1)                                               0.1066    0.1386     1.2717 f
  n2673 (net)                                   1      26.1093              0.0000     1.2717 f
  icc_place1907/INP (NBUFFX2)                                     0.1066    0.0044 &   1.2761 f
  icc_place1907/Z (NBUFFX2)                                       0.3099    0.1710 @   1.4470 f
  mem_cmd_o[26] (net)                           5     183.3776              0.0000     1.4470 f
  mem_cmd_o[26] (out)                                             0.3405    0.1256 @   1.5726 f
  data arrival time                                                                    1.5726

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5726
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3274


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1790/S (MUX21X1)                                               0.4418    0.0093 @   1.1609 f
  U1790/Q (MUX21X1)                                               0.5766    0.3233 @   1.4841 r
  io_cmd_o[17] (net)                            4     169.0830              0.0000     1.4841 r
  io_cmd_o[17] (out)                                              0.6082    0.0877 @   1.5718 r
  data arrival time                                                                    1.5718

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5718
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3282


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1764/S (MUX21X1)                                               0.4684    0.0045 @   1.1267 r
  U1764/Q (MUX21X1)                                               0.3609    0.2645 @   1.3912 r
  io_cmd_o[4] (net)                             4     106.0412              0.0000     1.3912 r
  U1765/INP (NBUFFX2)                                             0.3670    0.0725 @   1.4637 r
  U1765/Z (NBUFFX2)                                               0.0421    0.1000     1.5637 r
  mem_cmd_o[4] (net)                            1       1.8965              0.0000     1.5637 r
  mem_cmd_o[4] (out)                                              0.0421    0.0073 &   1.5709 r
  data arrival time                                                                    1.5709

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5709
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3291


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1798/S (MUX21X1)                                               0.4418    0.0096 @   1.1612 f
  U1798/Q (MUX21X1)                                               0.0790    0.1440     1.3052 r
  n4594 (net)                                   1      13.7537              0.0000     1.3052 r
  icc_place1910/INP (NBUFFX2)                                     0.0790    0.0006 &   1.3058 r
  icc_place1910/Z (NBUFFX2)                                       0.2321    0.1320 @   1.4378 r
  mem_cmd_o[21] (net)                           4     130.2470              0.0000     1.4378 r
  icc_place2005/INP (NBUFFX2)                                     0.2539    0.0466 @   1.4843 r
  icc_place2005/Z (NBUFFX2)                                       0.0356    0.0865     1.5709 r
  io_cmd_o[21] (net)                            1       1.1866              0.0000     1.5709 r
  io_cmd_o[21] (out)                                              0.0356    0.0000 &   1.5709 r
  data arrival time                                                                    1.5709

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5709
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3291


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1818/S (MUX21X1)                                               0.4687    0.0084 @   1.1305 r
  U1818/Q (MUX21X1)                                               0.3612    0.2667 @   1.3973 r
  io_cmd_o[31] (net)                            4     106.8358              0.0000     1.3973 r
  U1819/INP (NBUFFX2)                                             0.3661    0.0728 @   1.4701 r
  U1819/Z (NBUFFX2)                                               0.0422    0.1000     1.5701 r
  mem_cmd_o[31] (net)                           1       2.0413              0.0000     1.5701 r
  mem_cmd_o[31] (out)                                             0.0422    0.0000 &   1.5702 r
  data arrival time                                                                    1.5702

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5702
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3299


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1824/S (MUX21X1)                                               0.4687    0.0084 @   1.1306 r
  U1824/Q (MUX21X1)                                               0.3883    0.2747 @   1.4052 r
  io_cmd_o[34] (net)                            4     114.6735              0.0000     1.4052 r
  U1825/INP (NBUFFX2)                                             0.3951    0.0473 @   1.4526 r
  U1825/Z (NBUFFX2)                                               0.0576    0.1165     1.5691 r
  mem_cmd_o[34] (net)                           1      13.2716              0.0000     1.5691 r
  mem_cmd_o[34] (out)                                             0.0576    0.0006 &   1.5697 r
  data arrival time                                                                    1.5697

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5697
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3303


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1784/S (MUX21X1)                                               0.4417    0.0053 @   1.1569 f
  U1784/Q (MUX21X1)                                               0.0704    0.1122     1.2690 f
  n4596 (net)                                   1      12.0711              0.0000     1.2690 f
  icc_place1912/INP (NBUFFX2)                                     0.0704    0.0042 &   1.2732 f
  icc_place1912/Z (NBUFFX2)                                       0.3001    0.1475 @   1.4207 f
  n2584 (net)                                   4     173.8955              0.0000     1.4207 f
  icc_place2007/INP (NBUFFX2)                                     0.3542    0.0699 @   1.4906 f
  icc_place2007/Z (NBUFFX2)                                       0.0351    0.0785     1.5691 f
  io_cmd_o[14] (net)                            1       1.1782              0.0000     1.5691 f
  io_cmd_o[14] (out)                                              0.0351    0.0000 &   1.5691 f
  data arrival time                                                                    1.5691

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5691
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3309


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1822/S (MUX21X1)                                               0.4687    0.0090 @   1.1312 r
  U1822/Q (MUX21X1)                                               0.3452    0.2483 @   1.3795 f
  io_cmd_o[33] (net)                            4     105.0095              0.0000     1.3795 f
  U1823/INP (NBUFFX2)                                             0.3507    0.1066 @   1.4862 f
  U1823/Z (NBUFFX2)                                               0.0358    0.0790     1.5652 f
  mem_cmd_o[33] (net)                           1       1.8227              0.0000     1.5652 f
  mem_cmd_o[33] (out)                                             0.0358    0.0036 &   1.5688 f
  data arrival time                                                                    1.5688

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5688
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3312


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1830/S (MUX21X1)                                               0.4686    0.0099 @   1.1321 r
  U1830/Q (MUX21X1)                                               0.3893    0.2734 @   1.4055 r
  io_cmd_o[37] (net)                            5     114.4374              0.0000     1.4055 r
  U1831/INP (NBUFFX2)                                             0.3971    0.0399 @   1.4454 r
  U1831/Z (NBUFFX2)                                               0.0572    0.1163     1.5617 r
  mem_cmd_o[37] (net)                           1      12.9138              0.0000     1.5617 r
  mem_cmd_o[37] (out)                                             0.0572    0.0053 &   1.5670 r
  data arrival time                                                                    1.5670

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5670
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3330


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1842/S (MUX21X1)                                               0.4686    0.0102 @   1.1324 r
  U1842/Q (MUX21X1)                                               0.3916    0.2682 @   1.4006 f
  io_cmd_o[43] (net)                            5     119.9892              0.0000     1.4006 f
  U1843/INP (NBUFFX2)                                             0.3987    0.0784 @   1.4789 f
  U1843/Z (NBUFFX2)                                               0.0406    0.0844     1.5633 f
  mem_cmd_o[43] (net)                           1       4.1239              0.0000     1.5633 f
  mem_cmd_o[43] (out)                                             0.0406    0.0033 &   1.5667 f
  data arrival time                                                                    1.5667

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5667
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3333


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1846/S (MUX21X1)                                               0.4684    0.0043 @   1.1265 r
  U1846/Q (MUX21X1)                                               0.3460    0.2490 @   1.3755 f
  io_cmd_o[45] (net)                            4     105.3622              0.0000     1.3755 f
  U1847/INP (NBUFFX2)                                             0.3513    0.0955 @   1.4709 f
  U1847/Z (NBUFFX2)                                               0.0360    0.0793     1.5502 f
  mem_cmd_o[45] (net)                           1       2.0180              0.0000     1.5502 f
  mem_cmd_o[45] (out)                                             0.0360    0.0153 &   1.5656 f
  data arrival time                                                                    1.5656

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5656
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3344


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1790/S (MUX21X1)                                               0.4418    0.0093 @   1.1609 f
  U1790/Q (MUX21X1)                                               0.5583    0.3174 @   1.4782 f
  io_cmd_o[17] (net)                            4     168.8582              0.0000     1.4782 f
  io_cmd_o[17] (out)                                              0.5908    0.0873 @   1.5656 f
  data arrival time                                                                    1.5656

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5656
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3344


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1816/S (MUX21X1)                                               0.4687    0.0109 @   1.1331 r
  U1816/Q (MUX21X1)                                               0.0551    0.1013     1.2344 f
  n2672 (net)                                   1       6.1705              0.0000     1.2344 f
  icc_place1903/INP (NBUFFX2)                                     0.0551    0.0023 &   1.2367 f
  icc_place1903/Z (NBUFFX2)                                       0.3756    0.1670 @   1.4037 f
  n2575 (net)                                   4     219.3719              0.0000     1.4037 f
  mem_cmd_o[30] (out)                                             0.4425    0.1617 @   1.5654 f
  data arrival time                                                                    1.5654

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5654
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3346


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1850/S (MUX21X1)                                               0.4683    0.0047 @   1.1269 r
  U1850/Q (MUX21X1)                                               0.0561    0.1022     1.2290 f
  n2668 (net)                                   1       6.5294              0.0000     1.2290 f
  icc_place1896/INP (NBUFFX2)                                     0.0561    0.0017 &   1.2308 f
  icc_place1896/Z (NBUFFX2)                                       0.2957    0.1515 @   1.3822 f
  mem_cmd_o[51] (net)                           4     173.0451              0.0000     1.3822 f
  icc_place1995/INP (NBUFFX2)                                     0.3341    0.0989 @   1.4812 f
  icc_place1995/Z (NBUFFX2)                                       0.0343    0.0774     1.5586 f
  io_cmd_o[51] (net)                            1       1.2209              0.0000     1.5586 f
  io_cmd_o[51] (out)                                              0.0343    0.0060 &   1.5646 f
  data arrival time                                                                    1.5646

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5646
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3354


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1822/S (MUX21X1)                                               0.4418    0.0085 @   1.1600 f
  U1822/Q (MUX21X1)                                               0.3572    0.2608 @   1.4208 r
  io_cmd_o[33] (net)                            4     105.2342              0.0000     1.4208 r
  io_cmd_o[33] (out)                                              0.3627    0.1437 @   1.5645 r
  data arrival time                                                                    1.5645

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5645
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3355


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1826/S (MUX21X1)                                               0.4418    0.0092 @   1.1607 f
  U1826/Q (MUX21X1)                                               0.3663    0.2617 @   1.4224 r
  io_cmd_o[35] (net)                            5     107.2706              0.0000     1.4224 r
  U1827/INP (NBUFFX2)                                             0.3731    0.0362 @   1.4586 r
  U1827/Z (NBUFFX2)                                               0.0462    0.1042     1.5628 r
  mem_cmd_o[35] (net)                           1       4.9487              0.0000     1.5628 r
  mem_cmd_o[35] (out)                                             0.0462    0.0013 &   1.5641 r
  data arrival time                                                                    1.5641

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5641
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3359


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1796/S (MUX21X1)                                               0.4705    0.0085 @   1.1307 r
  U1796/Q (MUX21X1)                                               0.3366    0.2569 @   1.3876 r
  io_cmd_o[20] (net)                            4      98.7383              0.0000     1.3876 r
  U1797/INP (NBUFFX2)                                             0.3409    0.0691 @   1.4567 r
  U1797/Z (NBUFFX2)                                               0.0429    0.0990     1.5558 r
  mem_cmd_o[20] (net)                           1       3.5969              0.0000     1.5558 r
  mem_cmd_o[20] (out)                                             0.0429    0.0068 &   1.5626 r
  data arrival time                                                                    1.5626

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5626
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3374


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1820/S (MUX21X1)                                               0.4686    0.0102 @   1.1324 r
  U1820/Q (MUX21X1)                                               0.3708    0.2602 @   1.3926 f
  io_cmd_o[32] (net)                            4     113.5455              0.0000     1.3926 f
  U1821/INP (NBUFFX2)                                             0.3766    0.0792 @   1.4718 f
  U1821/Z (NBUFFX2)                                               0.0376    0.0812     1.5529 f
  mem_cmd_o[32] (net)                           1       2.4167              0.0000     1.5529 f
  mem_cmd_o[32] (out)                                             0.0376    0.0090 &   1.5619 f
  data arrival time                                                                    1.5619

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5619
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3381


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1764/S (MUX21X1)                                               0.4415    0.0043 @   1.1558 f
  U1764/Q (MUX21X1)                                               0.3488    0.2471 @   1.4029 f
  io_cmd_o[4] (net)                             4     105.8165              0.0000     1.4029 f
  U1765/INP (NBUFFX2)                                             0.3551    0.0733 @   1.4762 f
  U1765/Z (NBUFFX2)                                               0.0360    0.0794     1.5556 f
  mem_cmd_o[4] (net)                            1       1.8965              0.0000     1.5556 f
  mem_cmd_o[4] (out)                                              0.0360    0.0062 &   1.5618 f
  data arrival time                                                                    1.5618

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5618
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3382


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1824/S (MUX21X1)                                               0.4418    0.0079 @   1.1594 f
  U1824/Q (MUX21X1)                                               0.3754    0.2586 @   1.4180 f
  io_cmd_o[34] (net)                            4     114.4487              0.0000     1.4180 f
  U1825/INP (NBUFFX2)                                             0.3825    0.0490 @   1.4670 f
  U1825/Z (NBUFFX2)                                               0.0512    0.0941     1.5611 f
  mem_cmd_o[34] (net)                           1      13.2716              0.0000     1.5611 f
  mem_cmd_o[34] (out)                                             0.0512    0.0006 &   1.5617 f
  data arrival time                                                                    1.5617

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5617
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3383


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1812/S (MUX21X1)                                               0.4687    0.0099 @   1.1320 r
  U1812/Q (MUX21X1)                                               0.0790    0.1199     1.2520 f
  n4590 (net)                                   1      15.4398              0.0000     1.2520 f
  icc_place1905/INP (NBUFFX2)                                     0.0790    0.0024 &   1.2544 f
  icc_place1905/Z (NBUFFX2)                                       0.3142    0.1534 @   1.4079 f
  n2577 (net)                                   4     182.5746              0.0000     1.4079 f
  icc_place2001/INP (NBUFFX2)                                     0.3711    0.0737 @   1.4816 f
  icc_place2001/Z (NBUFFX2)                                       0.0356    0.0792     1.5607 f
  io_cmd_o[28] (net)                            1       0.9572              0.0000     1.5607 f
  io_cmd_o[28] (out)                                              0.0356    0.0000 &   1.5607 f
  data arrival time                                                                    1.5607

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5607
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3393


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1774/S (MUX21X1)                                               0.4417    0.0056 @   1.1571 f
  U1774/Q (MUX21X1)                                               0.5487    0.3165 @   1.4735 r
  io_cmd_o[9] (net)                             4     161.1265              0.0000     1.4735 r
  io_cmd_o[9] (out)                                               0.5743    0.0870 @   1.5605 r
  data arrival time                                                                    1.5605

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5605
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3395


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1852/S (MUX21X1)                                               0.4687    0.0105 @   1.1327 r
  U1852/Q (MUX21X1)                                               0.0900    0.1274     1.2601 f
  n2667 (net)                                   1      19.6856              0.0000     1.2601 f
  icc_place1915/INP (NBUFFX2)                                     0.0900    0.0066 &   1.2667 f
  icc_place1915/Z (NBUFFX2)                                       0.2536    0.1484 @   1.4150 f
  mem_cmd_o[52] (net)                           4     148.3917              0.0000     1.4150 f
  icc_place1994/INP (NBUFFX2)                                     0.2770    0.0567 @   1.4718 f
  icc_place1994/Z (NBUFFX2)                                       0.0394    0.0811     1.5529 f
  io_cmd_o[52] (net)                            1       7.2800              0.0000     1.5529 f
  io_cmd_o[52] (out)                                              0.0394    0.0063 &   1.5592 f
  data arrival time                                                                    1.5592

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5592
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3408


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1762/S (MUX21X1)                                               0.4417    0.0042 @   1.1557 f
  U1762/Q (MUX21X1)                                               0.3518    0.2591 @   1.4148 r
  io_cmd_o[2] (net)                             4     103.6356              0.0000     1.4148 r
  U1763/INP (NBUFFX2)                                             0.3566    0.0402 @   1.4550 r
  U1763/Z (NBUFFX2)                                               0.0420    0.0992     1.5542 r
  mem_cmd_o[2] (net)                            1       2.2491              0.0000     1.5542 r
  mem_cmd_o[2] (out)                                              0.0420    0.0047 &   1.5590 r
  data arrival time                                                                    1.5590

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5590
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3410


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1818/S (MUX21X1)                                               0.4418    0.0079 @   1.1594 f
  U1818/Q (MUX21X1)                                               0.3490    0.2496 @   1.4090 f
  io_cmd_o[31] (net)                            4     106.6111              0.0000     1.4090 f
  U1819/INP (NBUFFX2)                                             0.3541    0.0702 @   1.4792 f
  U1819/Z (NBUFFX2)                                               0.0362    0.0795     1.5587 f
  mem_cmd_o[31] (net)                           1       2.0413              0.0000     1.5587 f
  mem_cmd_o[31] (out)                                             0.0362    0.0000 &   1.5587 f
  data arrival time                                                                    1.5587

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5587
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3413


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1848/S (MUX21X1)                                               0.4683    0.0047 @   1.1269 r
  U1848/Q (MUX21X1)                                               0.0768    0.1184     1.2453 f
  n4585 (net)                                   1      14.6157              0.0000     1.2453 f
  icc_place1897/INP (NBUFFX2)                                     0.0768    0.0050 &   1.2503 f
  icc_place1897/Z (NBUFFX2)                                       0.3137    0.1492 @   1.3996 f
  n2569 (net)                                   4     181.0191              0.0000     1.3996 f
  icc_place1996/INP (NBUFFX2)                                     0.3752    0.0795 @   1.4791 f
  icc_place1996/Z (NBUFFX2)                                       0.0357    0.0794     1.5585 f
  io_cmd_o[46] (net)                            1       0.9402              0.0000     1.5585 f
  io_cmd_o[46] (out)                                              0.0357    0.0000 &   1.5585 f
  data arrival time                                                                    1.5585

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5585
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3415


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1800/S (MUX21X1)                                               0.4687    0.0087 @   1.1308 r
  U1800/Q (MUX21X1)                                               0.1091    0.1654     1.2962 r
  n2674 (net)                                   1      25.1604              0.0000     1.2962 r
  icc_place1909/INP (NBUFFX2)                                     0.1091    0.0060 &   1.3023 r
  icc_place1909/Z (NBUFFX2)                                       0.2697    0.1517 @   1.4540 r
  mem_cmd_o[22] (net)                           4     153.1928              0.0000     1.4540 r
  mem_cmd_o[22] (out)                                             0.2939    0.1031 @   1.5571 r
  data arrival time                                                                    1.5571

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5571
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3429


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1836/S (MUX21X1)                                               0.4418    0.0074 @   1.1590 f
  U1836/Q (MUX21X1)                                               0.3992    0.2760 @   1.4349 r
  io_cmd_o[40] (net)                            5     118.3138              0.0000     1.4349 r
  io_cmd_o[40] (out)                                              0.4064    0.1216 @   1.5565 r
  data arrival time                                                                    1.5565

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5565
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3435


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1780/S (MUX21X1)                                               0.4417    0.0042 @   1.1557 f
  U1780/Q (MUX21X1)                                               0.3250    0.2482 @   1.4039 r
  io_cmd_o[12] (net)                            4      94.8289              0.0000     1.4039 r
  U1781/INP (NBUFFX2)                                             0.3295    0.0432 @   1.4471 r
  U1781/Z (NBUFFX2)                                               0.0501    0.1048     1.5519 r
  mem_cmd_o[12] (net)                           1       9.7707              0.0000     1.5519 r
  mem_cmd_o[12] (out)                                             0.0501    0.0045 &   1.5565 r
  data arrival time                                                                    1.5565

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5565
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3435


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1772/S (MUX21X1)                                               0.4687    0.0106 @   1.1328 r
  U1772/Q (MUX21X1)                                               0.0484    0.1248     1.2576 r
  n2676 (net)                                   1       2.7125              0.0000     1.2576 r
  icc_place1914/INP (NBUFFX2)                                     0.0484    0.0000 &   1.2576 r
  icc_place1914/Z (NBUFFX2)                                       0.2648    0.1345 @   1.3922 r
  mem_cmd_o[8] (net)                            4     150.4126              0.0000     1.3922 r
  icc_place2008/INP (NBUFFX2)                                     0.2934    0.0644 @   1.4566 r
  icc_place2008/Z (NBUFFX2)                                       0.0385    0.0918     1.5484 r
  io_cmd_o[8] (net)                             1       1.8995              0.0000     1.5484 r
  io_cmd_o[8] (out)                                               0.0385    0.0077 &   1.5561 r
  data arrival time                                                                    1.5561

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5561
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3439


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1830/S (MUX21X1)                                               0.4418    0.0094 @   1.1609 f
  U1830/Q (MUX21X1)                                               0.3762    0.2570 @   1.4180 f
  io_cmd_o[37] (net)                            5     114.1595              0.0000     1.4180 f
  U1831/INP (NBUFFX2)                                             0.3842    0.0397 @   1.4577 f
  U1831/Z (NBUFFX2)                                               0.0508    0.0938     1.5515 f
  mem_cmd_o[37] (net)                           1      12.9138              0.0000     1.5515 f
  mem_cmd_o[37] (out)                                             0.0508    0.0044 &   1.5559 f
  data arrival time                                                                    1.5559

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5559
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3441


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1834/S (MUX21X1)                                               0.4686    0.0101 @   1.1323 r
  U1834/Q (MUX21X1)                                               0.3852    0.2642 @   1.3964 f
  io_cmd_o[39] (net)                            5     117.5596              0.0000     1.3964 f
  U1835/INP (NBUFFX2)                                             0.3928    0.0686 @   1.4650 f
  U1835/Z (NBUFFX2)                                               0.0455    0.0889     1.5539 f
  mem_cmd_o[39] (net)                           1       8.2769              0.0000     1.5539 f
  mem_cmd_o[39] (out)                                             0.0455    0.0017 &   1.5556 f
  data arrival time                                                                    1.5556

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5556
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3444


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1788/S (MUX21X2)                                               0.4419    0.0104 @   1.1620 f
  U1788/Q (MUX21X2)                                               0.2992    0.2365 @   1.3985 r
  n2675 (net)                                   4     154.3326              0.0000     1.3985 r
  icc_place2006/INP (NBUFFX2)                                     0.3299    0.0610 @   1.4595 r
  icc_place2006/Z (NBUFFX2)                                       0.0403    0.0959     1.5554 r
  io_cmd_o[16] (net)                            1       1.8936              0.0000     1.5554 r
  io_cmd_o[16] (out)                                              0.0403    0.0000 &   1.5554 r
  data arrival time                                                                    1.5554

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5554
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3446


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1800/S (MUX21X1)                                               0.4419    0.0082 @   1.1597 f
  U1800/Q (MUX21X1)                                               0.1040    0.1355     1.2952 f
  n2674 (net)                                   1      25.1012              0.0000     1.2952 f
  icc_place1909/INP (NBUFFX2)                                     0.1040    0.0072 &   1.3024 f
  icc_place1909/Z (NBUFFX2)                                       0.2597    0.1546 @   1.4569 f
  mem_cmd_o[22] (net)                           4     152.9680              0.0000     1.4569 f
  mem_cmd_o[22] (out)                                             0.2848    0.0980 @   1.5549 f
  data arrival time                                                                    1.5549

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5549
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3451


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1778/S (MUX21X1)                                               0.4419    0.0073 @   1.1588 f
  U1778/Q (MUX21X1)                                               0.3275    0.2407 @   1.3995 f
  io_cmd_o[11] (net)                            4      99.7137              0.0000     1.3995 f
  U1779/INP (NBUFFX2)                                             0.3314    0.0687 @   1.4683 f
  U1779/Z (NBUFFX2)                                               0.0389    0.0816     1.5499 f
  mem_cmd_o[11] (net)                           1       4.9772              0.0000     1.5499 f
  mem_cmd_o[11] (out)                                             0.0389    0.0049 &   1.5548 f
  data arrival time                                                                    1.5548

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5548
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3452


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1832/S (MUX21X1)                                               0.4686    0.0102 @   1.1324 r
  U1832/Q (MUX21X1)                                               0.3634    0.2554 @   1.3878 f
  io_cmd_o[38] (net)                            5     110.6619              0.0000     1.3878 f
  U1833/INP (NBUFFX2)                                             0.3698    0.0871 @   1.4749 f
  U1833/Z (NBUFFX2)                                               0.0360    0.0795     1.5544 f
  mem_cmd_o[38] (net)                           1       1.3503              0.0000     1.5544 f
  mem_cmd_o[38] (out)                                             0.0360    0.0000 &   1.5544 f
  data arrival time                                                                    1.5544

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5544
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3456


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1840/S (MUX21X1)                                               0.4418    0.0078 @   1.1593 f
  U1840/Q (MUX21X1)                                               0.0700    0.1119     1.2712 f
  n2670 (net)                                   1      11.9164              0.0000     1.2712 f
  icc_place1900/INP (NBUFFX2)                                     0.0700    0.0020 &   1.2731 f
  icc_place1900/Z (NBUFFX2)                                       0.2174    0.1315 @   1.4046 f
  mem_cmd_o[42] (net)                           5     126.0324              0.0000     1.4046 f
  icc_place1998/INP (NBUFFX2)                                     0.2393    0.0548 @   1.4594 f
  icc_place1998/Z (NBUFFX2)                                       0.0314    0.0726     1.5321 f
  io_cmd_o[42] (net)                            1       2.1270              0.0000     1.5321 f
  io_cmd_o[42] (out)                                              0.0314    0.0224 &   1.5544 f
  data arrival time                                                                    1.5544

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5544
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3456


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1774/S (MUX21X1)                                               0.4417    0.0056 @   1.1571 f
  U1774/Q (MUX21X1)                                               0.5312    0.3097 @   1.4668 f
  io_cmd_o[9] (net)                             4     160.9017              0.0000     1.4668 f
  io_cmd_o[9] (out)                                               0.5576    0.0863 @   1.5531 f
  data arrival time                                                                    1.5531

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5531
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3469


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1796/S (MUX21X1)                                               0.4419    0.0080 @   1.1595 f
  U1796/Q (MUX21X1)                                               0.3250    0.2383 @   1.3978 f
  io_cmd_o[20] (net)                            4      98.5135              0.0000     1.3978 f
  U1797/INP (NBUFFX2)                                             0.3295    0.0689 @   1.4668 f
  U1797/Z (NBUFFX2)                                               0.0371    0.0799     1.5467 f
  mem_cmd_o[20] (net)                           1       3.5969              0.0000     1.5467 f
  mem_cmd_o[20] (out)                                             0.0371    0.0059 &   1.5525 f
  data arrival time                                                                    1.5525

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5525
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3475


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1814/S (MUX21X1)                                               0.4687    0.0090 @   1.1312 r
  U1814/Q (MUX21X1)                                               0.3503    0.2603 @   1.3915 r
  io_cmd_o[29] (net)                            4     102.6016              0.0000     1.3915 r
  U1815/INP (NBUFFX2)                                             0.3561    0.0585 @   1.4500 r
  U1815/Z (NBUFFX2)                                               0.0417    0.0989     1.5489 r
  mem_cmd_o[29] (net)                           1       2.0021              0.0000     1.5489 r
  mem_cmd_o[29] (out)                                             0.0417    0.0034 &   1.5523 r
  data arrival time                                                                    1.5523

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5523
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3477


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1812/S (MUX21X1)                                               0.4418    0.0094 @   1.1609 f
  U1812/Q (MUX21X1)                                               0.0836    0.1470     1.3079 r
  n4590 (net)                                   1      15.4990              0.0000     1.3079 r
  icc_place1905/INP (NBUFFX2)                                     0.0836    0.0026 &   1.3106 r
  icc_place1905/Z (NBUFFX2)                                       0.3255    0.1493 @   1.4599 r
  n2577 (net)                                   4     182.7993              0.0000     1.4599 r
  mem_cmd_o[28] (out)                                             0.3832    0.0911 @   1.5510 r
  data arrival time                                                                    1.5510

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5510
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3490


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1766/S (MUX21X1)                                               0.4684    0.0045 @   1.1267 r
  U1766/Q (MUX21X1)                                               0.3543    0.2622 @   1.3889 r
  io_cmd_o[5] (net)                             4     104.0085              0.0000     1.3889 r
  U1767/INP (NBUFFX2)                                             0.3601    0.0583 @   1.4472 r
  U1767/Z (NBUFFX2)                                               0.0414    0.0989     1.5461 r
  mem_cmd_o[5] (net)                            1       1.6324              0.0000     1.5461 r
  mem_cmd_o[5] (out)                                              0.0414    0.0045 &   1.5506 r
  data arrival time                                                                    1.5506

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5506
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3494


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1804/S (MUX21X1)                                               0.4686    0.0099 @   1.1321 r
  U1804/Q (MUX21X1)                                               0.3664    0.2553 @   1.3874 f
  io_cmd_o[24] (net)                            5     111.2342              0.0000     1.3874 f
  U1805/INP (NBUFFX2)                                             0.3736    0.0754 @   1.4628 f
  U1805/Z (NBUFFX2)                                               0.0395    0.0830     1.5458 f
  mem_cmd_o[24] (net)                           1       4.1073              0.0000     1.5458 f
  mem_cmd_o[24] (out)                                             0.0395    0.0037 &   1.5494 f
  data arrival time                                                                    1.5494

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5494
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3506


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1794/S (MUX21X1)                                               0.4419    0.0081 @   1.1597 f
  U1794/Q (MUX21X1)                                               0.3516    0.2591 @   1.4188 r
  io_cmd_o[19] (net)                            4     103.5842              0.0000     1.4188 r
  io_cmd_o[19] (out)                                              0.3563    0.1306 @   1.5494 r
  data arrival time                                                                    1.5494

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5494
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3506


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1854/S (MUX21X1)                                               0.4415    0.0045 @   1.1560 f
  U1854/Q (MUX21X1)                                               0.4690    0.2933 @   1.4493 r
  io_cmd_o[53] (net)                            4     137.7546              0.0000     1.4493 r
  io_cmd_o[53] (out)                                              0.4864    0.0993 @   1.5486 r
  data arrival time                                                                    1.5486

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5486
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3514


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1828/S (MUX21X1)                                               0.4418    0.0095 @   1.1611 f
  U1828/Q (MUX21X1)                                               0.4085    0.2782 @   1.4393 r
  io_cmd_o[36] (net)                            5     120.8419              0.0000     1.4393 r
  io_cmd_o[36] (out)                                              0.4163    0.1078 @   1.5470 r
  data arrival time                                                                    1.5470

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5470
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3530


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1770/S (MUX21X1)                                               0.4417    0.0053 @   1.1568 f
  U1770/Q (MUX21X1)                                               0.5368    0.3113 @   1.4682 r
  io_cmd_o[7] (net)                             4     157.2211              0.0000     1.4682 r
  io_cmd_o[7] (out)                                               0.5633    0.0786 @   1.5468 r
  data arrival time                                                                    1.5468

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5468
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3532


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1790/S (MUX21X1)                                               0.4687    0.0098 @   1.1320 r
  U1790/Q (MUX21X1)                                               0.5766    0.3267 @   1.4587 r
  io_cmd_o[17] (net)                            4     169.0830              0.0000     1.4587 r
  io_cmd_o[17] (out)                                              0.6082    0.0877 @   1.5463 r
  data arrival time                                                                    1.5463

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5463
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3537


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1782/S (MUX21X1)                                               0.4701    0.0082 @   1.1304 r
  U1782/Q (MUX21X1)                                               0.3310    0.2435 @   1.3739 f
  io_cmd_o[13] (net)                            4     100.7479              0.0000     1.3739 f
  io_cmd_o[13] (out)                                              0.3352    0.1715 @   1.5454 f
  data arrival time                                                                    1.5454

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5454
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3546


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1798/S (MUX21X1)                                               0.4686    0.0101 @   1.1323 r
  U1798/Q (MUX21X1)                                               0.0790    0.1472     1.2795 r
  n4594 (net)                                   1      13.7537              0.0000     1.2795 r
  icc_place1910/INP (NBUFFX2)                                     0.0790    0.0006 &   1.2801 r
  icc_place1910/Z (NBUFFX2)                                       0.2321    0.1320 @   1.4120 r
  mem_cmd_o[21] (net)                           4     130.2470              0.0000     1.4120 r
  icc_place2005/INP (NBUFFX2)                                     0.2539    0.0466 @   1.4586 r
  icc_place2005/Z (NBUFFX2)                                       0.0356    0.0865     1.5452 r
  io_cmd_o[21] (net)                            1       1.1866              0.0000     1.5452 r
  io_cmd_o[21] (out)                                              0.0356    0.0000 &   1.5452 r
  data arrival time                                                                    1.5452

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5452
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3548


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1822/S (MUX21X1)                                               0.4418    0.0085 @   1.1600 f
  U1822/Q (MUX21X1)                                               0.3452    0.2468 @   1.4068 f
  io_cmd_o[33] (net)                            4     105.0095              0.0000     1.4068 f
  io_cmd_o[33] (out)                                              0.3508    0.1373 @   1.5441 f
  data arrival time                                                                    1.5441

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5441
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3559


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1848/S (MUX21X1)                                               0.4415    0.0045 @   1.1560 f
  U1848/Q (MUX21X1)                                               0.0814    0.1456     1.3017 r
  n4585 (net)                                   1      14.6749              0.0000     1.3017 r
  icc_place1897/INP (NBUFFX2)                                     0.0814    0.0055 &   1.3072 r
  icc_place1897/Z (NBUFFX2)                                       0.3247    0.1454 @   1.4526 r
  n2569 (net)                                   4     181.2439              0.0000     1.4526 r
  mem_cmd_o[46] (out)                                             0.3861    0.0899 @   1.5425 r
  data arrival time                                                                    1.5425

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5425
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3575


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1784/S (MUX21X1)                                               0.4685    0.0057 @   1.1279 r
  U1784/Q (MUX21X1)                                               0.0704    0.1135     1.2414 f
  n4596 (net)                                   1      12.0711              0.0000     1.2414 f
  icc_place1912/INP (NBUFFX2)                                     0.0704    0.0042 &   1.2455 f
  icc_place1912/Z (NBUFFX2)                                       0.3001    0.1475 @   1.3930 f
  n2584 (net)                                   4     173.8955              0.0000     1.3930 f
  icc_place2007/INP (NBUFFX2)                                     0.3542    0.0699 @   1.4629 f
  icc_place2007/Z (NBUFFX2)                                       0.0351    0.0785     1.5414 f
  io_cmd_o[14] (net)                            1       1.1782              0.0000     1.5414 f
  io_cmd_o[14] (out)                                              0.0351    0.0000 &   1.5414 f
  data arrival time                                                                    1.5414

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5414
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3586


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1814/S (MUX21X1)                                               0.4418    0.0085 @   1.1600 f
  U1814/Q (MUX21X1)                                               0.3384    0.2424 @   1.4024 f
  io_cmd_o[29] (net)                            4     102.3768              0.0000     1.4024 f
  U1815/INP (NBUFFX2)                                             0.3444    0.0567 @   1.4592 f
  U1815/Z (NBUFFX2)                                               0.0357    0.0789     1.5380 f
  mem_cmd_o[29] (net)                           1       2.0021              0.0000     1.5380 f
  mem_cmd_o[29] (out)                                             0.0357    0.0026 &   1.5406 f
  data arrival time                                                                    1.5406

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5406
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3594


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1760/S (MUX21X1)                                               0.4417    0.0041 @   1.1556 f
  U1760/Q (MUX21X1)                                               0.3592    0.2628 @   1.4185 r
  io_cmd_o[1] (net)                             4     106.3096              0.0000     1.4185 r
  io_cmd_o[1] (out)                                               0.3638    0.1212 @   1.5396 r
  data arrival time                                                                    1.5396

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5396
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3604


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1836/S (MUX21X1)                                               0.4418    0.0074 @   1.1590 f
  U1836/Q (MUX21X1)                                               0.3855    0.2638 @   1.4227 f
  io_cmd_o[40] (net)                            5     117.9469              0.0000     1.4227 f
  io_cmd_o[40] (out)                                              0.3929    0.1169 @   1.5396 f
  data arrival time                                                                    1.5396

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5396
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3604


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1822/S (MUX21X1)                                               0.4687    0.0090 @   1.1312 r
  U1822/Q (MUX21X1)                                               0.3572    0.2642 @   1.3954 r
  io_cmd_o[33] (net)                            4     105.2342              0.0000     1.3954 r
  io_cmd_o[33] (out)                                              0.3627    0.1437 @   1.5391 r
  data arrival time                                                                    1.5391

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5391
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3609


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1770/S (MUX21X1)                                               0.4417    0.0053 @   1.1568 f
  U1770/Q (MUX21X1)                                               0.5196    0.3039 @   1.4608 f
  io_cmd_o[7] (net)                             4     156.9963              0.0000     1.4608 f
  io_cmd_o[7] (out)                                               0.5469    0.0784 @   1.5391 f
  data arrival time                                                                    1.5391

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5391
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3609


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1766/S (MUX21X1)                                               0.4415    0.0043 @   1.1558 f
  U1766/Q (MUX21X1)                                               0.3424    0.2445 @   1.4003 f
  io_cmd_o[5] (net)                             4     103.7837              0.0000     1.4003 f
  U1767/INP (NBUFFX2)                                             0.3483    0.0566 @   1.4569 f
  U1767/Z (NBUFFX2)                                               0.0354    0.0787     1.5356 f
  mem_cmd_o[5] (net)                            1       1.6324              0.0000     1.5356 f
  mem_cmd_o[5] (out)                                              0.0354    0.0033 &   1.5389 f
  data arrival time                                                                    1.5389

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5389
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3611


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1850/S (MUX21X1)                                               0.4415    0.0045 @   1.1560 f
  U1850/Q (MUX21X1)                                               0.0597    0.1308     1.2868 r
  n2668 (net)                                   1       6.5886              0.0000     1.2868 r
  icc_place1896/INP (NBUFFX2)                                     0.0597    0.0020 &   1.2887 r
  icc_place1896/Z (NBUFFX2)                                       0.3061    0.1459 @   1.4346 r
  mem_cmd_o[51] (net)                           4     173.2698              0.0000     1.4346 r
  mem_cmd_o[51] (out)                                             0.3433    0.1041 @   1.5387 r
  data arrival time                                                                    1.5387

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5387
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3613


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1826/S (MUX21X1)                                               0.4687    0.0097 @   1.1319 r
  U1826/Q (MUX21X1)                                               0.3663    0.2651 @   1.3970 r
  io_cmd_o[35] (net)                            5     107.2706              0.0000     1.3970 r
  U1827/INP (NBUFFX2)                                             0.3731    0.0362 @   1.4332 r
  U1827/Z (NBUFFX2)                                               0.0462    0.1042     1.5374 r
  mem_cmd_o[35] (net)                           1       4.9487              0.0000     1.5374 r
  mem_cmd_o[35] (out)                                             0.0462    0.0013 &   1.5387 r
  data arrival time                                                                    1.5387

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5387
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3613


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1790/S (MUX21X1)                                               0.4687    0.0098 @   1.1320 r
  U1790/Q (MUX21X1)                                               0.5583    0.3189 @   1.4509 f
  io_cmd_o[17] (net)                            4     168.8582              0.0000     1.4509 f
  io_cmd_o[17] (out)                                              0.5908    0.0873 @   1.5382 f
  data arrival time                                                                    1.5382

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5382
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3618


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1975/IN1 (AND2X1)                                              0.2280    0.0045 @   1.0929 f
  U1975/Q (AND2X1)                                                0.3730    0.2554 @   1.3483 f
  io_cmd_o[116] (net)                           4     112.5874              0.0000     1.3483 f
  U1976/INP (NBUFFX2)                                             0.3752    0.0467 @   1.3950 f
  U1976/Z (NBUFFX2)                                               0.0837    0.1131 @   1.5080 f
  mem_cmd_o[116] (net)                          1      35.9978              0.0000     1.5080 f
  mem_cmd_o[116] (out)                                            0.0841    0.0301 @   1.5382 f
  data arrival time                                                                    1.5382

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5382
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3618


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1854/S (MUX21X1)                                               0.4415    0.0045 @   1.1560 f
  U1854/Q (MUX21X1)                                               0.4538    0.2836 @   1.4396 f
  io_cmd_o[53] (net)                            4     137.5299              0.0000     1.4396 f
  io_cmd_o[53] (out)                                              0.4718    0.0974 @   1.5370 f
  data arrival time                                                                    1.5370

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5370
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3630


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1772/S (MUX21X1)                                               0.4419    0.0101 @   1.1616 f
  U1772/Q (MUX21X1)                                               0.0453    0.0916     1.2532 f
  n2676 (net)                                   1       2.6534              0.0000     1.2532 f
  icc_place1914/INP (NBUFFX2)                                     0.0453    0.0000 &   1.2532 f
  icc_place1914/Z (NBUFFX2)                                       0.2565    0.1395 @   1.3927 f
  mem_cmd_o[8] (net)                            4     150.1878              0.0000     1.3927 f
  icc_place2008/INP (NBUFFX2)                                     0.2849    0.0615 @   1.4542 f
  icc_place2008/Z (NBUFFX2)                                       0.0331    0.0755     1.5297 f
  io_cmd_o[8] (net)                             1       1.8995              0.0000     1.5297 f
  io_cmd_o[8] (out)                                               0.0331    0.0066 &   1.5363 f
  data arrival time                                                                    1.5363

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5363
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3637


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1774/S (MUX21X1)                                               0.4686    0.0060 @   1.1281 r
  U1774/Q (MUX21X1)                                               0.5487    0.3199 @   1.4480 r
  io_cmd_o[9] (net)                             4     161.1265              0.0000     1.4480 r
  io_cmd_o[9] (out)                                               0.5743    0.0870 @   1.5350 r
  data arrival time                                                                    1.5350

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5350
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3650


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1852/S (MUX21X1)                                               0.4419    0.0100 @   1.1615 f
  U1852/Q (MUX21X1)                                               0.0948    0.1537     1.3152 r
  n2667 (net)                                   1      19.7448              0.0000     1.3152 r
  icc_place1915/INP (NBUFFX2)                                     0.0948    0.0111 &   1.3263 r
  icc_place1915/Z (NBUFFX2)                                       0.2633    0.1452 @   1.4715 r
  mem_cmd_o[52] (net)                           4     148.6165              0.0000     1.4715 r
  mem_cmd_o[52] (out)                                             0.2866    0.0632 @   1.5348 r
  data arrival time                                                                    1.5348

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5348
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3652


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1768/S (MUX21X1)                                               0.4417    0.0053 @   1.1568 f
  U1768/Q (MUX21X1)                                               0.3825    0.2710 @   1.4278 r
  io_cmd_o[6] (net)                             4     113.4778              0.0000     1.4278 r
  io_cmd_o[6] (out)                                               0.3881    0.1066 @   1.5345 r
  data arrival time                                                                    1.5345

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5345
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3655


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1824/S (MUX21X1)                                               0.4687    0.0084 @   1.1306 r
  U1824/Q (MUX21X1)                                               0.3754    0.2602 @   1.3907 f
  io_cmd_o[34] (net)                            4     114.4487              0.0000     1.3907 f
  U1825/INP (NBUFFX2)                                             0.3825    0.0490 @   1.4397 f
  U1825/Z (NBUFFX2)                                               0.0512    0.0941     1.5338 f
  mem_cmd_o[34] (net)                           1      13.2716              0.0000     1.5338 f
  mem_cmd_o[34] (out)                                             0.0512    0.0006 &   1.5344 f
  data arrival time                                                                    1.5344

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5344
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3656


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1764/S (MUX21X1)                                               0.4684    0.0045 @   1.1267 r
  U1764/Q (MUX21X1)                                               0.3488    0.2486 @   1.3753 f
  io_cmd_o[4] (net)                             4     105.8165              0.0000     1.3753 f
  U1765/INP (NBUFFX2)                                             0.3551    0.0733 @   1.4487 f
  U1765/Z (NBUFFX2)                                               0.0360    0.0794     1.5280 f
  mem_cmd_o[4] (net)                            1       1.8965              0.0000     1.5280 f
  mem_cmd_o[4] (out)                                              0.0360    0.0062 &   1.5342 f
  data arrival time                                                                    1.5342

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5342
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3658


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1784/S (MUX21X1)                                               0.4417    0.0053 @   1.1569 f
  U1784/Q (MUX21X1)                                               0.0747    0.1411     1.2980 r
  n4596 (net)                                   1      12.1303              0.0000     1.2980 r
  icc_place1912/INP (NBUFFX2)                                     0.0747    0.0049 &   1.3029 r
  icc_place1912/Z (NBUFFX2)                                       0.3109    0.1434 @   1.4463 r
  n2584 (net)                                   4     174.1203              0.0000     1.4463 r
  mem_cmd_o[14] (out)                                             0.3659    0.0873 @   1.5336 r
  data arrival time                                                                    1.5336

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5336
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3664


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1762/S (MUX21X1)                                               0.4685    0.0045 @   1.1267 r
  U1762/Q (MUX21X1)                                               0.3518    0.2625 @   1.3892 r
  io_cmd_o[2] (net)                             4     103.6356              0.0000     1.3892 r
  U1763/INP (NBUFFX2)                                             0.3566    0.0402 @   1.4294 r
  U1763/Z (NBUFFX2)                                               0.0420    0.0992     1.5286 r
  mem_cmd_o[2] (net)                            1       2.2491              0.0000     1.5286 r
  mem_cmd_o[2] (out)                                              0.0420    0.0047 &   1.5334 r
  data arrival time                                                                    1.5334

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5334
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3666


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1818/S (MUX21X1)                                               0.4687    0.0084 @   1.1305 r
  U1818/Q (MUX21X1)                                               0.3490    0.2512 @   1.3817 f
  io_cmd_o[31] (net)                            4     106.6111              0.0000     1.3817 f
  U1819/INP (NBUFFX2)                                             0.3541    0.0702 @   1.4519 f
  U1819/Z (NBUFFX2)                                               0.0362    0.0795     1.5314 f
  mem_cmd_o[31] (net)                           1       2.0413              0.0000     1.5314 f
  mem_cmd_o[31] (out)                                             0.0362    0.0000 &   1.5314 f
  data arrival time                                                                    1.5314

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5314
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3686


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1836/S (MUX21X1)                                               0.4686    0.0079 @   1.1301 r
  U1836/Q (MUX21X1)                                               0.3992    0.2794 @   1.4095 r
  io_cmd_o[40] (net)                            5     118.3138              0.0000     1.4095 r
  io_cmd_o[40] (out)                                              0.4064    0.1216 @   1.5311 r
  data arrival time                                                                    1.5311

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5311
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3689


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1780/S (MUX21X1)                                               0.4685    0.0045 @   1.1267 r
  U1780/Q (MUX21X1)                                               0.3250    0.2516 @   1.3783 r
  io_cmd_o[12] (net)                            4      94.8289              0.0000     1.3783 r
  U1781/INP (NBUFFX2)                                             0.3295    0.0432 @   1.4215 r
  U1781/Z (NBUFFX2)                                               0.0501    0.1048     1.5263 r
  mem_cmd_o[12] (net)                           1       9.7707              0.0000     1.5263 r
  mem_cmd_o[12] (out)                                             0.0501    0.0045 &   1.5308 r
  data arrival time                                                                    1.5308

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5308
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3692


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1794/S (MUX21X1)                                               0.4419    0.0081 @   1.1597 f
  U1794/Q (MUX21X1)                                               0.3397    0.2449 @   1.4045 f
  io_cmd_o[19] (net)                            4     103.3594              0.0000     1.4045 f
  io_cmd_o[19] (out)                                              0.3445    0.1263 @   1.5308 f
  data arrival time                                                                    1.5308

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5308
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3692


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1788/S (MUX21X2)                                               0.4687    0.0110 @   1.1331 r
  U1788/Q (MUX21X2)                                               0.2992    0.2402 @   1.3734 r
  n2675 (net)                                   4     154.3326              0.0000     1.3734 r
  icc_place2006/INP (NBUFFX2)                                     0.3299    0.0610 @   1.4344 r
  icc_place2006/Z (NBUFFX2)                                       0.0403    0.0959     1.5303 r
  io_cmd_o[16] (net)                            1       1.8936              0.0000     1.5303 r
  io_cmd_o[16] (out)                                              0.0403    0.0000 &   1.5303 r
  data arrival time                                                                    1.5303

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5303
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3697


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1798/S (MUX21X1)                                               0.4418    0.0096 @   1.1612 f
  U1798/Q (MUX21X1)                                               0.0745    0.1153     1.2765 f
  n4594 (net)                                   1      13.6945              0.0000     1.2765 f
  icc_place1910/INP (NBUFFX2)                                     0.0745    0.0006 &   1.2771 f
  icc_place1910/Z (NBUFFX2)                                       0.2235    0.1348 @   1.4118 f
  mem_cmd_o[21] (net)                           4     130.0222              0.0000     1.4118 f
  icc_place2005/INP (NBUFFX2)                                     0.2462    0.0462 @   1.4580 f
  icc_place2005/Z (NBUFFX2)                                       0.0306    0.0722     1.5302 f
  io_cmd_o[21] (net)                            1       1.1866              0.0000     1.5302 f
  io_cmd_o[21] (out)                                              0.0306    0.0000 &   1.5302 f
  data arrival time                                                                    1.5302

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5302
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3698


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1786/S (MUX21X1)                                               0.4418    0.0069 @   1.1584 f
  U1786/Q (MUX21X1)                                               0.4009    0.2774 @   1.4359 r
  io_cmd_o[15] (net)                            4     119.1394              0.0000     1.4359 r
  io_cmd_o[15] (out)                                              0.4076    0.0942 @   1.5301 r
  data arrival time                                                                    1.5301

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5301
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3699


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1830/S (MUX21X1)                                               0.4686    0.0099 @   1.1321 r
  U1830/Q (MUX21X1)                                               0.3762    0.2586 @   1.3907 f
  io_cmd_o[37] (net)                            5     114.1595              0.0000     1.3907 f
  U1831/INP (NBUFFX2)                                             0.3842    0.0397 @   1.4304 f
  U1831/Z (NBUFFX2)                                               0.0508    0.0938     1.5242 f
  mem_cmd_o[37] (net)                           1      12.9138              0.0000     1.5242 f
  mem_cmd_o[37] (out)                                             0.0508    0.0044 &   1.5286 f
  data arrival time                                                                    1.5286

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5286
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3714


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1826/S (MUX21X1)                                               0.4418    0.0092 @   1.1607 f
  U1826/Q (MUX21X1)                                               0.3539    0.2477 @   1.4084 f
  io_cmd_o[35] (net)                            5     107.0009              0.0000     1.4084 f
  U1827/INP (NBUFFX2)                                             0.3609    0.0360 @   1.4444 f
  U1827/Z (NBUFFX2)                                               0.0400    0.0832     1.5276 f
  mem_cmd_o[35] (net)                           1       4.9487              0.0000     1.5276 f
  mem_cmd_o[35] (out)                                             0.0400    0.0010 &   1.5286 f
  data arrival time                                                                    1.5286

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5286
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3714


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1828/S (MUX21X1)                                               0.4418    0.0095 @   1.1611 f
  U1828/Q (MUX21X1)                                               0.3946    0.2663 @   1.4274 f
  io_cmd_o[36] (net)                            5     120.4749              0.0000     1.4274 f
  io_cmd_o[36] (out)                                              0.4026    0.1011 @   1.5284 f
  data arrival time                                                                    1.5284

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5284
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3716


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1778/S (MUX21X1)                                               0.4705    0.0078 @   1.1300 r
  U1778/Q (MUX21X1)                                               0.3275    0.2423 @   1.3723 f
  io_cmd_o[11] (net)                            4      99.7137              0.0000     1.3723 f
  U1779/INP (NBUFFX2)                                             0.3314    0.0687 @   1.4410 f
  U1779/Z (NBUFFX2)                                               0.0389    0.0816     1.5226 f
  mem_cmd_o[11] (net)                           1       4.9772              0.0000     1.5226 f
  mem_cmd_o[11] (out)                                             0.0389    0.0049 &   1.5275 f
  data arrival time                                                                    1.5275

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5275
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3725


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1810/S (MUX21X1)                                               0.4418    0.0097 @   1.1612 f
  U1810/Q (MUX21X1)                                               0.5026    0.3059 @   1.4671 r
  io_cmd_o[27] (net)                            5     148.3120              0.0000     1.4671 r
  io_cmd_o[27] (out)                                              0.5192    0.0604 @   1.5275 r
  data arrival time                                                                    1.5275

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5275
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3725


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1800/S (MUX21X1)                                               0.4687    0.0087 @   1.1308 r
  U1800/Q (MUX21X1)                                               0.1040    0.1368     1.2677 f
  n2674 (net)                                   1      25.1012              0.0000     1.2677 f
  icc_place1909/INP (NBUFFX2)                                     0.1040    0.0072 &   1.2749 f
  icc_place1909/Z (NBUFFX2)                                       0.2597    0.1546 @   1.4294 f
  mem_cmd_o[22] (net)                           4     152.9680              0.0000     1.4294 f
  mem_cmd_o[22] (out)                                             0.2848    0.0980 @   1.5274 f
  data arrival time                                                                    1.5274

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5274
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3726


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1840/S (MUX21X1)                                               0.4686    0.0082 @   1.1304 r
  U1840/Q (MUX21X1)                                               0.0700    0.1132     1.2436 f
  n2670 (net)                                   1      11.9164              0.0000     1.2436 f
  icc_place1900/INP (NBUFFX2)                                     0.0700    0.0020 &   1.2455 f
  icc_place1900/Z (NBUFFX2)                                       0.2174    0.1315 @   1.3770 f
  mem_cmd_o[42] (net)                           5     126.0324              0.0000     1.3770 f
  icc_place1998/INP (NBUFFX2)                                     0.2393    0.0548 @   1.4318 f
  icc_place1998/Z (NBUFFX2)                                       0.0314    0.0726     1.5045 f
  io_cmd_o[42] (net)                            1       2.1270              0.0000     1.5045 f
  io_cmd_o[42] (out)                                              0.0314    0.0224 &   1.5268 f
  data arrival time                                                                    1.5268

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5268
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3732


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1975/IN1 (AND2X1)                                              0.2389    0.0045 @   1.0783 r
  U1975/Q (AND2X1)                                                0.3617    0.2369 @   1.3152 r
  io_cmd_o[116] (net)                           4     112.8122              0.0000     1.3152 r
  U1976/INP (NBUFFX2)                                             0.3640    0.0462 @   1.3614 r
  U1976/Z (NBUFFX2)                                               0.0897    0.1312 @   1.4927 r
  mem_cmd_o[116] (net)                          1      35.9978              0.0000     1.4927 r
  mem_cmd_o[116] (out)                                            0.0901    0.0340 @   1.5267 r
  data arrival time                                                                    1.5267

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5267
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3733


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1812/S (MUX21X1)                                               0.4418    0.0094 @   1.1609 f
  U1812/Q (MUX21X1)                                               0.0790    0.1186     1.2795 f
  n4590 (net)                                   1      15.4398              0.0000     1.2795 f
  icc_place1905/INP (NBUFFX2)                                     0.0790    0.0024 &   1.2819 f
  icc_place1905/Z (NBUFFX2)                                       0.3142    0.1534 @   1.4354 f
  n2577 (net)                                   4     182.5746              0.0000     1.4354 f
  mem_cmd_o[28] (out)                                             0.3736    0.0910 @   1.5264 f
  data arrival time                                                                    1.5264

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5264
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3736


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1774/S (MUX21X1)                                               0.4686    0.0060 @   1.1281 r
  U1774/Q (MUX21X1)                                               0.5312    0.3112 @   1.4394 f
  io_cmd_o[9] (net)                             4     160.9017              0.0000     1.4394 f
  io_cmd_o[9] (out)                                               0.5576    0.0863 @   1.5256 f
  data arrival time                                                                    1.5256

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5256
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3744


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1796/S (MUX21X1)                                               0.4705    0.0085 @   1.1307 r
  U1796/Q (MUX21X1)                                               0.3250    0.2400 @   1.3706 f
  io_cmd_o[20] (net)                            4      98.5135              0.0000     1.3706 f
  U1797/INP (NBUFFX2)                                             0.3295    0.0689 @   1.4395 f
  U1797/Z (NBUFFX2)                                               0.0371    0.0799     1.5194 f
  mem_cmd_o[20] (net)                           1       3.5969              0.0000     1.5194 f
  mem_cmd_o[20] (out)                                             0.0371    0.0059 &   1.5253 f
  data arrival time                                                                    1.5253

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5253
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3747


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1812/S (MUX21X1)                                               0.4687    0.0099 @   1.1320 r
  U1812/Q (MUX21X1)                                               0.0836    0.1502     1.2822 r
  n4590 (net)                                   1      15.4990              0.0000     1.2822 r
  icc_place1905/INP (NBUFFX2)                                     0.0836    0.0026 &   1.2849 r
  icc_place1905/Z (NBUFFX2)                                       0.3255    0.1493 @   1.4342 r
  n2577 (net)                                   4     182.7993              0.0000     1.4342 r
  mem_cmd_o[28] (out)                                             0.3832    0.0911 @   1.5253 r
  data arrival time                                                                    1.5253

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5253
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3747


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1794/S (MUX21X1)                                               0.4687    0.0086 @   1.1308 r
  U1794/Q (MUX21X1)                                               0.3516    0.2625 @   1.3933 r
  io_cmd_o[19] (net)                            4     103.5842              0.0000     1.3933 r
  io_cmd_o[19] (out)                                              0.3563    0.1306 @   1.5240 r
  data arrival time                                                                    1.5240

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5240
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3760


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1854/S (MUX21X1)                                               0.4683    0.0047 @   1.1269 r
  U1854/Q (MUX21X1)                                               0.4690    0.2968 @   1.4236 r
  io_cmd_o[53] (net)                            4     137.7546              0.0000     1.4236 r
  io_cmd_o[53] (out)                                              0.4864    0.0993 @   1.5229 r
  data arrival time                                                                    1.5229

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5229
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3771


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1780/S (MUX21X1)                                               0.4417    0.0042 @   1.1557 f
  U1780/Q (MUX21X1)                                               0.3137    0.2326 @   1.3883 f
  io_cmd_o[12] (net)                            4      94.6041              0.0000     1.3883 f
  U1781/INP (NBUFFX2)                                             0.3184    0.0443 @   1.4326 f
  U1781/Z (NBUFFX2)                                               0.0442    0.0863     1.5189 f
  mem_cmd_o[12] (net)                           1       9.7707              0.0000     1.5189 f
  mem_cmd_o[12] (out)                                             0.0442    0.0039 &   1.5228 f
  data arrival time                                                                    1.5228

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5228
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3772


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1842/S (MUX21X1)                                               0.4418    0.0097 @   1.1612 f
  U1842/Q (MUX21X1)                                               0.4053    0.2784 @   1.4396 r
  io_cmd_o[43] (net)                            5     120.3101              0.0000     1.4396 r
  io_cmd_o[43] (out)                                              0.4126    0.0827 @   1.5223 r
  data arrival time                                                                    1.5223

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5223
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3777


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1828/S (MUX21X1)                                               0.4686    0.0100 @   1.1322 r
  U1828/Q (MUX21X1)                                               0.4085    0.2816 @   1.4138 r
  io_cmd_o[36] (net)                            5     120.8419              0.0000     1.4138 r
  io_cmd_o[36] (out)                                              0.4163    0.1078 @   1.5216 r
  data arrival time                                                                    1.5216

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5216
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3784


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1770/S (MUX21X1)                                               0.4685    0.0057 @   1.1279 r
  U1770/Q (MUX21X1)                                               0.5368    0.3147 @   1.4426 r
  io_cmd_o[7] (net)                             4     157.2211              0.0000     1.4426 r
  io_cmd_o[7] (out)                                               0.5633    0.0786 @   1.5213 r
  data arrival time                                                                    1.5213

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5213
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3787


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1760/S (MUX21X1)                                               0.4417    0.0041 @   1.1556 f
  U1760/Q (MUX21X1)                                               0.3471    0.2491 @   1.4048 f
  io_cmd_o[1] (net)                             4     106.0849              0.0000     1.4048 f
  io_cmd_o[1] (out)                                               0.3519    0.1165 @   1.5213 f
  data arrival time                                                                    1.5213

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5213
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3787


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1810/S (MUX21X1)                                               0.4418    0.0097 @   1.1612 f
  U1810/Q (MUX21X1)                                               0.4862    0.2978 @   1.4590 f
  io_cmd_o[27] (net)                            5     148.0341              0.0000     1.4590 f
  io_cmd_o[27] (out)                                              0.5034    0.0601 @   1.5191 f
  data arrival time                                                                    1.5191

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5191
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3809


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1762/S (MUX21X1)                                               0.4417    0.0042 @   1.1557 f
  U1762/Q (MUX21X1)                                               0.3399    0.2449 @   1.4006 f
  io_cmd_o[2] (net)                             4     103.4108              0.0000     1.4006 f
  U1763/INP (NBUFFX2)                                             0.3448    0.0351 @   1.4357 f
  U1763/Z (NBUFFX2)                                               0.0361    0.0792     1.5149 f
  mem_cmd_o[2] (net)                            1       2.2491              0.0000     1.5149 f
  mem_cmd_o[2] (out)                                              0.0361    0.0035 &   1.5184 f
  data arrival time                                                                    1.5184

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5184
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3816


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1788/S (MUX21X2)                                               0.4419    0.0104 @   1.1620 f
  U1788/Q (MUX21X2)                                               0.2897    0.2179 @   1.3798 f
  n2675 (net)                                   4     154.1078              0.0000     1.3798 f
  icc_place2006/INP (NBUFFX2)                                     0.3202    0.0606 @   1.4404 f
  icc_place2006/Z (NBUFFX2)                                       0.0346    0.0774     1.5178 f
  io_cmd_o[16] (net)                            1       1.8936              0.0000     1.5178 f
  io_cmd_o[16] (out)                                              0.0346    0.0000 &   1.5178 f
  data arrival time                                                                    1.5178

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5178
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3822


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1768/S (MUX21X1)                                               0.4417    0.0053 @   1.1568 f
  U1768/Q (MUX21X1)                                               0.3698    0.2584 @   1.4152 f
  io_cmd_o[6] (net)                             4     113.2530              0.0000     1.4152 f
  io_cmd_o[6] (out)                                               0.3755    0.1021 @   1.5174 f
  data arrival time                                                                    1.5174

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5174
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3826


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1848/S (MUX21X1)                                               0.4415    0.0045 @   1.1560 f
  U1848/Q (MUX21X1)                                               0.0768    0.1171     1.2731 f
  n4585 (net)                                   1      14.6157              0.0000     1.2731 f
  icc_place1897/INP (NBUFFX2)                                     0.0768    0.0050 &   1.2782 f
  icc_place1897/Z (NBUFFX2)                                       0.3137    0.1492 @   1.4274 f
  n2569 (net)                                   4     181.0191              0.0000     1.4274 f
  mem_cmd_o[46] (out)                                             0.3767    0.0898 @   1.5172 f
  data arrival time                                                                    1.5172

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5172
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3828


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1822/S (MUX21X1)                                               0.4687    0.0090 @   1.1312 r
  U1822/Q (MUX21X1)                                               0.3452    0.2483 @   1.3795 f
  io_cmd_o[33] (net)                            4     105.0095              0.0000     1.3795 f
  io_cmd_o[33] (out)                                              0.3508    0.1373 @   1.5169 f
  data arrival time                                                                    1.5169

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5169
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3831


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1848/S (MUX21X1)                                               0.4683    0.0047 @   1.1269 r
  U1848/Q (MUX21X1)                                               0.0814    0.1488     1.2757 r
  n4585 (net)                                   1      14.6749              0.0000     1.2757 r
  icc_place1897/INP (NBUFFX2)                                     0.0814    0.0055 &   1.2812 r
  icc_place1897/Z (NBUFFX2)                                       0.3247    0.1454 @   1.4266 r
  n2569 (net)                                   4     181.2439              0.0000     1.4266 r
  mem_cmd_o[46] (out)                                             0.3861    0.0899 @   1.5165 r
  data arrival time                                                                    1.5165

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5165
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3835


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1786/S (MUX21X1)                                               0.4418    0.0069 @   1.1584 f
  U1786/Q (MUX21X1)                                               0.3876    0.2657 @   1.4241 f
  io_cmd_o[15] (net)                            4     118.9146              0.0000     1.4241 f
  io_cmd_o[15] (out)                                              0.3945    0.0913 @   1.5154 f
  data arrival time                                                                    1.5154

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5154
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3846


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1820/S (MUX21X1)                                               0.4418    0.0097 @   1.1612 f
  U1820/Q (MUX21X1)                                               0.3835    0.2713 @   1.4325 r
  io_cmd_o[32] (net)                            4     113.7703              0.0000     1.4325 r
  io_cmd_o[32] (out)                                              0.3892    0.0822 @   1.5148 r
  data arrival time                                                                    1.5148

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5148
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3852


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1760/S (MUX21X1)                                               0.4685    0.0045 @   1.1266 r
  U1760/Q (MUX21X1)                                               0.3592    0.2663 @   1.3929 r
  io_cmd_o[1] (net)                             4     106.3096              0.0000     1.3929 r
  io_cmd_o[1] (out)                                               0.3638    0.1212 @   1.5141 r
  data arrival time                                                                    1.5141

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3859


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1832/S (MUX21X1)                                               0.4418    0.0097 @   1.1612 f
  U1832/Q (MUX21X1)                                               0.3763    0.2671 @   1.4284 r
  io_cmd_o[38] (net)                            5     110.9893              0.0000     1.4284 r
  io_cmd_o[38] (out)                                              0.3826    0.0852 @   1.5136 r
  data arrival time                                                                    1.5136

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5136
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3864


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1814/S (MUX21X1)                                               0.4687    0.0090 @   1.1312 r
  U1814/Q (MUX21X1)                                               0.3384    0.2439 @   1.3751 f
  io_cmd_o[29] (net)                            4     102.3768              0.0000     1.3751 f
  U1815/INP (NBUFFX2)                                             0.3444    0.0567 @   1.4319 f
  U1815/Z (NBUFFX2)                                               0.0357    0.0789     1.5108 f
  mem_cmd_o[29] (net)                           1       2.0021              0.0000     1.5108 f
  mem_cmd_o[29] (out)                                             0.0357    0.0026 &   1.5133 f
  data arrival time                                                                    1.5133

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5133
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3867


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1850/S (MUX21X1)                                               0.4415    0.0045 @   1.1560 f
  U1850/Q (MUX21X1)                                               0.0561    0.1010     1.2570 f
  n2668 (net)                                   1       6.5294              0.0000     1.2570 f
  icc_place1896/INP (NBUFFX2)                                     0.0561    0.0017 &   1.2587 f
  icc_place1896/Z (NBUFFX2)                                       0.2957    0.1515 @   1.4102 f
  mem_cmd_o[51] (net)                           4     173.0451              0.0000     1.4102 f
  mem_cmd_o[51] (out)                                             0.3341    0.1028 @   1.5129 f
  data arrival time                                                                    1.5129

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5129
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3871


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1850/S (MUX21X1)                                               0.4683    0.0047 @   1.1269 r
  U1850/Q (MUX21X1)                                               0.0597    0.1338     1.2607 r
  n2668 (net)                                   1       6.5886              0.0000     1.2607 r
  icc_place1896/INP (NBUFFX2)                                     0.0597    0.0020 &   1.2626 r
  icc_place1896/Z (NBUFFX2)                                       0.3061    0.1459 @   1.4085 r
  mem_cmd_o[51] (net)                           4     173.2698              0.0000     1.4085 r
  mem_cmd_o[51] (out)                                             0.3433    0.1041 @   1.5126 r
  data arrival time                                                                    1.5126

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5126
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3874


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1836/S (MUX21X1)                                               0.4686    0.0079 @   1.1301 r
  U1836/Q (MUX21X1)                                               0.3855    0.2653 @   1.3954 f
  io_cmd_o[40] (net)                            5     117.9469              0.0000     1.3954 f
  io_cmd_o[40] (out)                                              0.3929    0.1169 @   1.5123 f
  data arrival time                                                                    1.5123

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5123
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3877


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1931/IN1 (AND2X1)                                              0.2289    0.0139 @   1.1024 f
  U1931/Q (AND2X1)                                                0.4136    0.2719 @   1.3743 f
  io_cmd_o[94] (net)                            4     124.4003              0.0000     1.3743 f
  U1932/INP (NBUFFX2)                                             0.4172    0.0531 @   1.4273 f
  U1932/Z (NBUFFX2)                                               0.0407    0.0847     1.5121 f
  mem_cmd_o[94] (net)                           1       3.5460              0.0000     1.5121 f
  mem_cmd_o[94] (out)                                             0.0407    0.0000 &   1.5121 f
  data arrival time                                                                    1.5121

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5121
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3879


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1770/S (MUX21X1)                                               0.4685    0.0057 @   1.1279 r
  U1770/Q (MUX21X1)                                               0.5196    0.3054 @   1.4333 f
  io_cmd_o[7] (net)                             4     156.9963              0.0000     1.4333 f
  io_cmd_o[7] (out)                                               0.5469    0.0784 @   1.5117 f
  data arrival time                                                                    1.5117

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5117
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3883


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1834/S (MUX21X1)                                               0.4418    0.0096 @   1.1611 f
  U1834/Q (MUX21X1)                                               0.3990    0.2750 @   1.4361 r
  io_cmd_o[39] (net)                            5     117.9669              0.0000     1.4361 r
  io_cmd_o[39] (out)                                              0.4067    0.0755 @   1.5116 r
  data arrival time                                                                    1.5116

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5116
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3884


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1766/S (MUX21X1)                                               0.4684    0.0045 @   1.1267 r
  U1766/Q (MUX21X1)                                               0.3424    0.2460 @   1.3727 f
  io_cmd_o[5] (net)                             4     103.7837              0.0000     1.3727 f
  U1767/INP (NBUFFX2)                                             0.3483    0.0566 @   1.4293 f
  U1767/Z (NBUFFX2)                                               0.0354    0.0787     1.5080 f
  mem_cmd_o[5] (net)                            1       1.6324              0.0000     1.5080 f
  mem_cmd_o[5] (out)                                              0.0354    0.0033 &   1.5113 f
  data arrival time                                                                    1.5113

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5113
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3887


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1854/S (MUX21X1)                                               0.4683    0.0047 @   1.1269 r
  U1854/Q (MUX21X1)                                               0.4538    0.2851 @   1.4120 f
  io_cmd_o[53] (net)                            4     137.5299              0.0000     1.4120 f
  io_cmd_o[53] (out)                                              0.4718    0.0974 @   1.5094 f
  data arrival time                                                                    1.5094

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5094
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3906


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1852/S (MUX21X1)                                               0.4687    0.0105 @   1.1327 r
  U1852/Q (MUX21X1)                                               0.0948    0.1569     1.2896 r
  n2667 (net)                                   1      19.7448              0.0000     1.2896 r
  icc_place1915/INP (NBUFFX2)                                     0.0948    0.0111 &   1.3006 r
  icc_place1915/Z (NBUFFX2)                                       0.2633    0.1452 @   1.4459 r
  mem_cmd_o[52] (net)                           4     148.6165              0.0000     1.4459 r
  mem_cmd_o[52] (out)                                             0.2866    0.0632 @   1.5091 r
  data arrival time                                                                    1.5091

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5091
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3909


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1768/S (MUX21X1)                                               0.4685    0.0057 @   1.1279 r
  U1768/Q (MUX21X1)                                               0.3825    0.2744 @   1.4023 r
  io_cmd_o[6] (net)                             4     113.4778              0.0000     1.4023 r
  io_cmd_o[6] (out)                                               0.3881    0.1066 @   1.5089 r
  data arrival time                                                                    1.5089

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5089
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3911


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1772/S (MUX21X1)                                               0.4687    0.0106 @   1.1328 r
  U1772/Q (MUX21X1)                                               0.0453    0.0928     1.2256 f
  n2676 (net)                                   1       2.6534              0.0000     1.2256 f
  icc_place1914/INP (NBUFFX2)                                     0.0453    0.0000 &   1.2256 f
  icc_place1914/Z (NBUFFX2)                                       0.2565    0.1395 @   1.3650 f
  mem_cmd_o[8] (net)                            4     150.1878              0.0000     1.3650 f
  icc_place2008/INP (NBUFFX2)                                     0.2849    0.0615 @   1.4265 f
  icc_place2008/Z (NBUFFX2)                                       0.0331    0.0755     1.5020 f
  io_cmd_o[8] (net)                             1       1.8995              0.0000     1.5020 f
  io_cmd_o[8] (out)                                               0.0331    0.0066 &   1.5086 f
  data arrival time                                                                    1.5086

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5086
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3914


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1784/S (MUX21X1)                                               0.4417    0.0053 @   1.1569 f
  U1784/Q (MUX21X1)                                               0.0704    0.1122     1.2690 f
  n4596 (net)                                   1      12.0711              0.0000     1.2690 f
  icc_place1912/INP (NBUFFX2)                                     0.0704    0.0042 &   1.2732 f
  icc_place1912/Z (NBUFFX2)                                       0.3001    0.1475 @   1.4207 f
  n2584 (net)                                   4     173.8955              0.0000     1.4207 f
  mem_cmd_o[14] (out)                                             0.3568    0.0872 @   1.5080 f
  data arrival time                                                                    1.5080

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5080
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3920


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1784/S (MUX21X1)                                               0.4685    0.0057 @   1.1279 r
  U1784/Q (MUX21X1)                                               0.0747    0.1443     1.2721 r
  n4596 (net)                                   1      12.1303              0.0000     1.2721 r
  icc_place1912/INP (NBUFFX2)                                     0.0747    0.0049 &   1.2770 r
  icc_place1912/Z (NBUFFX2)                                       0.3109    0.1434 @   1.4204 r
  n2584 (net)                                   4     174.1203              0.0000     1.4204 r
  mem_cmd_o[14] (out)                                             0.3659    0.0873 @   1.5077 r
  data arrival time                                                                    1.5077

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5077
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3923


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1846/S (MUX21X1)                                               0.4416    0.0041 @   1.1556 f
  U1846/Q (MUX21X1)                                               0.3581    0.2613 @   1.4169 r
  io_cmd_o[45] (net)                            4     105.5869              0.0000     1.4169 r
  io_cmd_o[45] (out)                                              0.3632    0.0908 @   1.5077 r
  data arrival time                                                                    1.5077

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5077
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3923


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  icc_clock1850/S (MUX21X1)                                       0.4419    0.0108 @   1.1623 f
  icc_clock1850/Q (MUX21X1)                                       0.4217    0.2845 @   1.4468 r
  io_cmd_o[10] (net)                            4     125.4333              0.0000     1.4468 r
  io_cmd_o[10] (out)                                              0.4292    0.0607 @   1.5076 r
  data arrival time                                                                    1.5076

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5076
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3924


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1842/S (MUX21X1)                                               0.4418    0.0097 @   1.1612 f
  U1842/Q (MUX21X1)                                               0.3916    0.2666 @   1.4279 f
  io_cmd_o[43] (net)                            5     119.9892              0.0000     1.4279 f
  io_cmd_o[43] (out)                                              0.3991    0.0779 @   1.5058 f
  data arrival time                                                                    1.5058

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5058
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3942


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1804/S (MUX21X1)                                               0.4418    0.0094 @   1.1609 f
  U1804/Q (MUX21X1)                                               0.3793    0.2671 @   1.4280 r
  io_cmd_o[24] (net)                            5     111.5495              0.0000     1.4280 r
  io_cmd_o[24] (out)                                              0.3864    0.0773 @   1.5053 r
  data arrival time                                                                    1.5053

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5053
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3947


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1852/S (MUX21X1)                                               0.4419    0.0100 @   1.1615 f
  U1852/Q (MUX21X1)                                               0.0900    0.1260     1.2875 f
  n2667 (net)                                   1      19.6856              0.0000     1.2875 f
  icc_place1915/INP (NBUFFX2)                                     0.0900    0.0066 &   1.2942 f
  icc_place1915/Z (NBUFFX2)                                       0.2536    0.1484 @   1.4425 f
  mem_cmd_o[52] (net)                           4     148.3917              0.0000     1.4425 f
  mem_cmd_o[52] (out)                                             0.2777    0.0623 @   1.5048 f
  data arrival time                                                                    1.5048

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5048
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3952


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1786/S (MUX21X1)                                               0.4686    0.0074 @   1.1296 r
  U1786/Q (MUX21X1)                                               0.4009    0.2809 @   1.4104 r
  io_cmd_o[15] (net)                            4     119.1394              0.0000     1.4104 r
  io_cmd_o[15] (out)                                              0.4076    0.0942 @   1.5046 r
  data arrival time                                                                    1.5046

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5046
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3954


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1794/S (MUX21X1)                                               0.4687    0.0086 @   1.1308 r
  U1794/Q (MUX21X1)                                               0.3397    0.2464 @   1.3772 f
  io_cmd_o[19] (net)                            4     103.3594              0.0000     1.3772 f
  io_cmd_o[19] (out)                                              0.3445    0.1263 @   1.5035 f
  data arrival time                                                                    1.5035

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5035
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3965


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1798/S (MUX21X1)                                               0.4686    0.0101 @   1.1323 r
  U1798/Q (MUX21X1)                                               0.0745    0.1166     1.2489 f
  n4594 (net)                                   1      13.6945              0.0000     1.2489 f
  icc_place1910/INP (NBUFFX2)                                     0.0745    0.0006 &   1.2495 f
  icc_place1910/Z (NBUFFX2)                                       0.2235    0.1348 @   1.3843 f
  mem_cmd_o[21] (net)                           4     130.0222              0.0000     1.3843 f
  icc_place2005/INP (NBUFFX2)                                     0.2462    0.0462 @   1.4305 f
  icc_place2005/Z (NBUFFX2)                                       0.0306    0.0722     1.5027 f
  io_cmd_o[21] (net)                            1       1.1866              0.0000     1.5027 f
  io_cmd_o[21] (out)                                              0.0306    0.0000 &   1.5027 f
  data arrival time                                                                    1.5027

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5027
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3973


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1810/S (MUX21X1)                                               0.4686    0.0102 @   1.1324 r
  U1810/Q (MUX21X1)                                               0.5026    0.3093 @   1.4417 r
  io_cmd_o[27] (net)                            5     148.3120              0.0000     1.4417 r
  io_cmd_o[27] (out)                                              0.5192    0.0604 @   1.5021 r
  data arrival time                                                                    1.5021

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5021
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3979


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1832/S (MUX21X1)                                               0.4418    0.0097 @   1.1612 f
  U1832/Q (MUX21X1)                                               0.3634    0.2538 @   1.4151 f
  io_cmd_o[38] (net)                            5     110.6619              0.0000     1.4151 f
  io_cmd_o[38] (out)                                              0.3699    0.0870 @   1.5021 f
  data arrival time                                                                    1.5021

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5021
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3979


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1826/S (MUX21X1)                                               0.4687    0.0097 @   1.1319 r
  U1826/Q (MUX21X1)                                               0.3539    0.2493 @   1.3811 f
  io_cmd_o[35] (net)                            5     107.0009              0.0000     1.3811 f
  U1827/INP (NBUFFX2)                                             0.3609    0.0360 @   1.4171 f
  U1827/Z (NBUFFX2)                                               0.0400    0.0832     1.5003 f
  mem_cmd_o[35] (net)                           1       4.9487              0.0000     1.5003 f
  mem_cmd_o[35] (out)                                             0.0400    0.0010 &   1.5014 f
  data arrival time                                                                    1.5014

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5014
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3986


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1828/S (MUX21X1)                                               0.4686    0.0100 @   1.1322 r
  U1828/Q (MUX21X1)                                               0.3946    0.2678 @   1.4001 f
  io_cmd_o[36] (net)                            5     120.4749              0.0000     1.4001 f
  io_cmd_o[36] (out)                                              0.4026    0.1011 @   1.5011 f
  data arrival time                                                                    1.5011

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5011
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3989


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1820/S (MUX21X1)                                               0.4418    0.0097 @   1.1612 f
  U1820/Q (MUX21X1)                                               0.3708    0.2587 @   1.4199 f
  io_cmd_o[32] (net)                            4     113.5455              0.0000     1.4199 f
  io_cmd_o[32] (out)                                              0.3766    0.0791 @   1.4991 f
  data arrival time                                                                    1.4991

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4991
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4009


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1812/S (MUX21X1)                                               0.4687    0.0099 @   1.1320 r
  U1812/Q (MUX21X1)                                               0.0790    0.1199     1.2520 f
  n4590 (net)                                   1      15.4398              0.0000     1.2520 f
  icc_place1905/INP (NBUFFX2)                                     0.0790    0.0024 &   1.2544 f
  icc_place1905/Z (NBUFFX2)                                       0.3142    0.1534 @   1.4079 f
  n2577 (net)                                   4     182.5746              0.0000     1.4079 f
  mem_cmd_o[28] (out)                                             0.3736    0.0910 @   1.4988 f
  data arrival time                                                                    1.4988

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4988
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4012


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  icc_clock1850/S (MUX21X1)                                       0.4419    0.0108 @   1.1623 f
  icc_clock1850/Q (MUX21X1)                                       0.4078    0.2736 @   1.4360 f
  io_cmd_o[10] (net)                            4     125.2086              0.0000     1.4360 f
  io_cmd_o[10] (out)                                              0.4156    0.0614 @   1.4974 f
  data arrival time                                                                    1.4974

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4974
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4026


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1842/S (MUX21X1)                                               0.4686    0.0102 @   1.1324 r
  U1842/Q (MUX21X1)                                               0.4053    0.2818 @   1.4142 r
  io_cmd_o[43] (net)                            5     120.3101              0.0000     1.4142 r
  io_cmd_o[43] (out)                                              0.4126    0.0827 @   1.4969 r
  data arrival time                                                                    1.4969

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4969
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4031


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1931/IN1 (AND2X1)                                              0.2397    0.0140 @   1.0878 r
  U1931/Q (AND2X1)                                                0.4009    0.2505 @   1.3383 r
  io_cmd_o[94] (net)                            4     124.6250              0.0000     1.3383 r
  U1932/INP (NBUFFX2)                                             0.4046    0.0522 @   1.3904 r
  U1932/Z (NBUFFX2)                                               0.0460    0.1061     1.4966 r
  mem_cmd_o[94] (net)                           1       3.5460              0.0000     1.4966 r
  mem_cmd_o[94] (out)                                             0.0460    0.0000 &   1.4966 r
  data arrival time                                                                    1.4966

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4034


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1818/S (MUX21X1)                                               0.4418    0.0079 @   1.1594 f
  U1818/Q (MUX21X1)                                               0.3612    0.2633 @   1.4227 r
  io_cmd_o[31] (net)                            4     106.8358              0.0000     1.4227 r
  io_cmd_o[31] (out)                                              0.3661    0.0729 @   1.4955 r
  data arrival time                                                                    1.4955

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4955
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4045


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1780/S (MUX21X1)                                               0.4685    0.0045 @   1.1267 r
  U1780/Q (MUX21X1)                                               0.3137    0.2341 @   1.3608 f
  io_cmd_o[12] (net)                            4      94.6041              0.0000     1.3608 f
  U1781/INP (NBUFFX2)                                             0.3184    0.0443 @   1.4051 f
  U1781/Z (NBUFFX2)                                               0.0442    0.0863     1.4914 f
  mem_cmd_o[12] (net)                           1       9.7707              0.0000     1.4914 f
  mem_cmd_o[12] (out)                                             0.0442    0.0039 &   1.4953 f
  data arrival time                                                                    1.4953

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4953
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4047


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1778/S (MUX21X1)                                               0.4419    0.0073 @   1.1588 f
  U1778/Q (MUX21X1)                                               0.3391    0.2554 @   1.4142 r
  io_cmd_o[11] (net)                            4      99.9385              0.0000     1.4142 r
  io_cmd_o[11] (out)                                              0.3429    0.0796 @   1.4938 r
  data arrival time                                                                    1.4938

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4938
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4062


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1760/S (MUX21X1)                                               0.4685    0.0045 @   1.1266 r
  U1760/Q (MUX21X1)                                               0.3471    0.2507 @   1.3773 f
  io_cmd_o[1] (net)                             4     106.0849              0.0000     1.3773 f
  io_cmd_o[1] (out)                                               0.3519    0.1165 @   1.4938 f
  data arrival time                                                                    1.4938

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4938
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4062


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1846/S (MUX21X1)                                               0.4416    0.0041 @   1.1556 f
  U1846/Q (MUX21X1)                                               0.3460    0.2474 @   1.4030 f
  io_cmd_o[45] (net)                            4     105.3622              0.0000     1.4030 f
  io_cmd_o[45] (out)                                              0.3513    0.0894 @   1.4924 f
  data arrival time                                                                    1.4924

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4924
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4076


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1834/S (MUX21X1)                                               0.4418    0.0096 @   1.1611 f
  U1834/Q (MUX21X1)                                               0.3852    0.2626 @   1.4237 f
  io_cmd_o[39] (net)                            5     117.5596              0.0000     1.4237 f
  io_cmd_o[39] (out)                                              0.3931    0.0682 @   1.4919 f
  data arrival time                                                                    1.4919

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4919
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4081


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1810/S (MUX21X1)                                               0.4686    0.0102 @   1.1324 r
  U1810/Q (MUX21X1)                                               0.4862    0.2993 @   1.4317 f
  io_cmd_o[27] (net)                            5     148.0341              0.0000     1.4317 f
  io_cmd_o[27] (out)                                              0.5034    0.0601 @   1.4918 f
  data arrival time                                                                    1.4918

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4918
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4082


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1788/S (MUX21X2)                                               0.4687    0.0110 @   1.1331 r
  U1788/Q (MUX21X2)                                               0.2897    0.2198 @   1.3530 f
  n2675 (net)                                   4     154.1078              0.0000     1.3530 f
  icc_place2006/INP (NBUFFX2)                                     0.3202    0.0606 @   1.4135 f
  icc_place2006/Z (NBUFFX2)                                       0.0346    0.0774     1.4910 f
  io_cmd_o[16] (net)                            1       1.8936              0.0000     1.4910 f
  io_cmd_o[16] (out)                                              0.0346    0.0000 &   1.4910 f
  data arrival time                                                                    1.4910

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4910
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4090


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1762/S (MUX21X1)                                               0.4685    0.0045 @   1.1267 r
  U1762/Q (MUX21X1)                                               0.3399    0.2464 @   1.3731 f
  io_cmd_o[2] (net)                             4     103.4108              0.0000     1.3731 f
  U1763/INP (NBUFFX2)                                             0.3448    0.0351 @   1.4082 f
  U1763/Z (NBUFFX2)                                               0.0361    0.0792     1.4874 f
  mem_cmd_o[2] (net)                            1       2.2491              0.0000     1.4874 f
  mem_cmd_o[2] (out)                                              0.0361    0.0035 &   1.4909 f
  data arrival time                                                                    1.4909

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4909
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4091


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1804/S (MUX21X1)                                               0.4418    0.0094 @   1.1609 f
  U1804/Q (MUX21X1)                                               0.3664    0.2538 @   1.4147 f
  io_cmd_o[24] (net)                            5     111.2342              0.0000     1.4147 f
  io_cmd_o[24] (out)                                              0.3737    0.0753 @   1.4901 f
  data arrival time                                                                    1.4901

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4901
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4099


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1768/S (MUX21X1)                                               0.4685    0.0057 @   1.1279 r
  U1768/Q (MUX21X1)                                               0.3698    0.2599 @   1.3878 f
  io_cmd_o[6] (net)                             4     113.2530              0.0000     1.3878 f
  io_cmd_o[6] (out)                                               0.3755    0.1021 @   1.4900 f
  data arrival time                                                                    1.4900

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4900
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4100


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1848/S (MUX21X1)                                               0.4683    0.0047 @   1.1269 r
  U1848/Q (MUX21X1)                                               0.0768    0.1184     1.2453 f
  n4585 (net)                                   1      14.6157              0.0000     1.2453 f
  icc_place1897/INP (NBUFFX2)                                     0.0768    0.0050 &   1.2503 f
  icc_place1897/Z (NBUFFX2)                                       0.3137    0.1492 @   1.3996 f
  n2569 (net)                                   4     181.0191              0.0000     1.3996 f
  mem_cmd_o[46] (out)                                             0.3767    0.0898 @   1.4894 f
  data arrival time                                                                    1.4894

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4894
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4106


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1820/S (MUX21X1)                                               0.4686    0.0102 @   1.1324 r
  U1820/Q (MUX21X1)                                               0.3835    0.2747 @   1.4071 r
  io_cmd_o[32] (net)                            4     113.7703              0.0000     1.4071 r
  io_cmd_o[32] (out)                                              0.3892    0.0822 @   1.4893 r
  data arrival time                                                                    1.4893

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4893
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4107


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1764/S (MUX21X1)                                               0.4415    0.0043 @   1.1558 f
  U1764/Q (MUX21X1)                                               0.3609    0.2611 @   1.4169 r
  io_cmd_o[4] (net)                             4     106.0412              0.0000     1.4169 r
  io_cmd_o[4] (out)                                               0.3671    0.0725 @   1.4893 r
  data arrival time                                                                    1.4893

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4893
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4107


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1840/S (MUX21X1)                                               0.4418    0.0078 @   1.1593 f
  U1840/Q (MUX21X1)                                               0.0743    0.1409     1.3002 r
  n2670 (net)                                   1      11.9756              0.0000     1.3002 r
  icc_place1900/INP (NBUFFX2)                                     0.0743    0.0022 &   1.3024 r
  icc_place1900/Z (NBUFFX2)                                       0.2259    0.1288 @   1.4312 r
  mem_cmd_o[42] (net)                           5     126.2886              0.0000     1.4312 r
  mem_cmd_o[42] (out)                                             0.2480    0.0577 @   1.4889 r
  data arrival time                                                                    1.4889

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4889
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4111


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1798/S (MUX21X1)                                               0.4418    0.0096 @   1.1612 f
  U1798/Q (MUX21X1)                                               0.0790    0.1440     1.3052 r
  n4594 (net)                                   1      13.7537              0.0000     1.3052 r
  icc_place1910/INP (NBUFFX2)                                     0.0790    0.0006 &   1.3058 r
  icc_place1910/Z (NBUFFX2)                                       0.2321    0.1320 @   1.4378 r
  mem_cmd_o[21] (net)                           4     130.2470              0.0000     1.4378 r
  mem_cmd_o[21] (out)                                             0.2549    0.0505 @   1.4883 r
  data arrival time                                                                    1.4883

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4883
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4117


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1832/S (MUX21X1)                                               0.4686    0.0102 @   1.1324 r
  U1832/Q (MUX21X1)                                               0.3763    0.2706 @   1.4029 r
  io_cmd_o[38] (net)                            5     110.9893              0.0000     1.4029 r
  io_cmd_o[38] (out)                                              0.3826    0.0852 @   1.4882 r
  data arrival time                                                                    1.4882

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4882
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4118


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1786/S (MUX21X1)                                               0.4686    0.0074 @   1.1296 r
  U1786/Q (MUX21X1)                                               0.3876    0.2672 @   1.3968 f
  io_cmd_o[15] (net)                            4     118.9146              0.0000     1.3968 f
  io_cmd_o[15] (out)                                              0.3945    0.0913 @   1.4881 f
  data arrival time                                                                    1.4881

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4881
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4119


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1772/S (MUX21X1)                                               0.4419    0.0101 @   1.1616 f
  U1772/Q (MUX21X1)                                               0.0484    0.1219     1.2835 r
  n2676 (net)                                   1       2.7125              0.0000     1.2835 r
  icc_place1914/INP (NBUFFX2)                                     0.0484    0.0000 &   1.2835 r
  icc_place1914/Z (NBUFFX2)                                       0.2648    0.1345 @   1.4180 r
  mem_cmd_o[8] (net)                            4     150.4126              0.0000     1.4180 r
  mem_cmd_o[8] (out)                                              0.2934    0.0690 @   1.4870 r
  data arrival time                                                                    1.4870

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4870
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4130


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1834/S (MUX21X1)                                               0.4686    0.0101 @   1.1323 r
  U1834/Q (MUX21X1)                                               0.3990    0.2784 @   1.4107 r
  io_cmd_o[39] (net)                            5     117.9669              0.0000     1.4107 r
  io_cmd_o[39] (out)                                              0.4067    0.0755 @   1.4862 r
  data arrival time                                                                    1.4862

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4862
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4138


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1891/IN1 (AND2X1)                                              0.2290    0.0128 @   1.1012 f
  U1891/Q (AND2X1)                                                0.3237    0.2283 @   1.3295 f
  io_cmd_o[74] (net)                            4      96.3179              0.0000     1.3295 f
  U1892/INP (NBUFFX2)                                             0.3267    0.0353 @   1.3648 f
  U1892/Z (NBUFFX2)                                               0.0911    0.1149 @   1.4797 f
  mem_cmd_o[74] (net)                           1      42.2984              0.0000     1.4797 f
  mem_cmd_o[74] (out)                                             0.0918    0.0061 @   1.4857 f
  data arrival time                                                                    1.4857

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4857
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4143


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1929/IN1 (AND2X1)                                              0.2289    0.0133 @   1.1017 f
  U1929/Q (AND2X1)                                                0.3261    0.2280 @   1.3297 f
  io_cmd_o[93] (net)                            4      96.4679              0.0000     1.3297 f
  U1930/INP (NBUFFX2)                                             0.3285    0.0323 @   1.3621 f
  U1930/Z (NBUFFX2)                                               0.0835    0.1107 @   1.4728 f
  mem_cmd_o[93] (net)                           1      36.9366              0.0000     1.4728 f
  mem_cmd_o[93] (out)                                             0.0839    0.0124 @   1.4852 f
  data arrival time                                                                    1.4852

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4852
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4148


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1850/S (MUX21X1)                                               0.4683    0.0047 @   1.1269 r
  U1850/Q (MUX21X1)                                               0.0561    0.1022     1.2290 f
  n2668 (net)                                   1       6.5294              0.0000     1.2290 f
  icc_place1896/INP (NBUFFX2)                                     0.0561    0.0017 &   1.2308 f
  icc_place1896/Z (NBUFFX2)                                       0.2957    0.1515 @   1.3822 f
  mem_cmd_o[51] (net)                           4     173.0451              0.0000     1.3822 f
  mem_cmd_o[51] (out)                                             0.3341    0.1028 @   1.4850 f
  data arrival time                                                                    1.4850

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4850
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4150


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  icc_clock1850/S (MUX21X1)                                       0.4687    0.0113 @   1.1335 r
  icc_clock1850/Q (MUX21X1)                                       0.4217    0.2879 @   1.4214 r
  io_cmd_o[10] (net)                            4     125.4333              0.0000     1.4214 r
  io_cmd_o[10] (out)                                              0.4292    0.0607 @   1.4822 r
  data arrival time                                                                    1.4822

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4822
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4178


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1846/S (MUX21X1)                                               0.4684    0.0043 @   1.1265 r
  U1846/Q (MUX21X1)                                               0.3581    0.2648 @   1.3913 r
  io_cmd_o[45] (net)                            4     105.5869              0.0000     1.3913 r
  io_cmd_o[45] (out)                                              0.3632    0.0908 @   1.4820 r
  data arrival time                                                                    1.4820

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4820
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4180


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1796/S (MUX21X1)                                               0.4419    0.0080 @   1.1595 f
  U1796/Q (MUX21X1)                                               0.3366    0.2533 @   1.4128 r
  io_cmd_o[20] (net)                            4      98.7383              0.0000     1.4128 r
  io_cmd_o[20] (out)                                              0.3409    0.0692 @   1.4820 r
  data arrival time                                                                    1.4820

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4820
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4180


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1784/S (MUX21X1)                                               0.4685    0.0057 @   1.1279 r
  U1784/Q (MUX21X1)                                               0.0704    0.1135     1.2414 f
  n4596 (net)                                   1      12.0711              0.0000     1.2414 f
  icc_place1912/INP (NBUFFX2)                                     0.0704    0.0042 &   1.2455 f
  icc_place1912/Z (NBUFFX2)                                       0.3001    0.1475 @   1.3930 f
  n2584 (net)                                   4     173.8955              0.0000     1.3930 f
  mem_cmd_o[14] (out)                                             0.3568    0.0872 @   1.4803 f
  data arrival time                                                                    1.4803

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4803
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4197


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1804/S (MUX21X1)                                               0.4686    0.0099 @   1.1321 r
  U1804/Q (MUX21X1)                                               0.3793    0.2705 @   1.4026 r
  io_cmd_o[24] (net)                            5     111.5495              0.0000     1.4026 r
  io_cmd_o[24] (out)                                              0.3864    0.0773 @   1.4799 r
  data arrival time                                                                    1.4799

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4799
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4201


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1818/S (MUX21X1)                                               0.4418    0.0079 @   1.1594 f
  U1818/Q (MUX21X1)                                               0.3490    0.2496 @   1.4090 f
  io_cmd_o[31] (net)                            4     106.6111              0.0000     1.4090 f
  io_cmd_o[31] (out)                                              0.3540    0.0702 @   1.4792 f
  data arrival time                                                                    1.4792

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4792
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4208


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1842/S (MUX21X1)                                               0.4686    0.0102 @   1.1324 r
  U1842/Q (MUX21X1)                                               0.3916    0.2682 @   1.4006 f
  io_cmd_o[43] (net)                            5     119.9892              0.0000     1.4006 f
  io_cmd_o[43] (out)                                              0.3991    0.0779 @   1.4785 f
  data arrival time                                                                    1.4785

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4785
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4215


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1824/S (MUX21X1)                                               0.4418    0.0079 @   1.1594 f
  U1824/Q (MUX21X1)                                               0.3883    0.2712 @   1.4306 r
  io_cmd_o[34] (net)                            4     114.6735              0.0000     1.4306 r
  io_cmd_o[34] (out)                                              0.3954    0.0469 @   1.4776 r
  data arrival time                                                                    1.4776

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4776
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4224


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1852/S (MUX21X1)                                               0.4687    0.0105 @   1.1327 r
  U1852/Q (MUX21X1)                                               0.0900    0.1274     1.2601 f
  n2667 (net)                                   1      19.6856              0.0000     1.2601 f
  icc_place1915/INP (NBUFFX2)                                     0.0900    0.0066 &   1.2667 f
  icc_place1915/Z (NBUFFX2)                                       0.2536    0.1484 @   1.4150 f
  mem_cmd_o[52] (net)                           4     148.3917              0.0000     1.4150 f
  mem_cmd_o[52] (out)                                             0.2777    0.0623 @   1.4774 f
  data arrival time                                                                    1.4774

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4774
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4226


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1764/S (MUX21X1)                                               0.4415    0.0043 @   1.1558 f
  U1764/Q (MUX21X1)                                               0.3488    0.2471 @   1.4029 f
  io_cmd_o[4] (net)                             4     105.8165              0.0000     1.4029 f
  io_cmd_o[4] (out)                                               0.3551    0.0733 @   1.4762 f
  data arrival time                                                                    1.4762

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4762
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4238


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1814/S (MUX21X1)                                               0.4418    0.0085 @   1.1600 f
  U1814/Q (MUX21X1)                                               0.3503    0.2569 @   1.4169 r
  io_cmd_o[29] (net)                            4     102.6016              0.0000     1.4169 r
  io_cmd_o[29] (out)                                              0.3560    0.0585 @   1.4755 r
  data arrival time                                                                    1.4755

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4755
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4245


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1832/S (MUX21X1)                                               0.4686    0.0102 @   1.1324 r
  U1832/Q (MUX21X1)                                               0.3634    0.2554 @   1.3878 f
  io_cmd_o[38] (net)                            5     110.6619              0.0000     1.3878 f
  io_cmd_o[38] (out)                                              0.3699    0.0870 @   1.4748 f
  data arrival time                                                                    1.4748

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4748
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4252


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1929/IN1 (AND2X1)                                              0.2398    0.0134 @   1.0872 r
  U1929/Q (AND2X1)                                                0.3181    0.2145 @   1.3017 r
  io_cmd_o[93] (net)                            4      96.6927              0.0000     1.3017 r
  U1930/INP (NBUFFX2)                                             0.3205    0.0320 @   1.3336 r
  U1930/Z (NBUFFX2)                                               0.0892    0.1265 @   1.4601 r
  mem_cmd_o[93] (net)                           1      36.9366              0.0000     1.4601 r
  mem_cmd_o[93] (out)                                             0.0897    0.0137 @   1.4739 r
  data arrival time                                                                    1.4739

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4739
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4261


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  icc_clock1851/S (MUX21X1)                                       0.4412    0.0011 @   1.1526 f
  icc_clock1851/Q (MUX21X1)                                       0.4166    0.2802 @   1.4328 r
  io_cmd_o[25] (net)                            6     123.0625              0.0000     1.4328 r
  io_cmd_o[25] (out)                                              0.4254    0.0409 @   1.4737 r
  data arrival time                                                                    1.4737

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4737
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4263


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1766/S (MUX21X1)                                               0.4415    0.0043 @   1.1558 f
  U1766/Q (MUX21X1)                                               0.3543    0.2587 @   1.4146 r
  io_cmd_o[5] (net)                             4     104.0085              0.0000     1.4146 r
  io_cmd_o[5] (out)                                               0.3600    0.0584 @   1.4730 r
  data arrival time                                                                    1.4730

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4730
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4270


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1891/IN1 (AND2X1)                                              0.2398    0.0128 @   1.0866 r
  U1891/Q (AND2X1)                                                0.3157    0.2148 @   1.3014 r
  io_cmd_o[74] (net)                            4      96.5427              0.0000     1.3014 r
  U1892/INP (NBUFFX2)                                             0.3188    0.0347 @   1.3362 r
  U1892/Z (NBUFFX2)                                               0.0972    0.1302 @   1.4664 r
  mem_cmd_o[74] (net)                           1      42.2984              0.0000     1.4664 r
  mem_cmd_o[74] (out)                                             0.0978    0.0061 @   1.4725 r
  data arrival time                                                                    1.4725

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4725
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4275


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1820/S (MUX21X1)                                               0.4686    0.0102 @   1.1324 r
  U1820/Q (MUX21X1)                                               0.3708    0.2602 @   1.3926 f
  io_cmd_o[32] (net)                            4     113.5455              0.0000     1.3926 f
  io_cmd_o[32] (out)                                              0.3766    0.0791 @   1.4718 f
  data arrival time                                                                    1.4718

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4718
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4282


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1830/S (MUX21X1)                                               0.4418    0.0094 @   1.1609 f
  U1830/Q (MUX21X1)                                               0.3893    0.2699 @   1.4309 r
  io_cmd_o[37] (net)                            5     114.4374              0.0000     1.4309 r
  io_cmd_o[37] (out)                                              0.3975    0.0394 @   1.4702 r
  data arrival time                                                                    1.4702

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4702
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4298


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1818/S (MUX21X1)                                               0.4687    0.0084 @   1.1305 r
  U1818/Q (MUX21X1)                                               0.3612    0.2667 @   1.3973 r
  io_cmd_o[31] (net)                            4     106.8358              0.0000     1.3973 r
  io_cmd_o[31] (out)                                              0.3661    0.0729 @   1.4701 r
  data arrival time                                                                    1.4701

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4701
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4299


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  icc_clock1850/S (MUX21X1)                                       0.4687    0.0113 @   1.1335 r
  icc_clock1850/Q (MUX21X1)                                       0.4078    0.2752 @   1.4087 f
  io_cmd_o[10] (net)                            4     125.2086              0.0000     1.4087 f
  io_cmd_o[10] (out)                                              0.4156    0.0614 @   1.4701 f
  data arrival time                                                                    1.4701

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4701
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4299


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1778/S (MUX21X1)                                               0.4705    0.0078 @   1.1300 r
  U1778/Q (MUX21X1)                                               0.3391    0.2590 @   1.3890 r
  io_cmd_o[11] (net)                            4      99.9385              0.0000     1.3890 r
  io_cmd_o[11] (out)                                              0.3429    0.0796 @   1.4686 r
  data arrival time                                                                    1.4686

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4686
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4314


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1778/S (MUX21X1)                                               0.4419    0.0073 @   1.1588 f
  U1778/Q (MUX21X1)                                               0.3275    0.2407 @   1.3995 f
  io_cmd_o[11] (net)                            4      99.7137              0.0000     1.3995 f
  io_cmd_o[11] (out)                                              0.3314    0.0687 @   1.4683 f
  data arrival time                                                                    1.4683

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4683
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4317


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1796/S (MUX21X1)                                               0.4419    0.0080 @   1.1595 f
  U1796/Q (MUX21X1)                                               0.3250    0.2383 @   1.3978 f
  io_cmd_o[20] (net)                            4      98.5135              0.0000     1.3978 f
  io_cmd_o[20] (out)                                              0.3295    0.0693 @   1.4671 f
  data arrival time                                                                    1.4671

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4671
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4329


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1824/S (MUX21X1)                                               0.4418    0.0079 @   1.1594 f
  U1824/Q (MUX21X1)                                               0.3754    0.2586 @   1.4180 f
  io_cmd_o[34] (net)                            4     114.4487              0.0000     1.4180 f
  io_cmd_o[34] (out)                                              0.3828    0.0486 @   1.4666 f
  data arrival time                                                                    1.4666

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4666
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4334


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1788/S (MUX21X2)                                               0.4419    0.0104 @   1.1620 f
  U1788/Q (MUX21X2)                                               0.2992    0.2365 @   1.3985 r
  n2675 (net)                                   4     154.3326              0.0000     1.3985 r
  mem_cmd_o[16] (out)                                             0.3301    0.0669 @   1.4654 r
  data arrival time                                                                    1.4654

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4654
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4346


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1846/S (MUX21X1)                                               0.4684    0.0043 @   1.1265 r
  U1846/Q (MUX21X1)                                               0.3460    0.2490 @   1.3755 f
  io_cmd_o[45] (net)                            4     105.3622              0.0000     1.3755 f
  io_cmd_o[45] (out)                                              0.3513    0.0894 @   1.4649 f
  data arrival time                                                                    1.4649

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4649
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4351


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1834/S (MUX21X1)                                               0.4686    0.0101 @   1.1323 r
  U1834/Q (MUX21X1)                                               0.3852    0.2642 @   1.3964 f
  io_cmd_o[39] (net)                            5     117.5596              0.0000     1.3964 f
  io_cmd_o[39] (out)                                              0.3931    0.0682 @   1.4646 f
  data arrival time                                                                    1.4646

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4646
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4354


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1764/S (MUX21X1)                                               0.4684    0.0045 @   1.1267 r
  U1764/Q (MUX21X1)                                               0.3609    0.2645 @   1.3912 r
  io_cmd_o[4] (net)                             4     106.0412              0.0000     1.3912 r
  io_cmd_o[4] (out)                                               0.3671    0.0725 @   1.4637 r
  data arrival time                                                                    1.4637

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4637
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4363


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1840/S (MUX21X1)                                               0.4686    0.0082 @   1.1304 r
  U1840/Q (MUX21X1)                                               0.0743    0.1440     1.2744 r
  n2670 (net)                                   1      11.9756              0.0000     1.2744 r
  icc_place1900/INP (NBUFFX2)                                     0.0743    0.0022 &   1.2766 r
  icc_place1900/Z (NBUFFX2)                                       0.2259    0.1288 @   1.4054 r
  mem_cmd_o[42] (net)                           5     126.2886              0.0000     1.4054 r
  mem_cmd_o[42] (out)                                             0.2480    0.0577 @   1.4631 r
  data arrival time                                                                    1.4631

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4631
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4369


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1804/S (MUX21X1)                                               0.4686    0.0099 @   1.1321 r
  U1804/Q (MUX21X1)                                               0.3664    0.2553 @   1.3874 f
  io_cmd_o[24] (net)                            5     111.2342              0.0000     1.3874 f
  io_cmd_o[24] (out)                                              0.3737    0.0753 @   1.4628 f
  data arrival time                                                                    1.4628

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4628
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4372


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1798/S (MUX21X1)                                               0.4686    0.0101 @   1.1323 r
  U1798/Q (MUX21X1)                                               0.0790    0.1472     1.2795 r
  n4594 (net)                                   1      13.7537              0.0000     1.2795 r
  icc_place1910/INP (NBUFFX2)                                     0.0790    0.0006 &   1.2801 r
  icc_place1910/Z (NBUFFX2)                                       0.2321    0.1320 @   1.4120 r
  mem_cmd_o[21] (net)                           4     130.2470              0.0000     1.4120 r
  mem_cmd_o[21] (out)                                             0.2549    0.0505 @   1.4626 r
  data arrival time                                                                    1.4626

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4626
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4374


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1798/S (MUX21X1)                                               0.4418    0.0096 @   1.1612 f
  U1798/Q (MUX21X1)                                               0.0745    0.1153     1.2765 f
  n4594 (net)                                   1      13.6945              0.0000     1.2765 f
  icc_place1910/INP (NBUFFX2)                                     0.0745    0.0006 &   1.2771 f
  icc_place1910/Z (NBUFFX2)                                       0.2235    0.1348 @   1.4118 f
  mem_cmd_o[21] (net)                           4     130.0222              0.0000     1.4118 f
  mem_cmd_o[21] (out)                                             0.2471    0.0502 @   1.4620 f
  data arrival time                                                                    1.4620

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4620
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4380


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  icc_clock1851/S (MUX21X1)                                       0.4412    0.0011 @   1.1526 f
  icc_clock1851/Q (MUX21X1)                                       0.4025    0.2686 @   1.4212 f
  io_cmd_o[25] (net)                            6     122.7189              0.0000     1.4212 f
  io_cmd_o[25] (out)                                              0.4116    0.0407 @   1.4619 f
  data arrival time                                                                    1.4619

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4619
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4381


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1840/S (MUX21X1)                                               0.4418    0.0078 @   1.1593 f
  U1840/Q (MUX21X1)                                               0.0700    0.1119     1.2712 f
  n2670 (net)                                   1      11.9164              0.0000     1.2712 f
  icc_place1900/INP (NBUFFX2)                                     0.0700    0.0020 &   1.2731 f
  icc_place1900/Z (NBUFFX2)                                       0.2174    0.1315 @   1.4046 f
  mem_cmd_o[42] (net)                           5     126.0324              0.0000     1.4046 f
  mem_cmd_o[42] (out)                                             0.2402    0.0567 @   1.4613 f
  data arrival time                                                                    1.4613

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4613
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4387


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1772/S (MUX21X1)                                               0.4687    0.0106 @   1.1328 r
  U1772/Q (MUX21X1)                                               0.0484    0.1248     1.2576 r
  n2676 (net)                                   1       2.7125              0.0000     1.2576 r
  icc_place1914/INP (NBUFFX2)                                     0.0484    0.0000 &   1.2576 r
  icc_place1914/Z (NBUFFX2)                                       0.2648    0.1345 @   1.3922 r
  mem_cmd_o[8] (net)                            4     150.4126              0.0000     1.3922 r
  mem_cmd_o[8] (out)                                              0.2934    0.0690 @   1.4612 r
  data arrival time                                                                    1.4612

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4612
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4388


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1875/IN1 (AND2X2)                                              0.2290    0.0121 @   1.1005 f
  U1875/Q (AND2X2)                                                0.2189    0.1873 @   1.2878 f
  io_cmd_o[66] (net)                            4     117.9079              0.0000     1.2878 f
  U1876/INP (NBUFFX2)                                             0.2277    0.0389 @   1.3267 f
  U1876/Z (NBUFFX2)                                               0.0821    0.1055 @   1.4322 f
  mem_cmd_o[66] (net)                           1      39.4413              0.0000     1.4322 f
  mem_cmd_o[66] (out)                                             0.0828    0.0273 @   1.4595 f
  data arrival time                                                                    1.4595

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4595
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4405


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1814/S (MUX21X1)                                               0.4418    0.0085 @   1.1600 f
  U1814/Q (MUX21X1)                                               0.3384    0.2424 @   1.4024 f
  io_cmd_o[29] (net)                            4     102.3768              0.0000     1.4024 f
  io_cmd_o[29] (out)                                              0.3444    0.0568 @   1.4592 f
  data arrival time                                                                    1.4592

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4592
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4408


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1772/S (MUX21X1)                                               0.4419    0.0101 @   1.1616 f
  U1772/Q (MUX21X1)                                               0.0453    0.0916     1.2532 f
  n2676 (net)                                   1       2.6534              0.0000     1.2532 f
  icc_place1914/INP (NBUFFX2)                                     0.0453    0.0000 &   1.2532 f
  icc_place1914/Z (NBUFFX2)                                       0.2565    0.1395 @   1.3927 f
  mem_cmd_o[8] (net)                            4     150.1878              0.0000     1.3927 f
  mem_cmd_o[8] (out)                                              0.2849    0.0660 @   1.4587 f
  data arrival time                                                                    1.4587

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4587
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4413


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1826/S (MUX21X1)                                               0.4418    0.0092 @   1.1607 f
  U1826/Q (MUX21X1)                                               0.3663    0.2617 @   1.4224 r
  io_cmd_o[35] (net)                            5     107.2706              0.0000     1.4224 r
  io_cmd_o[35] (out)                                              0.3732    0.0361 @   1.4585 r
  data arrival time                                                                    1.4585

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4585
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4415


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1875/IN1 (AND2X2)                                              0.2398    0.0122 @   1.0859 r
  U1875/Q (AND2X2)                                                0.2190    0.1857 @   1.2716 r
  io_cmd_o[66] (net)                            4     118.1327              0.0000     1.2716 r
  U1876/INP (NBUFFX2)                                             0.2278    0.0390 @   1.3106 r
  U1876/Z (NBUFFX2)                                               0.0877    0.1160 @   1.4267 r
  mem_cmd_o[66] (net)                           1      39.4413              0.0000     1.4267 r
  mem_cmd_o[66] (out)                                             0.0883    0.0307 @   1.4573 r
  data arrival time                                                                    1.4573

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4573
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4427


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1830/S (MUX21X1)                                               0.4418    0.0094 @   1.1609 f
  U1830/Q (MUX21X1)                                               0.3762    0.2570 @   1.4180 f
  io_cmd_o[37] (net)                            5     114.1595              0.0000     1.4180 f
  io_cmd_o[37] (out)                                              0.3847    0.0391 @   1.4571 f
  data arrival time                                                                    1.4571

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4571
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4429


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1766/S (MUX21X1)                                               0.4415    0.0043 @   1.1558 f
  U1766/Q (MUX21X1)                                               0.3424    0.2445 @   1.4003 f
  io_cmd_o[5] (net)                             4     103.7837              0.0000     1.4003 f
  io_cmd_o[5] (out)                                               0.3483    0.0567 @   1.4570 f
  data arrival time                                                                    1.4570

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4570
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4430


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1796/S (MUX21X1)                                               0.4705    0.0085 @   1.1307 r
  U1796/Q (MUX21X1)                                               0.3366    0.2569 @   1.3876 r
  io_cmd_o[20] (net)                            4      98.7383              0.0000     1.3876 r
  io_cmd_o[20] (out)                                              0.3409    0.0692 @   1.4568 r
  data arrival time                                                                    1.4568

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4568
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4432


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1762/S (MUX21X1)                                               0.4417    0.0042 @   1.1557 f
  U1762/Q (MUX21X1)                                               0.3518    0.2591 @   1.4148 r
  io_cmd_o[2] (net)                             4     103.6356              0.0000     1.4148 r
  io_cmd_o[2] (out)                                               0.3566    0.0402 @   1.4550 r
  data arrival time                                                                    1.4550

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4550
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4450


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1824/S (MUX21X1)                                               0.4687    0.0084 @   1.1306 r
  U1824/Q (MUX21X1)                                               0.3883    0.2747 @   1.4052 r
  io_cmd_o[34] (net)                            4     114.6735              0.0000     1.4052 r
  io_cmd_o[34] (out)                                              0.3954    0.0469 @   1.4522 r
  data arrival time                                                                    1.4522

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4522
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4478


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1818/S (MUX21X1)                                               0.4687    0.0084 @   1.1305 r
  U1818/Q (MUX21X1)                                               0.3490    0.2512 @   1.3817 f
  io_cmd_o[31] (net)                            4     106.6111              0.0000     1.3817 f
  io_cmd_o[31] (out)                                              0.3540    0.0702 @   1.4519 f
  data arrival time                                                                    1.4519

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4519
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4481


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1907/IN1 (AND2X1)                                              0.2289    0.0130 @   1.1014 f
  U1907/Q (AND2X1)                                                0.2376    0.1889 @   1.2903 f
  io_cmd_o[82] (net)                            4      68.6898              0.0000     1.2903 f
  U1908/INP (NBUFFX2)                                             0.2388    0.0633 @   1.3536 f
  U1908/Z (NBUFFX2)                                               0.0473    0.0869     1.4406 f
  mem_cmd_o[82] (net)                           1      14.9894              0.0000     1.4406 f
  mem_cmd_o[82] (out)                                             0.0473    0.0112 &   1.4517 f
  data arrival time                                                                    1.4517

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4517
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4483


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1814/S (MUX21X1)                                               0.4687    0.0090 @   1.1312 r
  U1814/Q (MUX21X1)                                               0.3503    0.2603 @   1.3915 r
  io_cmd_o[29] (net)                            4     102.6016              0.0000     1.3915 r
  io_cmd_o[29] (out)                                              0.3560    0.0585 @   1.4501 r
  data arrival time                                                                    1.4501

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4501
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4499


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1764/S (MUX21X1)                                               0.4684    0.0045 @   1.1267 r
  U1764/Q (MUX21X1)                                               0.3488    0.2486 @   1.3753 f
  io_cmd_o[4] (net)                             4     105.8165              0.0000     1.3753 f
  io_cmd_o[4] (out)                                               0.3551    0.0733 @   1.4486 f
  data arrival time                                                                    1.4486

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4486
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4514


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  icc_clock1851/S (MUX21X1)                                       0.4681    0.0011 @   1.1233 r
  icc_clock1851/Q (MUX21X1)                                       0.4166    0.2836 @   1.4069 r
  io_cmd_o[25] (net)                            6     123.0625              0.0000     1.4069 r
  io_cmd_o[25] (out)                                              0.4254    0.0409 @   1.4478 r
  data arrival time                                                                    1.4478

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4478
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4522


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1766/S (MUX21X1)                                               0.4684    0.0045 @   1.1267 r
  U1766/Q (MUX21X1)                                               0.3543    0.2622 @   1.3889 r
  io_cmd_o[5] (net)                             4     104.0085              0.0000     1.3889 r
  io_cmd_o[5] (out)                                               0.3600    0.0584 @   1.4473 r
  data arrival time                                                                    1.4473

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4473
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4527


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1780/S (MUX21X1)                                               0.4417    0.0042 @   1.1557 f
  U1780/Q (MUX21X1)                                               0.3250    0.2482 @   1.4039 r
  io_cmd_o[12] (net)                            4      94.8289              0.0000     1.4039 r
  io_cmd_o[12] (out)                                              0.3295    0.0432 @   1.4471 r
  data arrival time                                                                    1.4471

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4471
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4529


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1788/S (MUX21X2)                                               0.4419    0.0104 @   1.1620 f
  U1788/Q (MUX21X2)                                               0.2897    0.2179 @   1.3798 f
  n2675 (net)                                   4     154.1078              0.0000     1.3798 f
  mem_cmd_o[16] (out)                                             0.3203    0.0665 @   1.4463 f
  data arrival time                                                                    1.4463

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4463
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4537


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1830/S (MUX21X1)                                               0.4686    0.0099 @   1.1321 r
  U1830/Q (MUX21X1)                                               0.3893    0.2734 @   1.4055 r
  io_cmd_o[37] (net)                            5     114.4374              0.0000     1.4055 r
  io_cmd_o[37] (out)                                              0.3975    0.0394 @   1.4448 r
  data arrival time                                                                    1.4448

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4448
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4552


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1907/IN1 (AND2X1)                                              0.2398    0.0131 @   1.0868 r
  U1907/Q (AND2X1)                                                0.2339    0.1824 @   1.2692 r
  io_cmd_o[82] (net)                            4      68.9146              0.0000     1.2692 r
  U1908/INP (NBUFFX2)                                             0.2351    0.0625 @   1.3317 r
  U1908/Z (NBUFFX2)                                               0.0521    0.0989     1.4306 r
  mem_cmd_o[82] (net)                           1      14.9894              0.0000     1.4306 r
  mem_cmd_o[82] (out)                                             0.0521    0.0139 &   1.4444 r
  data arrival time                                                                    1.4444

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4444
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4556


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1826/S (MUX21X1)                                               0.4418    0.0092 @   1.1607 f
  U1826/Q (MUX21X1)                                               0.3539    0.2477 @   1.4084 f
  io_cmd_o[35] (net)                            5     107.0009              0.0000     1.4084 f
  io_cmd_o[35] (out)                                              0.3610    0.0359 @   1.4443 f
  data arrival time                                                                    1.4443

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4443
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4557


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1778/S (MUX21X1)                                               0.4705    0.0078 @   1.1300 r
  U1778/Q (MUX21X1)                                               0.3275    0.2423 @   1.3723 f
  io_cmd_o[11] (net)                            4      99.7137              0.0000     1.3723 f
  io_cmd_o[11] (out)                                              0.3314    0.0687 @   1.4410 f
  data arrival time                                                                    1.4410

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4410
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4590


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1788/S (MUX21X2)                                               0.4687    0.0110 @   1.1331 r
  U1788/Q (MUX21X2)                                               0.2992    0.2402 @   1.3734 r
  n2675 (net)                                   4     154.3326              0.0000     1.3734 r
  mem_cmd_o[16] (out)                                             0.3301    0.0669 @   1.4403 r
  data arrival time                                                                    1.4403

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4403
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4597


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1796/S (MUX21X1)                                               0.4705    0.0085 @   1.1307 r
  U1796/Q (MUX21X1)                                               0.3250    0.2400 @   1.3706 f
  io_cmd_o[20] (net)                            4      98.5135              0.0000     1.3706 f
  io_cmd_o[20] (out)                                              0.3295    0.0693 @   1.4399 f
  data arrival time                                                                    1.4399

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4399
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4601


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1824/S (MUX21X1)                                               0.4687    0.0084 @   1.1306 r
  U1824/Q (MUX21X1)                                               0.3754    0.2602 @   1.3907 f
  io_cmd_o[34] (net)                            4     114.4487              0.0000     1.3907 f
  io_cmd_o[34] (out)                                              0.3828    0.0486 @   1.4393 f
  data arrival time                                                                    1.4393

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4393
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4607


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1943/IN1 (AND2X1)                                              0.2288    0.0143 @   1.1027 f
  U1943/Q (AND2X1)                                                0.2851    0.2097 @   1.3125 f
  io_cmd_o[100] (net)                           4      84.1573              0.0000     1.3125 f
  U1944/INP (NBUFFX2)                                             0.2874    0.0450 @   1.3574 f
  U1944/Z (NBUFFX2)                                               0.0382    0.0802     1.4376 f
  mem_cmd_o[100] (net)                          1       5.9134              0.0000     1.4376 f
  mem_cmd_o[100] (out)                                            0.0382    0.0001 &   1.4377 f
  data arrival time                                                                    1.4377

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4377
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4623


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1762/S (MUX21X1)                                               0.4417    0.0042 @   1.1557 f
  U1762/Q (MUX21X1)                                               0.3399    0.2449 @   1.4006 f
  io_cmd_o[2] (net)                             4     103.4108              0.0000     1.4006 f
  io_cmd_o[2] (out)                                               0.3449    0.0351 @   1.4357 f
  data arrival time                                                                    1.4357

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4357
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4643


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1798/S (MUX21X1)                                               0.4686    0.0101 @   1.1323 r
  U1798/Q (MUX21X1)                                               0.0745    0.1166     1.2489 f
  n4594 (net)                                   1      13.6945              0.0000     1.2489 f
  icc_place1910/INP (NBUFFX2)                                     0.0745    0.0006 &   1.2495 f
  icc_place1910/Z (NBUFFX2)                                       0.2235    0.1348 @   1.3843 f
  mem_cmd_o[21] (net)                           4     130.0222              0.0000     1.3843 f
  mem_cmd_o[21] (out)                                             0.2471    0.0502 @   1.4344 f
  data arrival time                                                                    1.4344

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4344
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4656


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  icc_clock1851/S (MUX21X1)                                       0.4681    0.0011 @   1.1233 r
  icc_clock1851/Q (MUX21X1)                                       0.4025    0.2701 @   1.3935 f
  io_cmd_o[25] (net)                            6     122.7189              0.0000     1.3935 f
  io_cmd_o[25] (out)                                              0.4116    0.0407 @   1.4341 f
  data arrival time                                                                    1.4341

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4341
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4659


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1840/S (MUX21X1)                                               0.4686    0.0082 @   1.1304 r
  U1840/Q (MUX21X1)                                               0.0700    0.1132     1.2436 f
  n2670 (net)                                   1      11.9164              0.0000     1.2436 f
  icc_place1900/INP (NBUFFX2)                                     0.0700    0.0020 &   1.2455 f
  icc_place1900/Z (NBUFFX2)                                       0.2174    0.1315 @   1.3770 f
  mem_cmd_o[42] (net)                           5     126.0324              0.0000     1.3770 f
  mem_cmd_o[42] (out)                                             0.2402    0.0567 @   1.4337 f
  data arrival time                                                                    1.4337

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4337
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4663


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1826/S (MUX21X1)                                               0.4687    0.0097 @   1.1319 r
  U1826/Q (MUX21X1)                                               0.3663    0.2651 @   1.3970 r
  io_cmd_o[35] (net)                            5     107.2706              0.0000     1.3970 r
  io_cmd_o[35] (out)                                              0.3732    0.0361 @   1.4331 r
  data arrival time                                                                    1.4331

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4331
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4669


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1889/INP (NBUFFX2)                                     0.2880    0.0171 @   0.8506 f
  icc_place1889/Z (NBUFFX2)                                       0.4412    0.3009 @   1.1515 f
  n2560 (net)                                  52     291.4998              0.0000     1.1515 f
  U1780/S (MUX21X1)                                               0.4417    0.0042 @   1.1557 f
  U1780/Q (MUX21X1)                                               0.3137    0.2326 @   1.3883 f
  io_cmd_o[12] (net)                            4      94.6041              0.0000     1.3883 f
  io_cmd_o[12] (out)                                              0.3184    0.0443 @   1.4326 f
  data arrival time                                                                    1.4326

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4326
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4674


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1814/S (MUX21X1)                                               0.4687    0.0090 @   1.1312 r
  U1814/Q (MUX21X1)                                               0.3384    0.2439 @   1.3751 f
  io_cmd_o[29] (net)                            4     102.3768              0.0000     1.3751 f
  io_cmd_o[29] (out)                                              0.3444    0.0568 @   1.4319 f
  data arrival time                                                                    1.4319

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4319
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4681


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1772/S (MUX21X1)                                               0.4687    0.0106 @   1.1328 r
  U1772/Q (MUX21X1)                                               0.0453    0.0928     1.2256 f
  n2676 (net)                                   1       2.6534              0.0000     1.2256 f
  icc_place1914/INP (NBUFFX2)                                     0.0453    0.0000 &   1.2256 f
  icc_place1914/Z (NBUFFX2)                                       0.2565    0.1395 @   1.3650 f
  mem_cmd_o[8] (net)                            4     150.1878              0.0000     1.3650 f
  mem_cmd_o[8] (out)                                              0.2849    0.0660 @   1.4311 f
  data arrival time                                                                    1.4311

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4311
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4689


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1830/S (MUX21X1)                                               0.4686    0.0099 @   1.1321 r
  U1830/Q (MUX21X1)                                               0.3762    0.2586 @   1.3907 f
  io_cmd_o[37] (net)                            5     114.1595              0.0000     1.3907 f
  io_cmd_o[37] (out)                                              0.3847    0.0391 @   1.4298 f
  data arrival time                                                                    1.4298

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4298
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4702


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1766/S (MUX21X1)                                               0.4684    0.0045 @   1.1267 r
  U1766/Q (MUX21X1)                                               0.3424    0.2460 @   1.3727 f
  io_cmd_o[5] (net)                             4     103.7837              0.0000     1.3727 f
  io_cmd_o[5] (out)                                               0.3483    0.0567 @   1.4294 f
  data arrival time                                                                    1.4294

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4294
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4706


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1762/S (MUX21X1)                                               0.4685    0.0045 @   1.1267 r
  U1762/Q (MUX21X1)                                               0.3518    0.2625 @   1.3892 r
  io_cmd_o[2] (net)                             4     103.6356              0.0000     1.3892 r
  io_cmd_o[2] (out)                                               0.3566    0.0402 @   1.4294 r
  data arrival time                                                                    1.4294

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4294
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4706


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1943/IN1 (AND2X1)                                              0.2397    0.0144 @   1.0882 r
  U1943/Q (AND2X1)                                                0.2791    0.1996 @   1.2878 r
  io_cmd_o[100] (net)                           4      84.3821              0.0000     1.2878 r
  U1944/INP (NBUFFX2)                                             0.2815    0.0442 @   1.3320 r
  U1944/Z (NBUFFX2)                                               0.0429    0.0950     1.4270 r
  mem_cmd_o[100] (net)                          1       5.9134              0.0000     1.4270 r
  mem_cmd_o[100] (out)                                            0.0429    0.0001 &   1.4271 r
  data arrival time                                                                    1.4271

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4271
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4729


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1887/IN1 (AND2X1)                                              0.2289    0.0095 @   1.0979 f
  U1887/Q (AND2X1)                                                0.1746    0.1590 @   1.2569 f
  io_cmd_o[72] (net)                            4      49.7373              0.0000     1.2569 f
  U1888/INP (NBUFFX2)                                             0.1749    0.0766 @   1.3335 f
  U1888/Z (NBUFFX2)                                               0.0379    0.0751     1.4086 f
  mem_cmd_o[72] (net)                           1       9.7590              0.0000     1.4086 f
  mem_cmd_o[72] (out)                                             0.0379    0.0155 &   1.4241 f
  data arrival time                                                                    1.4241

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4241
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4759


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1905/IN1 (AND2X1)                                              0.2289    0.0135 @   1.1019 f
  U1905/Q (AND2X1)                                                0.3071    0.2187 @   1.3207 f
  io_cmd_o[81] (net)                            4      90.4604              0.0000     1.3207 f
  U1906/INP (NBUFFX2)                                             0.3092    0.0249 @   1.3455 f
  U1906/Z (NBUFFX2)                                               0.0360    0.0785     1.4241 f
  mem_cmd_o[81] (net)                           1       3.3870              0.0000     1.4241 f
  mem_cmd_o[81] (out)                                             0.0360    0.0000 &   1.4241 f
  data arrival time                                                                    1.4241

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4241
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4759


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1780/S (MUX21X1)                                               0.4685    0.0045 @   1.1267 r
  U1780/Q (MUX21X1)                                               0.3250    0.2516 @   1.3783 r
  io_cmd_o[12] (net)                            4      94.8289              0.0000     1.3783 r
  io_cmd_o[12] (out)                                              0.3295    0.0432 @   1.4215 r
  data arrival time                                                                    1.4215

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4215
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4785


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1788/S (MUX21X2)                                               0.4687    0.0110 @   1.1331 r
  U1788/Q (MUX21X2)                                               0.2897    0.2198 @   1.3530 f
  n2675 (net)                                   4     154.1078              0.0000     1.3530 f
  mem_cmd_o[16] (out)                                             0.3203    0.0665 @   1.4194 f
  data arrival time                                                                    1.4194

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4194
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4806


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1931/IN1 (AND2X1)                                              0.2289    0.0139 @   1.1024 f
  U1931/Q (AND2X1)                                                0.4136    0.2719 @   1.3743 f
  io_cmd_o[94] (net)                            4     124.4003              0.0000     1.3743 f
  io_cmd_o[94] (out)                                              0.4170    0.0450 @   1.4193 f
  data arrival time                                                                    1.4193

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4193
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4807


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1887/IN1 (AND2X1)                                              0.2398    0.0095 @   1.0833 r
  U1887/Q (AND2X1)                                                0.1760    0.1578 @   1.2411 r
  io_cmd_o[72] (net)                            4      49.9621              0.0000     1.2411 r
  U1888/INP (NBUFFX2)                                             0.1763    0.0764 @   1.3174 r
  U1888/Z (NBUFFX2)                                               0.0420    0.0841     1.4016 r
  mem_cmd_o[72] (net)                           1       9.7590              0.0000     1.4016 r
  mem_cmd_o[72] (out)                                             0.0420    0.0173 &   1.4189 r
  data arrival time                                                                    1.4189

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4189
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4811


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1963/IN1 (AND2X1)                                              0.2289    0.0139 @   1.1023 f
  U1963/Q (AND2X1)                                                0.2301    0.1848 @   1.2871 f
  io_cmd_o[110] (net)                           4      66.1950              0.0000     1.2871 f
  U1964/INP (NBUFFX2)                                             0.2312    0.0402 @   1.3273 f
  U1964/Z (NBUFFX2)                                               0.0409    0.0808     1.4081 f
  mem_cmd_o[110] (net)                          1      10.0933              0.0000     1.4081 f
  mem_cmd_o[110] (out)                                            0.0409    0.0093 &   1.4174 f
  data arrival time                                                                    1.4174

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4174
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4826


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1826/S (MUX21X1)                                               0.4687    0.0097 @   1.1319 r
  U1826/Q (MUX21X1)                                               0.3539    0.2493 @   1.3811 f
  io_cmd_o[35] (net)                            5     107.0009              0.0000     1.3811 f
  io_cmd_o[35] (out)                                              0.3610    0.0359 @   1.4171 f
  data arrival time                                                                    1.4171

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4171
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4829


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1905/IN1 (AND2X1)                                              0.2397    0.0136 @   1.0874 r
  U1905/Q (AND2X1)                                                0.3001    0.2069 @   1.2943 r
  io_cmd_o[81] (net)                            4      90.6852              0.0000     1.2943 r
  U1906/INP (NBUFFX2)                                             0.3023    0.0248 @   1.3191 r
  U1906/Z (NBUFFX2)                                               0.0408    0.0945     1.4136 r
  mem_cmd_o[81] (net)                           1       3.3870              0.0000     1.4136 r
  mem_cmd_o[81] (out)                                             0.0408    0.0000 &   1.4136 r
  data arrival time                                                                    1.4136

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4136
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4864


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1895/IN1 (AND2X1)                                              0.2289    0.0096 @   1.0980 f
  U1895/Q (AND2X1)                                                0.2375    0.1878 @   1.2858 f
  io_cmd_o[76] (net)                            4      69.4879              0.0000     1.2858 f
  U1896/INP (NBUFFX2)                                             0.2388    0.0405 @   1.3263 f
  U1896/Z (NBUFFX2)                                               0.0436    0.0836     1.4098 f
  mem_cmd_o[76] (net)                           1      11.9610              0.0000     1.4098 f
  mem_cmd_o[76] (out)                                             0.0436    0.0023 &   1.4122 f
  data arrival time                                                                    1.4122

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4122
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4878


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1923/IN1 (AND2X1)                                              0.2289    0.0133 @   1.1017 f
  U1923/Q (AND2X1)                                                0.2434    0.1931 @   1.2948 f
  io_cmd_o[90] (net)                            4      71.0984              0.0000     1.2948 f
  U1924/INP (NBUFFX2)                                             0.2443    0.0190 @   1.3138 f
  U1924/Z (NBUFFX2)                                               0.0451    0.0852     1.3991 f
  mem_cmd_o[90] (net)                           1      12.9941              0.0000     1.3991 f
  mem_cmd_o[90] (out)                                             0.0451    0.0121 &   1.4112 f
  data arrival time                                                                    1.4112

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4112
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4888


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1881/IN1 (AND2X1)                                              0.2289    0.0096 @   1.0980 f
  U1881/Q (AND2X1)                                                0.2475    0.1923 @   1.2903 f
  io_cmd_o[69] (net)                            4      72.5513              0.0000     1.2903 f
  U1882/INP (NBUFFX2)                                             0.2492    0.0190 @   1.3092 f
  U1882/Z (NBUFFX2)                                               0.0482    0.0882     1.3975 f
  mem_cmd_o[69] (net)                           1      15.3249              0.0000     1.3975 f
  mem_cmd_o[69] (out)                                             0.0482    0.0134 &   1.4108 f
  data arrival time                                                                    1.4108

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4108
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4892


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1963/IN1 (AND2X1)                                              0.2397    0.0140 @   1.0878 r
  U1963/Q (AND2X1)                                                0.2241    0.1776 @   1.2654 r
  io_cmd_o[110] (net)                           4      66.4198              0.0000     1.2654 r
  U1964/INP (NBUFFX2)                                             0.2253    0.0398 @   1.3051 r
  U1964/Z (NBUFFX2)                                               0.0453    0.0920     1.3972 r
  mem_cmd_o[110] (net)                          1      10.0933              0.0000     1.3972 r
  mem_cmd_o[110] (out)                                            0.0453    0.0118 &   1.4090 r
  data arrival time                                                                    1.4090

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4090
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4910


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1762/S (MUX21X1)                                               0.4685    0.0045 @   1.1267 r
  U1762/Q (MUX21X1)                                               0.3399    0.2464 @   1.3731 f
  io_cmd_o[2] (net)                             4     103.4108              0.0000     1.3731 f
  io_cmd_o[2] (out)                                               0.3449    0.0351 @   1.4082 f
  data arrival time                                                                    1.4082

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4082
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4918


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1937/IN1 (AND2X1)                                              0.2289    0.0138 @   1.1022 f
  U1937/Q (AND2X1)                                                0.2354    0.1867 @   1.2889 f
  io_cmd_o[97] (net)                            4      68.8050              0.0000     1.2889 f
  U1938/INP (NBUFFX2)                                             0.2367    0.0330 @   1.3219 f
  U1938/Z (NBUFFX2)                                               0.0404    0.0806     1.4025 f
  mem_cmd_o[97] (net)                           1       9.4888              0.0000     1.4025 f
  mem_cmd_o[97] (out)                                             0.0404    0.0056 &   1.4081 f
  data arrival time                                                                    1.4081

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4081
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4919


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1899/IN1 (AND2X1)                                              0.2297    0.0098 @   1.0982 f
  U1899/Q (AND2X1)                                                0.2424    0.1918 @   1.2900 f
  io_cmd_o[78] (net)                            4      70.3927              0.0000     1.2900 f
  U1900/INP (NBUFFX2)                                             0.2436    0.0214 @   1.3114 f
  U1900/Z (NBUFFX2)                                               0.0468    0.0867     1.3981 f
  mem_cmd_o[78] (net)                           1      14.4039              0.0000     1.3981 f
  mem_cmd_o[78] (out)                                             0.0468    0.0099 &   1.4080 f
  data arrival time                                                                    1.4080

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4080
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4920


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1889/INP (NBUFFX2)                                     0.2989    0.0163 @   0.8263 r
  icc_place1889/Z (NBUFFX2)                                       0.4681    0.2959 @   1.1222 r
  n2560 (net)                                  52     295.8175              0.0000     1.1222 r
  U1780/S (MUX21X1)                                               0.4685    0.0045 @   1.1267 r
  U1780/Q (MUX21X1)                                               0.3137    0.2341 @   1.3608 f
  io_cmd_o[12] (net)                            4      94.6041              0.0000     1.3608 f
  io_cmd_o[12] (out)                                              0.3184    0.0443 @   1.4051 f
  data arrival time                                                                    1.4051

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4051
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4949


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1881/IN1 (AND2X1)                                              0.2398    0.0096 @   1.0834 r
  U1881/Q (AND2X1)                                                0.2435    0.1854 @   1.2688 r
  io_cmd_o[69] (net)                            4      72.7761              0.0000     1.2688 r
  U1882/INP (NBUFFX2)                                             0.2453    0.0187 @   1.2876 r
  U1882/Z (NBUFFX2)                                               0.0531    0.1008     1.3883 r
  mem_cmd_o[69] (net)                           1      15.3249              0.0000     1.3883 r
  mem_cmd_o[69] (out)                                             0.0531    0.0167 &   1.4050 r
  data arrival time                                                                    1.4050

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4050
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4950


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1895/IN1 (AND2X1)                                              0.2398    0.0096 @   1.0834 r
  U1895/Q (AND2X1)                                                0.2340    0.1817 @   1.2651 r
  io_cmd_o[76] (net)                            4      69.7127              0.0000     1.2651 r
  U1896/INP (NBUFFX2)                                             0.2354    0.0399 @   1.3050 r
  U1896/Z (NBUFFX2)                                               0.0482    0.0956     1.4006 r
  mem_cmd_o[76] (net)                           1      11.9610              0.0000     1.4006 r
  mem_cmd_o[76] (out)                                             0.0482    0.0028 &   1.4034 r
  data arrival time                                                                    1.4034

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4034
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4966


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1923/IN1 (AND2X1)                                              0.2398    0.0134 @   1.0872 r
  U1923/Q (AND2X1)                                                0.2410    0.1833 @   1.2705 r
  io_cmd_o[90] (net)                            4      71.3231              0.0000     1.2705 r
  U1924/INP (NBUFFX2)                                             0.2419    0.0194 @   1.2898 r
  U1924/Z (NBUFFX2)                                               0.0499    0.0978     1.3876 r
  mem_cmd_o[90] (net)                           1      12.9941              0.0000     1.3876 r
  mem_cmd_o[90] (out)                                             0.0499    0.0154 &   1.4030 r
  data arrival time                                                                    1.4030

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4030
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4970


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1945/IN1 (AND2X1)                                              0.2289    0.0138 @   1.1022 f
  U1945/Q (AND2X1)                                                0.2414    0.1895 @   1.2917 f
  io_cmd_o[101] (net)                           4      70.6465              0.0000     1.2917 f
  U1946/INP (NBUFFX2)                                             0.2428    0.0305 @   1.3222 f
  U1946/Z (NBUFFX2)                                               0.0368    0.0777     1.3999 f
  mem_cmd_o[101] (net)                          1       6.3619              0.0000     1.3999 f
  mem_cmd_o[101] (out)                                            0.0368    0.0028 &   1.4027 f
  data arrival time                                                                    1.4027

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4027
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4973


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1901/IN1 (AND2X1)                                              0.2290    0.0125 @   1.1009 f
  U1901/Q (AND2X1)                                                0.2048    0.1733 @   1.2742 f
  io_cmd_o[79] (net)                            4      58.8041              0.0000     1.2742 f
  U1902/INP (NBUFFX2)                                             0.2055    0.0323 @   1.3065 f
  U1902/Z (NBUFFX2)                                               0.0493    0.0864 @   1.3929 f
  mem_cmd_o[79] (net)                           1      18.2593              0.0000     1.3929 f
  mem_cmd_o[79] (out)                                             0.0493    0.0090 @   1.4019 f
  data arrival time                                                                    1.4019

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4019
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4981


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1937/IN1 (AND2X1)                                              0.2397    0.0139 @   1.0877 r
  U1937/Q (AND2X1)                                                0.2320    0.1808 @   1.2685 r
  io_cmd_o[97] (net)                            4      69.0298              0.0000     1.2685 r
  U1938/INP (NBUFFX2)                                             0.2333    0.0330 @   1.3015 r
  U1938/Z (NBUFFX2)                                               0.0450    0.0926     1.3941 r
  mem_cmd_o[97] (net)                           1       9.4888              0.0000     1.3941 r
  mem_cmd_o[97] (out)                                             0.0450    0.0071 &   1.4012 r
  data arrival time                                                                    1.4012

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4012
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4988


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1961/IN1 (AND2X1)                                              0.2288    0.0142 @   1.1027 f
  U1961/Q (AND2X1)                                                0.2296    0.1844 @   1.2870 f
  io_cmd_o[109] (net)                           4      65.9545              0.0000     1.2870 f
  U1962/INP (NBUFFX2)                                             0.2308    0.0274 @   1.3145 f
  U1962/Z (NBUFFX2)                                               0.0406    0.0805     1.3949 f
  mem_cmd_o[109] (net)                          1       9.8572              0.0000     1.3949 f
  mem_cmd_o[109] (out)                                            0.0406    0.0048 &   1.3998 f
  data arrival time                                                                    1.3998

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3998
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5002


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1899/IN1 (AND2X1)                                              0.2405    0.0099 @   1.0836 r
  U1899/Q (AND2X1)                                                0.2402    0.1819 @   1.2656 r
  io_cmd_o[78] (net)                            4      70.6175              0.0000     1.2656 r
  U1900/INP (NBUFFX2)                                             0.2414    0.0217 @   1.2873 r
  U1900/Z (NBUFFX2)                                               0.0517    0.0992     1.3865 r
  mem_cmd_o[78] (net)                           1      14.4039              0.0000     1.3865 r
  mem_cmd_o[78] (out)                                             0.0517    0.0122 &   1.3988 r
  data arrival time                                                                    1.3988

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3988
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5012


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1927/IN1 (AND2X1)                                              0.2289    0.0135 @   1.1019 f
  U1927/Q (AND2X1)                                                0.2149    0.1781 @   1.2800 f
  io_cmd_o[92] (net)                            4      61.8282              0.0000     1.2800 f
  U1928/INP (NBUFFX2)                                             0.2157    0.0276 @   1.3075 f
  U1928/Z (NBUFFX2)                                               0.0436    0.0823     1.3898 f
  mem_cmd_o[92] (net)                           1      12.7960              0.0000     1.3898 f
  mem_cmd_o[92] (out)                                             0.0436    0.0080 &   1.3979 f
  data arrival time                                                                    1.3979

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3979
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5021


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1947/IN1 (AND2X1)                                              0.2288    0.0143 @   1.1027 f
  U1947/Q (AND2X1)                                                0.2186    0.1796 @   1.2823 f
  io_cmd_o[102] (net)                           4      62.8332              0.0000     1.2823 f
  U1948/INP (NBUFFX2)                                             0.2195    0.0260 @   1.3083 f
  U1948/Z (NBUFFX2)                                               0.0428    0.0818     1.3901 f
  mem_cmd_o[102] (net)                          1      12.0152              0.0000     1.3901 f
  mem_cmd_o[102] (out)                                            0.0428    0.0054 &   1.3955 f
  data arrival time                                                                    1.3955

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3955
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5045


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1945/IN1 (AND2X1)                                              0.2397    0.0139 @   1.0877 r
  U1945/Q (AND2X1)                                                0.2377    0.1831 @   1.2708 r
  io_cmd_o[101] (net)                           4      70.8712              0.0000     1.2708 r
  U1946/INP (NBUFFX2)                                             0.2392    0.0304 @   1.3011 r
  U1946/Z (NBUFFX2)                                               0.0413    0.0900     1.3912 r
  mem_cmd_o[101] (net)                          1       6.3619              0.0000     1.3912 r
  mem_cmd_o[101] (out)                                            0.0413    0.0036 &   1.3947 r
  data arrival time                                                                    1.3947

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3947
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5053


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1901/IN1 (AND2X1)                                              0.2398    0.0126 @   1.0863 r
  U1901/Q (AND2X1)                                                0.2042    0.1675 @   1.2538 r
  io_cmd_o[79] (net)                            4      59.0289              0.0000     1.2538 r
  U1902/INP (NBUFFX2)                                             0.2049    0.0328 @   1.2866 r
  U1902/Z (NBUFFX2)                                               0.0541    0.0966 @   1.3833 r
  mem_cmd_o[79] (net)                           1      18.2593              0.0000     1.3833 r
  mem_cmd_o[79] (out)                                             0.0541    0.0109 @   1.3942 r
  data arrival time                                                                    1.3942

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3942
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5058


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1955/IN1 (AND2X1)                                              0.2288    0.0143 @   1.1027 f
  U1955/Q (AND2X1)                                                0.2225    0.1810 @   1.2837 f
  io_cmd_o[106] (net)                           4      63.8373              0.0000     1.2837 f
  U1956/INP (NBUFFX2)                                             0.2236    0.0181 @   1.3018 f
  U1956/Z (NBUFFX2)                                               0.0424    0.0816     1.3835 f
  mem_cmd_o[106] (net)                          1      11.5316              0.0000     1.3835 f
  mem_cmd_o[106] (out)                                            0.0424    0.0101 &   1.3936 f
  data arrival time                                                                    1.3936

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5064


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1927/IN1 (AND2X1)                                              0.2397    0.0136 @   1.0873 r
  U1927/Q (AND2X1)                                                0.2139    0.1713 @   1.2587 r
  io_cmd_o[92] (net)                            4      62.0529              0.0000     1.2587 r
  U1928/INP (NBUFFX2)                                             0.2148    0.0281 @   1.2868 r
  U1928/Z (NBUFFX2)                                               0.0482    0.0933     1.3801 r
  mem_cmd_o[92] (net)                           1      12.7960              0.0000     1.3801 r
  mem_cmd_o[92] (out)                                             0.0482    0.0101 &   1.3902 r
  data arrival time                                                                    1.3902

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3902
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5098


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1961/IN1 (AND2X1)                                              0.2397    0.0143 @   1.0881 r
  U1961/Q (AND2X1)                                                0.2236    0.1772 @   1.2653 r
  io_cmd_o[109] (net)                           4      66.1792              0.0000     1.2653 r
  U1962/INP (NBUFFX2)                                             0.2248    0.0268 @   1.2921 r
  U1962/Z (NBUFFX2)                                               0.0449    0.0917     1.3838 r
  mem_cmd_o[109] (net)                          1       9.8572              0.0000     1.3838 r
  mem_cmd_o[109] (out)                                            0.0449    0.0060 &   1.3899 r
  data arrival time                                                                    1.3899

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3899
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5101


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1975/IN1 (AND2X1)                                              0.2280    0.0045 @   1.0929 f
  U1975/Q (AND2X1)                                                0.3730    0.2554 @   1.3483 f
  io_cmd_o[116] (net)                           4     112.5874              0.0000     1.3483 f
  io_cmd_o[116] (out)                                             0.3756    0.0402 @   1.3885 f
  data arrival time                                                                    1.3885

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3885
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5115


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1879/IN1 (AND2X1)                                              0.2290    0.0116 @   1.1000 f
  U1879/Q (AND2X1)                                                0.2049    0.1731 @   1.2731 f
  io_cmd_o[68] (net)                            4      58.7339              0.0000     1.2731 f
  U1880/INP (NBUFFX2)                                             0.2057    0.0144 @   1.2875 f
  U1880/Z (NBUFFX2)                                               0.0537    0.0896 @   1.3770 f
  mem_cmd_o[68] (net)                           1      22.0593              0.0000     1.3770 f
  mem_cmd_o[68] (out)                                             0.0538    0.0106 @   1.3877 f
  data arrival time                                                                    1.3877

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3877
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5123


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1955/IN1 (AND2X1)                                              0.2397    0.0144 @   1.0881 r
  U1955/Q (AND2X1)                                                0.2196    0.1759 @   1.2641 r
  io_cmd_o[106] (net)                           4      64.0620              0.0000     1.2641 r
  U1956/INP (NBUFFX2)                                             0.2207    0.0179 @   1.2820 r
  U1956/Z (NBUFFX2)                                               0.0469    0.0929     1.3749 r
  mem_cmd_o[106] (net)                          1      11.5316              0.0000     1.3749 r
  mem_cmd_o[106] (out)                                            0.0469    0.0128 &   1.3877 r
  data arrival time                                                                    1.3877

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3877
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5123


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1858/IN1 (AND2X1)                                              0.2289    0.0094 @   1.0979 f
  U1858/Q (AND2X1)                                                0.2238    0.1820 @   1.2799 f
  io_cmd_o[58] (net)                            4      64.3973              0.0000     1.2799 f
  U1859/INP (NBUFFX2)                                             0.2248    0.0151 @   1.2950 f
  U1859/Z (NBUFFX2)                                               0.0482    0.0867     1.3817 f
  mem_cmd_o[58] (net)                           1      16.2249              0.0000     1.3817 f
  mem_cmd_o[58] (out)                                             0.0482    0.0051 &   1.3868 f
  data arrival time                                                                    1.3868

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3868
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5132


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1947/IN1 (AND2X1)                                              0.2397    0.0144 @   1.0882 r
  U1947/Q (AND2X1)                                                0.2176    0.1724 @   1.2605 r
  io_cmd_o[102] (net)                           4      63.0580              0.0000     1.2605 r
  U1948/INP (NBUFFX2)                                             0.2184    0.0261 @   1.2866 r
  U1948/Z (NBUFFX2)                                               0.0474    0.0931     1.3797 r
  mem_cmd_o[102] (net)                          1      12.0152              0.0000     1.3797 r
  mem_cmd_o[102] (out)                                            0.0474    0.0067 &   1.3864 r
  data arrival time                                                                    1.3864

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3864
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5136


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1949/IN1 (AND2X1)                                              0.2288    0.0142 @   1.1027 f
  U1949/Q (AND2X1)                                                0.2387    0.1916 @   1.2943 f
  io_cmd_o[103] (net)                           4      70.0385              0.0000     1.2943 f
  U1950/INP (NBUFFX2)                                             0.2394    0.0091 @   1.3034 f
  U1950/Z (NBUFFX2)                                               0.0408    0.0811     1.3844 f
  mem_cmd_o[103] (net)                          1       9.6918              0.0000     1.3844 f
  mem_cmd_o[103] (out)                                            0.0408    0.0017 &   1.3862 f
  data arrival time                                                                    1.3862

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3862
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5138


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1925/IN1 (AND2X1)                                              0.2290    0.0127 @   1.1012 f
  U1925/Q (AND2X1)                                                0.2257    0.1834 @   1.2846 f
  io_cmd_o[91] (net)                            4      65.1647              0.0000     1.2846 f
  U1926/INP (NBUFFX2)                                             0.2266    0.0190 @   1.3036 f
  U1926/Z (NBUFFX2)                                               0.0420    0.0815     1.3850 f
  mem_cmd_o[91] (net)                           1      11.1188              0.0000     1.3850 f
  mem_cmd_o[91] (out)                                             0.0420    0.0004 &   1.3855 f
  data arrival time                                                                    1.3855

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3855
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5145


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1931/IN1 (AND2X1)                                              0.2397    0.0140 @   1.0878 r
  U1931/Q (AND2X1)                                                0.4009    0.2505 @   1.3383 r
  io_cmd_o[94] (net)                            4     124.6250              0.0000     1.3383 r
  io_cmd_o[94] (out)                                              0.4044    0.0441 @   1.3824 r
  data arrival time                                                                    1.3824

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3824
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5176


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1879/IN1 (AND2X1)                                              0.2398    0.0117 @   1.0854 r
  U1879/Q (AND2X1)                                                0.2044    0.1675 @   1.2529 r
  io_cmd_o[68] (net)                            4      58.9587              0.0000     1.2529 r
  U1880/INP (NBUFFX2)                                             0.2052    0.0162 @   1.2691 r
  U1880/Z (NBUFFX2)                                               0.0587    0.0997 @   1.3688 r
  mem_cmd_o[68] (net)                           1      22.0593              0.0000     1.3688 r
  mem_cmd_o[68] (out)                                             0.0587    0.0126 @   1.3813 r
  data arrival time                                                                    1.3813

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5187


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1858/IN1 (AND2X1)                                              0.2398    0.0095 @   1.0833 r
  U1858/Q (AND2X1)                                                0.2224    0.1741 @   1.2574 r
  io_cmd_o[58] (net)                            4      64.6221              0.0000     1.2574 r
  U1859/INP (NBUFFX2)                                             0.2236    0.0153 @   1.2727 r
  U1859/Z (NBUFFX2)                                               0.0531    0.0981     1.3708 r
  mem_cmd_o[58] (net)                           1      16.2249              0.0000     1.3708 r
  mem_cmd_o[58] (out)                                             0.0531    0.0061 &   1.3769 r
  data arrival time                                                                    1.3769

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3769
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5231


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1949/IN1 (AND2X1)                                              0.2397    0.0143 @   1.0881 r
  U1949/Q (AND2X1)                                                0.2363    0.1826 @   1.2707 r
  io_cmd_o[103] (net)                           4      70.2633              0.0000     1.2707 r
  U1950/INP (NBUFFX2)                                             0.2370    0.0094 @   1.2801 r
  U1950/Z (NBUFFX2)                                               0.0454    0.0934     1.3735 r
  mem_cmd_o[103] (net)                          1       9.6918              0.0000     1.3735 r
  mem_cmd_o[103] (out)                                            0.0454    0.0020 &   1.3755 r
  data arrival time                                                                    1.3755

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3755
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5245


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1925/IN1 (AND2X1)                                              0.2398    0.0128 @   1.0866 r
  U1925/Q (AND2X1)                                                0.2242    0.1754 @   1.2621 r
  io_cmd_o[91] (net)                            4      65.3895              0.0000     1.2621 r
  U1926/INP (NBUFFX2)                                             0.2252    0.0192 @   1.2812 r
  U1926/Z (NBUFFX2)                                               0.0466    0.0931     1.3743 r
  mem_cmd_o[91] (net)                           1      11.1188              0.0000     1.3743 r
  mem_cmd_o[91] (out)                                             0.0466    0.0004 &   1.3748 r
  data arrival time                                                                    1.3748

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3748
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5252


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1893/IN1 (AND2X1)                                              0.2289    0.0094 @   1.0978 f
  U1893/Q (AND2X1)                                                0.1508    0.1493 @   1.2472 f
  io_cmd_o[75] (net)                            4      43.5993              0.0000     1.2472 f
  U1894/INP (NBUFFX2)                                             0.1509    0.0464 @   1.2936 f
  U1894/Z (NBUFFX2)                                               0.0402    0.0759     1.3695 f
  mem_cmd_o[75] (net)                           1      12.4980              0.0000     1.3695 f
  mem_cmd_o[75] (out)                                             0.0402    0.0029 &   1.3724 f
  data arrival time                                                                    1.3724

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3724
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5276


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1877/IN1 (AND2X1)                                              0.2290    0.0122 @   1.1006 f
  U1877/Q (AND2X1)                                                0.2009    0.1711 @   1.2718 f
  io_cmd_o[67] (net)                            4      57.5026              0.0000     1.2718 f
  U1878/INP (NBUFFX2)                                             0.2017    0.0080 @   1.2798 f
  U1878/Z (NBUFFX2)                                               0.0491    0.0860 @   1.3658 f
  mem_cmd_o[67] (net)                           1      18.3080              0.0000     1.3658 f
  mem_cmd_o[67] (out)                                             0.0492    0.0033 @   1.3691 f
  data arrival time                                                                    1.3691

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3691
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5309


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1893/IN1 (AND2X1)                                              0.2398    0.0095 @   1.0833 r
  U1893/Q (AND2X1)                                                0.1516    0.1501 @   1.2334 r
  io_cmd_o[75] (net)                            4      43.8240              0.0000     1.2334 r
  U1894/INP (NBUFFX2)                                             0.1516    0.0465 @   1.2799 r
  U1894/Z (NBUFFX2)                                               0.0443    0.0832     1.3632 r
  mem_cmd_o[75] (net)                           1      12.4980              0.0000     1.3632 r
  mem_cmd_o[75] (out)                                             0.0443    0.0035 &   1.3666 r
  data arrival time                                                                    1.3666

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3666
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5334


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1941/IN1 (AND2X1)                                              0.2289    0.0136 @   1.1020 f
  U1941/Q (AND2X1)                                                0.1562    0.1524 @   1.2544 f
  io_cmd_o[99] (net)                            4      45.4517              0.0000     1.2544 f
  U1942/INP (NBUFFX2)                                             0.1563    0.0377 @   1.2920 f
  U1942/Z (NBUFFX2)                                               0.0372    0.0735     1.3655 f
  mem_cmd_o[99] (net)                           1       9.8413              0.0000     1.3655 f
  mem_cmd_o[99] (out)                                             0.0372    0.0003 &   1.3658 f
  data arrival time                                                                    1.3658

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3658
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5342


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1891/IN1 (AND2X1)                                              0.2290    0.0128 @   1.1012 f
  U1891/Q (AND2X1)                                                0.3237    0.2283 @   1.3295 f
  io_cmd_o[74] (net)                            4      96.3179              0.0000     1.3295 f
  io_cmd_o[74] (out)                                              0.3272    0.0332 @   1.3627 f
  data arrival time                                                                    1.3627

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3627
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5373


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1877/IN1 (AND2X1)                                              0.2398    0.0123 @   1.0860 r
  U1877/Q (AND2X1)                                                0.2006    0.1659 @   1.2520 r
  io_cmd_o[67] (net)                            4      57.7274              0.0000     1.2520 r
  U1878/INP (NBUFFX2)                                             0.2014    0.0083 @   1.2603 r
  U1878/Z (NBUFFX2)                                               0.0539    0.0961 @   1.3564 r
  mem_cmd_o[67] (net)                           1      18.3080              0.0000     1.3564 r
  mem_cmd_o[67] (out)                                             0.0539    0.0037 @   1.3601 r
  data arrival time                                                                    1.3601

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3601
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5399


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1929/IN1 (AND2X1)                                              0.2289    0.0133 @   1.1017 f
  U1929/Q (AND2X1)                                                0.3261    0.2280 @   1.3297 f
  io_cmd_o[93] (net)                            4      96.4679              0.0000     1.3297 f
  io_cmd_o[93] (out)                                              0.3289    0.0302 @   1.3599 f
  data arrival time                                                                    1.3599

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3599
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5401


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1941/IN1 (AND2X1)                                              0.2397    0.0137 @   1.0875 r
  U1941/Q (AND2X1)                                                0.1566    0.1526 @   1.2401 r
  io_cmd_o[99] (net)                            4      45.6765              0.0000     1.2401 r
  U1942/INP (NBUFFX2)                                             0.1566    0.0378 @   1.2779 r
  U1942/Z (NBUFFX2)                                               0.0410    0.0812     1.3591 r
  mem_cmd_o[99] (net)                           1       9.8413              0.0000     1.3591 r
  mem_cmd_o[99] (out)                                             0.0410    0.0003 &   1.3594 r
  data arrival time                                                                    1.3594

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3594
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5406


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1965/IN1 (AND2X1)                                              0.2288    0.0143 @   1.1027 f
  U1965/Q (AND2X1)                                                0.1435    0.1452 @   1.2479 f
  io_cmd_o[111] (net)                           4      41.0445              0.0000     1.2479 f
  U1966/INP (NBUFFX2)                                             0.1436    0.0264 @   1.2743 f
  U1966/Z (NBUFFX2)                                               0.0440    0.0786     1.3528 f
  mem_cmd_o[111] (net)                          1      15.8054              0.0000     1.3528 f
  mem_cmd_o[111] (out)                                            0.0440    0.0031 &   1.3560 f
  data arrival time                                                                    1.3560

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3560
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5440


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1959/IN1 (AND2X1)                                              0.2289    0.0141 @   1.1026 f
  U1959/Q (AND2X1)                                                0.1459    0.1466 @   1.2491 f
  io_cmd_o[108] (net)                           4      41.8903              0.0000     1.2491 f
  U1960/INP (NBUFFX2)                                             0.1460    0.0226 @   1.2717 f
  U1960/Z (NBUFFX2)                                               0.0396    0.0750     1.3467 f
  mem_cmd_o[108] (net)                          1      12.1302              0.0000     1.3467 f
  mem_cmd_o[108] (out)                                            0.0396    0.0087 &   1.3554 f
  data arrival time                                                                    1.3554

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3554
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5446


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1943/IN1 (AND2X1)                                              0.2288    0.0143 @   1.1027 f
  U1943/Q (AND2X1)                                                0.2851    0.2097 @   1.3125 f
  io_cmd_o[100] (net)                           4      84.1573              0.0000     1.3125 f
  io_cmd_o[100] (out)                                             0.2876    0.0427 @   1.3552 f
  data arrival time                                                                    1.3552

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3552
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5448


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1975/IN1 (AND2X1)                                              0.2389    0.0045 @   1.0783 r
  U1975/Q (AND2X1)                                                0.3617    0.2369 @   1.3152 r
  io_cmd_o[116] (net)                           4     112.8122              0.0000     1.3152 r
  io_cmd_o[116] (out)                                             0.3643    0.0397 @   1.3549 r
  data arrival time                                                                    1.3549

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3549
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5451


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1907/IN1 (AND2X1)                                              0.2289    0.0130 @   1.1014 f
  U1907/Q (AND2X1)                                                0.2376    0.1889 @   1.2903 f
  io_cmd_o[82] (net)                            4      68.6898              0.0000     1.2903 f
  io_cmd_o[82] (out)                                              0.2389    0.0624 @   1.3527 f
  data arrival time                                                                    1.3527

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3527
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5473


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1979/IN1 (AND2X1)                                              0.2280    0.0045 @   1.0929 f
  U1979/Q (AND2X1)                                                0.1748    0.1582 @   1.2511 f
  io_cmd_o[118] (net)                           4      49.4105              0.0000     1.2511 f
  U1980/INP (NBUFFX2)                                             0.1752    0.0227 @   1.2738 f
  U1980/Z (NBUFFX2)                                               0.0371    0.0745     1.3482 f
  mem_cmd_o[118] (net)                          1       9.1071              0.0000     1.3482 f
  mem_cmd_o[118] (out)                                            0.0371    0.0037 &   1.3519 f
  data arrival time                                                                    1.3519

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3519
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5481


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1959/IN1 (AND2X1)                                              0.2397    0.0142 @   1.0880 r
  U1959/Q (AND2X1)                                                0.1470    0.1479 @   1.2359 r
  io_cmd_o[108] (net)                           4      42.1150              0.0000     1.2359 r
  U1960/INP (NBUFFX2)                                             0.1470    0.0227 @   1.2586 r
  U1960/Z (NBUFFX2)                                               0.0435    0.0821     1.3407 r
  mem_cmd_o[108] (net)                          1      12.1302              0.0000     1.3407 r
  mem_cmd_o[108] (out)                                            0.0435    0.0103 &   1.3510 r
  data arrival time                                                                    1.3510

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3510
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5490


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1965/IN1 (AND2X1)                                              0.2397    0.0144 @   1.0882 r
  U1965/Q (AND2X1)                                                0.1447    0.1467 @   1.2349 r
  io_cmd_o[111] (net)                           4      41.2693              0.0000     1.2349 r
  U1966/INP (NBUFFX2)                                             0.1448    0.0266 @   1.2615 r
  U1966/Z (NBUFFX2)                                               0.0483    0.0854     1.3469 r
  mem_cmd_o[111] (net)                          1      15.8054              0.0000     1.3469 r
  mem_cmd_o[111] (out)                                            0.0483    0.0037 &   1.3506 r
  data arrival time                                                                    1.3506

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3506
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5494


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1887/IN1 (AND2X1)                                              0.2289    0.0095 @   1.0979 f
  U1887/Q (AND2X1)                                                0.1746    0.1590 @   1.2569 f
  io_cmd_o[72] (net)                            4      49.7373              0.0000     1.2569 f
  io_cmd_o[72] (out)                                              0.1749    0.0913 @   1.3482 f
  data arrival time                                                                    1.3482

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3482
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5518


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1861/IN1 (AND2X1)                                              0.2290    0.0122 @   1.1006 f
  U1861/Q (AND2X1)                                                0.1918    0.1668 @   1.2674 f
  io_cmd_o[59] (net)                            4      54.7451              0.0000     1.2674 f
  U1862/INP (NBUFFX2)                                             0.1924    0.0070 @   1.2745 f
  U1862/Z (NBUFFX2)                                               0.0335    0.0722     1.3466 f
  mem_cmd_o[59] (net)                           1       5.5647              0.0000     1.3466 f
  mem_cmd_o[59] (out)                                             0.0335    0.0011 &   1.3478 f
  data arrival time                                                                    1.3478

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3478
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5522


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0334    0.1969     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (net)                            2.7141              0.0000     0.6692 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6692 r
  n2390 (net)                                           2.7141              0.0000     0.6692 r
  icc_place1888/INP (NBUFFX2)                                     0.0334    0.0000 &   0.6692 r
  icc_place1888/Z (NBUFFX2)                                       0.2985    0.1408 @   0.8100 r
  n2559 (net)                                  24     170.1694              0.0000     0.8100 r
  icc_place1891/INP (NBUFFX2)                                     0.3270    0.0705 @   0.8805 r
  icc_place1891/Z (NBUFFX2)                                       0.2381    0.1932 @   1.0738 r
  n2562 (net)                                  44     140.0504              0.0000     1.0738 r
  U1979/IN1 (AND2X1)                                              0.2389    0.0045 @   1.0783 r
  U1979/Q (AND2X1)                                                0.1766    0.1568 @   1.2351 r
  io_cmd_o[118] (net)                           4      49.6352              0.0000     1.2351 r
  U1980/INP (NBUFFX2)                                             0.1770    0.0231 @   1.2582 r
  U1980/Z (NBUFFX2)                                               0.0412    0.0835     1.3417 r
  mem_cmd_o[118] (net)                          1       9.1071              0.0000     1.3417 r
  mem_cmd_o[118] (out)                                            0.0412    0.0046 &   1.3463 r
  data arrival time                                                                    1.3463

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3463
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5537


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1973/IN1 (AND2X1)                                              0.2281    0.0045 @   1.0929 f
  U1973/Q (AND2X1)                                                0.1646    0.1533 @   1.2462 f
  io_cmd_o[115] (net)                           4      46.3003              0.0000     1.2462 f
  U1974/INP (NBUFFX2)                                             0.1649    0.0198 @   1.2660 f
  U1974/Z (NBUFFX2)                                               0.0436    0.0795     1.3455 f
  mem_cmd_o[115] (net)                          1      14.6394              0.0000     1.3455 f
  mem_cmd_o[115] (out)                                            0.0436    0.0006 &   1.3461 f
  data arrival time                                                                    1.3461

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3461
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5539


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1969/IN1 (AND2X1)                                              0.2289    0.0136 @   1.1020 f
  U1969/Q (AND2X1)                                                0.1709    0.1552 @   1.2572 f
  io_cmd_o[113] (net)                           4      47.6861              0.0000     1.2572 f
  U1970/INP (NBUFFX2)                                             0.1716    0.0059 @   1.2632 f
  U1970/Z (NBUFFX2)                                               0.0419    0.0784     1.3416 f
  mem_cmd_o[113] (net)                          1      13.0670              0.0000     1.3416 f
  mem_cmd_o[113] (out)                                            0.0419    0.0025 &   1.3441 f
  data arrival time                                                                    1.3441

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3441
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5559


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1909/IN1 (AND2X1)                                              0.2289    0.0138 @   1.1022 f
  U1909/Q (AND2X1)                                                0.1769    0.1594 @   1.2616 f
  io_cmd_o[83] (net)                            4      50.0989              0.0000     1.2616 f
  U1910/INP (NBUFFX2)                                             0.1773    0.0059 @   1.2675 f
  U1910/Z (NBUFFX2)                                               0.0372    0.0747     1.3422 f
  mem_cmd_o[83] (net)                           1       9.1295              0.0000     1.3422 f
  mem_cmd_o[83] (out)                                             0.0372    0.0015 &   1.3437 f
  data arrival time                                                                    1.3437

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3437
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5563


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3111    0.0000     0.4723 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0302    0.2143     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)     1       2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (net)                            2.6549              0.0000     0.6866 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6866 f
  n2390 (net)                                           2.6549              0.0000     0.6866 f
  icc_place1888/INP (NBUFFX2)                                     0.0302    0.0000 &   0.6866 f
  icc_place1888/Z (NBUFFX2)                                       0.2876    0.1469 @   0.8335 f
  n2559 (net)                                  24     169.6112              0.0000     0.8335 f
  icc_place1891/INP (NBUFFX2)                                     0.3170    0.0713 @   0.9048 f
  icc_place1891/Z (NBUFFX2)                                       0.2272    0.1836 @   1.0884 f
  n2562 (net)                                  44     139.1848              0.0000     1.0884 f
  U1871/IN1 (AND2X1)                                              0.2289    0.0095 @   1.0979 f
  U1871/Q (AND2X1)                                                0.1506    0.1492 @   1.2471 f
  io_cmd_o[64] (net)                            4      43.4934              0.0000     1.2471 f
  U1872/INP (NBUFFX2)                                             0.1506    0.0215 @   1.2686 f
  U1872/Z (NBUFFX2)                                               0.0364    0.0725     1.3411 f
  mem_cmd_o[64] (net)                           1       9.4447              0.0000     1.3411 f
  mem_cmd_o[64] (out)                                             0.0364    0.0017 &   1.3428 f
  data arrival time                                                                    1.3428

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3428
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5572


1
