
ST3215.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003144  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000378  08003250  08003250  00004250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080035c8  080035c8  0000505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080035c8  080035c8  000045c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080035d0  080035d0  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080035d0  080035d0  000045d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080035d4  080035d4  000045d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080035d8  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000318  2000005c  08003634  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000374  08003634  00005374  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000811a  00000000  00000000  00005085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000192e  00000000  00000000  0000d19f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007c0  00000000  00000000  0000ead0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005dc  00000000  00000000  0000f290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017449  00000000  00000000  0000f86c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008c31  00000000  00000000  00026cb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082aae  00000000  00000000  0002f8e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b2394  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002310  00000000  00000000  000b23d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  000b46e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003238 	.word	0x08003238

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08003238 	.word	0x08003238

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b088      	sub	sp, #32
 8000160:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000162:	f107 0310 	add.w	r3, r7, #16
 8000166:	2200      	movs	r2, #0
 8000168:	601a      	str	r2, [r3, #0]
 800016a:	605a      	str	r2, [r3, #4]
 800016c:	609a      	str	r2, [r3, #8]
 800016e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000170:	4b2d      	ldr	r3, [pc, #180]	@ (8000228 <MX_GPIO_Init+0xcc>)
 8000172:	699b      	ldr	r3, [r3, #24]
 8000174:	4a2c      	ldr	r2, [pc, #176]	@ (8000228 <MX_GPIO_Init+0xcc>)
 8000176:	f043 0310 	orr.w	r3, r3, #16
 800017a:	6193      	str	r3, [r2, #24]
 800017c:	4b2a      	ldr	r3, [pc, #168]	@ (8000228 <MX_GPIO_Init+0xcc>)
 800017e:	699b      	ldr	r3, [r3, #24]
 8000180:	f003 0310 	and.w	r3, r3, #16
 8000184:	60fb      	str	r3, [r7, #12]
 8000186:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000188:	4b27      	ldr	r3, [pc, #156]	@ (8000228 <MX_GPIO_Init+0xcc>)
 800018a:	699b      	ldr	r3, [r3, #24]
 800018c:	4a26      	ldr	r2, [pc, #152]	@ (8000228 <MX_GPIO_Init+0xcc>)
 800018e:	f043 0320 	orr.w	r3, r3, #32
 8000192:	6193      	str	r3, [r2, #24]
 8000194:	4b24      	ldr	r3, [pc, #144]	@ (8000228 <MX_GPIO_Init+0xcc>)
 8000196:	699b      	ldr	r3, [r3, #24]
 8000198:	f003 0320 	and.w	r3, r3, #32
 800019c:	60bb      	str	r3, [r7, #8]
 800019e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001a0:	4b21      	ldr	r3, [pc, #132]	@ (8000228 <MX_GPIO_Init+0xcc>)
 80001a2:	699b      	ldr	r3, [r3, #24]
 80001a4:	4a20      	ldr	r2, [pc, #128]	@ (8000228 <MX_GPIO_Init+0xcc>)
 80001a6:	f043 0304 	orr.w	r3, r3, #4
 80001aa:	6193      	str	r3, [r2, #24]
 80001ac:	4b1e      	ldr	r3, [pc, #120]	@ (8000228 <MX_GPIO_Init+0xcc>)
 80001ae:	699b      	ldr	r3, [r3, #24]
 80001b0:	f003 0304 	and.w	r3, r3, #4
 80001b4:	607b      	str	r3, [r7, #4]
 80001b6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001b8:	4b1b      	ldr	r3, [pc, #108]	@ (8000228 <MX_GPIO_Init+0xcc>)
 80001ba:	699b      	ldr	r3, [r3, #24]
 80001bc:	4a1a      	ldr	r2, [pc, #104]	@ (8000228 <MX_GPIO_Init+0xcc>)
 80001be:	f043 0308 	orr.w	r3, r3, #8
 80001c2:	6193      	str	r3, [r2, #24]
 80001c4:	4b18      	ldr	r3, [pc, #96]	@ (8000228 <MX_GPIO_Init+0xcc>)
 80001c6:	699b      	ldr	r3, [r3, #24]
 80001c8:	f003 0308 	and.w	r3, r3, #8
 80001cc:	603b      	str	r3, [r7, #0]
 80001ce:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80001d0:	2200      	movs	r2, #0
 80001d2:	2120      	movs	r1, #32
 80001d4:	4815      	ldr	r0, [pc, #84]	@ (800022c <MX_GPIO_Init+0xd0>)
 80001d6:	f001 fbbb 	bl	8001950 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80001da:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80001de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80001e0:	4b13      	ldr	r3, [pc, #76]	@ (8000230 <MX_GPIO_Init+0xd4>)
 80001e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001e4:	2300      	movs	r3, #0
 80001e6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80001e8:	f107 0310 	add.w	r3, r7, #16
 80001ec:	4619      	mov	r1, r3
 80001ee:	4811      	ldr	r0, [pc, #68]	@ (8000234 <MX_GPIO_Init+0xd8>)
 80001f0:	f001 fa2a 	bl	8001648 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80001f4:	2320      	movs	r3, #32
 80001f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001f8:	2301      	movs	r3, #1
 80001fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001fc:	2300      	movs	r3, #0
 80001fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000200:	2302      	movs	r3, #2
 8000202:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000204:	f107 0310 	add.w	r3, r7, #16
 8000208:	4619      	mov	r1, r3
 800020a:	4808      	ldr	r0, [pc, #32]	@ (800022c <MX_GPIO_Init+0xd0>)
 800020c:	f001 fa1c 	bl	8001648 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000210:	2200      	movs	r2, #0
 8000212:	2100      	movs	r1, #0
 8000214:	2028      	movs	r0, #40	@ 0x28
 8000216:	f001 f9e0 	bl	80015da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800021a:	2028      	movs	r0, #40	@ 0x28
 800021c:	f001 f9f9 	bl	8001612 <HAL_NVIC_EnableIRQ>

}
 8000220:	bf00      	nop
 8000222:	3720      	adds	r7, #32
 8000224:	46bd      	mov	sp, r7
 8000226:	bd80      	pop	{r7, pc}
 8000228:	40021000 	.word	0x40021000
 800022c:	40010800 	.word	0x40010800
 8000230:	10110000 	.word	0x10110000
 8000234:	40011000 	.word	0x40011000

08000238 <Debug_Print>:
void Demo_MultiServo(void);
/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
void Debug_Print(const char *msg)
{
 8000238:	b580      	push	{r7, lr}
 800023a:	b082      	sub	sp, #8
 800023c:	af00      	add	r7, sp, #0
 800023e:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000240:	6878      	ldr	r0, [r7, #4]
 8000242:	f7ff ff83 	bl	800014c <strlen>
 8000246:	4603      	mov	r3, r0
 8000248:	b29a      	uxth	r2, r3
 800024a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800024e:	6879      	ldr	r1, [r7, #4]
 8000250:	4803      	ldr	r0, [pc, #12]	@ (8000260 <Debug_Print+0x28>)
 8000252:	f002 f86f 	bl	8002334 <HAL_UART_Transmit>
}
 8000256:	bf00      	nop
 8000258:	3708      	adds	r7, #8
 800025a:	46bd      	mov	sp, r7
 800025c:	bd80      	pop	{r7, pc}
 800025e:	bf00      	nop
 8000260:	200001e0 	.word	0x200001e0

08000264 <main>:
/* USER CODE END 0 */

int main(void)
{
 8000264:	b580      	push	{r7, lr}
 8000266:	b082      	sub	sp, #8
 8000268:	af00      	add	r7, sp, #0
    HAL_Init();
 800026a:	f001 f859 	bl	8001320 <HAL_Init>
    SystemClock_Config();
 800026e:	f000 f9ed 	bl	800064c <SystemClock_Config>

    MX_GPIO_Init();
 8000272:	f7ff ff73 	bl	800015c <MX_GPIO_Init>
    MX_USART1_UART_Init();  // Servo UART (PA9, 1Mbps)
 8000276:	f000 ff61 	bl	800113c <MX_USART1_UART_Init>
    MX_USART2_UART_Init();  // Debug UART (PA2, 115200)
 800027a:	f000 ff89 	bl	8001190 <MX_USART2_UART_Init>

    /* USER CODE BEGIN 2 */
    Debug_Print("\r\n============================================\r\n");
 800027e:	4829      	ldr	r0, [pc, #164]	@ (8000324 <main+0xc0>)
 8000280:	f7ff ffda 	bl	8000238 <Debug_Print>
    Debug_Print("  ST3215 Full Library Demo\r\n");
 8000284:	4828      	ldr	r0, [pc, #160]	@ (8000328 <main+0xc4>)
 8000286:	f7ff ffd7 	bl	8000238 <Debug_Print>
    Debug_Print("============================================\r\n\r\n");
 800028a:	4828      	ldr	r0, [pc, #160]	@ (800032c <main+0xc8>)
 800028c:	f7ff ffd4 	bl	8000238 <Debug_Print>

    // Initialize servo library
    STS3215_Init(&hservo, &huart1);
 8000290:	4927      	ldr	r1, [pc, #156]	@ (8000330 <main+0xcc>)
 8000292:	4828      	ldr	r0, [pc, #160]	@ (8000334 <main+0xd0>)
 8000294:	f000 fa88 	bl	80007a8 <STS3215_Init>
    STS3215_SetLevel(&hservo, 1);  // Enable responses
 8000298:	2101      	movs	r1, #1
 800029a:	4826      	ldr	r0, [pc, #152]	@ (8000334 <main+0xd0>)
 800029c:	f000 fa9d 	bl	80007da <STS3215_SetLevel>

    // Ping servo
    sprintf(debug_buf, "Pinging servo ID %d...  ", SERVO_ID);
 80002a0:	2205      	movs	r2, #5
 80002a2:	4925      	ldr	r1, [pc, #148]	@ (8000338 <main+0xd4>)
 80002a4:	4825      	ldr	r0, [pc, #148]	@ (800033c <main+0xd8>)
 80002a6:	f002 fb17 	bl	80028d8 <siprintf>
    Debug_Print(debug_buf);
 80002aa:	4824      	ldr	r0, [pc, #144]	@ (800033c <main+0xd8>)
 80002ac:	f7ff ffc4 	bl	8000238 <Debug_Print>

    int pingResult = STS3215_Ping(&hservo, SERVO_ID);
 80002b0:	2105      	movs	r1, #5
 80002b2:	4820      	ldr	r0, [pc, #128]	@ (8000334 <main+0xd0>)
 80002b4:	f000 fdb5 	bl	8000e22 <STS3215_Ping>
 80002b8:	6078      	str	r0, [r7, #4]
    if(pingResult >= 0) {
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	2b00      	cmp	r3, #0
 80002be:	db08      	blt.n	80002d2 <main+0x6e>
        sprintf(debug_buf, "Found!  (ID: %d)\r\n\r\n", pingResult);
 80002c0:	687a      	ldr	r2, [r7, #4]
 80002c2:	491f      	ldr	r1, [pc, #124]	@ (8000340 <main+0xdc>)
 80002c4:	481d      	ldr	r0, [pc, #116]	@ (800033c <main+0xd8>)
 80002c6:	f002 fb07 	bl	80028d8 <siprintf>
        Debug_Print(debug_buf);
 80002ca:	481c      	ldr	r0, [pc, #112]	@ (800033c <main+0xd8>)
 80002cc:	f7ff ffb4 	bl	8000238 <Debug_Print>
 80002d0:	e002      	b.n	80002d8 <main+0x74>
    } else {
        Debug_Print("NOT FOUND!\r\n\r\n");
 80002d2:	481c      	ldr	r0, [pc, #112]	@ (8000344 <main+0xe0>)
 80002d4:	f7ff ffb0 	bl	8000238 <Debug_Print>
    }

    // Enable torque
    STS3215_EnableTorque(&hservo, SERVO_ID, 1);
 80002d8:	2201      	movs	r2, #1
 80002da:	2105      	movs	r1, #5
 80002dc:	4815      	ldr	r0, [pc, #84]	@ (8000334 <main+0xd0>)
 80002de:	f000 fd8d 	bl	8000dfc <STS3215_EnableTorque>
    HAL_Delay(100);
 80002e2:	2064      	movs	r0, #100	@ 0x64
 80002e4:	f001 f87e 	bl	80013e4 <HAL_Delay>
    /* USER CODE END 2 */

    /* Infinite loop */
    while (1)
    {
        Debug_Print("\r\n>> Starting Demo Cycle\r\n");
 80002e8:	4817      	ldr	r0, [pc, #92]	@ (8000348 <main+0xe4>)
 80002ea:	f7ff ffa5 	bl	8000238 <Debug_Print>

        // Demo 1: Position Mode
        Demo_PositionMode();
 80002ee:	f000 f82f 	bl	8000350 <Demo_PositionMode>
        HAL_Delay(2000);
 80002f2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80002f6:	f001 f875 	bl	80013e4 <HAL_Delay>

        // Demo 2: Read Feedback
        Demo_ReadFeedback();
 80002fa:	f000 f8dd 	bl	80004b8 <Demo_ReadFeedback>
        HAL_Delay(1000);
 80002fe:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000302:	f001 f86f 	bl	80013e4 <HAL_Delay>

        // Demo 3:  Wheel Mode
        Demo_WheelMode();
 8000306:	f000 f883 	bl	8000410 <Demo_WheelMode>
        HAL_Delay(2000);
 800030a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800030e:	f001 f869 	bl	80013e4 <HAL_Delay>

        Debug_Print("\r\n>> Demo Cycle Complete\r\n");
 8000312:	480e      	ldr	r0, [pc, #56]	@ (800034c <main+0xe8>)
 8000314:	f7ff ff90 	bl	8000238 <Debug_Print>
        HAL_Delay(3000);
 8000318:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800031c:	f001 f862 	bl	80013e4 <HAL_Delay>
        Debug_Print("\r\n>> Starting Demo Cycle\r\n");
 8000320:	bf00      	nop
 8000322:	e7e1      	b.n	80002e8 <main+0x84>
 8000324:	08003250 	.word	0x08003250
 8000328:	08003284 	.word	0x08003284
 800032c:	080032a4 	.word	0x080032a4
 8000330:	20000198 	.word	0x20000198
 8000334:	20000078 	.word	0x20000078
 8000338:	080032d8 	.word	0x080032d8
 800033c:	20000094 	.word	0x20000094
 8000340:	080032f4 	.word	0x080032f4
 8000344:	0800330c 	.word	0x0800330c
 8000348:	0800331c 	.word	0x0800331c
 800034c:	08003338 	.word	0x08003338

08000350 <Demo_PositionMode>:
    }
}

/* USER CODE BEGIN 4 */
void Demo_PositionMode(void)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	b082      	sub	sp, #8
 8000354:	af02      	add	r7, sp, #8
    Debug_Print("\r\n=== POSITION MODE DEMO ===\r\n");
 8000356:	4828      	ldr	r0, [pc, #160]	@ (80003f8 <Demo_PositionMode+0xa8>)
 8000358:	f7ff ff6e 	bl	8000238 <Debug_Print>

    // Set to servo mode
    STS3215_ServoMode(&hservo, SERVO_ID);
 800035c:	2105      	movs	r1, #5
 800035e:	4827      	ldr	r0, [pc, #156]	@ (80003fc <Demo_PositionMode+0xac>)
 8000360:	f000 fcfe 	bl	8000d60 <STS3215_ServoMode>
    HAL_Delay(100);
 8000364:	2064      	movs	r0, #100	@ 0x64
 8000366:	f001 f83d 	bl	80013e4 <HAL_Delay>

    // Move to center (2048)
    Debug_Print("Moving to position 2048 (center)...\r\n");
 800036a:	4825      	ldr	r0, [pc, #148]	@ (8000400 <Demo_PositionMode+0xb0>)
 800036c:	f7ff ff64 	bl	8000238 <Debug_Print>
    STS3215_WritePosEx(&hservo, SERVO_ID, 2048, 1000, 50);
 8000370:	2332      	movs	r3, #50	@ 0x32
 8000372:	9300      	str	r3, [sp, #0]
 8000374:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000378:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800037c:	2105      	movs	r1, #5
 800037e:	481f      	ldr	r0, [pc, #124]	@ (80003fc <Demo_PositionMode+0xac>)
 8000380:	f000 fc93 	bl	8000caa <STS3215_WritePosEx>
    HAL_Delay(1500);
 8000384:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000388:	f001 f82c 	bl	80013e4 <HAL_Delay>

    // Move to position 1024
    Debug_Print("Moving to position 1024...\r\n");
 800038c:	481d      	ldr	r0, [pc, #116]	@ (8000404 <Demo_PositionMode+0xb4>)
 800038e:	f7ff ff53 	bl	8000238 <Debug_Print>
    STS3215_WritePosEx(&hservo, SERVO_ID, 1024, 1000, 50);
 8000392:	2332      	movs	r3, #50	@ 0x32
 8000394:	9300      	str	r3, [sp, #0]
 8000396:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800039a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800039e:	2105      	movs	r1, #5
 80003a0:	4816      	ldr	r0, [pc, #88]	@ (80003fc <Demo_PositionMode+0xac>)
 80003a2:	f000 fc82 	bl	8000caa <STS3215_WritePosEx>
    HAL_Delay(1500);
 80003a6:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80003aa:	f001 f81b 	bl	80013e4 <HAL_Delay>

    // Move to position 3072
    Debug_Print("Moving to position 3072...\r\n");
 80003ae:	4816      	ldr	r0, [pc, #88]	@ (8000408 <Demo_PositionMode+0xb8>)
 80003b0:	f7ff ff42 	bl	8000238 <Debug_Print>
    STS3215_WritePosEx(&hservo, SERVO_ID, 3072, 1000, 50);
 80003b4:	2332      	movs	r3, #50	@ 0x32
 80003b6:	9300      	str	r3, [sp, #0]
 80003b8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80003bc:	f44f 6240 	mov.w	r2, #3072	@ 0xc00
 80003c0:	2105      	movs	r1, #5
 80003c2:	480e      	ldr	r0, [pc, #56]	@ (80003fc <Demo_PositionMode+0xac>)
 80003c4:	f000 fc71 	bl	8000caa <STS3215_WritePosEx>
    HAL_Delay(1500);
 80003c8:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80003cc:	f001 f80a 	bl	80013e4 <HAL_Delay>

    // Back to center
    Debug_Print("Moving back to center...\r\n");
 80003d0:	480e      	ldr	r0, [pc, #56]	@ (800040c <Demo_PositionMode+0xbc>)
 80003d2:	f7ff ff31 	bl	8000238 <Debug_Print>
    STS3215_WritePosEx(&hservo, SERVO_ID, 2048, 1000, 50);
 80003d6:	2332      	movs	r3, #50	@ 0x32
 80003d8:	9300      	str	r3, [sp, #0]
 80003da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80003de:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80003e2:	2105      	movs	r1, #5
 80003e4:	4805      	ldr	r0, [pc, #20]	@ (80003fc <Demo_PositionMode+0xac>)
 80003e6:	f000 fc60 	bl	8000caa <STS3215_WritePosEx>
    HAL_Delay(1500);
 80003ea:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80003ee:	f000 fff9 	bl	80013e4 <HAL_Delay>
}
 80003f2:	bf00      	nop
 80003f4:	46bd      	mov	sp, r7
 80003f6:	bd80      	pop	{r7, pc}
 80003f8:	08003354 	.word	0x08003354
 80003fc:	20000078 	.word	0x20000078
 8000400:	08003374 	.word	0x08003374
 8000404:	0800339c 	.word	0x0800339c
 8000408:	080033bc 	.word	0x080033bc
 800040c:	080033dc 	.word	0x080033dc

08000410 <Demo_WheelMode>:

void Demo_WheelMode(void)
{
 8000410:	b580      	push	{r7, lr}
 8000412:	af00      	add	r7, sp, #0
    Debug_Print("\r\n=== WHEEL MODE DEMO ===\r\n");
 8000414:	4822      	ldr	r0, [pc, #136]	@ (80004a0 <Demo_WheelMode+0x90>)
 8000416:	f7ff ff0f 	bl	8000238 <Debug_Print>

    // Set to wheel mode
    STS3215_WheelMode(&hservo, SERVO_ID);
 800041a:	2105      	movs	r1, #5
 800041c:	4821      	ldr	r0, [pc, #132]	@ (80004a4 <Demo_WheelMode+0x94>)
 800041e:	f000 fc8e 	bl	8000d3e <STS3215_WheelMode>
    HAL_Delay(100);
 8000422:	2064      	movs	r0, #100	@ 0x64
 8000424:	f000 ffde 	bl	80013e4 <HAL_Delay>

    // Rotate forward
    Debug_Print("Rotating forward (speed 1000)...\r\n");
 8000428:	481f      	ldr	r0, [pc, #124]	@ (80004a8 <Demo_WheelMode+0x98>)
 800042a:	f7ff ff05 	bl	8000238 <Debug_Print>
    STS3215_WriteSpe(&hservo, SERVO_ID, 1000, 50);
 800042e:	2332      	movs	r3, #50	@ 0x32
 8000430:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000434:	2105      	movs	r1, #5
 8000436:	481b      	ldr	r0, [pc, #108]	@ (80004a4 <Demo_WheelMode+0x94>)
 8000438:	f000 fca3 	bl	8000d82 <STS3215_WriteSpe>
    HAL_Delay(2000);
 800043c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000440:	f000 ffd0 	bl	80013e4 <HAL_Delay>

    // Stop
    Debug_Print("Stopping...\r\n");
 8000444:	4819      	ldr	r0, [pc, #100]	@ (80004ac <Demo_WheelMode+0x9c>)
 8000446:	f7ff fef7 	bl	8000238 <Debug_Print>
    STS3215_WriteSpe(&hservo, SERVO_ID, 0, 50);
 800044a:	2332      	movs	r3, #50	@ 0x32
 800044c:	2200      	movs	r2, #0
 800044e:	2105      	movs	r1, #5
 8000450:	4814      	ldr	r0, [pc, #80]	@ (80004a4 <Demo_WheelMode+0x94>)
 8000452:	f000 fc96 	bl	8000d82 <STS3215_WriteSpe>
    HAL_Delay(500);
 8000456:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800045a:	f000 ffc3 	bl	80013e4 <HAL_Delay>

    // Rotate backward
    Debug_Print("Rotating backward (speed -1000)...\r\n");
 800045e:	4814      	ldr	r0, [pc, #80]	@ (80004b0 <Demo_WheelMode+0xa0>)
 8000460:	f7ff feea 	bl	8000238 <Debug_Print>
    STS3215_WriteSpe(&hservo, SERVO_ID, -1000, 50);
 8000464:	2332      	movs	r3, #50	@ 0x32
 8000466:	4a13      	ldr	r2, [pc, #76]	@ (80004b4 <Demo_WheelMode+0xa4>)
 8000468:	2105      	movs	r1, #5
 800046a:	480e      	ldr	r0, [pc, #56]	@ (80004a4 <Demo_WheelMode+0x94>)
 800046c:	f000 fc89 	bl	8000d82 <STS3215_WriteSpe>
    HAL_Delay(2000);
 8000470:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000474:	f000 ffb6 	bl	80013e4 <HAL_Delay>

    // Stop
    Debug_Print("Stopping...\r\n");
 8000478:	480c      	ldr	r0, [pc, #48]	@ (80004ac <Demo_WheelMode+0x9c>)
 800047a:	f7ff fedd 	bl	8000238 <Debug_Print>
    STS3215_WriteSpe(&hservo, SERVO_ID, 0, 50);
 800047e:	2332      	movs	r3, #50	@ 0x32
 8000480:	2200      	movs	r2, #0
 8000482:	2105      	movs	r1, #5
 8000484:	4807      	ldr	r0, [pc, #28]	@ (80004a4 <Demo_WheelMode+0x94>)
 8000486:	f000 fc7c 	bl	8000d82 <STS3215_WriteSpe>
    HAL_Delay(500);
 800048a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800048e:	f000 ffa9 	bl	80013e4 <HAL_Delay>

    // Return to servo mode
    STS3215_ServoMode(&hservo, SERVO_ID);
 8000492:	2105      	movs	r1, #5
 8000494:	4803      	ldr	r0, [pc, #12]	@ (80004a4 <Demo_WheelMode+0x94>)
 8000496:	f000 fc63 	bl	8000d60 <STS3215_ServoMode>
}
 800049a:	bf00      	nop
 800049c:	bd80      	pop	{r7, pc}
 800049e:	bf00      	nop
 80004a0:	080033f8 	.word	0x080033f8
 80004a4:	20000078 	.word	0x20000078
 80004a8:	08003414 	.word	0x08003414
 80004ac:	08003438 	.word	0x08003438
 80004b0:	08003448 	.word	0x08003448
 80004b4:	fffffc18 	.word	0xfffffc18

080004b8 <Demo_ReadFeedback>:

void Demo_ReadFeedback(void)
{
 80004b8:	b590      	push	{r4, r7, lr}
 80004ba:	b089      	sub	sp, #36	@ 0x24
 80004bc:	af02      	add	r7, sp, #8
    Debug_Print("\r\n=== FEEDBACK READING ===\r\n");
 80004be:	4853      	ldr	r0, [pc, #332]	@ (800060c <Demo_ReadFeedback+0x154>)
 80004c0:	f7ff feba 	bl	8000238 <Debug_Print>

    // Read individual values
    int pos = STS3215_ReadPos(&hservo, SERVO_ID);
 80004c4:	2105      	movs	r1, #5
 80004c6:	4852      	ldr	r0, [pc, #328]	@ (8000610 <Demo_ReadFeedback+0x158>)
 80004c8:	f000 fd81 	bl	8000fce <STS3215_ReadPos>
 80004cc:	6178      	str	r0, [r7, #20]
    int temp = STS3215_ReadTemper(&hservo, SERVO_ID);
 80004ce:	2105      	movs	r1, #5
 80004d0:	484f      	ldr	r0, [pc, #316]	@ (8000610 <Demo_ReadFeedback+0x158>)
 80004d2:	f000 fdd4 	bl	800107e <STS3215_ReadTemper>
 80004d6:	6138      	str	r0, [r7, #16]
    int volt = STS3215_ReadVoltage(&hservo, SERVO_ID);
 80004d8:	2105      	movs	r1, #5
 80004da:	484d      	ldr	r0, [pc, #308]	@ (8000610 <Demo_ReadFeedback+0x158>)
 80004dc:	f000 fdbe 	bl	800105c <STS3215_ReadVoltage>
 80004e0:	60f8      	str	r0, [r7, #12]
    int load = STS3215_ReadLoad(&hservo, SERVO_ID);
 80004e2:	2105      	movs	r1, #5
 80004e4:	484a      	ldr	r0, [pc, #296]	@ (8000610 <Demo_ReadFeedback+0x158>)
 80004e6:	f000 fd95 	bl	8001014 <STS3215_ReadLoad>
 80004ea:	60b8      	str	r0, [r7, #8]
    int moving = STS3215_ReadMove(&hservo, SERVO_ID);
 80004ec:	2105      	movs	r1, #5
 80004ee:	4848      	ldr	r0, [pc, #288]	@ (8000610 <Demo_ReadFeedback+0x158>)
 80004f0:	f000 fdd6 	bl	80010a0 <STS3215_ReadMove>
 80004f4:	6078      	str	r0, [r7, #4]

    sprintf(debug_buf, "Position:     %d\r\n", pos);
 80004f6:	697a      	ldr	r2, [r7, #20]
 80004f8:	4946      	ldr	r1, [pc, #280]	@ (8000614 <Demo_ReadFeedback+0x15c>)
 80004fa:	4847      	ldr	r0, [pc, #284]	@ (8000618 <Demo_ReadFeedback+0x160>)
 80004fc:	f002 f9ec 	bl	80028d8 <siprintf>
    Debug_Print(debug_buf);
 8000500:	4845      	ldr	r0, [pc, #276]	@ (8000618 <Demo_ReadFeedback+0x160>)
 8000502:	f7ff fe99 	bl	8000238 <Debug_Print>

    sprintf(debug_buf, "Temperature:  %d C\r\n", temp);
 8000506:	693a      	ldr	r2, [r7, #16]
 8000508:	4944      	ldr	r1, [pc, #272]	@ (800061c <Demo_ReadFeedback+0x164>)
 800050a:	4843      	ldr	r0, [pc, #268]	@ (8000618 <Demo_ReadFeedback+0x160>)
 800050c:	f002 f9e4 	bl	80028d8 <siprintf>
    Debug_Print(debug_buf);
 8000510:	4841      	ldr	r0, [pc, #260]	@ (8000618 <Demo_ReadFeedback+0x160>)
 8000512:	f7ff fe91 	bl	8000238 <Debug_Print>

    sprintf(debug_buf, "Voltage:     %d. %d V\r\n", volt/10, volt%10);
 8000516:	68fb      	ldr	r3, [r7, #12]
 8000518:	4a41      	ldr	r2, [pc, #260]	@ (8000620 <Demo_ReadFeedback+0x168>)
 800051a:	fb82 1203 	smull	r1, r2, r2, r3
 800051e:	1092      	asrs	r2, r2, #2
 8000520:	17db      	asrs	r3, r3, #31
 8000522:	1ad0      	subs	r0, r2, r3
 8000524:	68fa      	ldr	r2, [r7, #12]
 8000526:	4b3e      	ldr	r3, [pc, #248]	@ (8000620 <Demo_ReadFeedback+0x168>)
 8000528:	fb83 1302 	smull	r1, r3, r3, r2
 800052c:	1099      	asrs	r1, r3, #2
 800052e:	17d3      	asrs	r3, r2, #31
 8000530:	1ac9      	subs	r1, r1, r3
 8000532:	460b      	mov	r3, r1
 8000534:	009b      	lsls	r3, r3, #2
 8000536:	440b      	add	r3, r1
 8000538:	005b      	lsls	r3, r3, #1
 800053a:	1ad1      	subs	r1, r2, r3
 800053c:	460b      	mov	r3, r1
 800053e:	4602      	mov	r2, r0
 8000540:	4938      	ldr	r1, [pc, #224]	@ (8000624 <Demo_ReadFeedback+0x16c>)
 8000542:	4835      	ldr	r0, [pc, #212]	@ (8000618 <Demo_ReadFeedback+0x160>)
 8000544:	f002 f9c8 	bl	80028d8 <siprintf>
    Debug_Print(debug_buf);
 8000548:	4833      	ldr	r0, [pc, #204]	@ (8000618 <Demo_ReadFeedback+0x160>)
 800054a:	f7ff fe75 	bl	8000238 <Debug_Print>

    sprintf(debug_buf, "Load:        %d\r\n", load);
 800054e:	68ba      	ldr	r2, [r7, #8]
 8000550:	4935      	ldr	r1, [pc, #212]	@ (8000628 <Demo_ReadFeedback+0x170>)
 8000552:	4831      	ldr	r0, [pc, #196]	@ (8000618 <Demo_ReadFeedback+0x160>)
 8000554:	f002 f9c0 	bl	80028d8 <siprintf>
    Debug_Print(debug_buf);
 8000558:	482f      	ldr	r0, [pc, #188]	@ (8000618 <Demo_ReadFeedback+0x160>)
 800055a:	f7ff fe6d 	bl	8000238 <Debug_Print>

    sprintf(debug_buf, "Moving:      %s\r\n", moving ? "Yes" : "No");
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	2b00      	cmp	r3, #0
 8000562:	d001      	beq.n	8000568 <Demo_ReadFeedback+0xb0>
 8000564:	4b31      	ldr	r3, [pc, #196]	@ (800062c <Demo_ReadFeedback+0x174>)
 8000566:	e000      	b.n	800056a <Demo_ReadFeedback+0xb2>
 8000568:	4b31      	ldr	r3, [pc, #196]	@ (8000630 <Demo_ReadFeedback+0x178>)
 800056a:	461a      	mov	r2, r3
 800056c:	4931      	ldr	r1, [pc, #196]	@ (8000634 <Demo_ReadFeedback+0x17c>)
 800056e:	482a      	ldr	r0, [pc, #168]	@ (8000618 <Demo_ReadFeedback+0x160>)
 8000570:	f002 f9b2 	bl	80028d8 <siprintf>
    Debug_Print(debug_buf);
 8000574:	4828      	ldr	r0, [pc, #160]	@ (8000618 <Demo_ReadFeedback+0x160>)
 8000576:	f7ff fe5f 	bl	8000238 <Debug_Print>

    // Or read all at once
    Debug_Print("\r\nFull feedback read:\r\n");
 800057a:	482f      	ldr	r0, [pc, #188]	@ (8000638 <Demo_ReadFeedback+0x180>)
 800057c:	f7ff fe5c 	bl	8000238 <Debug_Print>
    if(STS3215_FeedBack(&hservo, SERVO_ID, &feedback) > 0) {
 8000580:	4a2e      	ldr	r2, [pc, #184]	@ (800063c <Demo_ReadFeedback+0x184>)
 8000582:	2105      	movs	r1, #5
 8000584:	4822      	ldr	r0, [pc, #136]	@ (8000610 <Demo_ReadFeedback+0x158>)
 8000586:	f000 fca2 	bl	8000ece <STS3215_FeedBack>
 800058a:	4603      	mov	r3, r0
 800058c:	2b00      	cmp	r3, #0
 800058e:	dd39      	ble.n	8000604 <Demo_ReadFeedback+0x14c>
        sprintf(debug_buf, "  Pos: %d, Spd: %d, Load: %d\r\n",
                feedback.Position, feedback.Speed, feedback.Load);
 8000590:	4b2a      	ldr	r3, [pc, #168]	@ (800063c <Demo_ReadFeedback+0x184>)
 8000592:	f9b3 3000 	ldrsh.w	r3, [r3]
        sprintf(debug_buf, "  Pos: %d, Spd: %d, Load: %d\r\n",
 8000596:	461a      	mov	r2, r3
                feedback.Position, feedback.Speed, feedback.Load);
 8000598:	4b28      	ldr	r3, [pc, #160]	@ (800063c <Demo_ReadFeedback+0x184>)
 800059a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
        sprintf(debug_buf, "  Pos: %d, Spd: %d, Load: %d\r\n",
 800059e:	4619      	mov	r1, r3
                feedback.Position, feedback.Speed, feedback.Load);
 80005a0:	4b26      	ldr	r3, [pc, #152]	@ (800063c <Demo_ReadFeedback+0x184>)
 80005a2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
        sprintf(debug_buf, "  Pos: %d, Spd: %d, Load: %d\r\n",
 80005a6:	9300      	str	r3, [sp, #0]
 80005a8:	460b      	mov	r3, r1
 80005aa:	4925      	ldr	r1, [pc, #148]	@ (8000640 <Demo_ReadFeedback+0x188>)
 80005ac:	481a      	ldr	r0, [pc, #104]	@ (8000618 <Demo_ReadFeedback+0x160>)
 80005ae:	f002 f993 	bl	80028d8 <siprintf>
        Debug_Print(debug_buf);
 80005b2:	4819      	ldr	r0, [pc, #100]	@ (8000618 <Demo_ReadFeedback+0x160>)
 80005b4:	f7ff fe40 	bl	8000238 <Debug_Print>
        sprintf(debug_buf, "  Temp: %dC, Volt:  %d.%dV, Curr: %dmA\r\n",
                feedback.Temperature, feedback.Voltage/10, feedback. Voltage%10, feedback.Current);
 80005b8:	4b20      	ldr	r3, [pc, #128]	@ (800063c <Demo_ReadFeedback+0x184>)
 80005ba:	79db      	ldrb	r3, [r3, #7]
        sprintf(debug_buf, "  Temp: %dC, Volt:  %d.%dV, Curr: %dmA\r\n",
 80005bc:	4618      	mov	r0, r3
                feedback.Temperature, feedback.Voltage/10, feedback. Voltage%10, feedback.Current);
 80005be:	4b1f      	ldr	r3, [pc, #124]	@ (800063c <Demo_ReadFeedback+0x184>)
 80005c0:	799b      	ldrb	r3, [r3, #6]
        sprintf(debug_buf, "  Temp: %dC, Volt:  %d.%dV, Curr: %dmA\r\n",
 80005c2:	4a20      	ldr	r2, [pc, #128]	@ (8000644 <Demo_ReadFeedback+0x18c>)
 80005c4:	fba2 2303 	umull	r2, r3, r2, r3
 80005c8:	08db      	lsrs	r3, r3, #3
 80005ca:	b2db      	uxtb	r3, r3
 80005cc:	461c      	mov	r4, r3
                feedback.Temperature, feedback.Voltage/10, feedback. Voltage%10, feedback.Current);
 80005ce:	4b1b      	ldr	r3, [pc, #108]	@ (800063c <Demo_ReadFeedback+0x184>)
 80005d0:	799a      	ldrb	r2, [r3, #6]
        sprintf(debug_buf, "  Temp: %dC, Volt:  %d.%dV, Curr: %dmA\r\n",
 80005d2:	4b1c      	ldr	r3, [pc, #112]	@ (8000644 <Demo_ReadFeedback+0x18c>)
 80005d4:	fba3 1302 	umull	r1, r3, r3, r2
 80005d8:	08d9      	lsrs	r1, r3, #3
 80005da:	460b      	mov	r3, r1
 80005dc:	009b      	lsls	r3, r3, #2
 80005de:	440b      	add	r3, r1
 80005e0:	005b      	lsls	r3, r3, #1
 80005e2:	1ad3      	subs	r3, r2, r3
 80005e4:	b2db      	uxtb	r3, r3
 80005e6:	461a      	mov	r2, r3
                feedback.Temperature, feedback.Voltage/10, feedback. Voltage%10, feedback.Current);
 80005e8:	4b14      	ldr	r3, [pc, #80]	@ (800063c <Demo_ReadFeedback+0x184>)
 80005ea:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
        sprintf(debug_buf, "  Temp: %dC, Volt:  %d.%dV, Curr: %dmA\r\n",
 80005ee:	9301      	str	r3, [sp, #4]
 80005f0:	9200      	str	r2, [sp, #0]
 80005f2:	4623      	mov	r3, r4
 80005f4:	4602      	mov	r2, r0
 80005f6:	4914      	ldr	r1, [pc, #80]	@ (8000648 <Demo_ReadFeedback+0x190>)
 80005f8:	4807      	ldr	r0, [pc, #28]	@ (8000618 <Demo_ReadFeedback+0x160>)
 80005fa:	f002 f96d 	bl	80028d8 <siprintf>
        Debug_Print(debug_buf);
 80005fe:	4806      	ldr	r0, [pc, #24]	@ (8000618 <Demo_ReadFeedback+0x160>)
 8000600:	f7ff fe1a 	bl	8000238 <Debug_Print>
    }
}
 8000604:	bf00      	nop
 8000606:	371c      	adds	r7, #28
 8000608:	46bd      	mov	sp, r7
 800060a:	bd90      	pop	{r4, r7, pc}
 800060c:	08003470 	.word	0x08003470
 8000610:	20000078 	.word	0x20000078
 8000614:	08003490 	.word	0x08003490
 8000618:	20000094 	.word	0x20000094
 800061c:	080034a4 	.word	0x080034a4
 8000620:	66666667 	.word	0x66666667
 8000624:	080034bc 	.word	0x080034bc
 8000628:	080034d4 	.word	0x080034d4
 800062c:	080034e8 	.word	0x080034e8
 8000630:	080034ec 	.word	0x080034ec
 8000634:	080034f0 	.word	0x080034f0
 8000638:	08003504 	.word	0x08003504
 800063c:	20000084 	.word	0x20000084
 8000640:	0800351c 	.word	0x0800351c
 8000644:	cccccccd 	.word	0xcccccccd
 8000648:	0800353c 	.word	0x0800353c

0800064c <SystemClock_Config>:
    */
}
/* USER CODE END 4 */

void SystemClock_Config(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b090      	sub	sp, #64	@ 0x40
 8000650:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000652:	f107 0318 	add.w	r3, r7, #24
 8000656:	2228      	movs	r2, #40	@ 0x28
 8000658:	2100      	movs	r1, #0
 800065a:	4618      	mov	r0, r3
 800065c:	f002 f95e 	bl	800291c <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000660:	1d3b      	adds	r3, r7, #4
 8000662:	2200      	movs	r2, #0
 8000664:	601a      	str	r2, [r3, #0]
 8000666:	605a      	str	r2, [r3, #4]
 8000668:	609a      	str	r2, [r3, #8]
 800066a:	60da      	str	r2, [r3, #12]
 800066c:	611a      	str	r2, [r3, #16]

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800066e:	2302      	movs	r3, #2
 8000670:	61bb      	str	r3, [r7, #24]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000672:	2301      	movs	r3, #1
 8000674:	62bb      	str	r3, [r7, #40]	@ 0x28
    RCC_OscInitStruct. HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000676:	2310      	movs	r3, #16
 8000678:	62fb      	str	r3, [r7, #44]	@ 0x2c
    RCC_OscInitStruct.PLL. PLLState = RCC_PLL_ON;
 800067a:	2302      	movs	r3, #2
 800067c:	637b      	str	r3, [r7, #52]	@ 0x34
    RCC_OscInitStruct. PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800067e:	2300      	movs	r3, #0
 8000680:	63bb      	str	r3, [r7, #56]	@ 0x38
    RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000682:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000686:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000688:	f107 0318 	add.w	r3, r7, #24
 800068c:	4618      	mov	r0, r3
 800068e:	f001 f999 	bl	80019c4 <HAL_RCC_OscConfig>
 8000692:	4603      	mov	r3, r0
 8000694:	2b00      	cmp	r3, #0
 8000696:	d001      	beq.n	800069c <SystemClock_Config+0x50>
        Error_Handler();
 8000698:	f000 f819 	bl	80006ce <Error_Handler>
    }

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800069c:	230f      	movs	r3, #15
 800069e:	607b      	str	r3, [r7, #4]
                                |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006a0:	2302      	movs	r3, #2
 80006a2:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006a4:	2300      	movs	r3, #0
 80006a6:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006a8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006ac:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006ae:	2300      	movs	r3, #0
 80006b0:	617b      	str	r3, [r7, #20]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80006b2:	1d3b      	adds	r3, r7, #4
 80006b4:	2102      	movs	r1, #2
 80006b6:	4618      	mov	r0, r3
 80006b8:	f001 fc06 	bl	8001ec8 <HAL_RCC_ClockConfig>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <SystemClock_Config+0x7a>
        Error_Handler();
 80006c2:	f000 f804 	bl	80006ce <Error_Handler>
    }
}
 80006c6:	bf00      	nop
 80006c8:	3740      	adds	r7, #64	@ 0x40
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}

080006ce <Error_Handler>:

void Error_Handler(void)
{
 80006ce:	b480      	push	{r7}
 80006d0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006d2:	b672      	cpsid	i
}
 80006d4:	bf00      	nop
    __disable_irq();
    while (1) {}
 80006d6:	bf00      	nop
 80006d8:	e7fd      	b.n	80006d6 <Error_Handler+0x8>
	...

080006dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	b085      	sub	sp, #20
 80006e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80006e2:	4b15      	ldr	r3, [pc, #84]	@ (8000738 <HAL_MspInit+0x5c>)
 80006e4:	699b      	ldr	r3, [r3, #24]
 80006e6:	4a14      	ldr	r2, [pc, #80]	@ (8000738 <HAL_MspInit+0x5c>)
 80006e8:	f043 0301 	orr.w	r3, r3, #1
 80006ec:	6193      	str	r3, [r2, #24]
 80006ee:	4b12      	ldr	r3, [pc, #72]	@ (8000738 <HAL_MspInit+0x5c>)
 80006f0:	699b      	ldr	r3, [r3, #24]
 80006f2:	f003 0301 	and.w	r3, r3, #1
 80006f6:	60bb      	str	r3, [r7, #8]
 80006f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006fa:	4b0f      	ldr	r3, [pc, #60]	@ (8000738 <HAL_MspInit+0x5c>)
 80006fc:	69db      	ldr	r3, [r3, #28]
 80006fe:	4a0e      	ldr	r2, [pc, #56]	@ (8000738 <HAL_MspInit+0x5c>)
 8000700:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000704:	61d3      	str	r3, [r2, #28]
 8000706:	4b0c      	ldr	r3, [pc, #48]	@ (8000738 <HAL_MspInit+0x5c>)
 8000708:	69db      	ldr	r3, [r3, #28]
 800070a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800070e:	607b      	str	r3, [r7, #4]
 8000710:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000712:	4b0a      	ldr	r3, [pc, #40]	@ (800073c <HAL_MspInit+0x60>)
 8000714:	685b      	ldr	r3, [r3, #4]
 8000716:	60fb      	str	r3, [r7, #12]
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800071e:	60fb      	str	r3, [r7, #12]
 8000720:	68fb      	ldr	r3, [r7, #12]
 8000722:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000726:	60fb      	str	r3, [r7, #12]
 8000728:	4a04      	ldr	r2, [pc, #16]	@ (800073c <HAL_MspInit+0x60>)
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800072e:	bf00      	nop
 8000730:	3714      	adds	r7, #20
 8000732:	46bd      	mov	sp, r7
 8000734:	bc80      	pop	{r7}
 8000736:	4770      	bx	lr
 8000738:	40021000 	.word	0x40021000
 800073c:	40010000 	.word	0x40010000

08000740 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000744:	bf00      	nop
 8000746:	e7fd      	b.n	8000744 <NMI_Handler+0x4>

08000748 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800074c:	bf00      	nop
 800074e:	e7fd      	b.n	800074c <HardFault_Handler+0x4>

08000750 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000754:	bf00      	nop
 8000756:	e7fd      	b.n	8000754 <MemManage_Handler+0x4>

08000758 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800075c:	bf00      	nop
 800075e:	e7fd      	b.n	800075c <BusFault_Handler+0x4>

08000760 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000764:	bf00      	nop
 8000766:	e7fd      	b.n	8000764 <UsageFault_Handler+0x4>

08000768 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800076c:	bf00      	nop
 800076e:	46bd      	mov	sp, r7
 8000770:	bc80      	pop	{r7}
 8000772:	4770      	bx	lr

08000774 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000774:	b480      	push	{r7}
 8000776:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000778:	bf00      	nop
 800077a:	46bd      	mov	sp, r7
 800077c:	bc80      	pop	{r7}
 800077e:	4770      	bx	lr

08000780 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000780:	b480      	push	{r7}
 8000782:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000784:	bf00      	nop
 8000786:	46bd      	mov	sp, r7
 8000788:	bc80      	pop	{r7}
 800078a:	4770      	bx	lr

0800078c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000790:	f000 fe0c 	bl	80013ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000794:	bf00      	nop
 8000796:	bd80      	pop	{r7, pc}

08000798 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800079c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80007a0:	f001 f8ee 	bl	8001980 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80007a4:	bf00      	nop
 80007a6:	bd80      	pop	{r7, pc}

080007a8 <STS3215_Init>:
/*===========================================================================*/
/*                      INITIALIZATION FUNCTIONS                             */
/*===========================================================================*/

void STS3215_Init(STS3215_HandleTypeDef *hservo, UART_HandleTypeDef *huart)
{
 80007a8:	b480      	push	{r7}
 80007aa:	b083      	sub	sp, #12
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
 80007b0:	6039      	str	r1, [r7, #0]
    hservo->huart = huart;
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	683a      	ldr	r2, [r7, #0]
 80007b6:	601a      	str	r2, [r3, #0]
    hservo->Level = 1;          // All commands respond by default
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	2201      	movs	r2, #1
 80007bc:	711a      	strb	r2, [r3, #4]
    hservo->End = 0;            // Little endian for STS series
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	2200      	movs	r2, #0
 80007c2:	715a      	strb	r2, [r3, #5]
    hservo->Error = 0;
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	2200      	movs	r2, #0
 80007c8:	719a      	strb	r2, [r3, #6]
    hservo->IOTimeOut = 100;    // 100ms timeout
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	2264      	movs	r2, #100	@ 0x64
 80007ce:	609a      	str	r2, [r3, #8]
}
 80007d0:	bf00      	nop
 80007d2:	370c      	adds	r7, #12
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bc80      	pop	{r7}
 80007d8:	4770      	bx	lr

080007da <STS3215_SetLevel>:

void STS3215_SetLevel(STS3215_HandleTypeDef *hservo, u8 level)
{
 80007da:	b480      	push	{r7}
 80007dc:	b083      	sub	sp, #12
 80007de:	af00      	add	r7, sp, #0
 80007e0:	6078      	str	r0, [r7, #4]
 80007e2:	460b      	mov	r3, r1
 80007e4:	70fb      	strb	r3, [r7, #3]
    hservo->Level = level;
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	78fa      	ldrb	r2, [r7, #3]
 80007ea:	711a      	strb	r2, [r3, #4]
}
 80007ec:	bf00      	nop
 80007ee:	370c      	adds	r7, #12
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bc80      	pop	{r7}
 80007f4:	4770      	bx	lr

080007f6 <Host2SCS>:
/*                      PRIVATE HELPER FUNCTIONS                             */
/*===========================================================================*/

// Convert 16-bit value to two 8-bit values (endianness aware)
static void Host2SCS(STS3215_HandleTypeDef *hservo, u8 *DataL, u8 *DataH, u16 Data)
{
 80007f6:	b480      	push	{r7}
 80007f8:	b085      	sub	sp, #20
 80007fa:	af00      	add	r7, sp, #0
 80007fc:	60f8      	str	r0, [r7, #12]
 80007fe:	60b9      	str	r1, [r7, #8]
 8000800:	607a      	str	r2, [r7, #4]
 8000802:	807b      	strh	r3, [r7, #2]
    if(hservo->End) {
 8000804:	68fb      	ldr	r3, [r7, #12]
 8000806:	795b      	ldrb	r3, [r3, #5]
 8000808:	2b00      	cmp	r3, #0
 800080a:	d00a      	beq.n	8000822 <Host2SCS+0x2c>
        *DataL = (Data >> 8);
 800080c:	887b      	ldrh	r3, [r7, #2]
 800080e:	0a1b      	lsrs	r3, r3, #8
 8000810:	b29b      	uxth	r3, r3
 8000812:	b2da      	uxtb	r2, r3
 8000814:	68bb      	ldr	r3, [r7, #8]
 8000816:	701a      	strb	r2, [r3, #0]
        *DataH = (Data & 0xFF);
 8000818:	887b      	ldrh	r3, [r7, #2]
 800081a:	b2da      	uxtb	r2, r3
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	701a      	strb	r2, [r3, #0]
    } else {
        *DataH = (Data >> 8);
        *DataL = (Data & 0xFF);
    }
}
 8000820:	e009      	b.n	8000836 <Host2SCS+0x40>
        *DataH = (Data >> 8);
 8000822:	887b      	ldrh	r3, [r7, #2]
 8000824:	0a1b      	lsrs	r3, r3, #8
 8000826:	b29b      	uxth	r3, r3
 8000828:	b2da      	uxtb	r2, r3
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	701a      	strb	r2, [r3, #0]
        *DataL = (Data & 0xFF);
 800082e:	887b      	ldrh	r3, [r7, #2]
 8000830:	b2da      	uxtb	r2, r3
 8000832:	68bb      	ldr	r3, [r7, #8]
 8000834:	701a      	strb	r2, [r3, #0]
}
 8000836:	bf00      	nop
 8000838:	3714      	adds	r7, #20
 800083a:	46bd      	mov	sp, r7
 800083c:	bc80      	pop	{r7}
 800083e:	4770      	bx	lr

08000840 <SCS2Host>:

// Convert two 8-bit values to 16-bit value (endianness aware)
static u16 SCS2Host(STS3215_HandleTypeDef *hservo, u8 DataL, u8 DataH)
{
 8000840:	b480      	push	{r7}
 8000842:	b085      	sub	sp, #20
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
 8000848:	460b      	mov	r3, r1
 800084a:	70fb      	strb	r3, [r7, #3]
 800084c:	4613      	mov	r3, r2
 800084e:	70bb      	strb	r3, [r7, #2]
    u16 Data;
    if(hservo->End) {
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	795b      	ldrb	r3, [r3, #5]
 8000854:	2b00      	cmp	r3, #0
 8000856:	d00a      	beq.n	800086e <SCS2Host+0x2e>
        Data = DataL;
 8000858:	78fb      	ldrb	r3, [r7, #3]
 800085a:	81fb      	strh	r3, [r7, #14]
        Data <<= 8;
 800085c:	89fb      	ldrh	r3, [r7, #14]
 800085e:	021b      	lsls	r3, r3, #8
 8000860:	81fb      	strh	r3, [r7, #14]
        Data |= DataH;
 8000862:	78bb      	ldrb	r3, [r7, #2]
 8000864:	b29a      	uxth	r2, r3
 8000866:	89fb      	ldrh	r3, [r7, #14]
 8000868:	4313      	orrs	r3, r2
 800086a:	81fb      	strh	r3, [r7, #14]
 800086c:	e009      	b.n	8000882 <SCS2Host+0x42>
    } else {
        Data = DataH;
 800086e:	78bb      	ldrb	r3, [r7, #2]
 8000870:	81fb      	strh	r3, [r7, #14]
        Data <<= 8;
 8000872:	89fb      	ldrh	r3, [r7, #14]
 8000874:	021b      	lsls	r3, r3, #8
 8000876:	81fb      	strh	r3, [r7, #14]
        Data |= DataL;
 8000878:	78fb      	ldrb	r3, [r7, #3]
 800087a:	b29a      	uxth	r2, r3
 800087c:	89fb      	ldrh	r3, [r7, #14]
 800087e:	4313      	orrs	r3, r2
 8000880:	81fb      	strh	r3, [r7, #14]
    }
    return Data;
 8000882:	89fb      	ldrh	r3, [r7, #14]
}
 8000884:	4618      	mov	r0, r3
 8000886:	3714      	adds	r7, #20
 8000888:	46bd      	mov	sp, r7
 800088a:	bc80      	pop	{r7}
 800088c:	4770      	bx	lr

0800088e <FlushRx>:

// Flush RX buffer
static void FlushRx(STS3215_HandleTypeDef *hservo)
{
 800088e:	b580      	push	{r7, lr}
 8000890:	b084      	sub	sp, #16
 8000892:	af00      	add	r7, sp, #0
 8000894:	6078      	str	r0, [r7, #4]
    u8 dummy;
    HAL_HalfDuplex_EnableReceiver(hservo->huart);
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	4618      	mov	r0, r3
 800089c:	f001 fe9f 	bl	80025de <HAL_HalfDuplex_EnableReceiver>
    while(HAL_UART_Receive(hservo->huart, &dummy, 1, 1) == HAL_OK);
 80008a0:	bf00      	nop
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	6818      	ldr	r0, [r3, #0]
 80008a6:	f107 010f 	add.w	r1, r7, #15
 80008aa:	2301      	movs	r3, #1
 80008ac:	2201      	movs	r2, #1
 80008ae:	f001 fdcc 	bl	800244a <HAL_UART_Receive>
 80008b2:	4603      	mov	r3, r0
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d0f4      	beq.n	80008a2 <FlushRx+0x14>
}
 80008b8:	bf00      	nop
 80008ba:	bf00      	nop
 80008bc:	3710      	adds	r7, #16
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}

080008c2 <WriteBuf>:

// Write command buffer to servo
static void WriteBuf(STS3215_HandleTypeDef *hservo, u8 ID, u8 MemAddr, u8 *nDat, u8 nLen, u8 Fun)
{
 80008c2:	b580      	push	{r7, lr}
 80008c4:	b088      	sub	sp, #32
 80008c6:	af00      	add	r7, sp, #0
 80008c8:	60f8      	str	r0, [r7, #12]
 80008ca:	607b      	str	r3, [r7, #4]
 80008cc:	460b      	mov	r3, r1
 80008ce:	72fb      	strb	r3, [r7, #11]
 80008d0:	4613      	mov	r3, r2
 80008d2:	72bb      	strb	r3, [r7, #10]
    u8 msgLen = 2;
 80008d4:	2302      	movs	r3, #2
 80008d6:	77fb      	strb	r3, [r7, #31]
    u8 bBuf[7];
    u8 CheckSum = 0;
 80008d8:	2300      	movs	r3, #0
 80008da:	74fb      	strb	r3, [r7, #19]

    bBuf[0] = 0xFF;
 80008dc:	23ff      	movs	r3, #255	@ 0xff
 80008de:	753b      	strb	r3, [r7, #20]
    bBuf[1] = 0xFF;
 80008e0:	23ff      	movs	r3, #255	@ 0xff
 80008e2:	757b      	strb	r3, [r7, #21]
    bBuf[2] = ID;
 80008e4:	7afb      	ldrb	r3, [r7, #11]
 80008e6:	75bb      	strb	r3, [r7, #22]
    bBuf[4] = Fun;
 80008e8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80008ec:	763b      	strb	r3, [r7, #24]

    if(nDat) {
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d021      	beq.n	8000938 <WriteBuf+0x76>
        msgLen += nLen + 1;
 80008f4:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80008f8:	7ffb      	ldrb	r3, [r7, #31]
 80008fa:	4413      	add	r3, r2
 80008fc:	b2db      	uxtb	r3, r3
 80008fe:	3301      	adds	r3, #1
 8000900:	77fb      	strb	r3, [r7, #31]
        bBuf[3] = msgLen;
 8000902:	7ffb      	ldrb	r3, [r7, #31]
 8000904:	75fb      	strb	r3, [r7, #23]
        bBuf[5] = MemAddr;
 8000906:	7abb      	ldrb	r3, [r7, #10]
 8000908:	767b      	strb	r3, [r7, #25]

        HAL_HalfDuplex_EnableTransmitter(hservo->huart);
 800090a:	68fb      	ldr	r3, [r7, #12]
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	4618      	mov	r0, r3
 8000910:	f001 fe32 	bl	8002578 <HAL_HalfDuplex_EnableTransmitter>
        HAL_UART_Transmit(hservo->huart, bBuf, 6, 100);
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	6818      	ldr	r0, [r3, #0]
 8000918:	f107 0114 	add.w	r1, r7, #20
 800091c:	2364      	movs	r3, #100	@ 0x64
 800091e:	2206      	movs	r2, #6
 8000920:	f001 fd08 	bl	8002334 <HAL_UART_Transmit>
        HAL_UART_Transmit(hservo->huart, nDat, nLen, 100);
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	6818      	ldr	r0, [r3, #0]
 8000928:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800092c:	b29a      	uxth	r2, r3
 800092e:	2364      	movs	r3, #100	@ 0x64
 8000930:	6879      	ldr	r1, [r7, #4]
 8000932:	f001 fcff 	bl	8002334 <HAL_UART_Transmit>
 8000936:	e00e      	b.n	8000956 <WriteBuf+0x94>
    } else {
        bBuf[3] = msgLen;
 8000938:	7ffb      	ldrb	r3, [r7, #31]
 800093a:	75fb      	strb	r3, [r7, #23]
        HAL_HalfDuplex_EnableTransmitter(hservo->huart);
 800093c:	68fb      	ldr	r3, [r7, #12]
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	4618      	mov	r0, r3
 8000942:	f001 fe19 	bl	8002578 <HAL_HalfDuplex_EnableTransmitter>
        HAL_UART_Transmit(hservo->huart, bBuf, 5, 100);
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	6818      	ldr	r0, [r3, #0]
 800094a:	f107 0114 	add.w	r1, r7, #20
 800094e:	2364      	movs	r3, #100	@ 0x64
 8000950:	2205      	movs	r2, #5
 8000952:	f001 fcef 	bl	8002334 <HAL_UART_Transmit>
    }

    // Calculate checksum
    CheckSum = ID + msgLen + Fun + MemAddr;
 8000956:	7afa      	ldrb	r2, [r7, #11]
 8000958:	7ffb      	ldrb	r3, [r7, #31]
 800095a:	4413      	add	r3, r2
 800095c:	b2da      	uxtb	r2, r3
 800095e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000962:	4413      	add	r3, r2
 8000964:	b2da      	uxtb	r2, r3
 8000966:	7abb      	ldrb	r3, [r7, #10]
 8000968:	4413      	add	r3, r2
 800096a:	b2db      	uxtb	r3, r3
 800096c:	74fb      	strb	r3, [r7, #19]
    if(nDat) {
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	2b00      	cmp	r3, #0
 8000972:	d012      	beq.n	800099a <WriteBuf+0xd8>
        for(u8 i = 0; i < nLen; i++) {
 8000974:	2300      	movs	r3, #0
 8000976:	77bb      	strb	r3, [r7, #30]
 8000978:	e00a      	b.n	8000990 <WriteBuf+0xce>
            CheckSum += nDat[i];
 800097a:	7fbb      	ldrb	r3, [r7, #30]
 800097c:	687a      	ldr	r2, [r7, #4]
 800097e:	4413      	add	r3, r2
 8000980:	781a      	ldrb	r2, [r3, #0]
 8000982:	7cfb      	ldrb	r3, [r7, #19]
 8000984:	4413      	add	r3, r2
 8000986:	b2db      	uxtb	r3, r3
 8000988:	74fb      	strb	r3, [r7, #19]
        for(u8 i = 0; i < nLen; i++) {
 800098a:	7fbb      	ldrb	r3, [r7, #30]
 800098c:	3301      	adds	r3, #1
 800098e:	77bb      	strb	r3, [r7, #30]
 8000990:	7fba      	ldrb	r2, [r7, #30]
 8000992:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000996:	429a      	cmp	r2, r3
 8000998:	d3ef      	bcc.n	800097a <WriteBuf+0xb8>
        }
    }
    CheckSum = ~CheckSum;
 800099a:	7cfb      	ldrb	r3, [r7, #19]
 800099c:	43db      	mvns	r3, r3
 800099e:	b2db      	uxtb	r3, r3
 80009a0:	74fb      	strb	r3, [r7, #19]
    HAL_UART_Transmit(hservo->huart, &CheckSum, 1, 100);
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	6818      	ldr	r0, [r3, #0]
 80009a6:	f107 0113 	add.w	r1, r7, #19
 80009aa:	2364      	movs	r3, #100	@ 0x64
 80009ac:	2201      	movs	r2, #1
 80009ae:	f001 fcc1 	bl	8002334 <HAL_UART_Transmit>
}
 80009b2:	bf00      	nop
 80009b4:	3720      	adds	r7, #32
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}

080009ba <CheckHead>:

// Check for response header (0xFF 0xFF)
static int CheckHead(STS3215_HandleTypeDef *hservo)
{
 80009ba:	b580      	push	{r7, lr}
 80009bc:	b084      	sub	sp, #16
 80009be:	af00      	add	r7, sp, #0
 80009c0:	6078      	str	r0, [r7, #4]
    u8 bDat;
    u8 bBuf[2] = {0, 0};
 80009c2:	2300      	movs	r3, #0
 80009c4:	81bb      	strh	r3, [r7, #12]
    u8 Cnt = 0;
 80009c6:	2300      	movs	r3, #0
 80009c8:	73fb      	strb	r3, [r7, #15]

    HAL_HalfDuplex_EnableReceiver(hservo->huart);
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	4618      	mov	r0, r3
 80009d0:	f001 fe05 	bl	80025de <HAL_HalfDuplex_EnableReceiver>

    while(1) {
        if(HAL_UART_Receive(hservo->huart, &bDat, 1, hservo->IOTimeOut) != HAL_OK) {
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	6818      	ldr	r0, [r3, #0]
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	689b      	ldr	r3, [r3, #8]
 80009dc:	f107 010e 	add.w	r1, r7, #14
 80009e0:	2201      	movs	r2, #1
 80009e2:	f001 fd32 	bl	800244a <HAL_UART_Receive>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d001      	beq.n	80009f0 <CheckHead+0x36>
            return 0;
 80009ec:	2300      	movs	r3, #0
 80009ee:	e013      	b.n	8000a18 <CheckHead+0x5e>
        }
        bBuf[1] = bBuf[0];
 80009f0:	7b3b      	ldrb	r3, [r7, #12]
 80009f2:	737b      	strb	r3, [r7, #13]
        bBuf[0] = bDat;
 80009f4:	7bbb      	ldrb	r3, [r7, #14]
 80009f6:	733b      	strb	r3, [r7, #12]
        if(bBuf[0] == 0xFF && bBuf[1] == 0xFF) {
 80009f8:	7b3b      	ldrb	r3, [r7, #12]
 80009fa:	2bff      	cmp	r3, #255	@ 0xff
 80009fc:	d102      	bne.n	8000a04 <CheckHead+0x4a>
 80009fe:	7b7b      	ldrb	r3, [r7, #13]
 8000a00:	2bff      	cmp	r3, #255	@ 0xff
 8000a02:	d007      	beq.n	8000a14 <CheckHead+0x5a>
            break;
        }
        Cnt++;
 8000a04:	7bfb      	ldrb	r3, [r7, #15]
 8000a06:	3301      	adds	r3, #1
 8000a08:	73fb      	strb	r3, [r7, #15]
        if(Cnt > 10) {
 8000a0a:	7bfb      	ldrb	r3, [r7, #15]
 8000a0c:	2b0a      	cmp	r3, #10
 8000a0e:	d9e1      	bls.n	80009d4 <CheckHead+0x1a>
            return 0;
 8000a10:	2300      	movs	r3, #0
 8000a12:	e001      	b.n	8000a18 <CheckHead+0x5e>
            break;
 8000a14:	bf00      	nop
        }
    }
    return 1;
 8000a16:	2301      	movs	r3, #1
}
 8000a18:	4618      	mov	r0, r3
 8000a1a:	3710      	adds	r7, #16
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}

08000a20 <Ack>:

// Wait for and validate acknowledgment
static int Ack(STS3215_HandleTypeDef *hservo, u8 ID)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b084      	sub	sp, #16
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
 8000a28:	460b      	mov	r3, r1
 8000a2a:	70fb      	strb	r3, [r7, #3]
    hservo->Error = 0;
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	2200      	movs	r2, #0
 8000a30:	719a      	strb	r2, [r3, #6]

    if(ID != STS_BROADCAST_ID && hservo->Level) {
 8000a32:	78fb      	ldrb	r3, [r7, #3]
 8000a34:	2bfe      	cmp	r3, #254	@ 0xfe
 8000a36:	d036      	beq.n	8000aa6 <Ack+0x86>
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	791b      	ldrb	r3, [r3, #4]
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d032      	beq.n	8000aa6 <Ack+0x86>
        if(! CheckHead(hservo)) {
 8000a40:	6878      	ldr	r0, [r7, #4]
 8000a42:	f7ff ffba 	bl	80009ba <CheckHead>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d101      	bne.n	8000a50 <Ack+0x30>
            return 0;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	e02b      	b.n	8000aa8 <Ack+0x88>
        }

        u8 bBuf[4];
        if(HAL_UART_Receive(hservo->huart, bBuf, 4, hservo->IOTimeOut) != HAL_OK) {
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	6818      	ldr	r0, [r3, #0]
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	689b      	ldr	r3, [r3, #8]
 8000a58:	f107 0108 	add.w	r1, r7, #8
 8000a5c:	2204      	movs	r2, #4
 8000a5e:	f001 fcf4 	bl	800244a <HAL_UART_Receive>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d001      	beq.n	8000a6c <Ack+0x4c>
            return 0;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	e01d      	b.n	8000aa8 <Ack+0x88>
        }

        if(bBuf[0] != ID) {
 8000a6c:	7a3b      	ldrb	r3, [r7, #8]
 8000a6e:	78fa      	ldrb	r2, [r7, #3]
 8000a70:	429a      	cmp	r2, r3
 8000a72:	d001      	beq.n	8000a78 <Ack+0x58>
            return 0;
 8000a74:	2300      	movs	r3, #0
 8000a76:	e017      	b.n	8000aa8 <Ack+0x88>
        }
        if(bBuf[1] != 2) {
 8000a78:	7a7b      	ldrb	r3, [r7, #9]
 8000a7a:	2b02      	cmp	r3, #2
 8000a7c:	d001      	beq.n	8000a82 <Ack+0x62>
            return 0;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	e012      	b.n	8000aa8 <Ack+0x88>
        }

        u8 calSum = ~(bBuf[0] + bBuf[1] + bBuf[2]);
 8000a82:	7a3a      	ldrb	r2, [r7, #8]
 8000a84:	7a7b      	ldrb	r3, [r7, #9]
 8000a86:	4413      	add	r3, r2
 8000a88:	b2da      	uxtb	r2, r3
 8000a8a:	7abb      	ldrb	r3, [r7, #10]
 8000a8c:	4413      	add	r3, r2
 8000a8e:	b2db      	uxtb	r3, r3
 8000a90:	43db      	mvns	r3, r3
 8000a92:	73fb      	strb	r3, [r7, #15]
        if(calSum != bBuf[3]) {
 8000a94:	7afb      	ldrb	r3, [r7, #11]
 8000a96:	7bfa      	ldrb	r2, [r7, #15]
 8000a98:	429a      	cmp	r2, r3
 8000a9a:	d001      	beq.n	8000aa0 <Ack+0x80>
            return 0;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	e003      	b.n	8000aa8 <Ack+0x88>
        }
        hservo->Error = bBuf[2];
 8000aa0:	7aba      	ldrb	r2, [r7, #10]
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	719a      	strb	r2, [r3, #6]
    }
    return 1;
 8000aa6:	2301      	movs	r3, #1
}
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	3710      	adds	r7, #16
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}

08000ab0 <STS3215_GenWrite>:
/*===========================================================================*/
/*                    LOW-LEVEL READ/WRITE FUNCTIONS                         */
/*===========================================================================*/

int STS3215_GenWrite(STS3215_HandleTypeDef *hservo, u8 ID, u8 MemAddr, u8 *nDat, u8 nLen)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b086      	sub	sp, #24
 8000ab4:	af02      	add	r7, sp, #8
 8000ab6:	60f8      	str	r0, [r7, #12]
 8000ab8:	607b      	str	r3, [r7, #4]
 8000aba:	460b      	mov	r3, r1
 8000abc:	72fb      	strb	r3, [r7, #11]
 8000abe:	4613      	mov	r3, r2
 8000ac0:	72bb      	strb	r3, [r7, #10]
    FlushRx(hservo);
 8000ac2:	68f8      	ldr	r0, [r7, #12]
 8000ac4:	f7ff fee3 	bl	800088e <FlushRx>
    WriteBuf(hservo, ID, MemAddr, nDat, nLen, INST_WRITE);
 8000ac8:	7aba      	ldrb	r2, [r7, #10]
 8000aca:	7af9      	ldrb	r1, [r7, #11]
 8000acc:	2303      	movs	r3, #3
 8000ace:	9301      	str	r3, [sp, #4]
 8000ad0:	7e3b      	ldrb	r3, [r7, #24]
 8000ad2:	9300      	str	r3, [sp, #0]
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	68f8      	ldr	r0, [r7, #12]
 8000ad8:	f7ff fef3 	bl	80008c2 <WriteBuf>
    return Ack(hservo, ID);
 8000adc:	7afb      	ldrb	r3, [r7, #11]
 8000ade:	4619      	mov	r1, r3
 8000ae0:	68f8      	ldr	r0, [r7, #12]
 8000ae2:	f7ff ff9d 	bl	8000a20 <Ack>
 8000ae6:	4603      	mov	r3, r0
}
 8000ae8:	4618      	mov	r0, r3
 8000aea:	3710      	adds	r7, #16
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}

08000af0 <STS3215_WriteByte>:
    WriteBuf(hservo, ID, 0, NULL, 0, INST_REG_ACTION);
    return Ack(hservo, ID);
}

int STS3215_WriteByte(STS3215_HandleTypeDef *hservo, u8 ID, u8 MemAddr, u8 bDat)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b084      	sub	sp, #16
 8000af4:	af02      	add	r7, sp, #8
 8000af6:	6078      	str	r0, [r7, #4]
 8000af8:	4608      	mov	r0, r1
 8000afa:	4611      	mov	r1, r2
 8000afc:	461a      	mov	r2, r3
 8000afe:	4603      	mov	r3, r0
 8000b00:	70fb      	strb	r3, [r7, #3]
 8000b02:	460b      	mov	r3, r1
 8000b04:	70bb      	strb	r3, [r7, #2]
 8000b06:	4613      	mov	r3, r2
 8000b08:	707b      	strb	r3, [r7, #1]
    FlushRx(hservo);
 8000b0a:	6878      	ldr	r0, [r7, #4]
 8000b0c:	f7ff febf 	bl	800088e <FlushRx>
    WriteBuf(hservo, ID, MemAddr, &bDat, 1, INST_WRITE);
 8000b10:	1c7b      	adds	r3, r7, #1
 8000b12:	78ba      	ldrb	r2, [r7, #2]
 8000b14:	78f9      	ldrb	r1, [r7, #3]
 8000b16:	2003      	movs	r0, #3
 8000b18:	9001      	str	r0, [sp, #4]
 8000b1a:	2001      	movs	r0, #1
 8000b1c:	9000      	str	r0, [sp, #0]
 8000b1e:	6878      	ldr	r0, [r7, #4]
 8000b20:	f7ff fecf 	bl	80008c2 <WriteBuf>
    return Ack(hservo, ID);
 8000b24:	78fb      	ldrb	r3, [r7, #3]
 8000b26:	4619      	mov	r1, r3
 8000b28:	6878      	ldr	r0, [r7, #4]
 8000b2a:	f7ff ff79 	bl	8000a20 <Ack>
 8000b2e:	4603      	mov	r3, r0
}
 8000b30:	4618      	mov	r0, r3
 8000b32:	3708      	adds	r7, #8
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}

08000b38 <STS3215_Read>:
    WriteBuf(hservo, ID, MemAddr, bBuf, 2, INST_WRITE);
    return Ack(hservo, ID);
}

int STS3215_Read(STS3215_HandleTypeDef *hservo, u8 ID, u8 MemAddr, u8 *nData, u8 nLen)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b088      	sub	sp, #32
 8000b3c:	af02      	add	r7, sp, #8
 8000b3e:	60f8      	str	r0, [r7, #12]
 8000b40:	607b      	str	r3, [r7, #4]
 8000b42:	460b      	mov	r3, r1
 8000b44:	72fb      	strb	r3, [r7, #11]
 8000b46:	4613      	mov	r3, r2
 8000b48:	72bb      	strb	r3, [r7, #10]
    FlushRx(hservo);
 8000b4a:	68f8      	ldr	r0, [r7, #12]
 8000b4c:	f7ff fe9f 	bl	800088e <FlushRx>
    WriteBuf(hservo, ID, MemAddr, &nLen, 1, INST_READ);
 8000b50:	7aba      	ldrb	r2, [r7, #10]
 8000b52:	7af9      	ldrb	r1, [r7, #11]
 8000b54:	2302      	movs	r3, #2
 8000b56:	9301      	str	r3, [sp, #4]
 8000b58:	2301      	movs	r3, #1
 8000b5a:	9300      	str	r3, [sp, #0]
 8000b5c:	f107 0320 	add.w	r3, r7, #32
 8000b60:	68f8      	ldr	r0, [r7, #12]
 8000b62:	f7ff feae 	bl	80008c2 <WriteBuf>

    if(! CheckHead(hservo)) {
 8000b66:	68f8      	ldr	r0, [r7, #12]
 8000b68:	f7ff ff27 	bl	80009ba <CheckHead>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d101      	bne.n	8000b76 <STS3215_Read+0x3e>
        return 0;
 8000b72:	2300      	movs	r3, #0
 8000b74:	e055      	b.n	8000c22 <STS3215_Read+0xea>
    }

    u8 bBuf[4];
    hservo->Error = 0;
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	2200      	movs	r2, #0
 8000b7a:	719a      	strb	r2, [r3, #6]

    if(HAL_UART_Receive(hservo->huart, bBuf, 3, hservo->IOTimeOut) != HAL_OK) {
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	6818      	ldr	r0, [r3, #0]
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	689b      	ldr	r3, [r3, #8]
 8000b84:	f107 0110 	add.w	r1, r7, #16
 8000b88:	2203      	movs	r2, #3
 8000b8a:	f001 fc5e 	bl	800244a <HAL_UART_Receive>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d001      	beq.n	8000b98 <STS3215_Read+0x60>
        return 0;
 8000b94:	2300      	movs	r3, #0
 8000b96:	e044      	b.n	8000c22 <STS3215_Read+0xea>
    }

    if(HAL_UART_Receive(hservo->huart, nData, nLen, hservo->IOTimeOut) != HAL_OK) {
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	6818      	ldr	r0, [r3, #0]
 8000b9c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000ba0:	461a      	mov	r2, r3
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	689b      	ldr	r3, [r3, #8]
 8000ba6:	6879      	ldr	r1, [r7, #4]
 8000ba8:	f001 fc4f 	bl	800244a <HAL_UART_Receive>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d001      	beq.n	8000bb6 <STS3215_Read+0x7e>
        return 0;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	e035      	b.n	8000c22 <STS3215_Read+0xea>
    }

    if(HAL_UART_Receive(hservo->huart, bBuf+3, 1, hservo->IOTimeOut) != HAL_OK) {
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	6818      	ldr	r0, [r3, #0]
 8000bba:	f107 0110 	add.w	r1, r7, #16
 8000bbe:	3103      	adds	r1, #3
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	689b      	ldr	r3, [r3, #8]
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	f001 fc40 	bl	800244a <HAL_UART_Receive>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d001      	beq.n	8000bd4 <STS3215_Read+0x9c>
        return 0;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	e026      	b.n	8000c22 <STS3215_Read+0xea>
    }

    // Verify checksum
    u8 calSum = bBuf[0] + bBuf[1] + bBuf[2];
 8000bd4:	7c3a      	ldrb	r2, [r7, #16]
 8000bd6:	7c7b      	ldrb	r3, [r7, #17]
 8000bd8:	4413      	add	r3, r2
 8000bda:	b2da      	uxtb	r2, r3
 8000bdc:	7cbb      	ldrb	r3, [r7, #18]
 8000bde:	4413      	add	r3, r2
 8000be0:	75fb      	strb	r3, [r7, #23]
    for(u8 i = 0; i < nLen; i++) {
 8000be2:	2300      	movs	r3, #0
 8000be4:	75bb      	strb	r3, [r7, #22]
 8000be6:	e009      	b.n	8000bfc <STS3215_Read+0xc4>
        calSum += nData[i];
 8000be8:	7dbb      	ldrb	r3, [r7, #22]
 8000bea:	687a      	ldr	r2, [r7, #4]
 8000bec:	4413      	add	r3, r2
 8000bee:	781a      	ldrb	r2, [r3, #0]
 8000bf0:	7dfb      	ldrb	r3, [r7, #23]
 8000bf2:	4413      	add	r3, r2
 8000bf4:	75fb      	strb	r3, [r7, #23]
    for(u8 i = 0; i < nLen; i++) {
 8000bf6:	7dbb      	ldrb	r3, [r7, #22]
 8000bf8:	3301      	adds	r3, #1
 8000bfa:	75bb      	strb	r3, [r7, #22]
 8000bfc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000c00:	7dba      	ldrb	r2, [r7, #22]
 8000c02:	429a      	cmp	r2, r3
 8000c04:	d3f0      	bcc.n	8000be8 <STS3215_Read+0xb0>
    }
    calSum = ~calSum;
 8000c06:	7dfb      	ldrb	r3, [r7, #23]
 8000c08:	43db      	mvns	r3, r3
 8000c0a:	75fb      	strb	r3, [r7, #23]

    if(calSum != bBuf[3]) {
 8000c0c:	7cfb      	ldrb	r3, [r7, #19]
 8000c0e:	7dfa      	ldrb	r2, [r7, #23]
 8000c10:	429a      	cmp	r2, r3
 8000c12:	d001      	beq.n	8000c18 <STS3215_Read+0xe0>
        return 0;
 8000c14:	2300      	movs	r3, #0
 8000c16:	e004      	b.n	8000c22 <STS3215_Read+0xea>
    }

    hservo->Error = bBuf[2];
 8000c18:	7cba      	ldrb	r2, [r7, #18]
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	719a      	strb	r2, [r3, #6]
    return nLen;
 8000c1e:	f897 3020 	ldrb.w	r3, [r7, #32]
}
 8000c22:	4618      	mov	r0, r3
 8000c24:	3718      	adds	r7, #24
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}

08000c2a <STS3215_ReadByte>:

int STS3215_ReadByte(STS3215_HandleTypeDef *hservo, u8 ID, u8 MemAddr)
{
 8000c2a:	b580      	push	{r7, lr}
 8000c2c:	b086      	sub	sp, #24
 8000c2e:	af02      	add	r7, sp, #8
 8000c30:	6078      	str	r0, [r7, #4]
 8000c32:	460b      	mov	r3, r1
 8000c34:	70fb      	strb	r3, [r7, #3]
 8000c36:	4613      	mov	r3, r2
 8000c38:	70bb      	strb	r3, [r7, #2]
    u8 bDat;
    int Size = STS3215_Read(hservo, ID, MemAddr, &bDat, 1);
 8000c3a:	f107 030b 	add.w	r3, r7, #11
 8000c3e:	78ba      	ldrb	r2, [r7, #2]
 8000c40:	78f9      	ldrb	r1, [r7, #3]
 8000c42:	2001      	movs	r0, #1
 8000c44:	9000      	str	r0, [sp, #0]
 8000c46:	6878      	ldr	r0, [r7, #4]
 8000c48:	f7ff ff76 	bl	8000b38 <STS3215_Read>
 8000c4c:	60f8      	str	r0, [r7, #12]
    if(Size != 1) {
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	2b01      	cmp	r3, #1
 8000c52:	d002      	beq.n	8000c5a <STS3215_ReadByte+0x30>
        return -1;
 8000c54:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c58:	e000      	b.n	8000c5c <STS3215_ReadByte+0x32>
    }
    return bDat;
 8000c5a:	7afb      	ldrb	r3, [r7, #11]
}
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	3710      	adds	r7, #16
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}

08000c64 <STS3215_ReadWord>:

int STS3215_ReadWord(STS3215_HandleTypeDef *hservo, u8 ID, u8 MemAddr)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b086      	sub	sp, #24
 8000c68:	af02      	add	r7, sp, #8
 8000c6a:	6078      	str	r0, [r7, #4]
 8000c6c:	460b      	mov	r3, r1
 8000c6e:	70fb      	strb	r3, [r7, #3]
 8000c70:	4613      	mov	r3, r2
 8000c72:	70bb      	strb	r3, [r7, #2]
    u8 nDat[2];
    int Size = STS3215_Read(hservo, ID, MemAddr, nDat, 2);
 8000c74:	f107 0308 	add.w	r3, r7, #8
 8000c78:	78ba      	ldrb	r2, [r7, #2]
 8000c7a:	78f9      	ldrb	r1, [r7, #3]
 8000c7c:	2002      	movs	r0, #2
 8000c7e:	9000      	str	r0, [sp, #0]
 8000c80:	6878      	ldr	r0, [r7, #4]
 8000c82:	f7ff ff59 	bl	8000b38 <STS3215_Read>
 8000c86:	60f8      	str	r0, [r7, #12]
    if(Size != 2) {
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	2b02      	cmp	r3, #2
 8000c8c:	d002      	beq.n	8000c94 <STS3215_ReadWord+0x30>
        return -1;
 8000c8e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c92:	e006      	b.n	8000ca2 <STS3215_ReadWord+0x3e>
    }
    return SCS2Host(hservo, nDat[0], nDat[1]);
 8000c94:	7a3b      	ldrb	r3, [r7, #8]
 8000c96:	7a7a      	ldrb	r2, [r7, #9]
 8000c98:	4619      	mov	r1, r3
 8000c9a:	6878      	ldr	r0, [r7, #4]
 8000c9c:	f7ff fdd0 	bl	8000840 <SCS2Host>
 8000ca0:	4603      	mov	r3, r0
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	3710      	adds	r7, #16
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}

08000caa <STS3215_WritePosEx>:
/*===========================================================================*/
/*                      POSITION CONTROL FUNCTIONS                           */
/*===========================================================================*/

int STS3215_WritePosEx(STS3215_HandleTypeDef *hservo, u8 ID, s16 Position, u16 Speed, u8 ACC)
{
 8000caa:	b580      	push	{r7, lr}
 8000cac:	b088      	sub	sp, #32
 8000cae:	af02      	add	r7, sp, #8
 8000cb0:	60f8      	str	r0, [r7, #12]
 8000cb2:	4608      	mov	r0, r1
 8000cb4:	4611      	mov	r1, r2
 8000cb6:	461a      	mov	r2, r3
 8000cb8:	4603      	mov	r3, r0
 8000cba:	72fb      	strb	r3, [r7, #11]
 8000cbc:	460b      	mov	r3, r1
 8000cbe:	813b      	strh	r3, [r7, #8]
 8000cc0:	4613      	mov	r3, r2
 8000cc2:	80fb      	strh	r3, [r7, #6]
    if(Position < 0) {
 8000cc4:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	da09      	bge.n	8000ce0 <STS3215_WritePosEx+0x36>
        Position = -Position;
 8000ccc:	893b      	ldrh	r3, [r7, #8]
 8000cce:	425b      	negs	r3, r3
 8000cd0:	b29b      	uxth	r3, r3
 8000cd2:	813b      	strh	r3, [r7, #8]
        Position |= (1 << 15);
 8000cd4:	893b      	ldrh	r3, [r7, #8]
 8000cd6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8000cda:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8000cde:	813b      	strh	r3, [r7, #8]
    }

    u8 bBuf[7];
    bBuf[0] = ACC;
 8000ce0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000ce4:	743b      	strb	r3, [r7, #16]
    Host2SCS(hservo, bBuf+1, bBuf+2, Position);
 8000ce6:	f107 0110 	add.w	r1, r7, #16
 8000cea:	3101      	adds	r1, #1
 8000cec:	f107 0210 	add.w	r2, r7, #16
 8000cf0:	3202      	adds	r2, #2
 8000cf2:	893b      	ldrh	r3, [r7, #8]
 8000cf4:	68f8      	ldr	r0, [r7, #12]
 8000cf6:	f7ff fd7e 	bl	80007f6 <Host2SCS>
    Host2SCS(hservo, bBuf+3, bBuf+4, 0);  // Time = 0
 8000cfa:	f107 0110 	add.w	r1, r7, #16
 8000cfe:	3103      	adds	r1, #3
 8000d00:	f107 0210 	add.w	r2, r7, #16
 8000d04:	3204      	adds	r2, #4
 8000d06:	2300      	movs	r3, #0
 8000d08:	68f8      	ldr	r0, [r7, #12]
 8000d0a:	f7ff fd74 	bl	80007f6 <Host2SCS>
    Host2SCS(hservo, bBuf+5, bBuf+6, Speed);
 8000d0e:	f107 0110 	add.w	r1, r7, #16
 8000d12:	3105      	adds	r1, #5
 8000d14:	f107 0210 	add.w	r2, r7, #16
 8000d18:	3206      	adds	r2, #6
 8000d1a:	88fb      	ldrh	r3, [r7, #6]
 8000d1c:	68f8      	ldr	r0, [r7, #12]
 8000d1e:	f7ff fd6a 	bl	80007f6 <Host2SCS>

    return STS3215_GenWrite(hservo, ID, STS_ACC, bBuf, 7);
 8000d22:	f107 0310 	add.w	r3, r7, #16
 8000d26:	7af9      	ldrb	r1, [r7, #11]
 8000d28:	2207      	movs	r2, #7
 8000d2a:	9200      	str	r2, [sp, #0]
 8000d2c:	2229      	movs	r2, #41	@ 0x29
 8000d2e:	68f8      	ldr	r0, [r7, #12]
 8000d30:	f7ff febe 	bl	8000ab0 <STS3215_GenWrite>
 8000d34:	4603      	mov	r3, r0
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	3718      	adds	r7, #24
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}

08000d3e <STS3215_WheelMode>:
/*===========================================================================*/
/*                        WHEEL MODE FUNCTIONS                               */
/*===========================================================================*/

int STS3215_WheelMode(STS3215_HandleTypeDef *hservo, u8 ID)
{
 8000d3e:	b580      	push	{r7, lr}
 8000d40:	b082      	sub	sp, #8
 8000d42:	af00      	add	r7, sp, #0
 8000d44:	6078      	str	r0, [r7, #4]
 8000d46:	460b      	mov	r3, r1
 8000d48:	70fb      	strb	r3, [r7, #3]
    return STS3215_WriteByte(hservo, ID, STS_MODE, 1);
 8000d4a:	78f9      	ldrb	r1, [r7, #3]
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	2221      	movs	r2, #33	@ 0x21
 8000d50:	6878      	ldr	r0, [r7, #4]
 8000d52:	f7ff fecd 	bl	8000af0 <STS3215_WriteByte>
 8000d56:	4603      	mov	r3, r0
}
 8000d58:	4618      	mov	r0, r3
 8000d5a:	3708      	adds	r7, #8
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}

08000d60 <STS3215_ServoMode>:

int STS3215_ServoMode(STS3215_HandleTypeDef *hservo, u8 ID)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b082      	sub	sp, #8
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
 8000d68:	460b      	mov	r3, r1
 8000d6a:	70fb      	strb	r3, [r7, #3]
    return STS3215_WriteByte(hservo, ID, STS_MODE, 0);
 8000d6c:	78f9      	ldrb	r1, [r7, #3]
 8000d6e:	2300      	movs	r3, #0
 8000d70:	2221      	movs	r2, #33	@ 0x21
 8000d72:	6878      	ldr	r0, [r7, #4]
 8000d74:	f7ff febc 	bl	8000af0 <STS3215_WriteByte>
 8000d78:	4603      	mov	r3, r0
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	3708      	adds	r7, #8
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}

08000d82 <STS3215_WriteSpe>:

int STS3215_WriteSpe(STS3215_HandleTypeDef *hservo, u8 ID, s16 Speed, u8 ACC)
{
 8000d82:	b580      	push	{r7, lr}
 8000d84:	b086      	sub	sp, #24
 8000d86:	af02      	add	r7, sp, #8
 8000d88:	6078      	str	r0, [r7, #4]
 8000d8a:	4608      	mov	r0, r1
 8000d8c:	4611      	mov	r1, r2
 8000d8e:	461a      	mov	r2, r3
 8000d90:	4603      	mov	r3, r0
 8000d92:	70fb      	strb	r3, [r7, #3]
 8000d94:	460b      	mov	r3, r1
 8000d96:	803b      	strh	r3, [r7, #0]
 8000d98:	4613      	mov	r3, r2
 8000d9a:	70bb      	strb	r3, [r7, #2]
    if(Speed < 0) {
 8000d9c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	da09      	bge.n	8000db8 <STS3215_WriteSpe+0x36>
        Speed = -Speed;
 8000da4:	883b      	ldrh	r3, [r7, #0]
 8000da6:	425b      	negs	r3, r3
 8000da8:	b29b      	uxth	r3, r3
 8000daa:	803b      	strh	r3, [r7, #0]
        Speed |= (1 << 15);
 8000dac:	883b      	ldrh	r3, [r7, #0]
 8000dae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8000db2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8000db6:	803b      	strh	r3, [r7, #0]
    }

    u8 bBuf[1] = {ACC};
 8000db8:	78bb      	ldrb	r3, [r7, #2]
 8000dba:	733b      	strb	r3, [r7, #12]
    STS3215_GenWrite(hservo, ID, STS_ACC, bBuf, 1);
 8000dbc:	f107 030c 	add.w	r3, r7, #12
 8000dc0:	78f9      	ldrb	r1, [r7, #3]
 8000dc2:	2201      	movs	r2, #1
 8000dc4:	9200      	str	r2, [sp, #0]
 8000dc6:	2229      	movs	r2, #41	@ 0x29
 8000dc8:	6878      	ldr	r0, [r7, #4]
 8000dca:	f7ff fe71 	bl	8000ab0 <STS3215_GenWrite>

    u8 sBuf[2];
    Host2SCS(hservo, sBuf+0, sBuf+1, Speed);
 8000dce:	f107 0208 	add.w	r2, r7, #8
 8000dd2:	3201      	adds	r2, #1
 8000dd4:	883b      	ldrh	r3, [r7, #0]
 8000dd6:	f107 0108 	add.w	r1, r7, #8
 8000dda:	6878      	ldr	r0, [r7, #4]
 8000ddc:	f7ff fd0b 	bl	80007f6 <Host2SCS>

    return STS3215_GenWrite(hservo, ID, STS_GOAL_SPEED_L, sBuf, 2);
 8000de0:	f107 0308 	add.w	r3, r7, #8
 8000de4:	78f9      	ldrb	r1, [r7, #3]
 8000de6:	2202      	movs	r2, #2
 8000de8:	9200      	str	r2, [sp, #0]
 8000dea:	222e      	movs	r2, #46	@ 0x2e
 8000dec:	6878      	ldr	r0, [r7, #4]
 8000dee:	f7ff fe5f 	bl	8000ab0 <STS3215_GenWrite>
 8000df2:	4603      	mov	r3, r0
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	3710      	adds	r7, #16
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}

08000dfc <STS3215_EnableTorque>:
/*===========================================================================*/
/*                        TORQUE CONTROL FUNCTIONS                           */
/*===========================================================================*/

int STS3215_EnableTorque(STS3215_HandleTypeDef *hservo, u8 ID, u8 Enable)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
 8000e04:	460b      	mov	r3, r1
 8000e06:	70fb      	strb	r3, [r7, #3]
 8000e08:	4613      	mov	r3, r2
 8000e0a:	70bb      	strb	r3, [r7, #2]
    return STS3215_WriteByte(hservo, ID, STS_TORQUE_ENABLE, Enable);
 8000e0c:	78bb      	ldrb	r3, [r7, #2]
 8000e0e:	78f9      	ldrb	r1, [r7, #3]
 8000e10:	2228      	movs	r2, #40	@ 0x28
 8000e12:	6878      	ldr	r0, [r7, #4]
 8000e14:	f7ff fe6c 	bl	8000af0 <STS3215_WriteByte>
 8000e18:	4603      	mov	r3, r0
}
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	3708      	adds	r7, #8
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}

08000e22 <STS3215_Ping>:
/*===========================================================================*/
/*                        READ FUNCTIONS                                     */
/*===========================================================================*/

int STS3215_Ping(STS3215_HandleTypeDef *hservo, u8 ID)
{
 8000e22:	b580      	push	{r7, lr}
 8000e24:	b086      	sub	sp, #24
 8000e26:	af02      	add	r7, sp, #8
 8000e28:	6078      	str	r0, [r7, #4]
 8000e2a:	460b      	mov	r3, r1
 8000e2c:	70fb      	strb	r3, [r7, #3]
    FlushRx(hservo);
 8000e2e:	6878      	ldr	r0, [r7, #4]
 8000e30:	f7ff fd2d 	bl	800088e <FlushRx>
    WriteBuf(hservo, ID, 0, NULL, 0, INST_PING);
 8000e34:	78f9      	ldrb	r1, [r7, #3]
 8000e36:	2301      	movs	r3, #1
 8000e38:	9301      	str	r3, [sp, #4]
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	9300      	str	r3, [sp, #0]
 8000e3e:	2300      	movs	r3, #0
 8000e40:	2200      	movs	r2, #0
 8000e42:	6878      	ldr	r0, [r7, #4]
 8000e44:	f7ff fd3d 	bl	80008c2 <WriteBuf>

    hservo->Error = 0;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	719a      	strb	r2, [r3, #6]
    if(! CheckHead(hservo)) {
 8000e4e:	6878      	ldr	r0, [r7, #4]
 8000e50:	f7ff fdb3 	bl	80009ba <CheckHead>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d102      	bne.n	8000e60 <STS3215_Ping+0x3e>
        return -1;
 8000e5a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000e5e:	e032      	b.n	8000ec6 <STS3215_Ping+0xa4>
    }

    u8 bBuf[4];
    if(HAL_UART_Receive(hservo->huart, bBuf, 4, hservo->IOTimeOut) != HAL_OK) {
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	6818      	ldr	r0, [r3, #0]
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	689b      	ldr	r3, [r3, #8]
 8000e68:	f107 0108 	add.w	r1, r7, #8
 8000e6c:	2204      	movs	r2, #4
 8000e6e:	f001 faec 	bl	800244a <HAL_UART_Receive>
 8000e72:	4603      	mov	r3, r0
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d002      	beq.n	8000e7e <STS3215_Ping+0x5c>
        return -1;
 8000e78:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000e7c:	e023      	b.n	8000ec6 <STS3215_Ping+0xa4>
    }

    if(bBuf[0] != ID && ID != STS_BROADCAST_ID) {
 8000e7e:	7a3b      	ldrb	r3, [r7, #8]
 8000e80:	78fa      	ldrb	r2, [r7, #3]
 8000e82:	429a      	cmp	r2, r3
 8000e84:	d005      	beq.n	8000e92 <STS3215_Ping+0x70>
 8000e86:	78fb      	ldrb	r3, [r7, #3]
 8000e88:	2bfe      	cmp	r3, #254	@ 0xfe
 8000e8a:	d002      	beq.n	8000e92 <STS3215_Ping+0x70>
        return -1;
 8000e8c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000e90:	e019      	b.n	8000ec6 <STS3215_Ping+0xa4>
    }
    if(bBuf[1] != 2) {
 8000e92:	7a7b      	ldrb	r3, [r7, #9]
 8000e94:	2b02      	cmp	r3, #2
 8000e96:	d002      	beq.n	8000e9e <STS3215_Ping+0x7c>
        return -1;
 8000e98:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000e9c:	e013      	b.n	8000ec6 <STS3215_Ping+0xa4>
    }

    u8 calSum = ~(bBuf[0] + bBuf[1] + bBuf[2]);
 8000e9e:	7a3a      	ldrb	r2, [r7, #8]
 8000ea0:	7a7b      	ldrb	r3, [r7, #9]
 8000ea2:	4413      	add	r3, r2
 8000ea4:	b2da      	uxtb	r2, r3
 8000ea6:	7abb      	ldrb	r3, [r7, #10]
 8000ea8:	4413      	add	r3, r2
 8000eaa:	b2db      	uxtb	r3, r3
 8000eac:	43db      	mvns	r3, r3
 8000eae:	73fb      	strb	r3, [r7, #15]
    if(calSum != bBuf[3]) {
 8000eb0:	7afb      	ldrb	r3, [r7, #11]
 8000eb2:	7bfa      	ldrb	r2, [r7, #15]
 8000eb4:	429a      	cmp	r2, r3
 8000eb6:	d002      	beq.n	8000ebe <STS3215_Ping+0x9c>
        return -1;
 8000eb8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ebc:	e003      	b.n	8000ec6 <STS3215_Ping+0xa4>
    }

    hservo->Error = bBuf[2];
 8000ebe:	7aba      	ldrb	r2, [r7, #10]
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	719a      	strb	r2, [r3, #6]
    return bBuf[0];
 8000ec4:	7a3b      	ldrb	r3, [r7, #8]
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	3710      	adds	r7, #16
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}

08000ece <STS3215_FeedBack>:

int STS3215_FeedBack(STS3215_HandleTypeDef *hservo, u8 ID, STS3215_FeedbackTypeDef *feedback)
{
 8000ece:	b580      	push	{r7, lr}
 8000ed0:	b08e      	sub	sp, #56	@ 0x38
 8000ed2:	af02      	add	r7, sp, #8
 8000ed4:	60f8      	str	r0, [r7, #12]
 8000ed6:	460b      	mov	r3, r1
 8000ed8:	607a      	str	r2, [r7, #4]
 8000eda:	72fb      	strb	r3, [r7, #11]
    u8 Mem[STS_PRESENT_CURRENT_H - STS_PRESENT_POSITION_L + 1];

    int nLen = STS3215_Read(hservo, ID, STS_PRESENT_POSITION_L, Mem, sizeof(Mem));
 8000edc:	f107 0314 	add.w	r3, r7, #20
 8000ee0:	7af9      	ldrb	r1, [r7, #11]
 8000ee2:	220f      	movs	r2, #15
 8000ee4:	9200      	str	r2, [sp, #0]
 8000ee6:	2238      	movs	r2, #56	@ 0x38
 8000ee8:	68f8      	ldr	r0, [r7, #12]
 8000eea:	f7ff fe25 	bl	8000b38 <STS3215_Read>
 8000eee:	6278      	str	r0, [r7, #36]	@ 0x24
    if(nLen != sizeof(Mem)) {
 8000ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ef2:	2b0f      	cmp	r3, #15
 8000ef4:	d002      	beq.n	8000efc <STS3215_FeedBack+0x2e>
        return -1;
 8000ef6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000efa:	e064      	b.n	8000fc6 <STS3215_FeedBack+0xf8>
    }

    // Parse position
    s16 pos = SCS2Host(hservo, Mem[0], Mem[1]);
 8000efc:	7d3b      	ldrb	r3, [r7, #20]
 8000efe:	7d7a      	ldrb	r2, [r7, #21]
 8000f00:	4619      	mov	r1, r3
 8000f02:	68f8      	ldr	r0, [r7, #12]
 8000f04:	f7ff fc9c 	bl	8000840 <SCS2Host>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    if(pos & (1 << 15)) {
 8000f0c:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	da06      	bge.n	8000f22 <STS3215_FeedBack+0x54>
        pos = -(pos & ~(1 << 15));
 8000f14:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000f16:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000f1a:	b29b      	uxth	r3, r3
 8000f1c:	425b      	negs	r3, r3
 8000f1e:	b29b      	uxth	r3, r3
 8000f20:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    }
    feedback->Position = pos;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8000f26:	801a      	strh	r2, [r3, #0]

    // Parse speed
    s16 spd = SCS2Host(hservo, Mem[2], Mem[3]);
 8000f28:	7dbb      	ldrb	r3, [r7, #22]
 8000f2a:	7dfa      	ldrb	r2, [r7, #23]
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	68f8      	ldr	r0, [r7, #12]
 8000f30:	f7ff fc86 	bl	8000840 <SCS2Host>
 8000f34:	4603      	mov	r3, r0
 8000f36:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    if(spd & (1 << 15)) {
 8000f38:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	da06      	bge.n	8000f4e <STS3215_FeedBack+0x80>
        spd = -(spd & ~(1 << 15));
 8000f40:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000f42:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000f46:	b29b      	uxth	r3, r3
 8000f48:	425b      	negs	r3, r3
 8000f4a:	b29b      	uxth	r3, r3
 8000f4c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    }
    feedback->Speed = spd;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8000f52:	805a      	strh	r2, [r3, #2]

    // Parse load
    s16 load = SCS2Host(hservo, Mem[4], Mem[5]);
 8000f54:	7e3b      	ldrb	r3, [r7, #24]
 8000f56:	7e7a      	ldrb	r2, [r7, #25]
 8000f58:	4619      	mov	r1, r3
 8000f5a:	68f8      	ldr	r0, [r7, #12]
 8000f5c:	f7ff fc70 	bl	8000840 <SCS2Host>
 8000f60:	4603      	mov	r3, r0
 8000f62:	857b      	strh	r3, [r7, #42]	@ 0x2a
    if(load & (1 << 10)) {
 8000f64:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8000f66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d006      	beq.n	8000f7c <STS3215_FeedBack+0xae>
        load = -(load & ~(1 << 10));
 8000f6e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8000f70:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000f74:	b29b      	uxth	r3, r3
 8000f76:	425b      	negs	r3, r3
 8000f78:	b29b      	uxth	r3, r3
 8000f7a:	857b      	strh	r3, [r7, #42]	@ 0x2a
    }
    feedback->Load = load;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8000f80:	809a      	strh	r2, [r3, #4]

    // Voltage and temperature
    feedback->Voltage = Mem[STS_PRESENT_VOLTAGE - STS_PRESENT_POSITION_L];
 8000f82:	7eba      	ldrb	r2, [r7, #26]
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	719a      	strb	r2, [r3, #6]
    feedback->Temperature = Mem[STS_PRESENT_TEMPERATURE - STS_PRESENT_POSITION_L];
 8000f88:	7efa      	ldrb	r2, [r7, #27]
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	71da      	strb	r2, [r3, #7]

    // Moving status
    feedback->Moving = Mem[STS_MOVING - STS_PRESENT_POSITION_L];
 8000f8e:	7fba      	ldrb	r2, [r7, #30]
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	721a      	strb	r2, [r3, #8]

    // Current
    s16 curr = SCS2Host(hservo, Mem[STS_PRESENT_CURRENT_L - STS_PRESENT_POSITION_L],
 8000f94:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8000f98:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	68f8      	ldr	r0, [r7, #12]
 8000fa0:	f7ff fc4e 	bl	8000840 <SCS2Host>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	853b      	strh	r3, [r7, #40]	@ 0x28
                                Mem[STS_PRESENT_CURRENT_H - STS_PRESENT_POSITION_L]);
    if(curr & (1 << 15)) {
 8000fa8:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	da06      	bge.n	8000fbe <STS3215_FeedBack+0xf0>
        curr = -(curr & ~(1 << 15));
 8000fb0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000fb2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000fb6:	b29b      	uxth	r3, r3
 8000fb8:	425b      	negs	r3, r3
 8000fba:	b29b      	uxth	r3, r3
 8000fbc:	853b      	strh	r3, [r7, #40]	@ 0x28
    }
    feedback->Current = curr;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000fc2:	815a      	strh	r2, [r3, #10]

    return nLen;
 8000fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	3730      	adds	r7, #48	@ 0x30
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}

08000fce <STS3215_ReadPos>:

int STS3215_ReadPos(STS3215_HandleTypeDef *hservo, u8 ID)
{
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	b084      	sub	sp, #16
 8000fd2:	af00      	add	r7, sp, #0
 8000fd4:	6078      	str	r0, [r7, #4]
 8000fd6:	460b      	mov	r3, r1
 8000fd8:	70fb      	strb	r3, [r7, #3]
    int Pos = STS3215_ReadWord(hservo, ID, STS_PRESENT_POSITION_L);
 8000fda:	78fb      	ldrb	r3, [r7, #3]
 8000fdc:	2238      	movs	r2, #56	@ 0x38
 8000fde:	4619      	mov	r1, r3
 8000fe0:	6878      	ldr	r0, [r7, #4]
 8000fe2:	f7ff fe3f 	bl	8000c64 <STS3215_ReadWord>
 8000fe6:	60f8      	str	r0, [r7, #12]
    if(Pos == -1) {
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000fee:	d102      	bne.n	8000ff6 <STS3215_ReadPos+0x28>
        return -1;
 8000ff0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ff4:	e00a      	b.n	800100c <STS3215_ReadPos+0x3e>
    }
    if(Pos & (1 << 15)) {
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d004      	beq.n	800100a <STS3215_ReadPos+0x3c>
        Pos = -(Pos & ~(1 << 15));
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001006:	425b      	negs	r3, r3
 8001008:	60fb      	str	r3, [r7, #12]
    }
    return Pos;
 800100a:	68fb      	ldr	r3, [r7, #12]
}
 800100c:	4618      	mov	r0, r3
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}

08001014 <STS3215_ReadLoad>:
    }
    return Speed;
}

int STS3215_ReadLoad(STS3215_HandleTypeDef *hservo, u8 ID)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b084      	sub	sp, #16
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
 800101c:	460b      	mov	r3, r1
 800101e:	70fb      	strb	r3, [r7, #3]
    int Load = STS3215_ReadWord(hservo, ID, STS_PRESENT_LOAD_L);
 8001020:	78fb      	ldrb	r3, [r7, #3]
 8001022:	223c      	movs	r2, #60	@ 0x3c
 8001024:	4619      	mov	r1, r3
 8001026:	6878      	ldr	r0, [r7, #4]
 8001028:	f7ff fe1c 	bl	8000c64 <STS3215_ReadWord>
 800102c:	60f8      	str	r0, [r7, #12]
    if(Load == -1) {
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001034:	d101      	bne.n	800103a <STS3215_ReadLoad+0x26>
        return -32768;
 8001036:	4b08      	ldr	r3, [pc, #32]	@ (8001058 <STS3215_ReadLoad+0x44>)
 8001038:	e00a      	b.n	8001050 <STS3215_ReadLoad+0x3c>
    }
    if(Load & (1 << 10)) {
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001040:	2b00      	cmp	r3, #0
 8001042:	d004      	beq.n	800104e <STS3215_ReadLoad+0x3a>
        Load = -(Load & ~(1 << 10));
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800104a:	425b      	negs	r3, r3
 800104c:	60fb      	str	r3, [r7, #12]
    }
    return Load;
 800104e:	68fb      	ldr	r3, [r7, #12]
}
 8001050:	4618      	mov	r0, r3
 8001052:	3710      	adds	r7, #16
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	ffff8000 	.word	0xffff8000

0800105c <STS3215_ReadVoltage>:

int STS3215_ReadVoltage(STS3215_HandleTypeDef *hservo, u8 ID)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
 8001064:	460b      	mov	r3, r1
 8001066:	70fb      	strb	r3, [r7, #3]
    return STS3215_ReadByte(hservo, ID, STS_PRESENT_VOLTAGE);
 8001068:	78fb      	ldrb	r3, [r7, #3]
 800106a:	223e      	movs	r2, #62	@ 0x3e
 800106c:	4619      	mov	r1, r3
 800106e:	6878      	ldr	r0, [r7, #4]
 8001070:	f7ff fddb 	bl	8000c2a <STS3215_ReadByte>
 8001074:	4603      	mov	r3, r0
}
 8001076:	4618      	mov	r0, r3
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}

0800107e <STS3215_ReadTemper>:

int STS3215_ReadTemper(STS3215_HandleTypeDef *hservo, u8 ID)
{
 800107e:	b580      	push	{r7, lr}
 8001080:	b082      	sub	sp, #8
 8001082:	af00      	add	r7, sp, #0
 8001084:	6078      	str	r0, [r7, #4]
 8001086:	460b      	mov	r3, r1
 8001088:	70fb      	strb	r3, [r7, #3]
    return STS3215_ReadByte(hservo, ID, STS_PRESENT_TEMPERATURE);
 800108a:	78fb      	ldrb	r3, [r7, #3]
 800108c:	223f      	movs	r2, #63	@ 0x3f
 800108e:	4619      	mov	r1, r3
 8001090:	6878      	ldr	r0, [r7, #4]
 8001092:	f7ff fdca 	bl	8000c2a <STS3215_ReadByte>
 8001096:	4603      	mov	r3, r0
}
 8001098:	4618      	mov	r0, r3
 800109a:	3708      	adds	r7, #8
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}

080010a0 <STS3215_ReadMove>:

int STS3215_ReadMove(STS3215_HandleTypeDef *hservo, u8 ID)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
 80010a8:	460b      	mov	r3, r1
 80010aa:	70fb      	strb	r3, [r7, #3]
    return STS3215_ReadByte(hservo, ID, STS_MOVING);
 80010ac:	78fb      	ldrb	r3, [r7, #3]
 80010ae:	2242      	movs	r2, #66	@ 0x42
 80010b0:	4619      	mov	r1, r3
 80010b2:	6878      	ldr	r0, [r7, #4]
 80010b4:	f7ff fdb9 	bl	8000c2a <STS3215_ReadByte>
 80010b8:	4603      	mov	r3, r0
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
	...

080010c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b086      	sub	sp, #24
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010cc:	4a14      	ldr	r2, [pc, #80]	@ (8001120 <_sbrk+0x5c>)
 80010ce:	4b15      	ldr	r3, [pc, #84]	@ (8001124 <_sbrk+0x60>)
 80010d0:	1ad3      	subs	r3, r2, r3
 80010d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010d8:	4b13      	ldr	r3, [pc, #76]	@ (8001128 <_sbrk+0x64>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d102      	bne.n	80010e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010e0:	4b11      	ldr	r3, [pc, #68]	@ (8001128 <_sbrk+0x64>)
 80010e2:	4a12      	ldr	r2, [pc, #72]	@ (800112c <_sbrk+0x68>)
 80010e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010e6:	4b10      	ldr	r3, [pc, #64]	@ (8001128 <_sbrk+0x64>)
 80010e8:	681a      	ldr	r2, [r3, #0]
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	4413      	add	r3, r2
 80010ee:	693a      	ldr	r2, [r7, #16]
 80010f0:	429a      	cmp	r2, r3
 80010f2:	d207      	bcs.n	8001104 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010f4:	f001 fc1a 	bl	800292c <__errno>
 80010f8:	4603      	mov	r3, r0
 80010fa:	220c      	movs	r2, #12
 80010fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001102:	e009      	b.n	8001118 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001104:	4b08      	ldr	r3, [pc, #32]	@ (8001128 <_sbrk+0x64>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800110a:	4b07      	ldr	r3, [pc, #28]	@ (8001128 <_sbrk+0x64>)
 800110c:	681a      	ldr	r2, [r3, #0]
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4413      	add	r3, r2
 8001112:	4a05      	ldr	r2, [pc, #20]	@ (8001128 <_sbrk+0x64>)
 8001114:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001116:	68fb      	ldr	r3, [r7, #12]
}
 8001118:	4618      	mov	r0, r3
 800111a:	3718      	adds	r7, #24
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	20005000 	.word	0x20005000
 8001124:	00000400 	.word	0x00000400
 8001128:	20000194 	.word	0x20000194
 800112c:	20000378 	.word	0x20000378

08001130 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001134:	bf00      	nop
 8001136:	46bd      	mov	sp, r7
 8001138:	bc80      	pop	{r7}
 800113a:	4770      	bx	lr

0800113c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;  // Servo communication (PA9, 1Mbps, half-duplex)
UART_HandleTypeDef huart2;  // Debug output (PA2, 115200, normal)

/* USART1 init function - FOR SERVO */
void MX_USART1_UART_Init(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
  huart1.Instance = USART1;
 8001140:	4b10      	ldr	r3, [pc, #64]	@ (8001184 <MX_USART1_UART_Init+0x48>)
 8001142:	4a11      	ldr	r2, [pc, #68]	@ (8001188 <MX_USART1_UART_Init+0x4c>)
 8001144:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 1000000;
 8001146:	4b0f      	ldr	r3, [pc, #60]	@ (8001184 <MX_USART1_UART_Init+0x48>)
 8001148:	4a10      	ldr	r2, [pc, #64]	@ (800118c <MX_USART1_UART_Init+0x50>)
 800114a:	605a      	str	r2, [r3, #4]
  huart1.Init. WordLength = UART_WORDLENGTH_8B;
 800114c:	4b0d      	ldr	r3, [pc, #52]	@ (8001184 <MX_USART1_UART_Init+0x48>)
 800114e:	2200      	movs	r2, #0
 8001150:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001152:	4b0c      	ldr	r3, [pc, #48]	@ (8001184 <MX_USART1_UART_Init+0x48>)
 8001154:	2200      	movs	r2, #0
 8001156:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001158:	4b0a      	ldr	r3, [pc, #40]	@ (8001184 <MX_USART1_UART_Init+0x48>)
 800115a:	2200      	movs	r2, #0
 800115c:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800115e:	4b09      	ldr	r3, [pc, #36]	@ (8001184 <MX_USART1_UART_Init+0x48>)
 8001160:	220c      	movs	r2, #12
 8001162:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001164:	4b07      	ldr	r3, [pc, #28]	@ (8001184 <MX_USART1_UART_Init+0x48>)
 8001166:	2200      	movs	r2, #0
 8001168:	619a      	str	r2, [r3, #24]
  huart1.Init. OverSampling = UART_OVERSAMPLING_16;
 800116a:	4b06      	ldr	r3, [pc, #24]	@ (8001184 <MX_USART1_UART_Init+0x48>)
 800116c:	2200      	movs	r2, #0
 800116e:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 8001170:	4804      	ldr	r0, [pc, #16]	@ (8001184 <MX_USART1_UART_Init+0x48>)
 8001172:	f001 f887 	bl	8002284 <HAL_HalfDuplex_Init>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <MX_USART1_UART_Init+0x44>
  {
    Error_Handler();
 800117c:	f7ff faa7 	bl	80006ce <Error_Handler>
  }
}
 8001180:	bf00      	nop
 8001182:	bd80      	pop	{r7, pc}
 8001184:	20000198 	.word	0x20000198
 8001188:	40013800 	.word	0x40013800
 800118c:	000f4240 	.word	0x000f4240

08001190 <MX_USART2_UART_Init>:

/* USART2 init function - FOR DEBUG */
void MX_USART2_UART_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8001194:	4b11      	ldr	r3, [pc, #68]	@ (80011dc <MX_USART2_UART_Init+0x4c>)
 8001196:	4a12      	ldr	r2, [pc, #72]	@ (80011e0 <MX_USART2_UART_Init+0x50>)
 8001198:	601a      	str	r2, [r3, #0]
  huart2.Init. BaudRate = 115200;
 800119a:	4b10      	ldr	r3, [pc, #64]	@ (80011dc <MX_USART2_UART_Init+0x4c>)
 800119c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011a2:	4b0e      	ldr	r3, [pc, #56]	@ (80011dc <MX_USART2_UART_Init+0x4c>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011a8:	4b0c      	ldr	r3, [pc, #48]	@ (80011dc <MX_USART2_UART_Init+0x4c>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011ae:	4b0b      	ldr	r3, [pc, #44]	@ (80011dc <MX_USART2_UART_Init+0x4c>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011b4:	4b09      	ldr	r3, [pc, #36]	@ (80011dc <MX_USART2_UART_Init+0x4c>)
 80011b6:	220c      	movs	r2, #12
 80011b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011ba:	4b08      	ldr	r3, [pc, #32]	@ (80011dc <MX_USART2_UART_Init+0x4c>)
 80011bc:	2200      	movs	r2, #0
 80011be:	619a      	str	r2, [r3, #24]
  huart2.Init. OverSampling = UART_OVERSAMPLING_16;
 80011c0:	4b06      	ldr	r3, [pc, #24]	@ (80011dc <MX_USART2_UART_Init+0x4c>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011c6:	4805      	ldr	r0, [pc, #20]	@ (80011dc <MX_USART2_UART_Init+0x4c>)
 80011c8:	f001 f80c 	bl	80021e4 <HAL_UART_Init>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80011d2:	f7ff fa7c 	bl	80006ce <Error_Handler>
  }
}
 80011d6:	bf00      	nop
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	200001e0 	.word	0x200001e0
 80011e0:	40004400 	.word	0x40004400

080011e4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b08a      	sub	sp, #40	@ 0x28
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ec:	f107 0318 	add.w	r3, r7, #24
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]
 80011f4:	605a      	str	r2, [r3, #4]
 80011f6:	609a      	str	r2, [r3, #8]
 80011f8:	60da      	str	r2, [r3, #12]

  if(uartHandle->Instance == USART1)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4a31      	ldr	r2, [pc, #196]	@ (80012c4 <HAL_UART_MspInit+0xe0>)
 8001200:	4293      	cmp	r3, r2
 8001202:	d125      	bne.n	8001250 <HAL_UART_MspInit+0x6c>
  {
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001204:	4b30      	ldr	r3, [pc, #192]	@ (80012c8 <HAL_UART_MspInit+0xe4>)
 8001206:	699b      	ldr	r3, [r3, #24]
 8001208:	4a2f      	ldr	r2, [pc, #188]	@ (80012c8 <HAL_UART_MspInit+0xe4>)
 800120a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800120e:	6193      	str	r3, [r2, #24]
 8001210:	4b2d      	ldr	r3, [pc, #180]	@ (80012c8 <HAL_UART_MspInit+0xe4>)
 8001212:	699b      	ldr	r3, [r3, #24]
 8001214:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001218:	617b      	str	r3, [r7, #20]
 800121a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800121c:	4b2a      	ldr	r3, [pc, #168]	@ (80012c8 <HAL_UART_MspInit+0xe4>)
 800121e:	699b      	ldr	r3, [r3, #24]
 8001220:	4a29      	ldr	r2, [pc, #164]	@ (80012c8 <HAL_UART_MspInit+0xe4>)
 8001222:	f043 0304 	orr.w	r3, r3, #4
 8001226:	6193      	str	r3, [r2, #24]
 8001228:	4b27      	ldr	r3, [pc, #156]	@ (80012c8 <HAL_UART_MspInit+0xe4>)
 800122a:	699b      	ldr	r3, [r3, #24]
 800122c:	f003 0304 	and.w	r3, r3, #4
 8001230:	613b      	str	r3, [r7, #16]
 8001232:	693b      	ldr	r3, [r7, #16]

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX (Half-duplex for servo)
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001234:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001238:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800123a:	2312      	movs	r3, #18
 800123c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800123e:	2303      	movs	r3, #3
 8001240:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001242:	f107 0318 	add.w	r3, r7, #24
 8001246:	4619      	mov	r1, r3
 8001248:	4820      	ldr	r0, [pc, #128]	@ (80012cc <HAL_UART_MspInit+0xe8>)
 800124a:	f000 f9fd 	bl	8001648 <HAL_GPIO_Init>
    GPIO_InitStruct. Pin = GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  }
}
 800124e:	e034      	b.n	80012ba <HAL_UART_MspInit+0xd6>
  else if(uartHandle->Instance == USART2)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a1e      	ldr	r2, [pc, #120]	@ (80012d0 <HAL_UART_MspInit+0xec>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d12f      	bne.n	80012ba <HAL_UART_MspInit+0xd6>
    __HAL_RCC_USART2_CLK_ENABLE();
 800125a:	4b1b      	ldr	r3, [pc, #108]	@ (80012c8 <HAL_UART_MspInit+0xe4>)
 800125c:	69db      	ldr	r3, [r3, #28]
 800125e:	4a1a      	ldr	r2, [pc, #104]	@ (80012c8 <HAL_UART_MspInit+0xe4>)
 8001260:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001264:	61d3      	str	r3, [r2, #28]
 8001266:	4b18      	ldr	r3, [pc, #96]	@ (80012c8 <HAL_UART_MspInit+0xe4>)
 8001268:	69db      	ldr	r3, [r3, #28]
 800126a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800126e:	60fb      	str	r3, [r7, #12]
 8001270:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001272:	4b15      	ldr	r3, [pc, #84]	@ (80012c8 <HAL_UART_MspInit+0xe4>)
 8001274:	699b      	ldr	r3, [r3, #24]
 8001276:	4a14      	ldr	r2, [pc, #80]	@ (80012c8 <HAL_UART_MspInit+0xe4>)
 8001278:	f043 0304 	orr.w	r3, r3, #4
 800127c:	6193      	str	r3, [r2, #24]
 800127e:	4b12      	ldr	r3, [pc, #72]	@ (80012c8 <HAL_UART_MspInit+0xe4>)
 8001280:	699b      	ldr	r3, [r3, #24]
 8001282:	f003 0304 	and.w	r3, r3, #4
 8001286:	60bb      	str	r3, [r7, #8]
 8001288:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct. Pin = GPIO_PIN_2;
 800128a:	2304      	movs	r3, #4
 800128c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800128e:	2302      	movs	r3, #2
 8001290:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001292:	2303      	movs	r3, #3
 8001294:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001296:	f107 0318 	add.w	r3, r7, #24
 800129a:	4619      	mov	r1, r3
 800129c:	480b      	ldr	r0, [pc, #44]	@ (80012cc <HAL_UART_MspInit+0xe8>)
 800129e:	f000 f9d3 	bl	8001648 <HAL_GPIO_Init>
    GPIO_InitStruct. Pin = GPIO_PIN_3;
 80012a2:	2308      	movs	r3, #8
 80012a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012a6:	2300      	movs	r3, #0
 80012a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012aa:	2300      	movs	r3, #0
 80012ac:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ae:	f107 0318 	add.w	r3, r7, #24
 80012b2:	4619      	mov	r1, r3
 80012b4:	4805      	ldr	r0, [pc, #20]	@ (80012cc <HAL_UART_MspInit+0xe8>)
 80012b6:	f000 f9c7 	bl	8001648 <HAL_GPIO_Init>
}
 80012ba:	bf00      	nop
 80012bc:	3728      	adds	r7, #40	@ 0x28
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	40013800 	.word	0x40013800
 80012c8:	40021000 	.word	0x40021000
 80012cc:	40010800 	.word	0x40010800
 80012d0:	40004400 	.word	0x40004400

080012d4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80012d4:	f7ff ff2c 	bl	8001130 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012d8:	480b      	ldr	r0, [pc, #44]	@ (8001308 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80012da:	490c      	ldr	r1, [pc, #48]	@ (800130c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80012dc:	4a0c      	ldr	r2, [pc, #48]	@ (8001310 <LoopFillZerobss+0x16>)
  movs r3, #0
 80012de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012e0:	e002      	b.n	80012e8 <LoopCopyDataInit>

080012e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012e6:	3304      	adds	r3, #4

080012e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012ec:	d3f9      	bcc.n	80012e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012ee:	4a09      	ldr	r2, [pc, #36]	@ (8001314 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80012f0:	4c09      	ldr	r4, [pc, #36]	@ (8001318 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80012f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012f4:	e001      	b.n	80012fa <LoopFillZerobss>

080012f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012f8:	3204      	adds	r2, #4

080012fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012fc:	d3fb      	bcc.n	80012f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012fe:	f001 fb1b 	bl	8002938 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001302:	f7fe ffaf 	bl	8000264 <main>
  bx lr
 8001306:	4770      	bx	lr
  ldr r0, =_sdata
 8001308:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800130c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001310:	080035d8 	.word	0x080035d8
  ldr r2, =_sbss
 8001314:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001318:	20000374 	.word	0x20000374

0800131c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800131c:	e7fe      	b.n	800131c <ADC1_2_IRQHandler>
	...

08001320 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001324:	4b08      	ldr	r3, [pc, #32]	@ (8001348 <HAL_Init+0x28>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a07      	ldr	r2, [pc, #28]	@ (8001348 <HAL_Init+0x28>)
 800132a:	f043 0310 	orr.w	r3, r3, #16
 800132e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001330:	2003      	movs	r0, #3
 8001332:	f000 f947 	bl	80015c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001336:	2000      	movs	r0, #0
 8001338:	f000 f808 	bl	800134c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800133c:	f7ff f9ce 	bl	80006dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001340:	2300      	movs	r3, #0
}
 8001342:	4618      	mov	r0, r3
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	40022000 	.word	0x40022000

0800134c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001354:	4b12      	ldr	r3, [pc, #72]	@ (80013a0 <HAL_InitTick+0x54>)
 8001356:	681a      	ldr	r2, [r3, #0]
 8001358:	4b12      	ldr	r3, [pc, #72]	@ (80013a4 <HAL_InitTick+0x58>)
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	4619      	mov	r1, r3
 800135e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001362:	fbb3 f3f1 	udiv	r3, r3, r1
 8001366:	fbb2 f3f3 	udiv	r3, r2, r3
 800136a:	4618      	mov	r0, r3
 800136c:	f000 f95f 	bl	800162e <HAL_SYSTICK_Config>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001376:	2301      	movs	r3, #1
 8001378:	e00e      	b.n	8001398 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	2b0f      	cmp	r3, #15
 800137e:	d80a      	bhi.n	8001396 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001380:	2200      	movs	r2, #0
 8001382:	6879      	ldr	r1, [r7, #4]
 8001384:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001388:	f000 f927 	bl	80015da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800138c:	4a06      	ldr	r2, [pc, #24]	@ (80013a8 <HAL_InitTick+0x5c>)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001392:	2300      	movs	r3, #0
 8001394:	e000      	b.n	8001398 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001396:	2301      	movs	r3, #1
}
 8001398:	4618      	mov	r0, r3
 800139a:	3708      	adds	r7, #8
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	20000000 	.word	0x20000000
 80013a4:	20000008 	.word	0x20000008
 80013a8:	20000004 	.word	0x20000004

080013ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013b0:	4b05      	ldr	r3, [pc, #20]	@ (80013c8 <HAL_IncTick+0x1c>)
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	461a      	mov	r2, r3
 80013b6:	4b05      	ldr	r3, [pc, #20]	@ (80013cc <HAL_IncTick+0x20>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4413      	add	r3, r2
 80013bc:	4a03      	ldr	r2, [pc, #12]	@ (80013cc <HAL_IncTick+0x20>)
 80013be:	6013      	str	r3, [r2, #0]
}
 80013c0:	bf00      	nop
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bc80      	pop	{r7}
 80013c6:	4770      	bx	lr
 80013c8:	20000008 	.word	0x20000008
 80013cc:	20000228 	.word	0x20000228

080013d0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
  return uwTick;
 80013d4:	4b02      	ldr	r3, [pc, #8]	@ (80013e0 <HAL_GetTick+0x10>)
 80013d6:	681b      	ldr	r3, [r3, #0]
}
 80013d8:	4618      	mov	r0, r3
 80013da:	46bd      	mov	sp, r7
 80013dc:	bc80      	pop	{r7}
 80013de:	4770      	bx	lr
 80013e0:	20000228 	.word	0x20000228

080013e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013ec:	f7ff fff0 	bl	80013d0 <HAL_GetTick>
 80013f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80013fc:	d005      	beq.n	800140a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001428 <HAL_Delay+0x44>)
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	461a      	mov	r2, r3
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	4413      	add	r3, r2
 8001408:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800140a:	bf00      	nop
 800140c:	f7ff ffe0 	bl	80013d0 <HAL_GetTick>
 8001410:	4602      	mov	r2, r0
 8001412:	68bb      	ldr	r3, [r7, #8]
 8001414:	1ad3      	subs	r3, r2, r3
 8001416:	68fa      	ldr	r2, [r7, #12]
 8001418:	429a      	cmp	r2, r3
 800141a:	d8f7      	bhi.n	800140c <HAL_Delay+0x28>
  {
  }
}
 800141c:	bf00      	nop
 800141e:	bf00      	nop
 8001420:	3710      	adds	r7, #16
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	20000008 	.word	0x20000008

0800142c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800142c:	b480      	push	{r7}
 800142e:	b085      	sub	sp, #20
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	f003 0307 	and.w	r3, r3, #7
 800143a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800143c:	4b0c      	ldr	r3, [pc, #48]	@ (8001470 <__NVIC_SetPriorityGrouping+0x44>)
 800143e:	68db      	ldr	r3, [r3, #12]
 8001440:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001442:	68ba      	ldr	r2, [r7, #8]
 8001444:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001448:	4013      	ands	r3, r2
 800144a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001450:	68bb      	ldr	r3, [r7, #8]
 8001452:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001454:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001458:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800145c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800145e:	4a04      	ldr	r2, [pc, #16]	@ (8001470 <__NVIC_SetPriorityGrouping+0x44>)
 8001460:	68bb      	ldr	r3, [r7, #8]
 8001462:	60d3      	str	r3, [r2, #12]
}
 8001464:	bf00      	nop
 8001466:	3714      	adds	r7, #20
 8001468:	46bd      	mov	sp, r7
 800146a:	bc80      	pop	{r7}
 800146c:	4770      	bx	lr
 800146e:	bf00      	nop
 8001470:	e000ed00 	.word	0xe000ed00

08001474 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001478:	4b04      	ldr	r3, [pc, #16]	@ (800148c <__NVIC_GetPriorityGrouping+0x18>)
 800147a:	68db      	ldr	r3, [r3, #12]
 800147c:	0a1b      	lsrs	r3, r3, #8
 800147e:	f003 0307 	and.w	r3, r3, #7
}
 8001482:	4618      	mov	r0, r3
 8001484:	46bd      	mov	sp, r7
 8001486:	bc80      	pop	{r7}
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	e000ed00 	.word	0xe000ed00

08001490 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001490:	b480      	push	{r7}
 8001492:	b083      	sub	sp, #12
 8001494:	af00      	add	r7, sp, #0
 8001496:	4603      	mov	r3, r0
 8001498:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800149a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	db0b      	blt.n	80014ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014a2:	79fb      	ldrb	r3, [r7, #7]
 80014a4:	f003 021f 	and.w	r2, r3, #31
 80014a8:	4906      	ldr	r1, [pc, #24]	@ (80014c4 <__NVIC_EnableIRQ+0x34>)
 80014aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ae:	095b      	lsrs	r3, r3, #5
 80014b0:	2001      	movs	r0, #1
 80014b2:	fa00 f202 	lsl.w	r2, r0, r2
 80014b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80014ba:	bf00      	nop
 80014bc:	370c      	adds	r7, #12
 80014be:	46bd      	mov	sp, r7
 80014c0:	bc80      	pop	{r7}
 80014c2:	4770      	bx	lr
 80014c4:	e000e100 	.word	0xe000e100

080014c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	4603      	mov	r3, r0
 80014d0:	6039      	str	r1, [r7, #0]
 80014d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	db0a      	blt.n	80014f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	b2da      	uxtb	r2, r3
 80014e0:	490c      	ldr	r1, [pc, #48]	@ (8001514 <__NVIC_SetPriority+0x4c>)
 80014e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014e6:	0112      	lsls	r2, r2, #4
 80014e8:	b2d2      	uxtb	r2, r2
 80014ea:	440b      	add	r3, r1
 80014ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014f0:	e00a      	b.n	8001508 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	b2da      	uxtb	r2, r3
 80014f6:	4908      	ldr	r1, [pc, #32]	@ (8001518 <__NVIC_SetPriority+0x50>)
 80014f8:	79fb      	ldrb	r3, [r7, #7]
 80014fa:	f003 030f 	and.w	r3, r3, #15
 80014fe:	3b04      	subs	r3, #4
 8001500:	0112      	lsls	r2, r2, #4
 8001502:	b2d2      	uxtb	r2, r2
 8001504:	440b      	add	r3, r1
 8001506:	761a      	strb	r2, [r3, #24]
}
 8001508:	bf00      	nop
 800150a:	370c      	adds	r7, #12
 800150c:	46bd      	mov	sp, r7
 800150e:	bc80      	pop	{r7}
 8001510:	4770      	bx	lr
 8001512:	bf00      	nop
 8001514:	e000e100 	.word	0xe000e100
 8001518:	e000ed00 	.word	0xe000ed00

0800151c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800151c:	b480      	push	{r7}
 800151e:	b089      	sub	sp, #36	@ 0x24
 8001520:	af00      	add	r7, sp, #0
 8001522:	60f8      	str	r0, [r7, #12]
 8001524:	60b9      	str	r1, [r7, #8]
 8001526:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	f003 0307 	and.w	r3, r3, #7
 800152e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001530:	69fb      	ldr	r3, [r7, #28]
 8001532:	f1c3 0307 	rsb	r3, r3, #7
 8001536:	2b04      	cmp	r3, #4
 8001538:	bf28      	it	cs
 800153a:	2304      	movcs	r3, #4
 800153c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800153e:	69fb      	ldr	r3, [r7, #28]
 8001540:	3304      	adds	r3, #4
 8001542:	2b06      	cmp	r3, #6
 8001544:	d902      	bls.n	800154c <NVIC_EncodePriority+0x30>
 8001546:	69fb      	ldr	r3, [r7, #28]
 8001548:	3b03      	subs	r3, #3
 800154a:	e000      	b.n	800154e <NVIC_EncodePriority+0x32>
 800154c:	2300      	movs	r3, #0
 800154e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001550:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001554:	69bb      	ldr	r3, [r7, #24]
 8001556:	fa02 f303 	lsl.w	r3, r2, r3
 800155a:	43da      	mvns	r2, r3
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	401a      	ands	r2, r3
 8001560:	697b      	ldr	r3, [r7, #20]
 8001562:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001564:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	fa01 f303 	lsl.w	r3, r1, r3
 800156e:	43d9      	mvns	r1, r3
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001574:	4313      	orrs	r3, r2
         );
}
 8001576:	4618      	mov	r0, r3
 8001578:	3724      	adds	r7, #36	@ 0x24
 800157a:	46bd      	mov	sp, r7
 800157c:	bc80      	pop	{r7}
 800157e:	4770      	bx	lr

08001580 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	3b01      	subs	r3, #1
 800158c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001590:	d301      	bcc.n	8001596 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001592:	2301      	movs	r3, #1
 8001594:	e00f      	b.n	80015b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001596:	4a0a      	ldr	r2, [pc, #40]	@ (80015c0 <SysTick_Config+0x40>)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	3b01      	subs	r3, #1
 800159c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800159e:	210f      	movs	r1, #15
 80015a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80015a4:	f7ff ff90 	bl	80014c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015a8:	4b05      	ldr	r3, [pc, #20]	@ (80015c0 <SysTick_Config+0x40>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015ae:	4b04      	ldr	r3, [pc, #16]	@ (80015c0 <SysTick_Config+0x40>)
 80015b0:	2207      	movs	r2, #7
 80015b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015b4:	2300      	movs	r3, #0
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3708      	adds	r7, #8
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	e000e010 	.word	0xe000e010

080015c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015cc:	6878      	ldr	r0, [r7, #4]
 80015ce:	f7ff ff2d 	bl	800142c <__NVIC_SetPriorityGrouping>
}
 80015d2:	bf00      	nop
 80015d4:	3708      	adds	r7, #8
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}

080015da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015da:	b580      	push	{r7, lr}
 80015dc:	b086      	sub	sp, #24
 80015de:	af00      	add	r7, sp, #0
 80015e0:	4603      	mov	r3, r0
 80015e2:	60b9      	str	r1, [r7, #8]
 80015e4:	607a      	str	r2, [r7, #4]
 80015e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015e8:	2300      	movs	r3, #0
 80015ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015ec:	f7ff ff42 	bl	8001474 <__NVIC_GetPriorityGrouping>
 80015f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015f2:	687a      	ldr	r2, [r7, #4]
 80015f4:	68b9      	ldr	r1, [r7, #8]
 80015f6:	6978      	ldr	r0, [r7, #20]
 80015f8:	f7ff ff90 	bl	800151c <NVIC_EncodePriority>
 80015fc:	4602      	mov	r2, r0
 80015fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001602:	4611      	mov	r1, r2
 8001604:	4618      	mov	r0, r3
 8001606:	f7ff ff5f 	bl	80014c8 <__NVIC_SetPriority>
}
 800160a:	bf00      	nop
 800160c:	3718      	adds	r7, #24
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}

08001612 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001612:	b580      	push	{r7, lr}
 8001614:	b082      	sub	sp, #8
 8001616:	af00      	add	r7, sp, #0
 8001618:	4603      	mov	r3, r0
 800161a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800161c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001620:	4618      	mov	r0, r3
 8001622:	f7ff ff35 	bl	8001490 <__NVIC_EnableIRQ>
}
 8001626:	bf00      	nop
 8001628:	3708      	adds	r7, #8
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}

0800162e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800162e:	b580      	push	{r7, lr}
 8001630:	b082      	sub	sp, #8
 8001632:	af00      	add	r7, sp, #0
 8001634:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001636:	6878      	ldr	r0, [r7, #4]
 8001638:	f7ff ffa2 	bl	8001580 <SysTick_Config>
 800163c:	4603      	mov	r3, r0
}
 800163e:	4618      	mov	r0, r3
 8001640:	3708      	adds	r7, #8
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
	...

08001648 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001648:	b480      	push	{r7}
 800164a:	b08b      	sub	sp, #44	@ 0x2c
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001652:	2300      	movs	r3, #0
 8001654:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001656:	2300      	movs	r3, #0
 8001658:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800165a:	e169      	b.n	8001930 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800165c:	2201      	movs	r2, #1
 800165e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001660:	fa02 f303 	lsl.w	r3, r2, r3
 8001664:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	69fa      	ldr	r2, [r7, #28]
 800166c:	4013      	ands	r3, r2
 800166e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001670:	69ba      	ldr	r2, [r7, #24]
 8001672:	69fb      	ldr	r3, [r7, #28]
 8001674:	429a      	cmp	r2, r3
 8001676:	f040 8158 	bne.w	800192a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	4a9a      	ldr	r2, [pc, #616]	@ (80018e8 <HAL_GPIO_Init+0x2a0>)
 8001680:	4293      	cmp	r3, r2
 8001682:	d05e      	beq.n	8001742 <HAL_GPIO_Init+0xfa>
 8001684:	4a98      	ldr	r2, [pc, #608]	@ (80018e8 <HAL_GPIO_Init+0x2a0>)
 8001686:	4293      	cmp	r3, r2
 8001688:	d875      	bhi.n	8001776 <HAL_GPIO_Init+0x12e>
 800168a:	4a98      	ldr	r2, [pc, #608]	@ (80018ec <HAL_GPIO_Init+0x2a4>)
 800168c:	4293      	cmp	r3, r2
 800168e:	d058      	beq.n	8001742 <HAL_GPIO_Init+0xfa>
 8001690:	4a96      	ldr	r2, [pc, #600]	@ (80018ec <HAL_GPIO_Init+0x2a4>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d86f      	bhi.n	8001776 <HAL_GPIO_Init+0x12e>
 8001696:	4a96      	ldr	r2, [pc, #600]	@ (80018f0 <HAL_GPIO_Init+0x2a8>)
 8001698:	4293      	cmp	r3, r2
 800169a:	d052      	beq.n	8001742 <HAL_GPIO_Init+0xfa>
 800169c:	4a94      	ldr	r2, [pc, #592]	@ (80018f0 <HAL_GPIO_Init+0x2a8>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	d869      	bhi.n	8001776 <HAL_GPIO_Init+0x12e>
 80016a2:	4a94      	ldr	r2, [pc, #592]	@ (80018f4 <HAL_GPIO_Init+0x2ac>)
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d04c      	beq.n	8001742 <HAL_GPIO_Init+0xfa>
 80016a8:	4a92      	ldr	r2, [pc, #584]	@ (80018f4 <HAL_GPIO_Init+0x2ac>)
 80016aa:	4293      	cmp	r3, r2
 80016ac:	d863      	bhi.n	8001776 <HAL_GPIO_Init+0x12e>
 80016ae:	4a92      	ldr	r2, [pc, #584]	@ (80018f8 <HAL_GPIO_Init+0x2b0>)
 80016b0:	4293      	cmp	r3, r2
 80016b2:	d046      	beq.n	8001742 <HAL_GPIO_Init+0xfa>
 80016b4:	4a90      	ldr	r2, [pc, #576]	@ (80018f8 <HAL_GPIO_Init+0x2b0>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d85d      	bhi.n	8001776 <HAL_GPIO_Init+0x12e>
 80016ba:	2b12      	cmp	r3, #18
 80016bc:	d82a      	bhi.n	8001714 <HAL_GPIO_Init+0xcc>
 80016be:	2b12      	cmp	r3, #18
 80016c0:	d859      	bhi.n	8001776 <HAL_GPIO_Init+0x12e>
 80016c2:	a201      	add	r2, pc, #4	@ (adr r2, 80016c8 <HAL_GPIO_Init+0x80>)
 80016c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016c8:	08001743 	.word	0x08001743
 80016cc:	0800171d 	.word	0x0800171d
 80016d0:	0800172f 	.word	0x0800172f
 80016d4:	08001771 	.word	0x08001771
 80016d8:	08001777 	.word	0x08001777
 80016dc:	08001777 	.word	0x08001777
 80016e0:	08001777 	.word	0x08001777
 80016e4:	08001777 	.word	0x08001777
 80016e8:	08001777 	.word	0x08001777
 80016ec:	08001777 	.word	0x08001777
 80016f0:	08001777 	.word	0x08001777
 80016f4:	08001777 	.word	0x08001777
 80016f8:	08001777 	.word	0x08001777
 80016fc:	08001777 	.word	0x08001777
 8001700:	08001777 	.word	0x08001777
 8001704:	08001777 	.word	0x08001777
 8001708:	08001777 	.word	0x08001777
 800170c:	08001725 	.word	0x08001725
 8001710:	08001739 	.word	0x08001739
 8001714:	4a79      	ldr	r2, [pc, #484]	@ (80018fc <HAL_GPIO_Init+0x2b4>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d013      	beq.n	8001742 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800171a:	e02c      	b.n	8001776 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	68db      	ldr	r3, [r3, #12]
 8001720:	623b      	str	r3, [r7, #32]
          break;
 8001722:	e029      	b.n	8001778 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	68db      	ldr	r3, [r3, #12]
 8001728:	3304      	adds	r3, #4
 800172a:	623b      	str	r3, [r7, #32]
          break;
 800172c:	e024      	b.n	8001778 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	68db      	ldr	r3, [r3, #12]
 8001732:	3308      	adds	r3, #8
 8001734:	623b      	str	r3, [r7, #32]
          break;
 8001736:	e01f      	b.n	8001778 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	68db      	ldr	r3, [r3, #12]
 800173c:	330c      	adds	r3, #12
 800173e:	623b      	str	r3, [r7, #32]
          break;
 8001740:	e01a      	b.n	8001778 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	689b      	ldr	r3, [r3, #8]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d102      	bne.n	8001750 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800174a:	2304      	movs	r3, #4
 800174c:	623b      	str	r3, [r7, #32]
          break;
 800174e:	e013      	b.n	8001778 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	689b      	ldr	r3, [r3, #8]
 8001754:	2b01      	cmp	r3, #1
 8001756:	d105      	bne.n	8001764 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001758:	2308      	movs	r3, #8
 800175a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	69fa      	ldr	r2, [r7, #28]
 8001760:	611a      	str	r2, [r3, #16]
          break;
 8001762:	e009      	b.n	8001778 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001764:	2308      	movs	r3, #8
 8001766:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	69fa      	ldr	r2, [r7, #28]
 800176c:	615a      	str	r2, [r3, #20]
          break;
 800176e:	e003      	b.n	8001778 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001770:	2300      	movs	r3, #0
 8001772:	623b      	str	r3, [r7, #32]
          break;
 8001774:	e000      	b.n	8001778 <HAL_GPIO_Init+0x130>
          break;
 8001776:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001778:	69bb      	ldr	r3, [r7, #24]
 800177a:	2bff      	cmp	r3, #255	@ 0xff
 800177c:	d801      	bhi.n	8001782 <HAL_GPIO_Init+0x13a>
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	e001      	b.n	8001786 <HAL_GPIO_Init+0x13e>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	3304      	adds	r3, #4
 8001786:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001788:	69bb      	ldr	r3, [r7, #24]
 800178a:	2bff      	cmp	r3, #255	@ 0xff
 800178c:	d802      	bhi.n	8001794 <HAL_GPIO_Init+0x14c>
 800178e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001790:	009b      	lsls	r3, r3, #2
 8001792:	e002      	b.n	800179a <HAL_GPIO_Init+0x152>
 8001794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001796:	3b08      	subs	r3, #8
 8001798:	009b      	lsls	r3, r3, #2
 800179a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	681a      	ldr	r2, [r3, #0]
 80017a0:	210f      	movs	r1, #15
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	fa01 f303 	lsl.w	r3, r1, r3
 80017a8:	43db      	mvns	r3, r3
 80017aa:	401a      	ands	r2, r3
 80017ac:	6a39      	ldr	r1, [r7, #32]
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	fa01 f303 	lsl.w	r3, r1, r3
 80017b4:	431a      	orrs	r2, r3
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	f000 80b1 	beq.w	800192a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80017c8:	4b4d      	ldr	r3, [pc, #308]	@ (8001900 <HAL_GPIO_Init+0x2b8>)
 80017ca:	699b      	ldr	r3, [r3, #24]
 80017cc:	4a4c      	ldr	r2, [pc, #304]	@ (8001900 <HAL_GPIO_Init+0x2b8>)
 80017ce:	f043 0301 	orr.w	r3, r3, #1
 80017d2:	6193      	str	r3, [r2, #24]
 80017d4:	4b4a      	ldr	r3, [pc, #296]	@ (8001900 <HAL_GPIO_Init+0x2b8>)
 80017d6:	699b      	ldr	r3, [r3, #24]
 80017d8:	f003 0301 	and.w	r3, r3, #1
 80017dc:	60bb      	str	r3, [r7, #8]
 80017de:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80017e0:	4a48      	ldr	r2, [pc, #288]	@ (8001904 <HAL_GPIO_Init+0x2bc>)
 80017e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017e4:	089b      	lsrs	r3, r3, #2
 80017e6:	3302      	adds	r3, #2
 80017e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017ec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80017ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017f0:	f003 0303 	and.w	r3, r3, #3
 80017f4:	009b      	lsls	r3, r3, #2
 80017f6:	220f      	movs	r2, #15
 80017f8:	fa02 f303 	lsl.w	r3, r2, r3
 80017fc:	43db      	mvns	r3, r3
 80017fe:	68fa      	ldr	r2, [r7, #12]
 8001800:	4013      	ands	r3, r2
 8001802:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	4a40      	ldr	r2, [pc, #256]	@ (8001908 <HAL_GPIO_Init+0x2c0>)
 8001808:	4293      	cmp	r3, r2
 800180a:	d013      	beq.n	8001834 <HAL_GPIO_Init+0x1ec>
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	4a3f      	ldr	r2, [pc, #252]	@ (800190c <HAL_GPIO_Init+0x2c4>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d00d      	beq.n	8001830 <HAL_GPIO_Init+0x1e8>
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	4a3e      	ldr	r2, [pc, #248]	@ (8001910 <HAL_GPIO_Init+0x2c8>)
 8001818:	4293      	cmp	r3, r2
 800181a:	d007      	beq.n	800182c <HAL_GPIO_Init+0x1e4>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	4a3d      	ldr	r2, [pc, #244]	@ (8001914 <HAL_GPIO_Init+0x2cc>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d101      	bne.n	8001828 <HAL_GPIO_Init+0x1e0>
 8001824:	2303      	movs	r3, #3
 8001826:	e006      	b.n	8001836 <HAL_GPIO_Init+0x1ee>
 8001828:	2304      	movs	r3, #4
 800182a:	e004      	b.n	8001836 <HAL_GPIO_Init+0x1ee>
 800182c:	2302      	movs	r3, #2
 800182e:	e002      	b.n	8001836 <HAL_GPIO_Init+0x1ee>
 8001830:	2301      	movs	r3, #1
 8001832:	e000      	b.n	8001836 <HAL_GPIO_Init+0x1ee>
 8001834:	2300      	movs	r3, #0
 8001836:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001838:	f002 0203 	and.w	r2, r2, #3
 800183c:	0092      	lsls	r2, r2, #2
 800183e:	4093      	lsls	r3, r2
 8001840:	68fa      	ldr	r2, [r7, #12]
 8001842:	4313      	orrs	r3, r2
 8001844:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001846:	492f      	ldr	r1, [pc, #188]	@ (8001904 <HAL_GPIO_Init+0x2bc>)
 8001848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800184a:	089b      	lsrs	r3, r3, #2
 800184c:	3302      	adds	r3, #2
 800184e:	68fa      	ldr	r2, [r7, #12]
 8001850:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800185c:	2b00      	cmp	r3, #0
 800185e:	d006      	beq.n	800186e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001860:	4b2d      	ldr	r3, [pc, #180]	@ (8001918 <HAL_GPIO_Init+0x2d0>)
 8001862:	689a      	ldr	r2, [r3, #8]
 8001864:	492c      	ldr	r1, [pc, #176]	@ (8001918 <HAL_GPIO_Init+0x2d0>)
 8001866:	69bb      	ldr	r3, [r7, #24]
 8001868:	4313      	orrs	r3, r2
 800186a:	608b      	str	r3, [r1, #8]
 800186c:	e006      	b.n	800187c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800186e:	4b2a      	ldr	r3, [pc, #168]	@ (8001918 <HAL_GPIO_Init+0x2d0>)
 8001870:	689a      	ldr	r2, [r3, #8]
 8001872:	69bb      	ldr	r3, [r7, #24]
 8001874:	43db      	mvns	r3, r3
 8001876:	4928      	ldr	r1, [pc, #160]	@ (8001918 <HAL_GPIO_Init+0x2d0>)
 8001878:	4013      	ands	r3, r2
 800187a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001884:	2b00      	cmp	r3, #0
 8001886:	d006      	beq.n	8001896 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001888:	4b23      	ldr	r3, [pc, #140]	@ (8001918 <HAL_GPIO_Init+0x2d0>)
 800188a:	68da      	ldr	r2, [r3, #12]
 800188c:	4922      	ldr	r1, [pc, #136]	@ (8001918 <HAL_GPIO_Init+0x2d0>)
 800188e:	69bb      	ldr	r3, [r7, #24]
 8001890:	4313      	orrs	r3, r2
 8001892:	60cb      	str	r3, [r1, #12]
 8001894:	e006      	b.n	80018a4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001896:	4b20      	ldr	r3, [pc, #128]	@ (8001918 <HAL_GPIO_Init+0x2d0>)
 8001898:	68da      	ldr	r2, [r3, #12]
 800189a:	69bb      	ldr	r3, [r7, #24]
 800189c:	43db      	mvns	r3, r3
 800189e:	491e      	ldr	r1, [pc, #120]	@ (8001918 <HAL_GPIO_Init+0x2d0>)
 80018a0:	4013      	ands	r3, r2
 80018a2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d006      	beq.n	80018be <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80018b0:	4b19      	ldr	r3, [pc, #100]	@ (8001918 <HAL_GPIO_Init+0x2d0>)
 80018b2:	685a      	ldr	r2, [r3, #4]
 80018b4:	4918      	ldr	r1, [pc, #96]	@ (8001918 <HAL_GPIO_Init+0x2d0>)
 80018b6:	69bb      	ldr	r3, [r7, #24]
 80018b8:	4313      	orrs	r3, r2
 80018ba:	604b      	str	r3, [r1, #4]
 80018bc:	e006      	b.n	80018cc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80018be:	4b16      	ldr	r3, [pc, #88]	@ (8001918 <HAL_GPIO_Init+0x2d0>)
 80018c0:	685a      	ldr	r2, [r3, #4]
 80018c2:	69bb      	ldr	r3, [r7, #24]
 80018c4:	43db      	mvns	r3, r3
 80018c6:	4914      	ldr	r1, [pc, #80]	@ (8001918 <HAL_GPIO_Init+0x2d0>)
 80018c8:	4013      	ands	r3, r2
 80018ca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d021      	beq.n	800191c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80018d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001918 <HAL_GPIO_Init+0x2d0>)
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	490e      	ldr	r1, [pc, #56]	@ (8001918 <HAL_GPIO_Init+0x2d0>)
 80018de:	69bb      	ldr	r3, [r7, #24]
 80018e0:	4313      	orrs	r3, r2
 80018e2:	600b      	str	r3, [r1, #0]
 80018e4:	e021      	b.n	800192a <HAL_GPIO_Init+0x2e2>
 80018e6:	bf00      	nop
 80018e8:	10320000 	.word	0x10320000
 80018ec:	10310000 	.word	0x10310000
 80018f0:	10220000 	.word	0x10220000
 80018f4:	10210000 	.word	0x10210000
 80018f8:	10120000 	.word	0x10120000
 80018fc:	10110000 	.word	0x10110000
 8001900:	40021000 	.word	0x40021000
 8001904:	40010000 	.word	0x40010000
 8001908:	40010800 	.word	0x40010800
 800190c:	40010c00 	.word	0x40010c00
 8001910:	40011000 	.word	0x40011000
 8001914:	40011400 	.word	0x40011400
 8001918:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800191c:	4b0b      	ldr	r3, [pc, #44]	@ (800194c <HAL_GPIO_Init+0x304>)
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	69bb      	ldr	r3, [r7, #24]
 8001922:	43db      	mvns	r3, r3
 8001924:	4909      	ldr	r1, [pc, #36]	@ (800194c <HAL_GPIO_Init+0x304>)
 8001926:	4013      	ands	r3, r2
 8001928:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800192a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800192c:	3301      	adds	r3, #1
 800192e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001936:	fa22 f303 	lsr.w	r3, r2, r3
 800193a:	2b00      	cmp	r3, #0
 800193c:	f47f ae8e 	bne.w	800165c <HAL_GPIO_Init+0x14>
  }
}
 8001940:	bf00      	nop
 8001942:	bf00      	nop
 8001944:	372c      	adds	r7, #44	@ 0x2c
 8001946:	46bd      	mov	sp, r7
 8001948:	bc80      	pop	{r7}
 800194a:	4770      	bx	lr
 800194c:	40010400 	.word	0x40010400

08001950 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001950:	b480      	push	{r7}
 8001952:	b083      	sub	sp, #12
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
 8001958:	460b      	mov	r3, r1
 800195a:	807b      	strh	r3, [r7, #2]
 800195c:	4613      	mov	r3, r2
 800195e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001960:	787b      	ldrb	r3, [r7, #1]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d003      	beq.n	800196e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001966:	887a      	ldrh	r2, [r7, #2]
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800196c:	e003      	b.n	8001976 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800196e:	887b      	ldrh	r3, [r7, #2]
 8001970:	041a      	lsls	r2, r3, #16
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	611a      	str	r2, [r3, #16]
}
 8001976:	bf00      	nop
 8001978:	370c      	adds	r7, #12
 800197a:	46bd      	mov	sp, r7
 800197c:	bc80      	pop	{r7}
 800197e:	4770      	bx	lr

08001980 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
 8001986:	4603      	mov	r3, r0
 8001988:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800198a:	4b08      	ldr	r3, [pc, #32]	@ (80019ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800198c:	695a      	ldr	r2, [r3, #20]
 800198e:	88fb      	ldrh	r3, [r7, #6]
 8001990:	4013      	ands	r3, r2
 8001992:	2b00      	cmp	r3, #0
 8001994:	d006      	beq.n	80019a4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001996:	4a05      	ldr	r2, [pc, #20]	@ (80019ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001998:	88fb      	ldrh	r3, [r7, #6]
 800199a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800199c:	88fb      	ldrh	r3, [r7, #6]
 800199e:	4618      	mov	r0, r3
 80019a0:	f000 f806 	bl	80019b0 <HAL_GPIO_EXTI_Callback>
  }
}
 80019a4:	bf00      	nop
 80019a6:	3708      	adds	r7, #8
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	40010400 	.word	0x40010400

080019b0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	4603      	mov	r3, r0
 80019b8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80019ba:	bf00      	nop
 80019bc:	370c      	adds	r7, #12
 80019be:	46bd      	mov	sp, r7
 80019c0:	bc80      	pop	{r7}
 80019c2:	4770      	bx	lr

080019c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b086      	sub	sp, #24
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d101      	bne.n	80019d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019d2:	2301      	movs	r3, #1
 80019d4:	e272      	b.n	8001ebc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f003 0301 	and.w	r3, r3, #1
 80019de:	2b00      	cmp	r3, #0
 80019e0:	f000 8087 	beq.w	8001af2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80019e4:	4b92      	ldr	r3, [pc, #584]	@ (8001c30 <HAL_RCC_OscConfig+0x26c>)
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	f003 030c 	and.w	r3, r3, #12
 80019ec:	2b04      	cmp	r3, #4
 80019ee:	d00c      	beq.n	8001a0a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80019f0:	4b8f      	ldr	r3, [pc, #572]	@ (8001c30 <HAL_RCC_OscConfig+0x26c>)
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	f003 030c 	and.w	r3, r3, #12
 80019f8:	2b08      	cmp	r3, #8
 80019fa:	d112      	bne.n	8001a22 <HAL_RCC_OscConfig+0x5e>
 80019fc:	4b8c      	ldr	r3, [pc, #560]	@ (8001c30 <HAL_RCC_OscConfig+0x26c>)
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a08:	d10b      	bne.n	8001a22 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a0a:	4b89      	ldr	r3, [pc, #548]	@ (8001c30 <HAL_RCC_OscConfig+0x26c>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d06c      	beq.n	8001af0 <HAL_RCC_OscConfig+0x12c>
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d168      	bne.n	8001af0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e24c      	b.n	8001ebc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a2a:	d106      	bne.n	8001a3a <HAL_RCC_OscConfig+0x76>
 8001a2c:	4b80      	ldr	r3, [pc, #512]	@ (8001c30 <HAL_RCC_OscConfig+0x26c>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4a7f      	ldr	r2, [pc, #508]	@ (8001c30 <HAL_RCC_OscConfig+0x26c>)
 8001a32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a36:	6013      	str	r3, [r2, #0]
 8001a38:	e02e      	b.n	8001a98 <HAL_RCC_OscConfig+0xd4>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d10c      	bne.n	8001a5c <HAL_RCC_OscConfig+0x98>
 8001a42:	4b7b      	ldr	r3, [pc, #492]	@ (8001c30 <HAL_RCC_OscConfig+0x26c>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4a7a      	ldr	r2, [pc, #488]	@ (8001c30 <HAL_RCC_OscConfig+0x26c>)
 8001a48:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a4c:	6013      	str	r3, [r2, #0]
 8001a4e:	4b78      	ldr	r3, [pc, #480]	@ (8001c30 <HAL_RCC_OscConfig+0x26c>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4a77      	ldr	r2, [pc, #476]	@ (8001c30 <HAL_RCC_OscConfig+0x26c>)
 8001a54:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a58:	6013      	str	r3, [r2, #0]
 8001a5a:	e01d      	b.n	8001a98 <HAL_RCC_OscConfig+0xd4>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001a64:	d10c      	bne.n	8001a80 <HAL_RCC_OscConfig+0xbc>
 8001a66:	4b72      	ldr	r3, [pc, #456]	@ (8001c30 <HAL_RCC_OscConfig+0x26c>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4a71      	ldr	r2, [pc, #452]	@ (8001c30 <HAL_RCC_OscConfig+0x26c>)
 8001a6c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a70:	6013      	str	r3, [r2, #0]
 8001a72:	4b6f      	ldr	r3, [pc, #444]	@ (8001c30 <HAL_RCC_OscConfig+0x26c>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a6e      	ldr	r2, [pc, #440]	@ (8001c30 <HAL_RCC_OscConfig+0x26c>)
 8001a78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a7c:	6013      	str	r3, [r2, #0]
 8001a7e:	e00b      	b.n	8001a98 <HAL_RCC_OscConfig+0xd4>
 8001a80:	4b6b      	ldr	r3, [pc, #428]	@ (8001c30 <HAL_RCC_OscConfig+0x26c>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a6a      	ldr	r2, [pc, #424]	@ (8001c30 <HAL_RCC_OscConfig+0x26c>)
 8001a86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a8a:	6013      	str	r3, [r2, #0]
 8001a8c:	4b68      	ldr	r3, [pc, #416]	@ (8001c30 <HAL_RCC_OscConfig+0x26c>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a67      	ldr	r2, [pc, #412]	@ (8001c30 <HAL_RCC_OscConfig+0x26c>)
 8001a92:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a96:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d013      	beq.n	8001ac8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aa0:	f7ff fc96 	bl	80013d0 <HAL_GetTick>
 8001aa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aa6:	e008      	b.n	8001aba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001aa8:	f7ff fc92 	bl	80013d0 <HAL_GetTick>
 8001aac:	4602      	mov	r2, r0
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	2b64      	cmp	r3, #100	@ 0x64
 8001ab4:	d901      	bls.n	8001aba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	e200      	b.n	8001ebc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aba:	4b5d      	ldr	r3, [pc, #372]	@ (8001c30 <HAL_RCC_OscConfig+0x26c>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d0f0      	beq.n	8001aa8 <HAL_RCC_OscConfig+0xe4>
 8001ac6:	e014      	b.n	8001af2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ac8:	f7ff fc82 	bl	80013d0 <HAL_GetTick>
 8001acc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ace:	e008      	b.n	8001ae2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ad0:	f7ff fc7e 	bl	80013d0 <HAL_GetTick>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	1ad3      	subs	r3, r2, r3
 8001ada:	2b64      	cmp	r3, #100	@ 0x64
 8001adc:	d901      	bls.n	8001ae2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001ade:	2303      	movs	r3, #3
 8001ae0:	e1ec      	b.n	8001ebc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ae2:	4b53      	ldr	r3, [pc, #332]	@ (8001c30 <HAL_RCC_OscConfig+0x26c>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d1f0      	bne.n	8001ad0 <HAL_RCC_OscConfig+0x10c>
 8001aee:	e000      	b.n	8001af2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001af0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f003 0302 	and.w	r3, r3, #2
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d063      	beq.n	8001bc6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001afe:	4b4c      	ldr	r3, [pc, #304]	@ (8001c30 <HAL_RCC_OscConfig+0x26c>)
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	f003 030c 	and.w	r3, r3, #12
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d00b      	beq.n	8001b22 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001b0a:	4b49      	ldr	r3, [pc, #292]	@ (8001c30 <HAL_RCC_OscConfig+0x26c>)
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	f003 030c 	and.w	r3, r3, #12
 8001b12:	2b08      	cmp	r3, #8
 8001b14:	d11c      	bne.n	8001b50 <HAL_RCC_OscConfig+0x18c>
 8001b16:	4b46      	ldr	r3, [pc, #280]	@ (8001c30 <HAL_RCC_OscConfig+0x26c>)
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d116      	bne.n	8001b50 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b22:	4b43      	ldr	r3, [pc, #268]	@ (8001c30 <HAL_RCC_OscConfig+0x26c>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f003 0302 	and.w	r3, r3, #2
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d005      	beq.n	8001b3a <HAL_RCC_OscConfig+0x176>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	691b      	ldr	r3, [r3, #16]
 8001b32:	2b01      	cmp	r3, #1
 8001b34:	d001      	beq.n	8001b3a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	e1c0      	b.n	8001ebc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b3a:	4b3d      	ldr	r3, [pc, #244]	@ (8001c30 <HAL_RCC_OscConfig+0x26c>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	695b      	ldr	r3, [r3, #20]
 8001b46:	00db      	lsls	r3, r3, #3
 8001b48:	4939      	ldr	r1, [pc, #228]	@ (8001c30 <HAL_RCC_OscConfig+0x26c>)
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b4e:	e03a      	b.n	8001bc6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	691b      	ldr	r3, [r3, #16]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d020      	beq.n	8001b9a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b58:	4b36      	ldr	r3, [pc, #216]	@ (8001c34 <HAL_RCC_OscConfig+0x270>)
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b5e:	f7ff fc37 	bl	80013d0 <HAL_GetTick>
 8001b62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b64:	e008      	b.n	8001b78 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b66:	f7ff fc33 	bl	80013d0 <HAL_GetTick>
 8001b6a:	4602      	mov	r2, r0
 8001b6c:	693b      	ldr	r3, [r7, #16]
 8001b6e:	1ad3      	subs	r3, r2, r3
 8001b70:	2b02      	cmp	r3, #2
 8001b72:	d901      	bls.n	8001b78 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001b74:	2303      	movs	r3, #3
 8001b76:	e1a1      	b.n	8001ebc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b78:	4b2d      	ldr	r3, [pc, #180]	@ (8001c30 <HAL_RCC_OscConfig+0x26c>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f003 0302 	and.w	r3, r3, #2
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d0f0      	beq.n	8001b66 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b84:	4b2a      	ldr	r3, [pc, #168]	@ (8001c30 <HAL_RCC_OscConfig+0x26c>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	695b      	ldr	r3, [r3, #20]
 8001b90:	00db      	lsls	r3, r3, #3
 8001b92:	4927      	ldr	r1, [pc, #156]	@ (8001c30 <HAL_RCC_OscConfig+0x26c>)
 8001b94:	4313      	orrs	r3, r2
 8001b96:	600b      	str	r3, [r1, #0]
 8001b98:	e015      	b.n	8001bc6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b9a:	4b26      	ldr	r3, [pc, #152]	@ (8001c34 <HAL_RCC_OscConfig+0x270>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ba0:	f7ff fc16 	bl	80013d0 <HAL_GetTick>
 8001ba4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ba6:	e008      	b.n	8001bba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ba8:	f7ff fc12 	bl	80013d0 <HAL_GetTick>
 8001bac:	4602      	mov	r2, r0
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	2b02      	cmp	r3, #2
 8001bb4:	d901      	bls.n	8001bba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	e180      	b.n	8001ebc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bba:	4b1d      	ldr	r3, [pc, #116]	@ (8001c30 <HAL_RCC_OscConfig+0x26c>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f003 0302 	and.w	r3, r3, #2
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d1f0      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f003 0308 	and.w	r3, r3, #8
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d03a      	beq.n	8001c48 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	699b      	ldr	r3, [r3, #24]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d019      	beq.n	8001c0e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bda:	4b17      	ldr	r3, [pc, #92]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 8001bdc:	2201      	movs	r2, #1
 8001bde:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001be0:	f7ff fbf6 	bl	80013d0 <HAL_GetTick>
 8001be4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001be6:	e008      	b.n	8001bfa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001be8:	f7ff fbf2 	bl	80013d0 <HAL_GetTick>
 8001bec:	4602      	mov	r2, r0
 8001bee:	693b      	ldr	r3, [r7, #16]
 8001bf0:	1ad3      	subs	r3, r2, r3
 8001bf2:	2b02      	cmp	r3, #2
 8001bf4:	d901      	bls.n	8001bfa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	e160      	b.n	8001ebc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8001c30 <HAL_RCC_OscConfig+0x26c>)
 8001bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bfe:	f003 0302 	and.w	r3, r3, #2
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d0f0      	beq.n	8001be8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001c06:	2001      	movs	r0, #1
 8001c08:	f000 face 	bl	80021a8 <RCC_Delay>
 8001c0c:	e01c      	b.n	8001c48 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c0e:	4b0a      	ldr	r3, [pc, #40]	@ (8001c38 <HAL_RCC_OscConfig+0x274>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c14:	f7ff fbdc 	bl	80013d0 <HAL_GetTick>
 8001c18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c1a:	e00f      	b.n	8001c3c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c1c:	f7ff fbd8 	bl	80013d0 <HAL_GetTick>
 8001c20:	4602      	mov	r2, r0
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	2b02      	cmp	r3, #2
 8001c28:	d908      	bls.n	8001c3c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	e146      	b.n	8001ebc <HAL_RCC_OscConfig+0x4f8>
 8001c2e:	bf00      	nop
 8001c30:	40021000 	.word	0x40021000
 8001c34:	42420000 	.word	0x42420000
 8001c38:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c3c:	4b92      	ldr	r3, [pc, #584]	@ (8001e88 <HAL_RCC_OscConfig+0x4c4>)
 8001c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c40:	f003 0302 	and.w	r3, r3, #2
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d1e9      	bne.n	8001c1c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f003 0304 	and.w	r3, r3, #4
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	f000 80a6 	beq.w	8001da2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c56:	2300      	movs	r3, #0
 8001c58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c5a:	4b8b      	ldr	r3, [pc, #556]	@ (8001e88 <HAL_RCC_OscConfig+0x4c4>)
 8001c5c:	69db      	ldr	r3, [r3, #28]
 8001c5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d10d      	bne.n	8001c82 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c66:	4b88      	ldr	r3, [pc, #544]	@ (8001e88 <HAL_RCC_OscConfig+0x4c4>)
 8001c68:	69db      	ldr	r3, [r3, #28]
 8001c6a:	4a87      	ldr	r2, [pc, #540]	@ (8001e88 <HAL_RCC_OscConfig+0x4c4>)
 8001c6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c70:	61d3      	str	r3, [r2, #28]
 8001c72:	4b85      	ldr	r3, [pc, #532]	@ (8001e88 <HAL_RCC_OscConfig+0x4c4>)
 8001c74:	69db      	ldr	r3, [r3, #28]
 8001c76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c7a:	60bb      	str	r3, [r7, #8]
 8001c7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c82:	4b82      	ldr	r3, [pc, #520]	@ (8001e8c <HAL_RCC_OscConfig+0x4c8>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d118      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c8e:	4b7f      	ldr	r3, [pc, #508]	@ (8001e8c <HAL_RCC_OscConfig+0x4c8>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4a7e      	ldr	r2, [pc, #504]	@ (8001e8c <HAL_RCC_OscConfig+0x4c8>)
 8001c94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c9a:	f7ff fb99 	bl	80013d0 <HAL_GetTick>
 8001c9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ca0:	e008      	b.n	8001cb4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ca2:	f7ff fb95 	bl	80013d0 <HAL_GetTick>
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	693b      	ldr	r3, [r7, #16]
 8001caa:	1ad3      	subs	r3, r2, r3
 8001cac:	2b64      	cmp	r3, #100	@ 0x64
 8001cae:	d901      	bls.n	8001cb4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001cb0:	2303      	movs	r3, #3
 8001cb2:	e103      	b.n	8001ebc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cb4:	4b75      	ldr	r3, [pc, #468]	@ (8001e8c <HAL_RCC_OscConfig+0x4c8>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d0f0      	beq.n	8001ca2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	68db      	ldr	r3, [r3, #12]
 8001cc4:	2b01      	cmp	r3, #1
 8001cc6:	d106      	bne.n	8001cd6 <HAL_RCC_OscConfig+0x312>
 8001cc8:	4b6f      	ldr	r3, [pc, #444]	@ (8001e88 <HAL_RCC_OscConfig+0x4c4>)
 8001cca:	6a1b      	ldr	r3, [r3, #32]
 8001ccc:	4a6e      	ldr	r2, [pc, #440]	@ (8001e88 <HAL_RCC_OscConfig+0x4c4>)
 8001cce:	f043 0301 	orr.w	r3, r3, #1
 8001cd2:	6213      	str	r3, [r2, #32]
 8001cd4:	e02d      	b.n	8001d32 <HAL_RCC_OscConfig+0x36e>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	68db      	ldr	r3, [r3, #12]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d10c      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x334>
 8001cde:	4b6a      	ldr	r3, [pc, #424]	@ (8001e88 <HAL_RCC_OscConfig+0x4c4>)
 8001ce0:	6a1b      	ldr	r3, [r3, #32]
 8001ce2:	4a69      	ldr	r2, [pc, #420]	@ (8001e88 <HAL_RCC_OscConfig+0x4c4>)
 8001ce4:	f023 0301 	bic.w	r3, r3, #1
 8001ce8:	6213      	str	r3, [r2, #32]
 8001cea:	4b67      	ldr	r3, [pc, #412]	@ (8001e88 <HAL_RCC_OscConfig+0x4c4>)
 8001cec:	6a1b      	ldr	r3, [r3, #32]
 8001cee:	4a66      	ldr	r2, [pc, #408]	@ (8001e88 <HAL_RCC_OscConfig+0x4c4>)
 8001cf0:	f023 0304 	bic.w	r3, r3, #4
 8001cf4:	6213      	str	r3, [r2, #32]
 8001cf6:	e01c      	b.n	8001d32 <HAL_RCC_OscConfig+0x36e>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	68db      	ldr	r3, [r3, #12]
 8001cfc:	2b05      	cmp	r3, #5
 8001cfe:	d10c      	bne.n	8001d1a <HAL_RCC_OscConfig+0x356>
 8001d00:	4b61      	ldr	r3, [pc, #388]	@ (8001e88 <HAL_RCC_OscConfig+0x4c4>)
 8001d02:	6a1b      	ldr	r3, [r3, #32]
 8001d04:	4a60      	ldr	r2, [pc, #384]	@ (8001e88 <HAL_RCC_OscConfig+0x4c4>)
 8001d06:	f043 0304 	orr.w	r3, r3, #4
 8001d0a:	6213      	str	r3, [r2, #32]
 8001d0c:	4b5e      	ldr	r3, [pc, #376]	@ (8001e88 <HAL_RCC_OscConfig+0x4c4>)
 8001d0e:	6a1b      	ldr	r3, [r3, #32]
 8001d10:	4a5d      	ldr	r2, [pc, #372]	@ (8001e88 <HAL_RCC_OscConfig+0x4c4>)
 8001d12:	f043 0301 	orr.w	r3, r3, #1
 8001d16:	6213      	str	r3, [r2, #32]
 8001d18:	e00b      	b.n	8001d32 <HAL_RCC_OscConfig+0x36e>
 8001d1a:	4b5b      	ldr	r3, [pc, #364]	@ (8001e88 <HAL_RCC_OscConfig+0x4c4>)
 8001d1c:	6a1b      	ldr	r3, [r3, #32]
 8001d1e:	4a5a      	ldr	r2, [pc, #360]	@ (8001e88 <HAL_RCC_OscConfig+0x4c4>)
 8001d20:	f023 0301 	bic.w	r3, r3, #1
 8001d24:	6213      	str	r3, [r2, #32]
 8001d26:	4b58      	ldr	r3, [pc, #352]	@ (8001e88 <HAL_RCC_OscConfig+0x4c4>)
 8001d28:	6a1b      	ldr	r3, [r3, #32]
 8001d2a:	4a57      	ldr	r2, [pc, #348]	@ (8001e88 <HAL_RCC_OscConfig+0x4c4>)
 8001d2c:	f023 0304 	bic.w	r3, r3, #4
 8001d30:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	68db      	ldr	r3, [r3, #12]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d015      	beq.n	8001d66 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d3a:	f7ff fb49 	bl	80013d0 <HAL_GetTick>
 8001d3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d40:	e00a      	b.n	8001d58 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d42:	f7ff fb45 	bl	80013d0 <HAL_GetTick>
 8001d46:	4602      	mov	r2, r0
 8001d48:	693b      	ldr	r3, [r7, #16]
 8001d4a:	1ad3      	subs	r3, r2, r3
 8001d4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d901      	bls.n	8001d58 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001d54:	2303      	movs	r3, #3
 8001d56:	e0b1      	b.n	8001ebc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d58:	4b4b      	ldr	r3, [pc, #300]	@ (8001e88 <HAL_RCC_OscConfig+0x4c4>)
 8001d5a:	6a1b      	ldr	r3, [r3, #32]
 8001d5c:	f003 0302 	and.w	r3, r3, #2
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d0ee      	beq.n	8001d42 <HAL_RCC_OscConfig+0x37e>
 8001d64:	e014      	b.n	8001d90 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d66:	f7ff fb33 	bl	80013d0 <HAL_GetTick>
 8001d6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d6c:	e00a      	b.n	8001d84 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d6e:	f7ff fb2f 	bl	80013d0 <HAL_GetTick>
 8001d72:	4602      	mov	r2, r0
 8001d74:	693b      	ldr	r3, [r7, #16]
 8001d76:	1ad3      	subs	r3, r2, r3
 8001d78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d7c:	4293      	cmp	r3, r2
 8001d7e:	d901      	bls.n	8001d84 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001d80:	2303      	movs	r3, #3
 8001d82:	e09b      	b.n	8001ebc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d84:	4b40      	ldr	r3, [pc, #256]	@ (8001e88 <HAL_RCC_OscConfig+0x4c4>)
 8001d86:	6a1b      	ldr	r3, [r3, #32]
 8001d88:	f003 0302 	and.w	r3, r3, #2
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d1ee      	bne.n	8001d6e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001d90:	7dfb      	ldrb	r3, [r7, #23]
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	d105      	bne.n	8001da2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d96:	4b3c      	ldr	r3, [pc, #240]	@ (8001e88 <HAL_RCC_OscConfig+0x4c4>)
 8001d98:	69db      	ldr	r3, [r3, #28]
 8001d9a:	4a3b      	ldr	r2, [pc, #236]	@ (8001e88 <HAL_RCC_OscConfig+0x4c4>)
 8001d9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001da0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	69db      	ldr	r3, [r3, #28]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	f000 8087 	beq.w	8001eba <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001dac:	4b36      	ldr	r3, [pc, #216]	@ (8001e88 <HAL_RCC_OscConfig+0x4c4>)
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	f003 030c 	and.w	r3, r3, #12
 8001db4:	2b08      	cmp	r3, #8
 8001db6:	d061      	beq.n	8001e7c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	69db      	ldr	r3, [r3, #28]
 8001dbc:	2b02      	cmp	r3, #2
 8001dbe:	d146      	bne.n	8001e4e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dc0:	4b33      	ldr	r3, [pc, #204]	@ (8001e90 <HAL_RCC_OscConfig+0x4cc>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dc6:	f7ff fb03 	bl	80013d0 <HAL_GetTick>
 8001dca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dcc:	e008      	b.n	8001de0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dce:	f7ff faff 	bl	80013d0 <HAL_GetTick>
 8001dd2:	4602      	mov	r2, r0
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	1ad3      	subs	r3, r2, r3
 8001dd8:	2b02      	cmp	r3, #2
 8001dda:	d901      	bls.n	8001de0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001ddc:	2303      	movs	r3, #3
 8001dde:	e06d      	b.n	8001ebc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001de0:	4b29      	ldr	r3, [pc, #164]	@ (8001e88 <HAL_RCC_OscConfig+0x4c4>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d1f0      	bne.n	8001dce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6a1b      	ldr	r3, [r3, #32]
 8001df0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001df4:	d108      	bne.n	8001e08 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001df6:	4b24      	ldr	r3, [pc, #144]	@ (8001e88 <HAL_RCC_OscConfig+0x4c4>)
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	689b      	ldr	r3, [r3, #8]
 8001e02:	4921      	ldr	r1, [pc, #132]	@ (8001e88 <HAL_RCC_OscConfig+0x4c4>)
 8001e04:	4313      	orrs	r3, r2
 8001e06:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e08:	4b1f      	ldr	r3, [pc, #124]	@ (8001e88 <HAL_RCC_OscConfig+0x4c4>)
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6a19      	ldr	r1, [r3, #32]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e18:	430b      	orrs	r3, r1
 8001e1a:	491b      	ldr	r1, [pc, #108]	@ (8001e88 <HAL_RCC_OscConfig+0x4c4>)
 8001e1c:	4313      	orrs	r3, r2
 8001e1e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e20:	4b1b      	ldr	r3, [pc, #108]	@ (8001e90 <HAL_RCC_OscConfig+0x4cc>)
 8001e22:	2201      	movs	r2, #1
 8001e24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e26:	f7ff fad3 	bl	80013d0 <HAL_GetTick>
 8001e2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e2c:	e008      	b.n	8001e40 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e2e:	f7ff facf 	bl	80013d0 <HAL_GetTick>
 8001e32:	4602      	mov	r2, r0
 8001e34:	693b      	ldr	r3, [r7, #16]
 8001e36:	1ad3      	subs	r3, r2, r3
 8001e38:	2b02      	cmp	r3, #2
 8001e3a:	d901      	bls.n	8001e40 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001e3c:	2303      	movs	r3, #3
 8001e3e:	e03d      	b.n	8001ebc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e40:	4b11      	ldr	r3, [pc, #68]	@ (8001e88 <HAL_RCC_OscConfig+0x4c4>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d0f0      	beq.n	8001e2e <HAL_RCC_OscConfig+0x46a>
 8001e4c:	e035      	b.n	8001eba <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e4e:	4b10      	ldr	r3, [pc, #64]	@ (8001e90 <HAL_RCC_OscConfig+0x4cc>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e54:	f7ff fabc 	bl	80013d0 <HAL_GetTick>
 8001e58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e5a:	e008      	b.n	8001e6e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e5c:	f7ff fab8 	bl	80013d0 <HAL_GetTick>
 8001e60:	4602      	mov	r2, r0
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	1ad3      	subs	r3, r2, r3
 8001e66:	2b02      	cmp	r3, #2
 8001e68:	d901      	bls.n	8001e6e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001e6a:	2303      	movs	r3, #3
 8001e6c:	e026      	b.n	8001ebc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e6e:	4b06      	ldr	r3, [pc, #24]	@ (8001e88 <HAL_RCC_OscConfig+0x4c4>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d1f0      	bne.n	8001e5c <HAL_RCC_OscConfig+0x498>
 8001e7a:	e01e      	b.n	8001eba <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	69db      	ldr	r3, [r3, #28]
 8001e80:	2b01      	cmp	r3, #1
 8001e82:	d107      	bne.n	8001e94 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	e019      	b.n	8001ebc <HAL_RCC_OscConfig+0x4f8>
 8001e88:	40021000 	.word	0x40021000
 8001e8c:	40007000 	.word	0x40007000
 8001e90:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001e94:	4b0b      	ldr	r3, [pc, #44]	@ (8001ec4 <HAL_RCC_OscConfig+0x500>)
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6a1b      	ldr	r3, [r3, #32]
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	d106      	bne.n	8001eb6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eb2:	429a      	cmp	r2, r3
 8001eb4:	d001      	beq.n	8001eba <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e000      	b.n	8001ebc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001eba:	2300      	movs	r3, #0
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	3718      	adds	r7, #24
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	40021000 	.word	0x40021000

08001ec8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b084      	sub	sp, #16
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
 8001ed0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d101      	bne.n	8001edc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	e0d0      	b.n	800207e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001edc:	4b6a      	ldr	r3, [pc, #424]	@ (8002088 <HAL_RCC_ClockConfig+0x1c0>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f003 0307 	and.w	r3, r3, #7
 8001ee4:	683a      	ldr	r2, [r7, #0]
 8001ee6:	429a      	cmp	r2, r3
 8001ee8:	d910      	bls.n	8001f0c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eea:	4b67      	ldr	r3, [pc, #412]	@ (8002088 <HAL_RCC_ClockConfig+0x1c0>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f023 0207 	bic.w	r2, r3, #7
 8001ef2:	4965      	ldr	r1, [pc, #404]	@ (8002088 <HAL_RCC_ClockConfig+0x1c0>)
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	4313      	orrs	r3, r2
 8001ef8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001efa:	4b63      	ldr	r3, [pc, #396]	@ (8002088 <HAL_RCC_ClockConfig+0x1c0>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f003 0307 	and.w	r3, r3, #7
 8001f02:	683a      	ldr	r2, [r7, #0]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d001      	beq.n	8001f0c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	e0b8      	b.n	800207e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f003 0302 	and.w	r3, r3, #2
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d020      	beq.n	8001f5a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f003 0304 	and.w	r3, r3, #4
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d005      	beq.n	8001f30 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f24:	4b59      	ldr	r3, [pc, #356]	@ (800208c <HAL_RCC_ClockConfig+0x1c4>)
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	4a58      	ldr	r2, [pc, #352]	@ (800208c <HAL_RCC_ClockConfig+0x1c4>)
 8001f2a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001f2e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f003 0308 	and.w	r3, r3, #8
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d005      	beq.n	8001f48 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f3c:	4b53      	ldr	r3, [pc, #332]	@ (800208c <HAL_RCC_ClockConfig+0x1c4>)
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	4a52      	ldr	r2, [pc, #328]	@ (800208c <HAL_RCC_ClockConfig+0x1c4>)
 8001f42:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001f46:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f48:	4b50      	ldr	r3, [pc, #320]	@ (800208c <HAL_RCC_ClockConfig+0x1c4>)
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	494d      	ldr	r1, [pc, #308]	@ (800208c <HAL_RCC_ClockConfig+0x1c4>)
 8001f56:	4313      	orrs	r3, r2
 8001f58:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f003 0301 	and.w	r3, r3, #1
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d040      	beq.n	8001fe8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	2b01      	cmp	r3, #1
 8001f6c:	d107      	bne.n	8001f7e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f6e:	4b47      	ldr	r3, [pc, #284]	@ (800208c <HAL_RCC_ClockConfig+0x1c4>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d115      	bne.n	8001fa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e07f      	b.n	800207e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	2b02      	cmp	r3, #2
 8001f84:	d107      	bne.n	8001f96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f86:	4b41      	ldr	r3, [pc, #260]	@ (800208c <HAL_RCC_ClockConfig+0x1c4>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d109      	bne.n	8001fa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	e073      	b.n	800207e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f96:	4b3d      	ldr	r3, [pc, #244]	@ (800208c <HAL_RCC_ClockConfig+0x1c4>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 0302 	and.w	r3, r3, #2
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d101      	bne.n	8001fa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e06b      	b.n	800207e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fa6:	4b39      	ldr	r3, [pc, #228]	@ (800208c <HAL_RCC_ClockConfig+0x1c4>)
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	f023 0203 	bic.w	r2, r3, #3
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	4936      	ldr	r1, [pc, #216]	@ (800208c <HAL_RCC_ClockConfig+0x1c4>)
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fb8:	f7ff fa0a 	bl	80013d0 <HAL_GetTick>
 8001fbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fbe:	e00a      	b.n	8001fd6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fc0:	f7ff fa06 	bl	80013d0 <HAL_GetTick>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	1ad3      	subs	r3, r2, r3
 8001fca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d901      	bls.n	8001fd6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	e053      	b.n	800207e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fd6:	4b2d      	ldr	r3, [pc, #180]	@ (800208c <HAL_RCC_ClockConfig+0x1c4>)
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	f003 020c 	and.w	r2, r3, #12
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	009b      	lsls	r3, r3, #2
 8001fe4:	429a      	cmp	r2, r3
 8001fe6:	d1eb      	bne.n	8001fc0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001fe8:	4b27      	ldr	r3, [pc, #156]	@ (8002088 <HAL_RCC_ClockConfig+0x1c0>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f003 0307 	and.w	r3, r3, #7
 8001ff0:	683a      	ldr	r2, [r7, #0]
 8001ff2:	429a      	cmp	r2, r3
 8001ff4:	d210      	bcs.n	8002018 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ff6:	4b24      	ldr	r3, [pc, #144]	@ (8002088 <HAL_RCC_ClockConfig+0x1c0>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f023 0207 	bic.w	r2, r3, #7
 8001ffe:	4922      	ldr	r1, [pc, #136]	@ (8002088 <HAL_RCC_ClockConfig+0x1c0>)
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	4313      	orrs	r3, r2
 8002004:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002006:	4b20      	ldr	r3, [pc, #128]	@ (8002088 <HAL_RCC_ClockConfig+0x1c0>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f003 0307 	and.w	r3, r3, #7
 800200e:	683a      	ldr	r2, [r7, #0]
 8002010:	429a      	cmp	r2, r3
 8002012:	d001      	beq.n	8002018 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002014:	2301      	movs	r3, #1
 8002016:	e032      	b.n	800207e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f003 0304 	and.w	r3, r3, #4
 8002020:	2b00      	cmp	r3, #0
 8002022:	d008      	beq.n	8002036 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002024:	4b19      	ldr	r3, [pc, #100]	@ (800208c <HAL_RCC_ClockConfig+0x1c4>)
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	68db      	ldr	r3, [r3, #12]
 8002030:	4916      	ldr	r1, [pc, #88]	@ (800208c <HAL_RCC_ClockConfig+0x1c4>)
 8002032:	4313      	orrs	r3, r2
 8002034:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f003 0308 	and.w	r3, r3, #8
 800203e:	2b00      	cmp	r3, #0
 8002040:	d009      	beq.n	8002056 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002042:	4b12      	ldr	r3, [pc, #72]	@ (800208c <HAL_RCC_ClockConfig+0x1c4>)
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	691b      	ldr	r3, [r3, #16]
 800204e:	00db      	lsls	r3, r3, #3
 8002050:	490e      	ldr	r1, [pc, #56]	@ (800208c <HAL_RCC_ClockConfig+0x1c4>)
 8002052:	4313      	orrs	r3, r2
 8002054:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002056:	f000 f821 	bl	800209c <HAL_RCC_GetSysClockFreq>
 800205a:	4602      	mov	r2, r0
 800205c:	4b0b      	ldr	r3, [pc, #44]	@ (800208c <HAL_RCC_ClockConfig+0x1c4>)
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	091b      	lsrs	r3, r3, #4
 8002062:	f003 030f 	and.w	r3, r3, #15
 8002066:	490a      	ldr	r1, [pc, #40]	@ (8002090 <HAL_RCC_ClockConfig+0x1c8>)
 8002068:	5ccb      	ldrb	r3, [r1, r3]
 800206a:	fa22 f303 	lsr.w	r3, r2, r3
 800206e:	4a09      	ldr	r2, [pc, #36]	@ (8002094 <HAL_RCC_ClockConfig+0x1cc>)
 8002070:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002072:	4b09      	ldr	r3, [pc, #36]	@ (8002098 <HAL_RCC_ClockConfig+0x1d0>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4618      	mov	r0, r3
 8002078:	f7ff f968 	bl	800134c <HAL_InitTick>

  return HAL_OK;
 800207c:	2300      	movs	r3, #0
}
 800207e:	4618      	mov	r0, r3
 8002080:	3710      	adds	r7, #16
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	40022000 	.word	0x40022000
 800208c:	40021000 	.word	0x40021000
 8002090:	08003568 	.word	0x08003568
 8002094:	20000000 	.word	0x20000000
 8002098:	20000004 	.word	0x20000004

0800209c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800209c:	b480      	push	{r7}
 800209e:	b087      	sub	sp, #28
 80020a0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80020a2:	2300      	movs	r3, #0
 80020a4:	60fb      	str	r3, [r7, #12]
 80020a6:	2300      	movs	r3, #0
 80020a8:	60bb      	str	r3, [r7, #8]
 80020aa:	2300      	movs	r3, #0
 80020ac:	617b      	str	r3, [r7, #20]
 80020ae:	2300      	movs	r3, #0
 80020b0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80020b2:	2300      	movs	r3, #0
 80020b4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80020b6:	4b1e      	ldr	r3, [pc, #120]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x94>)
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	f003 030c 	and.w	r3, r3, #12
 80020c2:	2b04      	cmp	r3, #4
 80020c4:	d002      	beq.n	80020cc <HAL_RCC_GetSysClockFreq+0x30>
 80020c6:	2b08      	cmp	r3, #8
 80020c8:	d003      	beq.n	80020d2 <HAL_RCC_GetSysClockFreq+0x36>
 80020ca:	e027      	b.n	800211c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80020cc:	4b19      	ldr	r3, [pc, #100]	@ (8002134 <HAL_RCC_GetSysClockFreq+0x98>)
 80020ce:	613b      	str	r3, [r7, #16]
      break;
 80020d0:	e027      	b.n	8002122 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	0c9b      	lsrs	r3, r3, #18
 80020d6:	f003 030f 	and.w	r3, r3, #15
 80020da:	4a17      	ldr	r2, [pc, #92]	@ (8002138 <HAL_RCC_GetSysClockFreq+0x9c>)
 80020dc:	5cd3      	ldrb	r3, [r2, r3]
 80020de:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d010      	beq.n	800210c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80020ea:	4b11      	ldr	r3, [pc, #68]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x94>)
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	0c5b      	lsrs	r3, r3, #17
 80020f0:	f003 0301 	and.w	r3, r3, #1
 80020f4:	4a11      	ldr	r2, [pc, #68]	@ (800213c <HAL_RCC_GetSysClockFreq+0xa0>)
 80020f6:	5cd3      	ldrb	r3, [r2, r3]
 80020f8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	4a0d      	ldr	r2, [pc, #52]	@ (8002134 <HAL_RCC_GetSysClockFreq+0x98>)
 80020fe:	fb03 f202 	mul.w	r2, r3, r2
 8002102:	68bb      	ldr	r3, [r7, #8]
 8002104:	fbb2 f3f3 	udiv	r3, r2, r3
 8002108:	617b      	str	r3, [r7, #20]
 800210a:	e004      	b.n	8002116 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	4a0c      	ldr	r2, [pc, #48]	@ (8002140 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002110:	fb02 f303 	mul.w	r3, r2, r3
 8002114:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	613b      	str	r3, [r7, #16]
      break;
 800211a:	e002      	b.n	8002122 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800211c:	4b05      	ldr	r3, [pc, #20]	@ (8002134 <HAL_RCC_GetSysClockFreq+0x98>)
 800211e:	613b      	str	r3, [r7, #16]
      break;
 8002120:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002122:	693b      	ldr	r3, [r7, #16]
}
 8002124:	4618      	mov	r0, r3
 8002126:	371c      	adds	r7, #28
 8002128:	46bd      	mov	sp, r7
 800212a:	bc80      	pop	{r7}
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop
 8002130:	40021000 	.word	0x40021000
 8002134:	007a1200 	.word	0x007a1200
 8002138:	08003580 	.word	0x08003580
 800213c:	08003590 	.word	0x08003590
 8002140:	003d0900 	.word	0x003d0900

08002144 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002144:	b480      	push	{r7}
 8002146:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002148:	4b02      	ldr	r3, [pc, #8]	@ (8002154 <HAL_RCC_GetHCLKFreq+0x10>)
 800214a:	681b      	ldr	r3, [r3, #0]
}
 800214c:	4618      	mov	r0, r3
 800214e:	46bd      	mov	sp, r7
 8002150:	bc80      	pop	{r7}
 8002152:	4770      	bx	lr
 8002154:	20000000 	.word	0x20000000

08002158 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800215c:	f7ff fff2 	bl	8002144 <HAL_RCC_GetHCLKFreq>
 8002160:	4602      	mov	r2, r0
 8002162:	4b05      	ldr	r3, [pc, #20]	@ (8002178 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	0a1b      	lsrs	r3, r3, #8
 8002168:	f003 0307 	and.w	r3, r3, #7
 800216c:	4903      	ldr	r1, [pc, #12]	@ (800217c <HAL_RCC_GetPCLK1Freq+0x24>)
 800216e:	5ccb      	ldrb	r3, [r1, r3]
 8002170:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002174:	4618      	mov	r0, r3
 8002176:	bd80      	pop	{r7, pc}
 8002178:	40021000 	.word	0x40021000
 800217c:	08003578 	.word	0x08003578

08002180 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002184:	f7ff ffde 	bl	8002144 <HAL_RCC_GetHCLKFreq>
 8002188:	4602      	mov	r2, r0
 800218a:	4b05      	ldr	r3, [pc, #20]	@ (80021a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	0adb      	lsrs	r3, r3, #11
 8002190:	f003 0307 	and.w	r3, r3, #7
 8002194:	4903      	ldr	r1, [pc, #12]	@ (80021a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002196:	5ccb      	ldrb	r3, [r1, r3]
 8002198:	fa22 f303 	lsr.w	r3, r2, r3
}
 800219c:	4618      	mov	r0, r3
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	40021000 	.word	0x40021000
 80021a4:	08003578 	.word	0x08003578

080021a8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b085      	sub	sp, #20
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80021b0:	4b0a      	ldr	r3, [pc, #40]	@ (80021dc <RCC_Delay+0x34>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a0a      	ldr	r2, [pc, #40]	@ (80021e0 <RCC_Delay+0x38>)
 80021b6:	fba2 2303 	umull	r2, r3, r2, r3
 80021ba:	0a5b      	lsrs	r3, r3, #9
 80021bc:	687a      	ldr	r2, [r7, #4]
 80021be:	fb02 f303 	mul.w	r3, r2, r3
 80021c2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80021c4:	bf00      	nop
  }
  while (Delay --);
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	1e5a      	subs	r2, r3, #1
 80021ca:	60fa      	str	r2, [r7, #12]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d1f9      	bne.n	80021c4 <RCC_Delay+0x1c>
}
 80021d0:	bf00      	nop
 80021d2:	bf00      	nop
 80021d4:	3714      	adds	r7, #20
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bc80      	pop	{r7}
 80021da:	4770      	bx	lr
 80021dc:	20000000 	.word	0x20000000
 80021e0:	10624dd3 	.word	0x10624dd3

080021e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d101      	bne.n	80021f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	e042      	b.n	800227c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021fc:	b2db      	uxtb	r3, r3
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d106      	bne.n	8002210 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2200      	movs	r2, #0
 8002206:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	f7fe ffea 	bl	80011e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2224      	movs	r2, #36	@ 0x24
 8002214:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	68da      	ldr	r2, [r3, #12]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002226:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002228:	6878      	ldr	r0, [r7, #4]
 800222a:	f000 fac7 	bl	80027bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	691a      	ldr	r2, [r3, #16]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800223c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	695a      	ldr	r2, [r3, #20]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800224c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	68da      	ldr	r2, [r3, #12]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800225c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2200      	movs	r2, #0
 8002262:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2220      	movs	r2, #32
 8002268:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2220      	movs	r2, #32
 8002270:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2200      	movs	r2, #0
 8002278:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800227a:	2300      	movs	r3, #0
}
 800227c:	4618      	mov	r0, r3
 800227e:	3708      	adds	r7, #8
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}

08002284 <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b082      	sub	sp, #8
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d101      	bne.n	8002296 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	e04a      	b.n	800232c <HAL_HalfDuplex_Init+0xa8>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800229c:	b2db      	uxtb	r3, r3
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d106      	bne.n	80022b0 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2200      	movs	r2, #0
 80022a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f7fe ff9a 	bl	80011e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2224      	movs	r2, #36	@ 0x24
 80022b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	68da      	ldr	r2, [r3, #12]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80022c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80022c8:	6878      	ldr	r0, [r7, #4]
 80022ca:	f000 fa77 	bl	80027bc <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	691a      	ldr	r2, [r3, #16]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80022dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	695a      	ldr	r2, [r3, #20]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 80022ec:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	695a      	ldr	r2, [r3, #20]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f042 0208 	orr.w	r2, r2, #8
 80022fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	68da      	ldr	r2, [r3, #12]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800230c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2200      	movs	r2, #0
 8002312:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2220      	movs	r2, #32
 8002318:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2220      	movs	r2, #32
 8002320:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2200      	movs	r2, #0
 8002328:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800232a:	2300      	movs	r3, #0
}
 800232c:	4618      	mov	r0, r3
 800232e:	3708      	adds	r7, #8
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}

08002334 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b08a      	sub	sp, #40	@ 0x28
 8002338:	af02      	add	r7, sp, #8
 800233a:	60f8      	str	r0, [r7, #12]
 800233c:	60b9      	str	r1, [r7, #8]
 800233e:	603b      	str	r3, [r7, #0]
 8002340:	4613      	mov	r3, r2
 8002342:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002344:	2300      	movs	r3, #0
 8002346:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800234e:	b2db      	uxtb	r3, r3
 8002350:	2b20      	cmp	r3, #32
 8002352:	d175      	bne.n	8002440 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d002      	beq.n	8002360 <HAL_UART_Transmit+0x2c>
 800235a:	88fb      	ldrh	r3, [r7, #6]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d101      	bne.n	8002364 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002360:	2301      	movs	r3, #1
 8002362:	e06e      	b.n	8002442 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	2200      	movs	r2, #0
 8002368:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2221      	movs	r2, #33	@ 0x21
 800236e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002372:	f7ff f82d 	bl	80013d0 <HAL_GetTick>
 8002376:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	88fa      	ldrh	r2, [r7, #6]
 800237c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	88fa      	ldrh	r2, [r7, #6]
 8002382:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800238c:	d108      	bne.n	80023a0 <HAL_UART_Transmit+0x6c>
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	691b      	ldr	r3, [r3, #16]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d104      	bne.n	80023a0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002396:	2300      	movs	r3, #0
 8002398:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	61bb      	str	r3, [r7, #24]
 800239e:	e003      	b.n	80023a8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80023a4:	2300      	movs	r3, #0
 80023a6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80023a8:	e02e      	b.n	8002408 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	9300      	str	r3, [sp, #0]
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	2200      	movs	r2, #0
 80023b2:	2180      	movs	r1, #128	@ 0x80
 80023b4:	68f8      	ldr	r0, [r7, #12]
 80023b6:	f000 f945 	bl	8002644 <UART_WaitOnFlagUntilTimeout>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d005      	beq.n	80023cc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	2220      	movs	r2, #32
 80023c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80023c8:	2303      	movs	r3, #3
 80023ca:	e03a      	b.n	8002442 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80023cc:	69fb      	ldr	r3, [r7, #28]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d10b      	bne.n	80023ea <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80023d2:	69bb      	ldr	r3, [r7, #24]
 80023d4:	881b      	ldrh	r3, [r3, #0]
 80023d6:	461a      	mov	r2, r3
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80023e0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80023e2:	69bb      	ldr	r3, [r7, #24]
 80023e4:	3302      	adds	r3, #2
 80023e6:	61bb      	str	r3, [r7, #24]
 80023e8:	e007      	b.n	80023fa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80023ea:	69fb      	ldr	r3, [r7, #28]
 80023ec:	781a      	ldrb	r2, [r3, #0]
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80023f4:	69fb      	ldr	r3, [r7, #28]
 80023f6:	3301      	adds	r3, #1
 80023f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80023fe:	b29b      	uxth	r3, r3
 8002400:	3b01      	subs	r3, #1
 8002402:	b29a      	uxth	r2, r3
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800240c:	b29b      	uxth	r3, r3
 800240e:	2b00      	cmp	r3, #0
 8002410:	d1cb      	bne.n	80023aa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	9300      	str	r3, [sp, #0]
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	2200      	movs	r2, #0
 800241a:	2140      	movs	r1, #64	@ 0x40
 800241c:	68f8      	ldr	r0, [r7, #12]
 800241e:	f000 f911 	bl	8002644 <UART_WaitOnFlagUntilTimeout>
 8002422:	4603      	mov	r3, r0
 8002424:	2b00      	cmp	r3, #0
 8002426:	d005      	beq.n	8002434 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	2220      	movs	r2, #32
 800242c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002430:	2303      	movs	r3, #3
 8002432:	e006      	b.n	8002442 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	2220      	movs	r2, #32
 8002438:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800243c:	2300      	movs	r3, #0
 800243e:	e000      	b.n	8002442 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002440:	2302      	movs	r3, #2
  }
}
 8002442:	4618      	mov	r0, r3
 8002444:	3720      	adds	r7, #32
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}

0800244a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800244a:	b580      	push	{r7, lr}
 800244c:	b08a      	sub	sp, #40	@ 0x28
 800244e:	af02      	add	r7, sp, #8
 8002450:	60f8      	str	r0, [r7, #12]
 8002452:	60b9      	str	r1, [r7, #8]
 8002454:	603b      	str	r3, [r7, #0]
 8002456:	4613      	mov	r3, r2
 8002458:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800245a:	2300      	movs	r3, #0
 800245c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002464:	b2db      	uxtb	r3, r3
 8002466:	2b20      	cmp	r3, #32
 8002468:	f040 8081 	bne.w	800256e <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d002      	beq.n	8002478 <HAL_UART_Receive+0x2e>
 8002472:	88fb      	ldrh	r3, [r7, #6]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d101      	bne.n	800247c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	e079      	b.n	8002570 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	2200      	movs	r2, #0
 8002480:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	2222      	movs	r2, #34	@ 0x22
 8002486:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2200      	movs	r2, #0
 800248e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002490:	f7fe ff9e 	bl	80013d0 <HAL_GetTick>
 8002494:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	88fa      	ldrh	r2, [r7, #6]
 800249a:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	88fa      	ldrh	r2, [r7, #6]
 80024a0:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80024aa:	d108      	bne.n	80024be <HAL_UART_Receive+0x74>
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	691b      	ldr	r3, [r3, #16]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d104      	bne.n	80024be <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80024b4:	2300      	movs	r3, #0
 80024b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	61bb      	str	r3, [r7, #24]
 80024bc:	e003      	b.n	80024c6 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80024c2:	2300      	movs	r3, #0
 80024c4:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80024c6:	e047      	b.n	8002558 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	9300      	str	r3, [sp, #0]
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	2200      	movs	r2, #0
 80024d0:	2120      	movs	r1, #32
 80024d2:	68f8      	ldr	r0, [r7, #12]
 80024d4:	f000 f8b6 	bl	8002644 <UART_WaitOnFlagUntilTimeout>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d005      	beq.n	80024ea <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	2220      	movs	r2, #32
 80024e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80024e6:	2303      	movs	r3, #3
 80024e8:	e042      	b.n	8002570 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80024ea:	69fb      	ldr	r3, [r7, #28]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d10c      	bne.n	800250a <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	b29b      	uxth	r3, r3
 80024f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024fc:	b29a      	uxth	r2, r3
 80024fe:	69bb      	ldr	r3, [r7, #24]
 8002500:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002502:	69bb      	ldr	r3, [r7, #24]
 8002504:	3302      	adds	r3, #2
 8002506:	61bb      	str	r3, [r7, #24]
 8002508:	e01f      	b.n	800254a <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002512:	d007      	beq.n	8002524 <HAL_UART_Receive+0xda>
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d10a      	bne.n	8002532 <HAL_UART_Receive+0xe8>
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	691b      	ldr	r3, [r3, #16]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d106      	bne.n	8002532 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	b2da      	uxtb	r2, r3
 800252c:	69fb      	ldr	r3, [r7, #28]
 800252e:	701a      	strb	r2, [r3, #0]
 8002530:	e008      	b.n	8002544 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	b2db      	uxtb	r3, r3
 800253a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800253e:	b2da      	uxtb	r2, r3
 8002540:	69fb      	ldr	r3, [r7, #28]
 8002542:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002544:	69fb      	ldr	r3, [r7, #28]
 8002546:	3301      	adds	r3, #1
 8002548:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800254e:	b29b      	uxth	r3, r3
 8002550:	3b01      	subs	r3, #1
 8002552:	b29a      	uxth	r2, r3
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800255c:	b29b      	uxth	r3, r3
 800255e:	2b00      	cmp	r3, #0
 8002560:	d1b2      	bne.n	80024c8 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2220      	movs	r2, #32
 8002566:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800256a:	2300      	movs	r3, #0
 800256c:	e000      	b.n	8002570 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800256e:	2302      	movs	r3, #2
  }
}
 8002570:	4618      	mov	r0, r3
 8002572:	3720      	adds	r7, #32
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}

08002578 <HAL_HalfDuplex_EnableTransmitter>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 8002578:	b480      	push	{r7}
 800257a:	b085      	sub	sp, #20
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8002580:	2300      	movs	r3, #0
 8002582:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800258a:	2b01      	cmp	r3, #1
 800258c:	d101      	bne.n	8002592 <HAL_HalfDuplex_EnableTransmitter+0x1a>
 800258e:	2302      	movs	r3, #2
 8002590:	e020      	b.n	80025d4 <HAL_HalfDuplex_EnableTransmitter+0x5c>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2201      	movs	r2, #1
 8002596:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  huart->gState = HAL_UART_STATE_BUSY;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2224      	movs	r2, #36	@ 0x24
 800259e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	68db      	ldr	r3, [r3, #12]
 80025a8:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	f023 030c 	bic.w	r3, r3, #12
 80025b0:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_TE;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	f043 0308 	orr.w	r3, r3, #8
 80025b8:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	68fa      	ldr	r2, [r7, #12]
 80025c0:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2220      	movs	r2, #32
 80025c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2200      	movs	r2, #0
 80025ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80025d2:	2300      	movs	r3, #0
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3714      	adds	r7, #20
 80025d8:	46bd      	mov	sp, r7
 80025da:	bc80      	pop	{r7}
 80025dc:	4770      	bx	lr

080025de <HAL_HalfDuplex_EnableReceiver>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 80025de:	b480      	push	{r7}
 80025e0:	b085      	sub	sp, #20
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 80025e6:	2300      	movs	r3, #0
 80025e8:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d101      	bne.n	80025f8 <HAL_HalfDuplex_EnableReceiver+0x1a>
 80025f4:	2302      	movs	r3, #2
 80025f6:	e020      	b.n	800263a <HAL_HalfDuplex_EnableReceiver+0x5c>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2201      	movs	r2, #1
 80025fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  huart->gState = HAL_UART_STATE_BUSY;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2224      	movs	r2, #36	@ 0x24
 8002604:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	68db      	ldr	r3, [r3, #12]
 800260e:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	f023 030c 	bic.w	r3, r3, #12
 8002616:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_RE;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	f043 0304 	orr.w	r3, r3, #4
 800261e:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	68fa      	ldr	r2, [r7, #12]
 8002626:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2220      	movs	r2, #32
 800262c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2200      	movs	r2, #0
 8002634:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8002638:	2300      	movs	r3, #0
}
 800263a:	4618      	mov	r0, r3
 800263c:	3714      	adds	r7, #20
 800263e:	46bd      	mov	sp, r7
 8002640:	bc80      	pop	{r7}
 8002642:	4770      	bx	lr

08002644 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b086      	sub	sp, #24
 8002648:	af00      	add	r7, sp, #0
 800264a:	60f8      	str	r0, [r7, #12]
 800264c:	60b9      	str	r1, [r7, #8]
 800264e:	603b      	str	r3, [r7, #0]
 8002650:	4613      	mov	r3, r2
 8002652:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002654:	e03b      	b.n	80026ce <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002656:	6a3b      	ldr	r3, [r7, #32]
 8002658:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800265c:	d037      	beq.n	80026ce <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800265e:	f7fe feb7 	bl	80013d0 <HAL_GetTick>
 8002662:	4602      	mov	r2, r0
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	1ad3      	subs	r3, r2, r3
 8002668:	6a3a      	ldr	r2, [r7, #32]
 800266a:	429a      	cmp	r2, r3
 800266c:	d302      	bcc.n	8002674 <UART_WaitOnFlagUntilTimeout+0x30>
 800266e:	6a3b      	ldr	r3, [r7, #32]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d101      	bne.n	8002678 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002674:	2303      	movs	r3, #3
 8002676:	e03a      	b.n	80026ee <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	68db      	ldr	r3, [r3, #12]
 800267e:	f003 0304 	and.w	r3, r3, #4
 8002682:	2b00      	cmp	r3, #0
 8002684:	d023      	beq.n	80026ce <UART_WaitOnFlagUntilTimeout+0x8a>
 8002686:	68bb      	ldr	r3, [r7, #8]
 8002688:	2b80      	cmp	r3, #128	@ 0x80
 800268a:	d020      	beq.n	80026ce <UART_WaitOnFlagUntilTimeout+0x8a>
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	2b40      	cmp	r3, #64	@ 0x40
 8002690:	d01d      	beq.n	80026ce <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f003 0308 	and.w	r3, r3, #8
 800269c:	2b08      	cmp	r3, #8
 800269e:	d116      	bne.n	80026ce <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80026a0:	2300      	movs	r3, #0
 80026a2:	617b      	str	r3, [r7, #20]
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	617b      	str	r3, [r7, #20]
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	617b      	str	r3, [r7, #20]
 80026b4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80026b6:	68f8      	ldr	r0, [r7, #12]
 80026b8:	f000 f81d 	bl	80026f6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2208      	movs	r2, #8
 80026c0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2200      	movs	r2, #0
 80026c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80026ca:	2301      	movs	r3, #1
 80026cc:	e00f      	b.n	80026ee <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	4013      	ands	r3, r2
 80026d8:	68ba      	ldr	r2, [r7, #8]
 80026da:	429a      	cmp	r2, r3
 80026dc:	bf0c      	ite	eq
 80026de:	2301      	moveq	r3, #1
 80026e0:	2300      	movne	r3, #0
 80026e2:	b2db      	uxtb	r3, r3
 80026e4:	461a      	mov	r2, r3
 80026e6:	79fb      	ldrb	r3, [r7, #7]
 80026e8:	429a      	cmp	r2, r3
 80026ea:	d0b4      	beq.n	8002656 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80026ec:	2300      	movs	r3, #0
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3718      	adds	r7, #24
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}

080026f6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80026f6:	b480      	push	{r7}
 80026f8:	b095      	sub	sp, #84	@ 0x54
 80026fa:	af00      	add	r7, sp, #0
 80026fc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	330c      	adds	r3, #12
 8002704:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002706:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002708:	e853 3f00 	ldrex	r3, [r3]
 800270c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800270e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002710:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002714:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	330c      	adds	r3, #12
 800271c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800271e:	643a      	str	r2, [r7, #64]	@ 0x40
 8002720:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002722:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002724:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002726:	e841 2300 	strex	r3, r2, [r1]
 800272a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800272c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800272e:	2b00      	cmp	r3, #0
 8002730:	d1e5      	bne.n	80026fe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	3314      	adds	r3, #20
 8002738:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800273a:	6a3b      	ldr	r3, [r7, #32]
 800273c:	e853 3f00 	ldrex	r3, [r3]
 8002740:	61fb      	str	r3, [r7, #28]
   return(result);
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	f023 0301 	bic.w	r3, r3, #1
 8002748:	64bb      	str	r3, [r7, #72]	@ 0x48
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	3314      	adds	r3, #20
 8002750:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002752:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002754:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002756:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002758:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800275a:	e841 2300 	strex	r3, r2, [r1]
 800275e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002762:	2b00      	cmp	r3, #0
 8002764:	d1e5      	bne.n	8002732 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800276a:	2b01      	cmp	r3, #1
 800276c:	d119      	bne.n	80027a2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	330c      	adds	r3, #12
 8002774:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	e853 3f00 	ldrex	r3, [r3]
 800277c:	60bb      	str	r3, [r7, #8]
   return(result);
 800277e:	68bb      	ldr	r3, [r7, #8]
 8002780:	f023 0310 	bic.w	r3, r3, #16
 8002784:	647b      	str	r3, [r7, #68]	@ 0x44
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	330c      	adds	r3, #12
 800278c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800278e:	61ba      	str	r2, [r7, #24]
 8002790:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002792:	6979      	ldr	r1, [r7, #20]
 8002794:	69ba      	ldr	r2, [r7, #24]
 8002796:	e841 2300 	strex	r3, r2, [r1]
 800279a:	613b      	str	r3, [r7, #16]
   return(result);
 800279c:	693b      	ldr	r3, [r7, #16]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d1e5      	bne.n	800276e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2220      	movs	r2, #32
 80027a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2200      	movs	r2, #0
 80027ae:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80027b0:	bf00      	nop
 80027b2:	3754      	adds	r7, #84	@ 0x54
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bc80      	pop	{r7}
 80027b8:	4770      	bx	lr
	...

080027bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b084      	sub	sp, #16
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	691b      	ldr	r3, [r3, #16]
 80027ca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	68da      	ldr	r2, [r3, #12]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	430a      	orrs	r2, r1
 80027d8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	689a      	ldr	r2, [r3, #8]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	691b      	ldr	r3, [r3, #16]
 80027e2:	431a      	orrs	r2, r3
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	695b      	ldr	r3, [r3, #20]
 80027e8:	4313      	orrs	r3, r2
 80027ea:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	68db      	ldr	r3, [r3, #12]
 80027f2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80027f6:	f023 030c 	bic.w	r3, r3, #12
 80027fa:	687a      	ldr	r2, [r7, #4]
 80027fc:	6812      	ldr	r2, [r2, #0]
 80027fe:	68b9      	ldr	r1, [r7, #8]
 8002800:	430b      	orrs	r3, r1
 8002802:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	695b      	ldr	r3, [r3, #20]
 800280a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	699a      	ldr	r2, [r3, #24]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	430a      	orrs	r2, r1
 8002818:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a2c      	ldr	r2, [pc, #176]	@ (80028d0 <UART_SetConfig+0x114>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d103      	bne.n	800282c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002824:	f7ff fcac 	bl	8002180 <HAL_RCC_GetPCLK2Freq>
 8002828:	60f8      	str	r0, [r7, #12]
 800282a:	e002      	b.n	8002832 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800282c:	f7ff fc94 	bl	8002158 <HAL_RCC_GetPCLK1Freq>
 8002830:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002832:	68fa      	ldr	r2, [r7, #12]
 8002834:	4613      	mov	r3, r2
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	4413      	add	r3, r2
 800283a:	009a      	lsls	r2, r3, #2
 800283c:	441a      	add	r2, r3
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	009b      	lsls	r3, r3, #2
 8002844:	fbb2 f3f3 	udiv	r3, r2, r3
 8002848:	4a22      	ldr	r2, [pc, #136]	@ (80028d4 <UART_SetConfig+0x118>)
 800284a:	fba2 2303 	umull	r2, r3, r2, r3
 800284e:	095b      	lsrs	r3, r3, #5
 8002850:	0119      	lsls	r1, r3, #4
 8002852:	68fa      	ldr	r2, [r7, #12]
 8002854:	4613      	mov	r3, r2
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	4413      	add	r3, r2
 800285a:	009a      	lsls	r2, r3, #2
 800285c:	441a      	add	r2, r3
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	fbb2 f2f3 	udiv	r2, r2, r3
 8002868:	4b1a      	ldr	r3, [pc, #104]	@ (80028d4 <UART_SetConfig+0x118>)
 800286a:	fba3 0302 	umull	r0, r3, r3, r2
 800286e:	095b      	lsrs	r3, r3, #5
 8002870:	2064      	movs	r0, #100	@ 0x64
 8002872:	fb00 f303 	mul.w	r3, r0, r3
 8002876:	1ad3      	subs	r3, r2, r3
 8002878:	011b      	lsls	r3, r3, #4
 800287a:	3332      	adds	r3, #50	@ 0x32
 800287c:	4a15      	ldr	r2, [pc, #84]	@ (80028d4 <UART_SetConfig+0x118>)
 800287e:	fba2 2303 	umull	r2, r3, r2, r3
 8002882:	095b      	lsrs	r3, r3, #5
 8002884:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002888:	4419      	add	r1, r3
 800288a:	68fa      	ldr	r2, [r7, #12]
 800288c:	4613      	mov	r3, r2
 800288e:	009b      	lsls	r3, r3, #2
 8002890:	4413      	add	r3, r2
 8002892:	009a      	lsls	r2, r3, #2
 8002894:	441a      	add	r2, r3
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	009b      	lsls	r3, r3, #2
 800289c:	fbb2 f2f3 	udiv	r2, r2, r3
 80028a0:	4b0c      	ldr	r3, [pc, #48]	@ (80028d4 <UART_SetConfig+0x118>)
 80028a2:	fba3 0302 	umull	r0, r3, r3, r2
 80028a6:	095b      	lsrs	r3, r3, #5
 80028a8:	2064      	movs	r0, #100	@ 0x64
 80028aa:	fb00 f303 	mul.w	r3, r0, r3
 80028ae:	1ad3      	subs	r3, r2, r3
 80028b0:	011b      	lsls	r3, r3, #4
 80028b2:	3332      	adds	r3, #50	@ 0x32
 80028b4:	4a07      	ldr	r2, [pc, #28]	@ (80028d4 <UART_SetConfig+0x118>)
 80028b6:	fba2 2303 	umull	r2, r3, r2, r3
 80028ba:	095b      	lsrs	r3, r3, #5
 80028bc:	f003 020f 	and.w	r2, r3, #15
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	440a      	add	r2, r1
 80028c6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80028c8:	bf00      	nop
 80028ca:	3710      	adds	r7, #16
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}
 80028d0:	40013800 	.word	0x40013800
 80028d4:	51eb851f 	.word	0x51eb851f

080028d8 <siprintf>:
 80028d8:	b40e      	push	{r1, r2, r3}
 80028da:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80028de:	b510      	push	{r4, lr}
 80028e0:	2400      	movs	r4, #0
 80028e2:	b09d      	sub	sp, #116	@ 0x74
 80028e4:	ab1f      	add	r3, sp, #124	@ 0x7c
 80028e6:	9002      	str	r0, [sp, #8]
 80028e8:	9006      	str	r0, [sp, #24]
 80028ea:	9107      	str	r1, [sp, #28]
 80028ec:	9104      	str	r1, [sp, #16]
 80028ee:	4809      	ldr	r0, [pc, #36]	@ (8002914 <siprintf+0x3c>)
 80028f0:	4909      	ldr	r1, [pc, #36]	@ (8002918 <siprintf+0x40>)
 80028f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80028f6:	9105      	str	r1, [sp, #20]
 80028f8:	6800      	ldr	r0, [r0, #0]
 80028fa:	a902      	add	r1, sp, #8
 80028fc:	9301      	str	r3, [sp, #4]
 80028fe:	941b      	str	r4, [sp, #108]	@ 0x6c
 8002900:	f000 f992 	bl	8002c28 <_svfiprintf_r>
 8002904:	9b02      	ldr	r3, [sp, #8]
 8002906:	701c      	strb	r4, [r3, #0]
 8002908:	b01d      	add	sp, #116	@ 0x74
 800290a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800290e:	b003      	add	sp, #12
 8002910:	4770      	bx	lr
 8002912:	bf00      	nop
 8002914:	2000000c 	.word	0x2000000c
 8002918:	ffff0208 	.word	0xffff0208

0800291c <memset>:
 800291c:	4603      	mov	r3, r0
 800291e:	4402      	add	r2, r0
 8002920:	4293      	cmp	r3, r2
 8002922:	d100      	bne.n	8002926 <memset+0xa>
 8002924:	4770      	bx	lr
 8002926:	f803 1b01 	strb.w	r1, [r3], #1
 800292a:	e7f9      	b.n	8002920 <memset+0x4>

0800292c <__errno>:
 800292c:	4b01      	ldr	r3, [pc, #4]	@ (8002934 <__errno+0x8>)
 800292e:	6818      	ldr	r0, [r3, #0]
 8002930:	4770      	bx	lr
 8002932:	bf00      	nop
 8002934:	2000000c 	.word	0x2000000c

08002938 <__libc_init_array>:
 8002938:	b570      	push	{r4, r5, r6, lr}
 800293a:	2600      	movs	r6, #0
 800293c:	4d0c      	ldr	r5, [pc, #48]	@ (8002970 <__libc_init_array+0x38>)
 800293e:	4c0d      	ldr	r4, [pc, #52]	@ (8002974 <__libc_init_array+0x3c>)
 8002940:	1b64      	subs	r4, r4, r5
 8002942:	10a4      	asrs	r4, r4, #2
 8002944:	42a6      	cmp	r6, r4
 8002946:	d109      	bne.n	800295c <__libc_init_array+0x24>
 8002948:	f000 fc76 	bl	8003238 <_init>
 800294c:	2600      	movs	r6, #0
 800294e:	4d0a      	ldr	r5, [pc, #40]	@ (8002978 <__libc_init_array+0x40>)
 8002950:	4c0a      	ldr	r4, [pc, #40]	@ (800297c <__libc_init_array+0x44>)
 8002952:	1b64      	subs	r4, r4, r5
 8002954:	10a4      	asrs	r4, r4, #2
 8002956:	42a6      	cmp	r6, r4
 8002958:	d105      	bne.n	8002966 <__libc_init_array+0x2e>
 800295a:	bd70      	pop	{r4, r5, r6, pc}
 800295c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002960:	4798      	blx	r3
 8002962:	3601      	adds	r6, #1
 8002964:	e7ee      	b.n	8002944 <__libc_init_array+0xc>
 8002966:	f855 3b04 	ldr.w	r3, [r5], #4
 800296a:	4798      	blx	r3
 800296c:	3601      	adds	r6, #1
 800296e:	e7f2      	b.n	8002956 <__libc_init_array+0x1e>
 8002970:	080035d0 	.word	0x080035d0
 8002974:	080035d0 	.word	0x080035d0
 8002978:	080035d0 	.word	0x080035d0
 800297c:	080035d4 	.word	0x080035d4

08002980 <__retarget_lock_acquire_recursive>:
 8002980:	4770      	bx	lr

08002982 <__retarget_lock_release_recursive>:
 8002982:	4770      	bx	lr

08002984 <_free_r>:
 8002984:	b538      	push	{r3, r4, r5, lr}
 8002986:	4605      	mov	r5, r0
 8002988:	2900      	cmp	r1, #0
 800298a:	d040      	beq.n	8002a0e <_free_r+0x8a>
 800298c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002990:	1f0c      	subs	r4, r1, #4
 8002992:	2b00      	cmp	r3, #0
 8002994:	bfb8      	it	lt
 8002996:	18e4      	addlt	r4, r4, r3
 8002998:	f000 f8de 	bl	8002b58 <__malloc_lock>
 800299c:	4a1c      	ldr	r2, [pc, #112]	@ (8002a10 <_free_r+0x8c>)
 800299e:	6813      	ldr	r3, [r2, #0]
 80029a0:	b933      	cbnz	r3, 80029b0 <_free_r+0x2c>
 80029a2:	6063      	str	r3, [r4, #4]
 80029a4:	6014      	str	r4, [r2, #0]
 80029a6:	4628      	mov	r0, r5
 80029a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80029ac:	f000 b8da 	b.w	8002b64 <__malloc_unlock>
 80029b0:	42a3      	cmp	r3, r4
 80029b2:	d908      	bls.n	80029c6 <_free_r+0x42>
 80029b4:	6820      	ldr	r0, [r4, #0]
 80029b6:	1821      	adds	r1, r4, r0
 80029b8:	428b      	cmp	r3, r1
 80029ba:	bf01      	itttt	eq
 80029bc:	6819      	ldreq	r1, [r3, #0]
 80029be:	685b      	ldreq	r3, [r3, #4]
 80029c0:	1809      	addeq	r1, r1, r0
 80029c2:	6021      	streq	r1, [r4, #0]
 80029c4:	e7ed      	b.n	80029a2 <_free_r+0x1e>
 80029c6:	461a      	mov	r2, r3
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	b10b      	cbz	r3, 80029d0 <_free_r+0x4c>
 80029cc:	42a3      	cmp	r3, r4
 80029ce:	d9fa      	bls.n	80029c6 <_free_r+0x42>
 80029d0:	6811      	ldr	r1, [r2, #0]
 80029d2:	1850      	adds	r0, r2, r1
 80029d4:	42a0      	cmp	r0, r4
 80029d6:	d10b      	bne.n	80029f0 <_free_r+0x6c>
 80029d8:	6820      	ldr	r0, [r4, #0]
 80029da:	4401      	add	r1, r0
 80029dc:	1850      	adds	r0, r2, r1
 80029de:	4283      	cmp	r3, r0
 80029e0:	6011      	str	r1, [r2, #0]
 80029e2:	d1e0      	bne.n	80029a6 <_free_r+0x22>
 80029e4:	6818      	ldr	r0, [r3, #0]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	4408      	add	r0, r1
 80029ea:	6010      	str	r0, [r2, #0]
 80029ec:	6053      	str	r3, [r2, #4]
 80029ee:	e7da      	b.n	80029a6 <_free_r+0x22>
 80029f0:	d902      	bls.n	80029f8 <_free_r+0x74>
 80029f2:	230c      	movs	r3, #12
 80029f4:	602b      	str	r3, [r5, #0]
 80029f6:	e7d6      	b.n	80029a6 <_free_r+0x22>
 80029f8:	6820      	ldr	r0, [r4, #0]
 80029fa:	1821      	adds	r1, r4, r0
 80029fc:	428b      	cmp	r3, r1
 80029fe:	bf01      	itttt	eq
 8002a00:	6819      	ldreq	r1, [r3, #0]
 8002a02:	685b      	ldreq	r3, [r3, #4]
 8002a04:	1809      	addeq	r1, r1, r0
 8002a06:	6021      	streq	r1, [r4, #0]
 8002a08:	6063      	str	r3, [r4, #4]
 8002a0a:	6054      	str	r4, [r2, #4]
 8002a0c:	e7cb      	b.n	80029a6 <_free_r+0x22>
 8002a0e:	bd38      	pop	{r3, r4, r5, pc}
 8002a10:	20000370 	.word	0x20000370

08002a14 <sbrk_aligned>:
 8002a14:	b570      	push	{r4, r5, r6, lr}
 8002a16:	4e0f      	ldr	r6, [pc, #60]	@ (8002a54 <sbrk_aligned+0x40>)
 8002a18:	460c      	mov	r4, r1
 8002a1a:	6831      	ldr	r1, [r6, #0]
 8002a1c:	4605      	mov	r5, r0
 8002a1e:	b911      	cbnz	r1, 8002a26 <sbrk_aligned+0x12>
 8002a20:	f000 fba8 	bl	8003174 <_sbrk_r>
 8002a24:	6030      	str	r0, [r6, #0]
 8002a26:	4621      	mov	r1, r4
 8002a28:	4628      	mov	r0, r5
 8002a2a:	f000 fba3 	bl	8003174 <_sbrk_r>
 8002a2e:	1c43      	adds	r3, r0, #1
 8002a30:	d103      	bne.n	8002a3a <sbrk_aligned+0x26>
 8002a32:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8002a36:	4620      	mov	r0, r4
 8002a38:	bd70      	pop	{r4, r5, r6, pc}
 8002a3a:	1cc4      	adds	r4, r0, #3
 8002a3c:	f024 0403 	bic.w	r4, r4, #3
 8002a40:	42a0      	cmp	r0, r4
 8002a42:	d0f8      	beq.n	8002a36 <sbrk_aligned+0x22>
 8002a44:	1a21      	subs	r1, r4, r0
 8002a46:	4628      	mov	r0, r5
 8002a48:	f000 fb94 	bl	8003174 <_sbrk_r>
 8002a4c:	3001      	adds	r0, #1
 8002a4e:	d1f2      	bne.n	8002a36 <sbrk_aligned+0x22>
 8002a50:	e7ef      	b.n	8002a32 <sbrk_aligned+0x1e>
 8002a52:	bf00      	nop
 8002a54:	2000036c 	.word	0x2000036c

08002a58 <_malloc_r>:
 8002a58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002a5c:	1ccd      	adds	r5, r1, #3
 8002a5e:	f025 0503 	bic.w	r5, r5, #3
 8002a62:	3508      	adds	r5, #8
 8002a64:	2d0c      	cmp	r5, #12
 8002a66:	bf38      	it	cc
 8002a68:	250c      	movcc	r5, #12
 8002a6a:	2d00      	cmp	r5, #0
 8002a6c:	4606      	mov	r6, r0
 8002a6e:	db01      	blt.n	8002a74 <_malloc_r+0x1c>
 8002a70:	42a9      	cmp	r1, r5
 8002a72:	d904      	bls.n	8002a7e <_malloc_r+0x26>
 8002a74:	230c      	movs	r3, #12
 8002a76:	6033      	str	r3, [r6, #0]
 8002a78:	2000      	movs	r0, #0
 8002a7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002a7e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002b54 <_malloc_r+0xfc>
 8002a82:	f000 f869 	bl	8002b58 <__malloc_lock>
 8002a86:	f8d8 3000 	ldr.w	r3, [r8]
 8002a8a:	461c      	mov	r4, r3
 8002a8c:	bb44      	cbnz	r4, 8002ae0 <_malloc_r+0x88>
 8002a8e:	4629      	mov	r1, r5
 8002a90:	4630      	mov	r0, r6
 8002a92:	f7ff ffbf 	bl	8002a14 <sbrk_aligned>
 8002a96:	1c43      	adds	r3, r0, #1
 8002a98:	4604      	mov	r4, r0
 8002a9a:	d158      	bne.n	8002b4e <_malloc_r+0xf6>
 8002a9c:	f8d8 4000 	ldr.w	r4, [r8]
 8002aa0:	4627      	mov	r7, r4
 8002aa2:	2f00      	cmp	r7, #0
 8002aa4:	d143      	bne.n	8002b2e <_malloc_r+0xd6>
 8002aa6:	2c00      	cmp	r4, #0
 8002aa8:	d04b      	beq.n	8002b42 <_malloc_r+0xea>
 8002aaa:	6823      	ldr	r3, [r4, #0]
 8002aac:	4639      	mov	r1, r7
 8002aae:	4630      	mov	r0, r6
 8002ab0:	eb04 0903 	add.w	r9, r4, r3
 8002ab4:	f000 fb5e 	bl	8003174 <_sbrk_r>
 8002ab8:	4581      	cmp	r9, r0
 8002aba:	d142      	bne.n	8002b42 <_malloc_r+0xea>
 8002abc:	6821      	ldr	r1, [r4, #0]
 8002abe:	4630      	mov	r0, r6
 8002ac0:	1a6d      	subs	r5, r5, r1
 8002ac2:	4629      	mov	r1, r5
 8002ac4:	f7ff ffa6 	bl	8002a14 <sbrk_aligned>
 8002ac8:	3001      	adds	r0, #1
 8002aca:	d03a      	beq.n	8002b42 <_malloc_r+0xea>
 8002acc:	6823      	ldr	r3, [r4, #0]
 8002ace:	442b      	add	r3, r5
 8002ad0:	6023      	str	r3, [r4, #0]
 8002ad2:	f8d8 3000 	ldr.w	r3, [r8]
 8002ad6:	685a      	ldr	r2, [r3, #4]
 8002ad8:	bb62      	cbnz	r2, 8002b34 <_malloc_r+0xdc>
 8002ada:	f8c8 7000 	str.w	r7, [r8]
 8002ade:	e00f      	b.n	8002b00 <_malloc_r+0xa8>
 8002ae0:	6822      	ldr	r2, [r4, #0]
 8002ae2:	1b52      	subs	r2, r2, r5
 8002ae4:	d420      	bmi.n	8002b28 <_malloc_r+0xd0>
 8002ae6:	2a0b      	cmp	r2, #11
 8002ae8:	d917      	bls.n	8002b1a <_malloc_r+0xc2>
 8002aea:	1961      	adds	r1, r4, r5
 8002aec:	42a3      	cmp	r3, r4
 8002aee:	6025      	str	r5, [r4, #0]
 8002af0:	bf18      	it	ne
 8002af2:	6059      	strne	r1, [r3, #4]
 8002af4:	6863      	ldr	r3, [r4, #4]
 8002af6:	bf08      	it	eq
 8002af8:	f8c8 1000 	streq.w	r1, [r8]
 8002afc:	5162      	str	r2, [r4, r5]
 8002afe:	604b      	str	r3, [r1, #4]
 8002b00:	4630      	mov	r0, r6
 8002b02:	f000 f82f 	bl	8002b64 <__malloc_unlock>
 8002b06:	f104 000b 	add.w	r0, r4, #11
 8002b0a:	1d23      	adds	r3, r4, #4
 8002b0c:	f020 0007 	bic.w	r0, r0, #7
 8002b10:	1ac2      	subs	r2, r0, r3
 8002b12:	bf1c      	itt	ne
 8002b14:	1a1b      	subne	r3, r3, r0
 8002b16:	50a3      	strne	r3, [r4, r2]
 8002b18:	e7af      	b.n	8002a7a <_malloc_r+0x22>
 8002b1a:	6862      	ldr	r2, [r4, #4]
 8002b1c:	42a3      	cmp	r3, r4
 8002b1e:	bf0c      	ite	eq
 8002b20:	f8c8 2000 	streq.w	r2, [r8]
 8002b24:	605a      	strne	r2, [r3, #4]
 8002b26:	e7eb      	b.n	8002b00 <_malloc_r+0xa8>
 8002b28:	4623      	mov	r3, r4
 8002b2a:	6864      	ldr	r4, [r4, #4]
 8002b2c:	e7ae      	b.n	8002a8c <_malloc_r+0x34>
 8002b2e:	463c      	mov	r4, r7
 8002b30:	687f      	ldr	r7, [r7, #4]
 8002b32:	e7b6      	b.n	8002aa2 <_malloc_r+0x4a>
 8002b34:	461a      	mov	r2, r3
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	42a3      	cmp	r3, r4
 8002b3a:	d1fb      	bne.n	8002b34 <_malloc_r+0xdc>
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	6053      	str	r3, [r2, #4]
 8002b40:	e7de      	b.n	8002b00 <_malloc_r+0xa8>
 8002b42:	230c      	movs	r3, #12
 8002b44:	4630      	mov	r0, r6
 8002b46:	6033      	str	r3, [r6, #0]
 8002b48:	f000 f80c 	bl	8002b64 <__malloc_unlock>
 8002b4c:	e794      	b.n	8002a78 <_malloc_r+0x20>
 8002b4e:	6005      	str	r5, [r0, #0]
 8002b50:	e7d6      	b.n	8002b00 <_malloc_r+0xa8>
 8002b52:	bf00      	nop
 8002b54:	20000370 	.word	0x20000370

08002b58 <__malloc_lock>:
 8002b58:	4801      	ldr	r0, [pc, #4]	@ (8002b60 <__malloc_lock+0x8>)
 8002b5a:	f7ff bf11 	b.w	8002980 <__retarget_lock_acquire_recursive>
 8002b5e:	bf00      	nop
 8002b60:	20000368 	.word	0x20000368

08002b64 <__malloc_unlock>:
 8002b64:	4801      	ldr	r0, [pc, #4]	@ (8002b6c <__malloc_unlock+0x8>)
 8002b66:	f7ff bf0c 	b.w	8002982 <__retarget_lock_release_recursive>
 8002b6a:	bf00      	nop
 8002b6c:	20000368 	.word	0x20000368

08002b70 <__ssputs_r>:
 8002b70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002b74:	461f      	mov	r7, r3
 8002b76:	688e      	ldr	r6, [r1, #8]
 8002b78:	4682      	mov	sl, r0
 8002b7a:	42be      	cmp	r6, r7
 8002b7c:	460c      	mov	r4, r1
 8002b7e:	4690      	mov	r8, r2
 8002b80:	680b      	ldr	r3, [r1, #0]
 8002b82:	d82d      	bhi.n	8002be0 <__ssputs_r+0x70>
 8002b84:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002b88:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002b8c:	d026      	beq.n	8002bdc <__ssputs_r+0x6c>
 8002b8e:	6965      	ldr	r5, [r4, #20]
 8002b90:	6909      	ldr	r1, [r1, #16]
 8002b92:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002b96:	eba3 0901 	sub.w	r9, r3, r1
 8002b9a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002b9e:	1c7b      	adds	r3, r7, #1
 8002ba0:	444b      	add	r3, r9
 8002ba2:	106d      	asrs	r5, r5, #1
 8002ba4:	429d      	cmp	r5, r3
 8002ba6:	bf38      	it	cc
 8002ba8:	461d      	movcc	r5, r3
 8002baa:	0553      	lsls	r3, r2, #21
 8002bac:	d527      	bpl.n	8002bfe <__ssputs_r+0x8e>
 8002bae:	4629      	mov	r1, r5
 8002bb0:	f7ff ff52 	bl	8002a58 <_malloc_r>
 8002bb4:	4606      	mov	r6, r0
 8002bb6:	b360      	cbz	r0, 8002c12 <__ssputs_r+0xa2>
 8002bb8:	464a      	mov	r2, r9
 8002bba:	6921      	ldr	r1, [r4, #16]
 8002bbc:	f000 faf8 	bl	80031b0 <memcpy>
 8002bc0:	89a3      	ldrh	r3, [r4, #12]
 8002bc2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002bc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002bca:	81a3      	strh	r3, [r4, #12]
 8002bcc:	6126      	str	r6, [r4, #16]
 8002bce:	444e      	add	r6, r9
 8002bd0:	6026      	str	r6, [r4, #0]
 8002bd2:	463e      	mov	r6, r7
 8002bd4:	6165      	str	r5, [r4, #20]
 8002bd6:	eba5 0509 	sub.w	r5, r5, r9
 8002bda:	60a5      	str	r5, [r4, #8]
 8002bdc:	42be      	cmp	r6, r7
 8002bde:	d900      	bls.n	8002be2 <__ssputs_r+0x72>
 8002be0:	463e      	mov	r6, r7
 8002be2:	4632      	mov	r2, r6
 8002be4:	4641      	mov	r1, r8
 8002be6:	6820      	ldr	r0, [r4, #0]
 8002be8:	f000 faaa 	bl	8003140 <memmove>
 8002bec:	2000      	movs	r0, #0
 8002bee:	68a3      	ldr	r3, [r4, #8]
 8002bf0:	1b9b      	subs	r3, r3, r6
 8002bf2:	60a3      	str	r3, [r4, #8]
 8002bf4:	6823      	ldr	r3, [r4, #0]
 8002bf6:	4433      	add	r3, r6
 8002bf8:	6023      	str	r3, [r4, #0]
 8002bfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002bfe:	462a      	mov	r2, r5
 8002c00:	f000 fae4 	bl	80031cc <_realloc_r>
 8002c04:	4606      	mov	r6, r0
 8002c06:	2800      	cmp	r0, #0
 8002c08:	d1e0      	bne.n	8002bcc <__ssputs_r+0x5c>
 8002c0a:	4650      	mov	r0, sl
 8002c0c:	6921      	ldr	r1, [r4, #16]
 8002c0e:	f7ff feb9 	bl	8002984 <_free_r>
 8002c12:	230c      	movs	r3, #12
 8002c14:	f8ca 3000 	str.w	r3, [sl]
 8002c18:	89a3      	ldrh	r3, [r4, #12]
 8002c1a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002c1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c22:	81a3      	strh	r3, [r4, #12]
 8002c24:	e7e9      	b.n	8002bfa <__ssputs_r+0x8a>
	...

08002c28 <_svfiprintf_r>:
 8002c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c2c:	4698      	mov	r8, r3
 8002c2e:	898b      	ldrh	r3, [r1, #12]
 8002c30:	4607      	mov	r7, r0
 8002c32:	061b      	lsls	r3, r3, #24
 8002c34:	460d      	mov	r5, r1
 8002c36:	4614      	mov	r4, r2
 8002c38:	b09d      	sub	sp, #116	@ 0x74
 8002c3a:	d510      	bpl.n	8002c5e <_svfiprintf_r+0x36>
 8002c3c:	690b      	ldr	r3, [r1, #16]
 8002c3e:	b973      	cbnz	r3, 8002c5e <_svfiprintf_r+0x36>
 8002c40:	2140      	movs	r1, #64	@ 0x40
 8002c42:	f7ff ff09 	bl	8002a58 <_malloc_r>
 8002c46:	6028      	str	r0, [r5, #0]
 8002c48:	6128      	str	r0, [r5, #16]
 8002c4a:	b930      	cbnz	r0, 8002c5a <_svfiprintf_r+0x32>
 8002c4c:	230c      	movs	r3, #12
 8002c4e:	603b      	str	r3, [r7, #0]
 8002c50:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002c54:	b01d      	add	sp, #116	@ 0x74
 8002c56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c5a:	2340      	movs	r3, #64	@ 0x40
 8002c5c:	616b      	str	r3, [r5, #20]
 8002c5e:	2300      	movs	r3, #0
 8002c60:	9309      	str	r3, [sp, #36]	@ 0x24
 8002c62:	2320      	movs	r3, #32
 8002c64:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002c68:	2330      	movs	r3, #48	@ 0x30
 8002c6a:	f04f 0901 	mov.w	r9, #1
 8002c6e:	f8cd 800c 	str.w	r8, [sp, #12]
 8002c72:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8002e0c <_svfiprintf_r+0x1e4>
 8002c76:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002c7a:	4623      	mov	r3, r4
 8002c7c:	469a      	mov	sl, r3
 8002c7e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002c82:	b10a      	cbz	r2, 8002c88 <_svfiprintf_r+0x60>
 8002c84:	2a25      	cmp	r2, #37	@ 0x25
 8002c86:	d1f9      	bne.n	8002c7c <_svfiprintf_r+0x54>
 8002c88:	ebba 0b04 	subs.w	fp, sl, r4
 8002c8c:	d00b      	beq.n	8002ca6 <_svfiprintf_r+0x7e>
 8002c8e:	465b      	mov	r3, fp
 8002c90:	4622      	mov	r2, r4
 8002c92:	4629      	mov	r1, r5
 8002c94:	4638      	mov	r0, r7
 8002c96:	f7ff ff6b 	bl	8002b70 <__ssputs_r>
 8002c9a:	3001      	adds	r0, #1
 8002c9c:	f000 80a7 	beq.w	8002dee <_svfiprintf_r+0x1c6>
 8002ca0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002ca2:	445a      	add	r2, fp
 8002ca4:	9209      	str	r2, [sp, #36]	@ 0x24
 8002ca6:	f89a 3000 	ldrb.w	r3, [sl]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	f000 809f 	beq.w	8002dee <_svfiprintf_r+0x1c6>
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002cb6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002cba:	f10a 0a01 	add.w	sl, sl, #1
 8002cbe:	9304      	str	r3, [sp, #16]
 8002cc0:	9307      	str	r3, [sp, #28]
 8002cc2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002cc6:	931a      	str	r3, [sp, #104]	@ 0x68
 8002cc8:	4654      	mov	r4, sl
 8002cca:	2205      	movs	r2, #5
 8002ccc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002cd0:	484e      	ldr	r0, [pc, #312]	@ (8002e0c <_svfiprintf_r+0x1e4>)
 8002cd2:	f000 fa5f 	bl	8003194 <memchr>
 8002cd6:	9a04      	ldr	r2, [sp, #16]
 8002cd8:	b9d8      	cbnz	r0, 8002d12 <_svfiprintf_r+0xea>
 8002cda:	06d0      	lsls	r0, r2, #27
 8002cdc:	bf44      	itt	mi
 8002cde:	2320      	movmi	r3, #32
 8002ce0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002ce4:	0711      	lsls	r1, r2, #28
 8002ce6:	bf44      	itt	mi
 8002ce8:	232b      	movmi	r3, #43	@ 0x2b
 8002cea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002cee:	f89a 3000 	ldrb.w	r3, [sl]
 8002cf2:	2b2a      	cmp	r3, #42	@ 0x2a
 8002cf4:	d015      	beq.n	8002d22 <_svfiprintf_r+0xfa>
 8002cf6:	4654      	mov	r4, sl
 8002cf8:	2000      	movs	r0, #0
 8002cfa:	f04f 0c0a 	mov.w	ip, #10
 8002cfe:	9a07      	ldr	r2, [sp, #28]
 8002d00:	4621      	mov	r1, r4
 8002d02:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002d06:	3b30      	subs	r3, #48	@ 0x30
 8002d08:	2b09      	cmp	r3, #9
 8002d0a:	d94b      	bls.n	8002da4 <_svfiprintf_r+0x17c>
 8002d0c:	b1b0      	cbz	r0, 8002d3c <_svfiprintf_r+0x114>
 8002d0e:	9207      	str	r2, [sp, #28]
 8002d10:	e014      	b.n	8002d3c <_svfiprintf_r+0x114>
 8002d12:	eba0 0308 	sub.w	r3, r0, r8
 8002d16:	fa09 f303 	lsl.w	r3, r9, r3
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	46a2      	mov	sl, r4
 8002d1e:	9304      	str	r3, [sp, #16]
 8002d20:	e7d2      	b.n	8002cc8 <_svfiprintf_r+0xa0>
 8002d22:	9b03      	ldr	r3, [sp, #12]
 8002d24:	1d19      	adds	r1, r3, #4
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	9103      	str	r1, [sp, #12]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	bfbb      	ittet	lt
 8002d2e:	425b      	neglt	r3, r3
 8002d30:	f042 0202 	orrlt.w	r2, r2, #2
 8002d34:	9307      	strge	r3, [sp, #28]
 8002d36:	9307      	strlt	r3, [sp, #28]
 8002d38:	bfb8      	it	lt
 8002d3a:	9204      	strlt	r2, [sp, #16]
 8002d3c:	7823      	ldrb	r3, [r4, #0]
 8002d3e:	2b2e      	cmp	r3, #46	@ 0x2e
 8002d40:	d10a      	bne.n	8002d58 <_svfiprintf_r+0x130>
 8002d42:	7863      	ldrb	r3, [r4, #1]
 8002d44:	2b2a      	cmp	r3, #42	@ 0x2a
 8002d46:	d132      	bne.n	8002dae <_svfiprintf_r+0x186>
 8002d48:	9b03      	ldr	r3, [sp, #12]
 8002d4a:	3402      	adds	r4, #2
 8002d4c:	1d1a      	adds	r2, r3, #4
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	9203      	str	r2, [sp, #12]
 8002d52:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002d56:	9305      	str	r3, [sp, #20]
 8002d58:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8002e10 <_svfiprintf_r+0x1e8>
 8002d5c:	2203      	movs	r2, #3
 8002d5e:	4650      	mov	r0, sl
 8002d60:	7821      	ldrb	r1, [r4, #0]
 8002d62:	f000 fa17 	bl	8003194 <memchr>
 8002d66:	b138      	cbz	r0, 8002d78 <_svfiprintf_r+0x150>
 8002d68:	2240      	movs	r2, #64	@ 0x40
 8002d6a:	9b04      	ldr	r3, [sp, #16]
 8002d6c:	eba0 000a 	sub.w	r0, r0, sl
 8002d70:	4082      	lsls	r2, r0
 8002d72:	4313      	orrs	r3, r2
 8002d74:	3401      	adds	r4, #1
 8002d76:	9304      	str	r3, [sp, #16]
 8002d78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d7c:	2206      	movs	r2, #6
 8002d7e:	4825      	ldr	r0, [pc, #148]	@ (8002e14 <_svfiprintf_r+0x1ec>)
 8002d80:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002d84:	f000 fa06 	bl	8003194 <memchr>
 8002d88:	2800      	cmp	r0, #0
 8002d8a:	d036      	beq.n	8002dfa <_svfiprintf_r+0x1d2>
 8002d8c:	4b22      	ldr	r3, [pc, #136]	@ (8002e18 <_svfiprintf_r+0x1f0>)
 8002d8e:	bb1b      	cbnz	r3, 8002dd8 <_svfiprintf_r+0x1b0>
 8002d90:	9b03      	ldr	r3, [sp, #12]
 8002d92:	3307      	adds	r3, #7
 8002d94:	f023 0307 	bic.w	r3, r3, #7
 8002d98:	3308      	adds	r3, #8
 8002d9a:	9303      	str	r3, [sp, #12]
 8002d9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002d9e:	4433      	add	r3, r6
 8002da0:	9309      	str	r3, [sp, #36]	@ 0x24
 8002da2:	e76a      	b.n	8002c7a <_svfiprintf_r+0x52>
 8002da4:	460c      	mov	r4, r1
 8002da6:	2001      	movs	r0, #1
 8002da8:	fb0c 3202 	mla	r2, ip, r2, r3
 8002dac:	e7a8      	b.n	8002d00 <_svfiprintf_r+0xd8>
 8002dae:	2300      	movs	r3, #0
 8002db0:	f04f 0c0a 	mov.w	ip, #10
 8002db4:	4619      	mov	r1, r3
 8002db6:	3401      	adds	r4, #1
 8002db8:	9305      	str	r3, [sp, #20]
 8002dba:	4620      	mov	r0, r4
 8002dbc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002dc0:	3a30      	subs	r2, #48	@ 0x30
 8002dc2:	2a09      	cmp	r2, #9
 8002dc4:	d903      	bls.n	8002dce <_svfiprintf_r+0x1a6>
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d0c6      	beq.n	8002d58 <_svfiprintf_r+0x130>
 8002dca:	9105      	str	r1, [sp, #20]
 8002dcc:	e7c4      	b.n	8002d58 <_svfiprintf_r+0x130>
 8002dce:	4604      	mov	r4, r0
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	fb0c 2101 	mla	r1, ip, r1, r2
 8002dd6:	e7f0      	b.n	8002dba <_svfiprintf_r+0x192>
 8002dd8:	ab03      	add	r3, sp, #12
 8002dda:	9300      	str	r3, [sp, #0]
 8002ddc:	462a      	mov	r2, r5
 8002dde:	4638      	mov	r0, r7
 8002de0:	4b0e      	ldr	r3, [pc, #56]	@ (8002e1c <_svfiprintf_r+0x1f4>)
 8002de2:	a904      	add	r1, sp, #16
 8002de4:	f3af 8000 	nop.w
 8002de8:	1c42      	adds	r2, r0, #1
 8002dea:	4606      	mov	r6, r0
 8002dec:	d1d6      	bne.n	8002d9c <_svfiprintf_r+0x174>
 8002dee:	89ab      	ldrh	r3, [r5, #12]
 8002df0:	065b      	lsls	r3, r3, #25
 8002df2:	f53f af2d 	bmi.w	8002c50 <_svfiprintf_r+0x28>
 8002df6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002df8:	e72c      	b.n	8002c54 <_svfiprintf_r+0x2c>
 8002dfa:	ab03      	add	r3, sp, #12
 8002dfc:	9300      	str	r3, [sp, #0]
 8002dfe:	462a      	mov	r2, r5
 8002e00:	4638      	mov	r0, r7
 8002e02:	4b06      	ldr	r3, [pc, #24]	@ (8002e1c <_svfiprintf_r+0x1f4>)
 8002e04:	a904      	add	r1, sp, #16
 8002e06:	f000 f87d 	bl	8002f04 <_printf_i>
 8002e0a:	e7ed      	b.n	8002de8 <_svfiprintf_r+0x1c0>
 8002e0c:	08003592 	.word	0x08003592
 8002e10:	08003598 	.word	0x08003598
 8002e14:	0800359c 	.word	0x0800359c
 8002e18:	00000000 	.word	0x00000000
 8002e1c:	08002b71 	.word	0x08002b71

08002e20 <_printf_common>:
 8002e20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002e24:	4616      	mov	r6, r2
 8002e26:	4698      	mov	r8, r3
 8002e28:	688a      	ldr	r2, [r1, #8]
 8002e2a:	690b      	ldr	r3, [r1, #16]
 8002e2c:	4607      	mov	r7, r0
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	bfb8      	it	lt
 8002e32:	4613      	movlt	r3, r2
 8002e34:	6033      	str	r3, [r6, #0]
 8002e36:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002e3a:	460c      	mov	r4, r1
 8002e3c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002e40:	b10a      	cbz	r2, 8002e46 <_printf_common+0x26>
 8002e42:	3301      	adds	r3, #1
 8002e44:	6033      	str	r3, [r6, #0]
 8002e46:	6823      	ldr	r3, [r4, #0]
 8002e48:	0699      	lsls	r1, r3, #26
 8002e4a:	bf42      	ittt	mi
 8002e4c:	6833      	ldrmi	r3, [r6, #0]
 8002e4e:	3302      	addmi	r3, #2
 8002e50:	6033      	strmi	r3, [r6, #0]
 8002e52:	6825      	ldr	r5, [r4, #0]
 8002e54:	f015 0506 	ands.w	r5, r5, #6
 8002e58:	d106      	bne.n	8002e68 <_printf_common+0x48>
 8002e5a:	f104 0a19 	add.w	sl, r4, #25
 8002e5e:	68e3      	ldr	r3, [r4, #12]
 8002e60:	6832      	ldr	r2, [r6, #0]
 8002e62:	1a9b      	subs	r3, r3, r2
 8002e64:	42ab      	cmp	r3, r5
 8002e66:	dc2b      	bgt.n	8002ec0 <_printf_common+0xa0>
 8002e68:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002e6c:	6822      	ldr	r2, [r4, #0]
 8002e6e:	3b00      	subs	r3, #0
 8002e70:	bf18      	it	ne
 8002e72:	2301      	movne	r3, #1
 8002e74:	0692      	lsls	r2, r2, #26
 8002e76:	d430      	bmi.n	8002eda <_printf_common+0xba>
 8002e78:	4641      	mov	r1, r8
 8002e7a:	4638      	mov	r0, r7
 8002e7c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002e80:	47c8      	blx	r9
 8002e82:	3001      	adds	r0, #1
 8002e84:	d023      	beq.n	8002ece <_printf_common+0xae>
 8002e86:	6823      	ldr	r3, [r4, #0]
 8002e88:	6922      	ldr	r2, [r4, #16]
 8002e8a:	f003 0306 	and.w	r3, r3, #6
 8002e8e:	2b04      	cmp	r3, #4
 8002e90:	bf14      	ite	ne
 8002e92:	2500      	movne	r5, #0
 8002e94:	6833      	ldreq	r3, [r6, #0]
 8002e96:	f04f 0600 	mov.w	r6, #0
 8002e9a:	bf08      	it	eq
 8002e9c:	68e5      	ldreq	r5, [r4, #12]
 8002e9e:	f104 041a 	add.w	r4, r4, #26
 8002ea2:	bf08      	it	eq
 8002ea4:	1aed      	subeq	r5, r5, r3
 8002ea6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002eaa:	bf08      	it	eq
 8002eac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	bfc4      	itt	gt
 8002eb4:	1a9b      	subgt	r3, r3, r2
 8002eb6:	18ed      	addgt	r5, r5, r3
 8002eb8:	42b5      	cmp	r5, r6
 8002eba:	d11a      	bne.n	8002ef2 <_printf_common+0xd2>
 8002ebc:	2000      	movs	r0, #0
 8002ebe:	e008      	b.n	8002ed2 <_printf_common+0xb2>
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	4652      	mov	r2, sl
 8002ec4:	4641      	mov	r1, r8
 8002ec6:	4638      	mov	r0, r7
 8002ec8:	47c8      	blx	r9
 8002eca:	3001      	adds	r0, #1
 8002ecc:	d103      	bne.n	8002ed6 <_printf_common+0xb6>
 8002ece:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002ed2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ed6:	3501      	adds	r5, #1
 8002ed8:	e7c1      	b.n	8002e5e <_printf_common+0x3e>
 8002eda:	2030      	movs	r0, #48	@ 0x30
 8002edc:	18e1      	adds	r1, r4, r3
 8002ede:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002ee2:	1c5a      	adds	r2, r3, #1
 8002ee4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002ee8:	4422      	add	r2, r4
 8002eea:	3302      	adds	r3, #2
 8002eec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002ef0:	e7c2      	b.n	8002e78 <_printf_common+0x58>
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	4622      	mov	r2, r4
 8002ef6:	4641      	mov	r1, r8
 8002ef8:	4638      	mov	r0, r7
 8002efa:	47c8      	blx	r9
 8002efc:	3001      	adds	r0, #1
 8002efe:	d0e6      	beq.n	8002ece <_printf_common+0xae>
 8002f00:	3601      	adds	r6, #1
 8002f02:	e7d9      	b.n	8002eb8 <_printf_common+0x98>

08002f04 <_printf_i>:
 8002f04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002f08:	7e0f      	ldrb	r7, [r1, #24]
 8002f0a:	4691      	mov	r9, r2
 8002f0c:	2f78      	cmp	r7, #120	@ 0x78
 8002f0e:	4680      	mov	r8, r0
 8002f10:	460c      	mov	r4, r1
 8002f12:	469a      	mov	sl, r3
 8002f14:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002f16:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002f1a:	d807      	bhi.n	8002f2c <_printf_i+0x28>
 8002f1c:	2f62      	cmp	r7, #98	@ 0x62
 8002f1e:	d80a      	bhi.n	8002f36 <_printf_i+0x32>
 8002f20:	2f00      	cmp	r7, #0
 8002f22:	f000 80d1 	beq.w	80030c8 <_printf_i+0x1c4>
 8002f26:	2f58      	cmp	r7, #88	@ 0x58
 8002f28:	f000 80b8 	beq.w	800309c <_printf_i+0x198>
 8002f2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002f30:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002f34:	e03a      	b.n	8002fac <_printf_i+0xa8>
 8002f36:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002f3a:	2b15      	cmp	r3, #21
 8002f3c:	d8f6      	bhi.n	8002f2c <_printf_i+0x28>
 8002f3e:	a101      	add	r1, pc, #4	@ (adr r1, 8002f44 <_printf_i+0x40>)
 8002f40:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002f44:	08002f9d 	.word	0x08002f9d
 8002f48:	08002fb1 	.word	0x08002fb1
 8002f4c:	08002f2d 	.word	0x08002f2d
 8002f50:	08002f2d 	.word	0x08002f2d
 8002f54:	08002f2d 	.word	0x08002f2d
 8002f58:	08002f2d 	.word	0x08002f2d
 8002f5c:	08002fb1 	.word	0x08002fb1
 8002f60:	08002f2d 	.word	0x08002f2d
 8002f64:	08002f2d 	.word	0x08002f2d
 8002f68:	08002f2d 	.word	0x08002f2d
 8002f6c:	08002f2d 	.word	0x08002f2d
 8002f70:	080030af 	.word	0x080030af
 8002f74:	08002fdb 	.word	0x08002fdb
 8002f78:	08003069 	.word	0x08003069
 8002f7c:	08002f2d 	.word	0x08002f2d
 8002f80:	08002f2d 	.word	0x08002f2d
 8002f84:	080030d1 	.word	0x080030d1
 8002f88:	08002f2d 	.word	0x08002f2d
 8002f8c:	08002fdb 	.word	0x08002fdb
 8002f90:	08002f2d 	.word	0x08002f2d
 8002f94:	08002f2d 	.word	0x08002f2d
 8002f98:	08003071 	.word	0x08003071
 8002f9c:	6833      	ldr	r3, [r6, #0]
 8002f9e:	1d1a      	adds	r2, r3, #4
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	6032      	str	r2, [r6, #0]
 8002fa4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002fa8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002fac:	2301      	movs	r3, #1
 8002fae:	e09c      	b.n	80030ea <_printf_i+0x1e6>
 8002fb0:	6833      	ldr	r3, [r6, #0]
 8002fb2:	6820      	ldr	r0, [r4, #0]
 8002fb4:	1d19      	adds	r1, r3, #4
 8002fb6:	6031      	str	r1, [r6, #0]
 8002fb8:	0606      	lsls	r6, r0, #24
 8002fba:	d501      	bpl.n	8002fc0 <_printf_i+0xbc>
 8002fbc:	681d      	ldr	r5, [r3, #0]
 8002fbe:	e003      	b.n	8002fc8 <_printf_i+0xc4>
 8002fc0:	0645      	lsls	r5, r0, #25
 8002fc2:	d5fb      	bpl.n	8002fbc <_printf_i+0xb8>
 8002fc4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002fc8:	2d00      	cmp	r5, #0
 8002fca:	da03      	bge.n	8002fd4 <_printf_i+0xd0>
 8002fcc:	232d      	movs	r3, #45	@ 0x2d
 8002fce:	426d      	negs	r5, r5
 8002fd0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002fd4:	230a      	movs	r3, #10
 8002fd6:	4858      	ldr	r0, [pc, #352]	@ (8003138 <_printf_i+0x234>)
 8002fd8:	e011      	b.n	8002ffe <_printf_i+0xfa>
 8002fda:	6821      	ldr	r1, [r4, #0]
 8002fdc:	6833      	ldr	r3, [r6, #0]
 8002fde:	0608      	lsls	r0, r1, #24
 8002fe0:	f853 5b04 	ldr.w	r5, [r3], #4
 8002fe4:	d402      	bmi.n	8002fec <_printf_i+0xe8>
 8002fe6:	0649      	lsls	r1, r1, #25
 8002fe8:	bf48      	it	mi
 8002fea:	b2ad      	uxthmi	r5, r5
 8002fec:	2f6f      	cmp	r7, #111	@ 0x6f
 8002fee:	6033      	str	r3, [r6, #0]
 8002ff0:	bf14      	ite	ne
 8002ff2:	230a      	movne	r3, #10
 8002ff4:	2308      	moveq	r3, #8
 8002ff6:	4850      	ldr	r0, [pc, #320]	@ (8003138 <_printf_i+0x234>)
 8002ff8:	2100      	movs	r1, #0
 8002ffa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002ffe:	6866      	ldr	r6, [r4, #4]
 8003000:	2e00      	cmp	r6, #0
 8003002:	60a6      	str	r6, [r4, #8]
 8003004:	db05      	blt.n	8003012 <_printf_i+0x10e>
 8003006:	6821      	ldr	r1, [r4, #0]
 8003008:	432e      	orrs	r6, r5
 800300a:	f021 0104 	bic.w	r1, r1, #4
 800300e:	6021      	str	r1, [r4, #0]
 8003010:	d04b      	beq.n	80030aa <_printf_i+0x1a6>
 8003012:	4616      	mov	r6, r2
 8003014:	fbb5 f1f3 	udiv	r1, r5, r3
 8003018:	fb03 5711 	mls	r7, r3, r1, r5
 800301c:	5dc7      	ldrb	r7, [r0, r7]
 800301e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003022:	462f      	mov	r7, r5
 8003024:	42bb      	cmp	r3, r7
 8003026:	460d      	mov	r5, r1
 8003028:	d9f4      	bls.n	8003014 <_printf_i+0x110>
 800302a:	2b08      	cmp	r3, #8
 800302c:	d10b      	bne.n	8003046 <_printf_i+0x142>
 800302e:	6823      	ldr	r3, [r4, #0]
 8003030:	07df      	lsls	r7, r3, #31
 8003032:	d508      	bpl.n	8003046 <_printf_i+0x142>
 8003034:	6923      	ldr	r3, [r4, #16]
 8003036:	6861      	ldr	r1, [r4, #4]
 8003038:	4299      	cmp	r1, r3
 800303a:	bfde      	ittt	le
 800303c:	2330      	movle	r3, #48	@ 0x30
 800303e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003042:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8003046:	1b92      	subs	r2, r2, r6
 8003048:	6122      	str	r2, [r4, #16]
 800304a:	464b      	mov	r3, r9
 800304c:	4621      	mov	r1, r4
 800304e:	4640      	mov	r0, r8
 8003050:	f8cd a000 	str.w	sl, [sp]
 8003054:	aa03      	add	r2, sp, #12
 8003056:	f7ff fee3 	bl	8002e20 <_printf_common>
 800305a:	3001      	adds	r0, #1
 800305c:	d14a      	bne.n	80030f4 <_printf_i+0x1f0>
 800305e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003062:	b004      	add	sp, #16
 8003064:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003068:	6823      	ldr	r3, [r4, #0]
 800306a:	f043 0320 	orr.w	r3, r3, #32
 800306e:	6023      	str	r3, [r4, #0]
 8003070:	2778      	movs	r7, #120	@ 0x78
 8003072:	4832      	ldr	r0, [pc, #200]	@ (800313c <_printf_i+0x238>)
 8003074:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003078:	6823      	ldr	r3, [r4, #0]
 800307a:	6831      	ldr	r1, [r6, #0]
 800307c:	061f      	lsls	r7, r3, #24
 800307e:	f851 5b04 	ldr.w	r5, [r1], #4
 8003082:	d402      	bmi.n	800308a <_printf_i+0x186>
 8003084:	065f      	lsls	r7, r3, #25
 8003086:	bf48      	it	mi
 8003088:	b2ad      	uxthmi	r5, r5
 800308a:	6031      	str	r1, [r6, #0]
 800308c:	07d9      	lsls	r1, r3, #31
 800308e:	bf44      	itt	mi
 8003090:	f043 0320 	orrmi.w	r3, r3, #32
 8003094:	6023      	strmi	r3, [r4, #0]
 8003096:	b11d      	cbz	r5, 80030a0 <_printf_i+0x19c>
 8003098:	2310      	movs	r3, #16
 800309a:	e7ad      	b.n	8002ff8 <_printf_i+0xf4>
 800309c:	4826      	ldr	r0, [pc, #152]	@ (8003138 <_printf_i+0x234>)
 800309e:	e7e9      	b.n	8003074 <_printf_i+0x170>
 80030a0:	6823      	ldr	r3, [r4, #0]
 80030a2:	f023 0320 	bic.w	r3, r3, #32
 80030a6:	6023      	str	r3, [r4, #0]
 80030a8:	e7f6      	b.n	8003098 <_printf_i+0x194>
 80030aa:	4616      	mov	r6, r2
 80030ac:	e7bd      	b.n	800302a <_printf_i+0x126>
 80030ae:	6833      	ldr	r3, [r6, #0]
 80030b0:	6825      	ldr	r5, [r4, #0]
 80030b2:	1d18      	adds	r0, r3, #4
 80030b4:	6961      	ldr	r1, [r4, #20]
 80030b6:	6030      	str	r0, [r6, #0]
 80030b8:	062e      	lsls	r6, r5, #24
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	d501      	bpl.n	80030c2 <_printf_i+0x1be>
 80030be:	6019      	str	r1, [r3, #0]
 80030c0:	e002      	b.n	80030c8 <_printf_i+0x1c4>
 80030c2:	0668      	lsls	r0, r5, #25
 80030c4:	d5fb      	bpl.n	80030be <_printf_i+0x1ba>
 80030c6:	8019      	strh	r1, [r3, #0]
 80030c8:	2300      	movs	r3, #0
 80030ca:	4616      	mov	r6, r2
 80030cc:	6123      	str	r3, [r4, #16]
 80030ce:	e7bc      	b.n	800304a <_printf_i+0x146>
 80030d0:	6833      	ldr	r3, [r6, #0]
 80030d2:	2100      	movs	r1, #0
 80030d4:	1d1a      	adds	r2, r3, #4
 80030d6:	6032      	str	r2, [r6, #0]
 80030d8:	681e      	ldr	r6, [r3, #0]
 80030da:	6862      	ldr	r2, [r4, #4]
 80030dc:	4630      	mov	r0, r6
 80030de:	f000 f859 	bl	8003194 <memchr>
 80030e2:	b108      	cbz	r0, 80030e8 <_printf_i+0x1e4>
 80030e4:	1b80      	subs	r0, r0, r6
 80030e6:	6060      	str	r0, [r4, #4]
 80030e8:	6863      	ldr	r3, [r4, #4]
 80030ea:	6123      	str	r3, [r4, #16]
 80030ec:	2300      	movs	r3, #0
 80030ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80030f2:	e7aa      	b.n	800304a <_printf_i+0x146>
 80030f4:	4632      	mov	r2, r6
 80030f6:	4649      	mov	r1, r9
 80030f8:	4640      	mov	r0, r8
 80030fa:	6923      	ldr	r3, [r4, #16]
 80030fc:	47d0      	blx	sl
 80030fe:	3001      	adds	r0, #1
 8003100:	d0ad      	beq.n	800305e <_printf_i+0x15a>
 8003102:	6823      	ldr	r3, [r4, #0]
 8003104:	079b      	lsls	r3, r3, #30
 8003106:	d413      	bmi.n	8003130 <_printf_i+0x22c>
 8003108:	68e0      	ldr	r0, [r4, #12]
 800310a:	9b03      	ldr	r3, [sp, #12]
 800310c:	4298      	cmp	r0, r3
 800310e:	bfb8      	it	lt
 8003110:	4618      	movlt	r0, r3
 8003112:	e7a6      	b.n	8003062 <_printf_i+0x15e>
 8003114:	2301      	movs	r3, #1
 8003116:	4632      	mov	r2, r6
 8003118:	4649      	mov	r1, r9
 800311a:	4640      	mov	r0, r8
 800311c:	47d0      	blx	sl
 800311e:	3001      	adds	r0, #1
 8003120:	d09d      	beq.n	800305e <_printf_i+0x15a>
 8003122:	3501      	adds	r5, #1
 8003124:	68e3      	ldr	r3, [r4, #12]
 8003126:	9903      	ldr	r1, [sp, #12]
 8003128:	1a5b      	subs	r3, r3, r1
 800312a:	42ab      	cmp	r3, r5
 800312c:	dcf2      	bgt.n	8003114 <_printf_i+0x210>
 800312e:	e7eb      	b.n	8003108 <_printf_i+0x204>
 8003130:	2500      	movs	r5, #0
 8003132:	f104 0619 	add.w	r6, r4, #25
 8003136:	e7f5      	b.n	8003124 <_printf_i+0x220>
 8003138:	080035a3 	.word	0x080035a3
 800313c:	080035b4 	.word	0x080035b4

08003140 <memmove>:
 8003140:	4288      	cmp	r0, r1
 8003142:	b510      	push	{r4, lr}
 8003144:	eb01 0402 	add.w	r4, r1, r2
 8003148:	d902      	bls.n	8003150 <memmove+0x10>
 800314a:	4284      	cmp	r4, r0
 800314c:	4623      	mov	r3, r4
 800314e:	d807      	bhi.n	8003160 <memmove+0x20>
 8003150:	1e43      	subs	r3, r0, #1
 8003152:	42a1      	cmp	r1, r4
 8003154:	d008      	beq.n	8003168 <memmove+0x28>
 8003156:	f811 2b01 	ldrb.w	r2, [r1], #1
 800315a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800315e:	e7f8      	b.n	8003152 <memmove+0x12>
 8003160:	4601      	mov	r1, r0
 8003162:	4402      	add	r2, r0
 8003164:	428a      	cmp	r2, r1
 8003166:	d100      	bne.n	800316a <memmove+0x2a>
 8003168:	bd10      	pop	{r4, pc}
 800316a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800316e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003172:	e7f7      	b.n	8003164 <memmove+0x24>

08003174 <_sbrk_r>:
 8003174:	b538      	push	{r3, r4, r5, lr}
 8003176:	2300      	movs	r3, #0
 8003178:	4d05      	ldr	r5, [pc, #20]	@ (8003190 <_sbrk_r+0x1c>)
 800317a:	4604      	mov	r4, r0
 800317c:	4608      	mov	r0, r1
 800317e:	602b      	str	r3, [r5, #0]
 8003180:	f7fd ffa0 	bl	80010c4 <_sbrk>
 8003184:	1c43      	adds	r3, r0, #1
 8003186:	d102      	bne.n	800318e <_sbrk_r+0x1a>
 8003188:	682b      	ldr	r3, [r5, #0]
 800318a:	b103      	cbz	r3, 800318e <_sbrk_r+0x1a>
 800318c:	6023      	str	r3, [r4, #0]
 800318e:	bd38      	pop	{r3, r4, r5, pc}
 8003190:	20000364 	.word	0x20000364

08003194 <memchr>:
 8003194:	4603      	mov	r3, r0
 8003196:	b510      	push	{r4, lr}
 8003198:	b2c9      	uxtb	r1, r1
 800319a:	4402      	add	r2, r0
 800319c:	4293      	cmp	r3, r2
 800319e:	4618      	mov	r0, r3
 80031a0:	d101      	bne.n	80031a6 <memchr+0x12>
 80031a2:	2000      	movs	r0, #0
 80031a4:	e003      	b.n	80031ae <memchr+0x1a>
 80031a6:	7804      	ldrb	r4, [r0, #0]
 80031a8:	3301      	adds	r3, #1
 80031aa:	428c      	cmp	r4, r1
 80031ac:	d1f6      	bne.n	800319c <memchr+0x8>
 80031ae:	bd10      	pop	{r4, pc}

080031b0 <memcpy>:
 80031b0:	440a      	add	r2, r1
 80031b2:	4291      	cmp	r1, r2
 80031b4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80031b8:	d100      	bne.n	80031bc <memcpy+0xc>
 80031ba:	4770      	bx	lr
 80031bc:	b510      	push	{r4, lr}
 80031be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80031c2:	4291      	cmp	r1, r2
 80031c4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80031c8:	d1f9      	bne.n	80031be <memcpy+0xe>
 80031ca:	bd10      	pop	{r4, pc}

080031cc <_realloc_r>:
 80031cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80031d0:	4607      	mov	r7, r0
 80031d2:	4614      	mov	r4, r2
 80031d4:	460d      	mov	r5, r1
 80031d6:	b921      	cbnz	r1, 80031e2 <_realloc_r+0x16>
 80031d8:	4611      	mov	r1, r2
 80031da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80031de:	f7ff bc3b 	b.w	8002a58 <_malloc_r>
 80031e2:	b92a      	cbnz	r2, 80031f0 <_realloc_r+0x24>
 80031e4:	f7ff fbce 	bl	8002984 <_free_r>
 80031e8:	4625      	mov	r5, r4
 80031ea:	4628      	mov	r0, r5
 80031ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80031f0:	f000 f81a 	bl	8003228 <_malloc_usable_size_r>
 80031f4:	4284      	cmp	r4, r0
 80031f6:	4606      	mov	r6, r0
 80031f8:	d802      	bhi.n	8003200 <_realloc_r+0x34>
 80031fa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80031fe:	d8f4      	bhi.n	80031ea <_realloc_r+0x1e>
 8003200:	4621      	mov	r1, r4
 8003202:	4638      	mov	r0, r7
 8003204:	f7ff fc28 	bl	8002a58 <_malloc_r>
 8003208:	4680      	mov	r8, r0
 800320a:	b908      	cbnz	r0, 8003210 <_realloc_r+0x44>
 800320c:	4645      	mov	r5, r8
 800320e:	e7ec      	b.n	80031ea <_realloc_r+0x1e>
 8003210:	42b4      	cmp	r4, r6
 8003212:	4622      	mov	r2, r4
 8003214:	4629      	mov	r1, r5
 8003216:	bf28      	it	cs
 8003218:	4632      	movcs	r2, r6
 800321a:	f7ff ffc9 	bl	80031b0 <memcpy>
 800321e:	4629      	mov	r1, r5
 8003220:	4638      	mov	r0, r7
 8003222:	f7ff fbaf 	bl	8002984 <_free_r>
 8003226:	e7f1      	b.n	800320c <_realloc_r+0x40>

08003228 <_malloc_usable_size_r>:
 8003228:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800322c:	1f18      	subs	r0, r3, #4
 800322e:	2b00      	cmp	r3, #0
 8003230:	bfbc      	itt	lt
 8003232:	580b      	ldrlt	r3, [r1, r0]
 8003234:	18c0      	addlt	r0, r0, r3
 8003236:	4770      	bx	lr

08003238 <_init>:
 8003238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800323a:	bf00      	nop
 800323c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800323e:	bc08      	pop	{r3}
 8003240:	469e      	mov	lr, r3
 8003242:	4770      	bx	lr

08003244 <_fini>:
 8003244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003246:	bf00      	nop
 8003248:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800324a:	bc08      	pop	{r3}
 800324c:	469e      	mov	lr, r3
 800324e:	4770      	bx	lr
